(pcb C:\Users\tgemj\OneDrive\Shared\C94\KiCAD\My6809sbc\My6809sbc.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.7")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  50000 -144000  50000 -30000  205000 -30000  205000 -144000
            50000 -144000  50000 -144000)
    )
    (keepout "" (polygon B.Cu 0  205000 -143500  205500 -143500  205500 -144000  50000 -144000
            50000 -30000  205000 -30000  205000 -143500)
      (window (polygon B.Cu 0  50500 -30500  50500 -143500  204500 -143500  204500 -30500
            50500 -30500))
    )
    (keepout "" (polygon F.Cu 0  205000 -144000  50000 -144000  50000 -30000  205000 -30000
            205000 -144000)
      (window (polygon F.Cu 0  50500 -30500  50500 -143500  204500 -143500  204500 -30500
            50500 -30500))
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Mounting_Holes:MountingHole_3.2mm_M3
      (place MH1 55000 -35000 front 0 (PN 3.2mm_M3))
      (place MH2 200000 -35000 front 0 (PN 3.2mm_M3))
      (place MH3 200000 -139000 front 0 (PN 3.2mm_M3))
      (place MH4 55000 -139000 front 0 (PN 3.2mm_M3))
    )
    (component Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (place C1 185890 -135410 front 0 (PN 0.1u))
      (place C2 88000 -90000 front 180 (PN 0.1u))
      (place C3 137000 -91500 front 0 (PN 0.1u))
      (place C4 127470 -92230 front 0 (PN 0.1u))
      (place C5 118500 -89500 front 0 (PN 0.1u))
      (place C6 98500 -129500 front 180 (PN 0.1u))
      (place C7 106000 -89500 front 0 (PN 0.1u))
      (place C8 154140 -90325 front 0 (PN 0.1u))
      (place C9 69500 -71000 front 0 (PN 0.1u))
      (place C12 108000 -105000 front 90 (PN 0.22u))
      (place C13 108000 -109000 front 270 (PN 0.22u))
    )
    (component Capacitors_THT:C_Rect_L7.2mm_W3.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2
      (place C10 74130 -119535 front 270 (PN 0.33u))
    )
    (component Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (place C11 178905 -40795 front 0 (PN 0.1u))
    )
    (component Capacitors_THT:CP_Radial_D8.0mm_P2.50mm
      (place C14 67000 -122500 front 180 (PN 100u))
    )
    (component Capacitors_THT:CP_Radial_D5.0mm_P2.50mm
      (place C15 113500 -118900 front 90 (PN 4.7u))
      (place C16 119850 -117630 front 0 (PN 4.7u))
      (place C17 135500 -131000 front 0 (PN 10u))
    )
    (component Pin_Headers:Pin_Header_Angled_2x05_Pitch2.54mm
      (place J1 65240 -42700 front 90 (PN "HEADER 2x5"))
      (place J3 85560 -42700 front 90 (PN "HEADER 2x5"))
      (place J4 105880 -42700 front 90 (PN "HEADER 2x5"))
    )
    (component Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (place J5 82385 -132235 front 0 (PN TP1))
      (place J6 87465 -132235 front 0 (PN TP2))
      (place J7 117000 -96000 front 0 (PN TP4))
      (place J8 63500 -132500 front 0 (PN TP5))
      (place J9 68542 -132362 front 0 (PN TP6))
      (place J10 111595 -127790 front 0 (PN TP3))
    )
    (component Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (place J11 55080 -104295 front 180 (PN A.OUT))
      (place J13 55080 -123980 front 180 (PN "5V IN"))
      (place JP1 83655 -118900 front 270 (PN "A.OUT enable (normally inst'ed)"))
      (place JP2 128000 -84500 front 180 (PN "Normally installed"))
    )
    (component Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (place J12 101000 -139000 front 90 (PN "HEADER 2x20"))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (place R1 166205 -92230 front 0 (PN 2.2k))
      (place R2 166205 -85880 front 0 (PN 2.2k))
      (place R3 82500 -50500 front 0 (PN 2.2k))
      (place R4 166205 -79530 front 0 (PN 2.2k))
      (place R5 180810 -67465 front 270 (PN 2.2k))
      (place R6 166205 -98580 front 0 (PN 2.2k))
      (place R7 166205 -111280 front 0 (PN 2.2k))
      (place R8 166205 -104930 front 0 (PN 2.2k))
      (place R9 99000 -50500 front 0 (PN 2.2k))
      (place R10 62065 -101755 front 270 (PN 3.3k))
      (place R11 62065 -87785 front 270 (PN 10k))
    )
    (component Buttons_Switches_THT:SW_Tactile_Straight_KSA0Axx1LFTR
      (place SW1 185255 -51590 front 90 (PN RESET))
    )
    (component "Oscillators:Oscillator_DIP-8"
      (place U1 187160 -73180 front 0 (PN 8MHz))
      (place U4 69000 -85000 front 0 (PN 1.8432MHz))
    )
    (component "Housings_DIP:DIP-40_W15.24mm_Socket"
      (place U2 180810 -80800 front 0 (PN MC6809))
      (place U5 135500 -38500 front 0 (PN 8255A))
    )
    (component "Housings_DIP:DIP-24_W15.24mm_Socket"
      (place U3 83000 -56500 front 0 (PN MC6850))
      (place U7 88000 -95500 front 0 (PN 8254))
      (place U8 107000 -56500 front 0 (PN Am9511))
    )
    (component "Housings_DIP:DIP-24_W7.62mm_Socket"
      (place U6 136995 -125250 front 180 (PN GAL20V8))
    )
    (component "Housings_DIP:DIP-14_W7.62mm_Socket"
      (place U9 68000 -50500 front 0 (PN 74LS04))
      (place U13 68415 -95405 front 0 (PN 74HCU04))
    )
    (component "Housings_DIP:DIP-28_W15.24mm_Socket"
      (place U10 174460 -71910 front 180 (PN 62256))
      (place U11 159855 -128425 front 180 (PN 27128))
    )
    (component "Housings_DIP:DIP-8_W7.62mm_Socket"
      (place U12 113500 -102500 front 0 (PN MAX662A))
    )
    (component Pin_Headers:Pin_Header_Angled_1x06_Pitch2.54mm
      (place J2 60500 -63500 front 180 (PN "HEADER 1x6"))
    )
  )
  (library
    (image Mounting_Holes:MountingHole_3.2mm_M3
      (outline (path signal 150  3200 0  3043.38 -988.854  2588.85 -1880.91  1880.91 -2588.85
            988.854 -3043.38  0 -3200  -988.854 -3043.38  -1880.91 -2588.85
            -2588.85 -1880.91  -3043.38 -988.854  -3200 0  -3043.38 988.854
            -2588.85 1880.91  -1880.91 2588.85  -988.854 3043.38  0 3200
            988.854 3043.38  1880.91 2588.85  2588.85 1880.91  3043.38 988.854))
      (outline (path signal 50  3450 0  3281.14 -1066.11  2791.11 -2027.86  2027.86 -2791.11
            1066.11 -3281.14  0 -3450  -1066.11 -3281.14  -2027.86 -2791.11
            -2791.11 -2027.86  -3281.14 -1066.11  -3450 0  -3281.14 1066.11
            -2791.11 2027.86  -2027.86 2791.11  -1066.11 3281.14  0 3450
            1066.11 3281.14  2027.86 2791.11  2791.11 2027.86  3281.14 1066.11))
      (keepout "" (circle F.Cu 3200))
      (keepout "" (circle B.Cu 3200))
    )
    (image Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P5.00mm
      (outline (path signal 100  0 1250  0 -1250))
      (outline (path signal 100  0 -1250  5000 -1250))
      (outline (path signal 100  5000 -1250  5000 1250))
      (outline (path signal 100  5000 1250  0 1250))
      (outline (path signal 120  -60 1310  5060 1310))
      (outline (path signal 120  -60 -1310  5060 -1310))
      (outline (path signal 120  -60 1310  -60 996))
      (outline (path signal 120  -60 -996  -60 -1310))
      (outline (path signal 120  5060 1310  5060 996))
      (outline (path signal 120  5060 -996  5060 -1310))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  6050 -1600))
      (outline (path signal 50  6050 -1600  6050 1600))
      (outline (path signal 50  6050 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitors_THT:C_Rect_L7.2mm_W3.5mm_P5.00mm_FKS2_FKP2_MKS2_MKP2
      (outline (path signal 100  -1100 1750  -1100 -1750))
      (outline (path signal 100  -1100 -1750  6100 -1750))
      (outline (path signal 100  6100 -1750  6100 1750))
      (outline (path signal 100  6100 1750  -1100 1750))
      (outline (path signal 120  -1160 1810  6160 1810))
      (outline (path signal 120  -1160 -1810  6160 -1810))
      (outline (path signal 120  -1160 1810  -1160 -1810))
      (outline (path signal 120  6160 1810  6160 -1810))
      (outline (path signal 50  -1450 2100  -1450 -2100))
      (outline (path signal 50  -1450 -2100  6450 -2100))
      (outline (path signal 50  6450 -2100  6450 2100))
      (outline (path signal 50  6450 2100  -1450 2100))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 5000 0)
    )
    (image Capacitors_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 120  -1310 1310  3810 1310))
      (outline (path signal 120  -1310 -1310  3810 -1310))
      (outline (path signal 120  -1310 1310  -1310 -1310))
      (outline (path signal 120  3810 1310  3810 -1310))
      (outline (path signal 50  -1600 1600  -1600 -1600))
      (outline (path signal 50  -1600 -1600  4100 -1600))
      (outline (path signal 50  4100 -1600  4100 1600))
      (outline (path signal 50  4100 1600  -1600 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitors_THT:CP_Radial_D8.0mm_P2.50mm
      (outline (path signal 100  5250 0  5054.23 -1236.07  4486.07 -2351.14  3601.14 -3236.07
            2486.07 -3804.23  1250 -4000  13.932 -3804.23  -1101.14 -3236.07
            -1986.07 -2351.14  -2554.23 -1236.07  -2750 0  -2554.23 1236.07
            -1986.07 2351.14  -1101.14 3236.07  13.932 3804.23  1250 4000
            2486.07 3804.23  3601.14 3236.07  4486.07 2351.14  5054.23 1236.07))
      (outline (path signal 120  5340 0  5139.82 -1263.88  4558.88 -2404.04  3654.04 -3308.88
            2513.88 -3889.82  1250 -4090  -13.88 -3889.82  -1154.04 -3308.88
            -2058.88 -2404.04  -2639.82 -1263.88  -2840 0  -2639.82 1263.88
            -2058.88 2404.04  -1154.04 3308.88  -13.88 3889.82  1250 4090
            2513.88 3889.82  3654.04 3308.88  4558.88 2404.04  5139.82 1263.88))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 4050  1250 -4050))
      (outline (path signal 120  1290 4050  1290 -4050))
      (outline (path signal 120  1330 4050  1330 -4050))
      (outline (path signal 120  1370 4049  1370 -4049))
      (outline (path signal 120  1410 4047  1410 -4047))
      (outline (path signal 120  1450 4046  1450 -4046))
      (outline (path signal 120  1490 4043  1490 -4043))
      (outline (path signal 120  1530 4041  1530 980))
      (outline (path signal 120  1530 -980  1530 -4041))
      (outline (path signal 120  1570 4038  1570 980))
      (outline (path signal 120  1570 -980  1570 -4038))
      (outline (path signal 120  1610 4035  1610 980))
      (outline (path signal 120  1610 -980  1610 -4035))
      (outline (path signal 120  1650 4031  1650 980))
      (outline (path signal 120  1650 -980  1650 -4031))
      (outline (path signal 120  1690 4027  1690 980))
      (outline (path signal 120  1690 -980  1690 -4027))
      (outline (path signal 120  1730 4022  1730 980))
      (outline (path signal 120  1730 -980  1730 -4022))
      (outline (path signal 120  1770 4017  1770 980))
      (outline (path signal 120  1770 -980  1770 -4017))
      (outline (path signal 120  1810 4012  1810 980))
      (outline (path signal 120  1810 -980  1810 -4012))
      (outline (path signal 120  1850 4006  1850 980))
      (outline (path signal 120  1850 -980  1850 -4006))
      (outline (path signal 120  1890 4000  1890 980))
      (outline (path signal 120  1890 -980  1890 -4000))
      (outline (path signal 120  1930 3994  1930 980))
      (outline (path signal 120  1930 -980  1930 -3994))
      (outline (path signal 120  1971 3987  1971 980))
      (outline (path signal 120  1971 -980  1971 -3987))
      (outline (path signal 120  2011 3979  2011 980))
      (outline (path signal 120  2011 -980  2011 -3979))
      (outline (path signal 120  2051 3971  2051 980))
      (outline (path signal 120  2051 -980  2051 -3971))
      (outline (path signal 120  2091 3963  2091 980))
      (outline (path signal 120  2091 -980  2091 -3963))
      (outline (path signal 120  2131 3955  2131 980))
      (outline (path signal 120  2131 -980  2131 -3955))
      (outline (path signal 120  2171 3946  2171 980))
      (outline (path signal 120  2171 -980  2171 -3946))
      (outline (path signal 120  2211 3936  2211 980))
      (outline (path signal 120  2211 -980  2211 -3936))
      (outline (path signal 120  2251 3926  2251 980))
      (outline (path signal 120  2251 -980  2251 -3926))
      (outline (path signal 120  2291 3916  2291 980))
      (outline (path signal 120  2291 -980  2291 -3916))
      (outline (path signal 120  2331 3905  2331 980))
      (outline (path signal 120  2331 -980  2331 -3905))
      (outline (path signal 120  2371 3894  2371 980))
      (outline (path signal 120  2371 -980  2371 -3894))
      (outline (path signal 120  2411 3883  2411 980))
      (outline (path signal 120  2411 -980  2411 -3883))
      (outline (path signal 120  2451 3870  2451 980))
      (outline (path signal 120  2451 -980  2451 -3870))
      (outline (path signal 120  2491 3858  2491 980))
      (outline (path signal 120  2491 -980  2491 -3858))
      (outline (path signal 120  2531 3845  2531 980))
      (outline (path signal 120  2531 -980  2531 -3845))
      (outline (path signal 120  2571 3832  2571 980))
      (outline (path signal 120  2571 -980  2571 -3832))
      (outline (path signal 120  2611 3818  2611 980))
      (outline (path signal 120  2611 -980  2611 -3818))
      (outline (path signal 120  2651 3803  2651 980))
      (outline (path signal 120  2651 -980  2651 -3803))
      (outline (path signal 120  2691 3789  2691 980))
      (outline (path signal 120  2691 -980  2691 -3789))
      (outline (path signal 120  2731 3773  2731 980))
      (outline (path signal 120  2731 -980  2731 -3773))
      (outline (path signal 120  2771 3758  2771 980))
      (outline (path signal 120  2771 -980  2771 -3758))
      (outline (path signal 120  2811 3741  2811 980))
      (outline (path signal 120  2811 -980  2811 -3741))
      (outline (path signal 120  2851 3725  2851 980))
      (outline (path signal 120  2851 -980  2851 -3725))
      (outline (path signal 120  2891 3707  2891 980))
      (outline (path signal 120  2891 -980  2891 -3707))
      (outline (path signal 120  2931 3690  2931 980))
      (outline (path signal 120  2931 -980  2931 -3690))
      (outline (path signal 120  2971 3671  2971 980))
      (outline (path signal 120  2971 -980  2971 -3671))
      (outline (path signal 120  3011 3652  3011 980))
      (outline (path signal 120  3011 -980  3011 -3652))
      (outline (path signal 120  3051 3633  3051 980))
      (outline (path signal 120  3051 -980  3051 -3633))
      (outline (path signal 120  3091 3613  3091 980))
      (outline (path signal 120  3091 -980  3091 -3613))
      (outline (path signal 120  3131 3593  3131 980))
      (outline (path signal 120  3131 -980  3131 -3593))
      (outline (path signal 120  3171 3572  3171 980))
      (outline (path signal 120  3171 -980  3171 -3572))
      (outline (path signal 120  3211 3550  3211 980))
      (outline (path signal 120  3211 -980  3211 -3550))
      (outline (path signal 120  3251 3528  3251 980))
      (outline (path signal 120  3251 -980  3251 -3528))
      (outline (path signal 120  3291 3505  3291 980))
      (outline (path signal 120  3291 -980  3291 -3505))
      (outline (path signal 120  3331 3482  3331 980))
      (outline (path signal 120  3331 -980  3331 -3482))
      (outline (path signal 120  3371 3458  3371 980))
      (outline (path signal 120  3371 -980  3371 -3458))
      (outline (path signal 120  3411 3434  3411 980))
      (outline (path signal 120  3411 -980  3411 -3434))
      (outline (path signal 120  3451 3408  3451 980))
      (outline (path signal 120  3451 -980  3451 -3408))
      (outline (path signal 120  3491 3383  3491 -3383))
      (outline (path signal 120  3531 3356  3531 -3356))
      (outline (path signal 120  3571 3329  3571 -3329))
      (outline (path signal 120  3611 3301  3611 -3301))
      (outline (path signal 120  3651 3272  3651 -3272))
      (outline (path signal 120  3691 3243  3691 -3243))
      (outline (path signal 120  3731 3213  3731 -3213))
      (outline (path signal 120  3771 3182  3771 -3182))
      (outline (path signal 120  3811 3150  3811 -3150))
      (outline (path signal 120  3851 3118  3851 -3118))
      (outline (path signal 120  3891 3084  3891 -3084))
      (outline (path signal 120  3931 3050  3931 -3050))
      (outline (path signal 120  3971 3015  3971 -3015))
      (outline (path signal 120  4011 2979  4011 -2979))
      (outline (path signal 120  4051 2942  4051 -2942))
      (outline (path signal 120  4091 2904  4091 -2904))
      (outline (path signal 120  4131 2865  4131 -2865))
      (outline (path signal 120  4171 2824  4171 -2824))
      (outline (path signal 120  4211 2783  4211 -2783))
      (outline (path signal 120  4251 2740  4251 -2740))
      (outline (path signal 120  4291 2697  4291 -2697))
      (outline (path signal 120  4331 2652  4331 -2652))
      (outline (path signal 120  4371 2605  4371 -2605))
      (outline (path signal 120  4411 2557  4411 -2557))
      (outline (path signal 120  4451 2508  4451 -2508))
      (outline (path signal 120  4491 2457  4491 -2457))
      (outline (path signal 120  4531 2404  4531 -2404))
      (outline (path signal 120  4571 2349  4571 -2349))
      (outline (path signal 120  4611 2293  4611 -2293))
      (outline (path signal 120  4651 2234  4651 -2234))
      (outline (path signal 120  4691 2173  4691 -2173))
      (outline (path signal 120  4731 2109  4731 -2109))
      (outline (path signal 120  4771 2043  4771 -2043))
      (outline (path signal 120  4811 1974  4811 -1974))
      (outline (path signal 120  4851 1902  4851 -1902))
      (outline (path signal 120  4891 1826  4891 -1826))
      (outline (path signal 120  4931 1745  4931 -1745))
      (outline (path signal 120  4971 1660  4971 -1660))
      (outline (path signal 120  5011 1570  5011 -1570))
      (outline (path signal 120  5051 1473  5051 -1473))
      (outline (path signal 120  5091 1369  5091 -1369))
      (outline (path signal 120  5131 1254  5131 -1254))
      (outline (path signal 120  5171 1127  5171 -1127))
      (outline (path signal 120  5211 983  5211 -983))
      (outline (path signal 120  5251 814  5251 -814))
      (outline (path signal 120  5291 598  5291 -598))
      (outline (path signal 120  5331 246  5331 -246))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -3100 4350  -3100 -4350))
      (outline (path signal 50  -3100 -4350  5600 -4350))
      (outline (path signal 50  5600 -4350  5600 4350))
      (outline (path signal 50  5600 4350  -3100 4350))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitors_THT:CP_Radial_D5.0mm_P2.50mm
      (outline (path signal 100  3750 0  3627.64 -772.542  3272.54 -1469.46  2719.46 -2022.54
            2022.54 -2377.64  1250 -2500  477.458 -2377.64  -219.463 -2022.54
            -772.542 -1469.46  -1127.64 -772.542  -1250 0  -1127.64 772.542
            -772.542 1469.46  -219.463 2022.54  477.458 2377.64  1250 2500
            2022.54 2377.64  2719.46 2022.54  3272.54 1469.46  3627.64 772.542))
      (outline (path signal 100  -2200 0  -1000 0))
      (outline (path signal 100  -1600 650  -1600 -650))
      (outline (path signal 120  1250 2550  1250 -2550))
      (outline (path signal 120  1290 2550  1290 -2550))
      (outline (path signal 120  1330 2549  1330 -2549))
      (outline (path signal 120  1370 2548  1370 -2548))
      (outline (path signal 120  1410 2546  1410 -2546))
      (outline (path signal 120  1450 2543  1450 -2543))
      (outline (path signal 120  1490 2539  1490 -2539))
      (outline (path signal 120  1530 2535  1530 980))
      (outline (path signal 120  1530 -980  1530 -2535))
      (outline (path signal 120  1570 2531  1570 980))
      (outline (path signal 120  1570 -980  1570 -2531))
      (outline (path signal 120  1610 2525  1610 980))
      (outline (path signal 120  1610 -980  1610 -2525))
      (outline (path signal 120  1650 2519  1650 980))
      (outline (path signal 120  1650 -980  1650 -2519))
      (outline (path signal 120  1690 2513  1690 980))
      (outline (path signal 120  1690 -980  1690 -2513))
      (outline (path signal 120  1730 2506  1730 980))
      (outline (path signal 120  1730 -980  1730 -2506))
      (outline (path signal 120  1770 2498  1770 980))
      (outline (path signal 120  1770 -980  1770 -2498))
      (outline (path signal 120  1810 2489  1810 980))
      (outline (path signal 120  1810 -980  1810 -2489))
      (outline (path signal 120  1850 2480  1850 980))
      (outline (path signal 120  1850 -980  1850 -2480))
      (outline (path signal 120  1890 2470  1890 980))
      (outline (path signal 120  1890 -980  1890 -2470))
      (outline (path signal 120  1930 2460  1930 980))
      (outline (path signal 120  1930 -980  1930 -2460))
      (outline (path signal 120  1971 2448  1971 980))
      (outline (path signal 120  1971 -980  1971 -2448))
      (outline (path signal 120  2011 2436  2011 980))
      (outline (path signal 120  2011 -980  2011 -2436))
      (outline (path signal 120  2051 2424  2051 980))
      (outline (path signal 120  2051 -980  2051 -2424))
      (outline (path signal 120  2091 2410  2091 980))
      (outline (path signal 120  2091 -980  2091 -2410))
      (outline (path signal 120  2131 2396  2131 980))
      (outline (path signal 120  2131 -980  2131 -2396))
      (outline (path signal 120  2171 2382  2171 980))
      (outline (path signal 120  2171 -980  2171 -2382))
      (outline (path signal 120  2211 2366  2211 980))
      (outline (path signal 120  2211 -980  2211 -2366))
      (outline (path signal 120  2251 2350  2251 980))
      (outline (path signal 120  2251 -980  2251 -2350))
      (outline (path signal 120  2291 2333  2291 980))
      (outline (path signal 120  2291 -980  2291 -2333))
      (outline (path signal 120  2331 2315  2331 980))
      (outline (path signal 120  2331 -980  2331 -2315))
      (outline (path signal 120  2371 2296  2371 980))
      (outline (path signal 120  2371 -980  2371 -2296))
      (outline (path signal 120  2411 2276  2411 980))
      (outline (path signal 120  2411 -980  2411 -2276))
      (outline (path signal 120  2451 2256  2451 980))
      (outline (path signal 120  2451 -980  2451 -2256))
      (outline (path signal 120  2491 2234  2491 980))
      (outline (path signal 120  2491 -980  2491 -2234))
      (outline (path signal 120  2531 2212  2531 980))
      (outline (path signal 120  2531 -980  2531 -2212))
      (outline (path signal 120  2571 2189  2571 980))
      (outline (path signal 120  2571 -980  2571 -2189))
      (outline (path signal 120  2611 2165  2611 980))
      (outline (path signal 120  2611 -980  2611 -2165))
      (outline (path signal 120  2651 2140  2651 980))
      (outline (path signal 120  2651 -980  2651 -2140))
      (outline (path signal 120  2691 2113  2691 980))
      (outline (path signal 120  2691 -980  2691 -2113))
      (outline (path signal 120  2731 2086  2731 980))
      (outline (path signal 120  2731 -980  2731 -2086))
      (outline (path signal 120  2771 2058  2771 980))
      (outline (path signal 120  2771 -980  2771 -2058))
      (outline (path signal 120  2811 2028  2811 980))
      (outline (path signal 120  2811 -980  2811 -2028))
      (outline (path signal 120  2851 1997  2851 980))
      (outline (path signal 120  2851 -980  2851 -1997))
      (outline (path signal 120  2891 1965  2891 980))
      (outline (path signal 120  2891 -980  2891 -1965))
      (outline (path signal 120  2931 1932  2931 980))
      (outline (path signal 120  2931 -980  2931 -1932))
      (outline (path signal 120  2971 1897  2971 980))
      (outline (path signal 120  2971 -980  2971 -1897))
      (outline (path signal 120  3011 1861  3011 980))
      (outline (path signal 120  3011 -980  3011 -1861))
      (outline (path signal 120  3051 1823  3051 980))
      (outline (path signal 120  3051 -980  3051 -1823))
      (outline (path signal 120  3091 1783  3091 980))
      (outline (path signal 120  3091 -980  3091 -1783))
      (outline (path signal 120  3131 1742  3131 980))
      (outline (path signal 120  3131 -980  3131 -1742))
      (outline (path signal 120  3171 1699  3171 980))
      (outline (path signal 120  3171 -980  3171 -1699))
      (outline (path signal 120  3211 1654  3211 980))
      (outline (path signal 120  3211 -980  3211 -1654))
      (outline (path signal 120  3251 1606  3251 980))
      (outline (path signal 120  3251 -980  3251 -1606))
      (outline (path signal 120  3291 1556  3291 980))
      (outline (path signal 120  3291 -980  3291 -1556))
      (outline (path signal 120  3331 1504  3331 980))
      (outline (path signal 120  3331 -980  3331 -1504))
      (outline (path signal 120  3371 1448  3371 980))
      (outline (path signal 120  3371 -980  3371 -1448))
      (outline (path signal 120  3411 1390  3411 980))
      (outline (path signal 120  3411 -980  3411 -1390))
      (outline (path signal 120  3451 1327  3451 980))
      (outline (path signal 120  3451 -980  3451 -1327))
      (outline (path signal 120  3491 1261  3491 -1261))
      (outline (path signal 120  3531 1189  3531 -1189))
      (outline (path signal 120  3571 1112  3571 -1112))
      (outline (path signal 120  3611 1028  3611 -1028))
      (outline (path signal 120  3651 934  3651 -934))
      (outline (path signal 120  3691 829  3691 -829))
      (outline (path signal 120  3731 707  3731 -707))
      (outline (path signal 120  3771 559  3771 -559))
      (outline (path signal 120  3811 354  3811 -354))
      (outline (path signal 120  -2200 0  -1000 0))
      (outline (path signal 120  -1600 650  -1600 -650))
      (outline (path signal 50  -1600 2850  -1600 -2850))
      (outline (path signal 50  -1600 -2850  4100 -2850))
      (outline (path signal 50  4100 -2850  4100 2850))
      (outline (path signal 50  4100 2850  -1600 2850))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Pin_Headers:Pin_Header_Angled_2x05_Pitch2.54mm
      (outline (path signal 100  4675 1270  6580 1270))
      (outline (path signal 100  6580 1270  6580 -11430))
      (outline (path signal 100  6580 -11430  4040 -11430))
      (outline (path signal 100  4040 -11430  4040 635))
      (outline (path signal 100  4040 635  4675 1270))
      (outline (path signal 100  -320 320  4040 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  4040 -320))
      (outline (path signal 100  6580 320  12580 320))
      (outline (path signal 100  12580 320  12580 -320))
      (outline (path signal 100  6580 -320  12580 -320))
      (outline (path signal 100  -320 -2220  4040 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  4040 -2860))
      (outline (path signal 100  6580 -2220  12580 -2220))
      (outline (path signal 100  12580 -2220  12580 -2860))
      (outline (path signal 100  6580 -2860  12580 -2860))
      (outline (path signal 100  -320 -4760  4040 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  4040 -5400))
      (outline (path signal 100  6580 -4760  12580 -4760))
      (outline (path signal 100  12580 -4760  12580 -5400))
      (outline (path signal 100  6580 -5400  12580 -5400))
      (outline (path signal 100  -320 -7300  4040 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  4040 -7940))
      (outline (path signal 100  6580 -7300  12580 -7300))
      (outline (path signal 100  12580 -7300  12580 -7940))
      (outline (path signal 100  6580 -7940  12580 -7940))
      (outline (path signal 100  -320 -9840  4040 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  4040 -10480))
      (outline (path signal 100  6580 -9840  12580 -9840))
      (outline (path signal 100  12580 -9840  12580 -10480))
      (outline (path signal 100  6580 -10480  12580 -10480))
      (outline (path signal 120  3980 1330  3980 -11490))
      (outline (path signal 120  3980 -11490  6640 -11490))
      (outline (path signal 120  6640 -11490  6640 1330))
      (outline (path signal 120  6640 1330  3980 1330))
      (outline (path signal 120  6640 380  12640 380))
      (outline (path signal 120  12640 380  12640 -380))
      (outline (path signal 120  12640 -380  6640 -380))
      (outline (path signal 120  6640 320  12640 320))
      (outline (path signal 120  6640 200  12640 200))
      (outline (path signal 120  6640 80  12640 80))
      (outline (path signal 120  6640 -40  12640 -40))
      (outline (path signal 120  6640 -160  12640 -160))
      (outline (path signal 120  6640 -280  12640 -280))
      (outline (path signal 120  3582.93 380  3980 380))
      (outline (path signal 120  3582.93 -380  3980 -380))
      (outline (path signal 120  1110 380  1497.07 380))
      (outline (path signal 120  1110 -380  1497.07 -380))
      (outline (path signal 120  3980 -1270  6640 -1270))
      (outline (path signal 120  6640 -2160  12640 -2160))
      (outline (path signal 120  12640 -2160  12640 -2920))
      (outline (path signal 120  12640 -2920  6640 -2920))
      (outline (path signal 120  3582.93 -2160  3980 -2160))
      (outline (path signal 120  3582.93 -2920  3980 -2920))
      (outline (path signal 120  1042.93 -2160  1497.07 -2160))
      (outline (path signal 120  1042.93 -2920  1497.07 -2920))
      (outline (path signal 120  3980 -3810  6640 -3810))
      (outline (path signal 120  6640 -4700  12640 -4700))
      (outline (path signal 120  12640 -4700  12640 -5460))
      (outline (path signal 120  12640 -5460  6640 -5460))
      (outline (path signal 120  3582.93 -4700  3980 -4700))
      (outline (path signal 120  3582.93 -5460  3980 -5460))
      (outline (path signal 120  1042.93 -4700  1497.07 -4700))
      (outline (path signal 120  1042.93 -5460  1497.07 -5460))
      (outline (path signal 120  3980 -6350  6640 -6350))
      (outline (path signal 120  6640 -7240  12640 -7240))
      (outline (path signal 120  12640 -7240  12640 -8000))
      (outline (path signal 120  12640 -8000  6640 -8000))
      (outline (path signal 120  3582.93 -7240  3980 -7240))
      (outline (path signal 120  3582.93 -8000  3980 -8000))
      (outline (path signal 120  1042.93 -7240  1497.07 -7240))
      (outline (path signal 120  1042.93 -8000  1497.07 -8000))
      (outline (path signal 120  3980 -8890  6640 -8890))
      (outline (path signal 120  6640 -9780  12640 -9780))
      (outline (path signal 120  12640 -9780  12640 -10540))
      (outline (path signal 120  12640 -10540  6640 -10540))
      (outline (path signal 120  3582.93 -9780  3980 -9780))
      (outline (path signal 120  3582.93 -10540  3980 -10540))
      (outline (path signal 120  1042.93 -9780  1497.07 -9780))
      (outline (path signal 120  1042.93 -10540  1497.07 -10540))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -11950))
      (outline (path signal 50  -1800 -11950  13100 -11950))
      (outline (path signal 50  13100 -11950  13100 1800))
      (outline (path signal 50  13100 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
    )
    (image Pin_Headers:Pin_Header_Straight_1x01_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Pin_Headers:Pin_Header_Straight_2x20_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -49530))
      (outline (path signal 100  3810 -49530  -1270 -49530))
      (outline (path signal 100  -1270 -49530  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -49590  3870 -49590))
      (outline (path signal 120  -1330 -1270  -1330 -49590))
      (outline (path signal 120  3870 1330  3870 -49590))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -50050))
      (outline (path signal 50  -1800 -50050  4350 -50050))
      (outline (path signal 50  4350 -50050  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P10.16mm_Horizontal
      (outline (path signal 100  1930 1250  1930 -1250))
      (outline (path signal 100  1930 -1250  8230 -1250))
      (outline (path signal 100  8230 -1250  8230 1250))
      (outline (path signal 100  8230 1250  1930 1250))
      (outline (path signal 100  0 0  1930 0))
      (outline (path signal 100  10160 0  8230 0))
      (outline (path signal 120  1870 1310  1870 -1310))
      (outline (path signal 120  1870 -1310  8290 -1310))
      (outline (path signal 120  8290 -1310  8290 1310))
      (outline (path signal 120  8290 1310  1870 1310))
      (outline (path signal 120  980 0  1870 0))
      (outline (path signal 120  9180 0  8290 0))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  11250 -1600))
      (outline (path signal 50  11250 -1600  11250 1600))
      (outline (path signal 50  11250 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 10160 0)
    )
    (image Buttons_Switches_THT:SW_Tactile_Straight_KSA0Axx1LFTR
      (outline (path signal 100  7510 -6240  110 -6240))
      (outline (path signal 100  7510 1160  7510 -6240))
      (outline (path signal 100  110 1160  7510 1160))
      (outline (path signal 100  110 -6240  110 1160))
      (outline (path signal 120  0 1270  7620 1270))
      (outline (path signal 120  7620 1270  7620 970))
      (outline (path signal 120  7620 -6350  0 -6350))
      (outline (path signal 120  0 1270  0 970))
      (outline (path signal 120  7620 -970  7620 -4110))
      (outline (path signal 120  0 -970  0 -4110))
      (outline (path signal 50  -950 1410  8570 1410))
      (outline (path signal 50  -950 1410  -950 -6490))
      (outline (path signal 50  8570 -6490  8570 1410))
      (outline (path signal 50  8570 -6490  -950 -6490))
      (outline (path signal 120  7620 -6050  7620 -6350))
      (outline (path signal 120  0 -6050  0 -6350))
      (outline (path signal 120  6350 -2540  6225.68 -3324.9  5864.9 -4032.97  5302.98 -4594.9
            4594.9 -4955.68  3810 -5080  3025.1 -4955.68  2317.03 -4594.9
            1755.1 -4032.97  1394.32 -3324.9  1270 -2540  1394.32 -1755.1
            1755.1 -1047.03  2317.03 -485.097  3025.1 -124.316  3810 0  4594.9 -124.316
            5302.98 -485.097  5864.9 -1047.03  6225.68 -1755.1))
      (pin Round[A]Pad_1397_um 1 7620 0)
      (pin Round[A]Pad_1397_um 2 7620 -5080)
      (pin Round[A]Pad_1397_um 1@1 0 0)
      (pin Round[A]Pad_1397_um 2@1 0 -5080)
    )
    (image "Oscillators:Oscillator_DIP-8"
      (outline (path signal 50  10410 -2790  10410 10410))
      (outline (path signal 50  10410 10410  -2790 10410))
      (outline (path signal 50  -2790 10410  -2790 -2790))
      (outline (path signal 50  -2790 -2790  10410 -2790))
      (outline (path signal 100  9160 -1190  9160 8810))
      (outline (path signal 100  -1190 9160  8810 9160))
      (outline (path signal 100  -1540 -1540  -1540 8810))
      (outline (path signal 100  -1540 -1540  8810 -1540))
      (outline (path signal 120  -2640 9510  -2640 -2640))
      (outline (path signal 120  9510 10260  -1890 10260))
      (outline (path signal 120  10260 -1890  10260 9510))
      (outline (path signal 120  -2640 -2640  9510 -2640))
      (outline (path signal 100  -2540 -2540  9510 -2540))
      (outline (path signal 100  10160 9510  10160 -1890))
      (outline (path signal 100  -1890 10160  9510 10160))
      (outline (path signal 100  -2540 -2540  -2540 9510))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 8 0 7620)
      (pin Round[A]Pad_1600_um 5 7620 7620)
      (pin Round[A]Pad_1600_um 4 7620 0)
    )
    (image "Housings_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Housings_DIP:DIP-24_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  16510 -29270))
      (outline (path signal 100  16510 -29270  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  16570 -29330))
      (outline (path signal 120  16570 -29330  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  16800 -29550))
      (outline (path signal 50  16800 -29550  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
    )
    (image "Housings_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
    )
    (image "Housings_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Housings_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image Pin_Headers:Pin_Header_Angled_1x06_Pitch2.54mm
      (outline (path signal 100  2135 1270  4040 1270))
      (outline (path signal 100  4040 1270  4040 -13970))
      (outline (path signal 100  4040 -13970  1500 -13970))
      (outline (path signal 100  1500 -13970  1500 635))
      (outline (path signal 100  1500 635  2135 1270))
      (outline (path signal 100  -320 320  1500 320))
      (outline (path signal 100  -320 320  -320 -320))
      (outline (path signal 100  -320 -320  1500 -320))
      (outline (path signal 100  4040 320  10040 320))
      (outline (path signal 100  10040 320  10040 -320))
      (outline (path signal 100  4040 -320  10040 -320))
      (outline (path signal 100  -320 -2220  1500 -2220))
      (outline (path signal 100  -320 -2220  -320 -2860))
      (outline (path signal 100  -320 -2860  1500 -2860))
      (outline (path signal 100  4040 -2220  10040 -2220))
      (outline (path signal 100  10040 -2220  10040 -2860))
      (outline (path signal 100  4040 -2860  10040 -2860))
      (outline (path signal 100  -320 -4760  1500 -4760))
      (outline (path signal 100  -320 -4760  -320 -5400))
      (outline (path signal 100  -320 -5400  1500 -5400))
      (outline (path signal 100  4040 -4760  10040 -4760))
      (outline (path signal 100  10040 -4760  10040 -5400))
      (outline (path signal 100  4040 -5400  10040 -5400))
      (outline (path signal 100  -320 -7300  1500 -7300))
      (outline (path signal 100  -320 -7300  -320 -7940))
      (outline (path signal 100  -320 -7940  1500 -7940))
      (outline (path signal 100  4040 -7300  10040 -7300))
      (outline (path signal 100  10040 -7300  10040 -7940))
      (outline (path signal 100  4040 -7940  10040 -7940))
      (outline (path signal 100  -320 -9840  1500 -9840))
      (outline (path signal 100  -320 -9840  -320 -10480))
      (outline (path signal 100  -320 -10480  1500 -10480))
      (outline (path signal 100  4040 -9840  10040 -9840))
      (outline (path signal 100  10040 -9840  10040 -10480))
      (outline (path signal 100  4040 -10480  10040 -10480))
      (outline (path signal 100  -320 -12380  1500 -12380))
      (outline (path signal 100  -320 -12380  -320 -13020))
      (outline (path signal 100  -320 -13020  1500 -13020))
      (outline (path signal 100  4040 -12380  10040 -12380))
      (outline (path signal 100  10040 -12380  10040 -13020))
      (outline (path signal 100  4040 -13020  10040 -13020))
      (outline (path signal 120  1440 1330  1440 -14030))
      (outline (path signal 120  1440 -14030  4100 -14030))
      (outline (path signal 120  4100 -14030  4100 1330))
      (outline (path signal 120  4100 1330  1440 1330))
      (outline (path signal 120  4100 380  10100 380))
      (outline (path signal 120  10100 380  10100 -380))
      (outline (path signal 120  10100 -380  4100 -380))
      (outline (path signal 120  4100 320  10100 320))
      (outline (path signal 120  4100 200  10100 200))
      (outline (path signal 120  4100 80  10100 80))
      (outline (path signal 120  4100 -40  10100 -40))
      (outline (path signal 120  4100 -160  10100 -160))
      (outline (path signal 120  4100 -280  10100 -280))
      (outline (path signal 120  1110 380  1440 380))
      (outline (path signal 120  1110 -380  1440 -380))
      (outline (path signal 120  1440 -1270  4100 -1270))
      (outline (path signal 120  4100 -2160  10100 -2160))
      (outline (path signal 120  10100 -2160  10100 -2920))
      (outline (path signal 120  10100 -2920  4100 -2920))
      (outline (path signal 120  1042.93 -2160  1440 -2160))
      (outline (path signal 120  1042.93 -2920  1440 -2920))
      (outline (path signal 120  1440 -3810  4100 -3810))
      (outline (path signal 120  4100 -4700  10100 -4700))
      (outline (path signal 120  10100 -4700  10100 -5460))
      (outline (path signal 120  10100 -5460  4100 -5460))
      (outline (path signal 120  1042.93 -4700  1440 -4700))
      (outline (path signal 120  1042.93 -5460  1440 -5460))
      (outline (path signal 120  1440 -6350  4100 -6350))
      (outline (path signal 120  4100 -7240  10100 -7240))
      (outline (path signal 120  10100 -7240  10100 -8000))
      (outline (path signal 120  10100 -8000  4100 -8000))
      (outline (path signal 120  1042.93 -7240  1440 -7240))
      (outline (path signal 120  1042.93 -8000  1440 -8000))
      (outline (path signal 120  1440 -8890  4100 -8890))
      (outline (path signal 120  4100 -9780  10100 -9780))
      (outline (path signal 120  10100 -9780  10100 -10540))
      (outline (path signal 120  10100 -10540  4100 -10540))
      (outline (path signal 120  1042.93 -9780  1440 -9780))
      (outline (path signal 120  1042.93 -10540  1440 -10540))
      (outline (path signal 120  1440 -11430  4100 -11430))
      (outline (path signal 120  4100 -12320  10100 -12320))
      (outline (path signal 120  10100 -12320  10100 -13080))
      (outline (path signal 120  10100 -13080  4100 -13080))
      (outline (path signal 120  1042.93 -12320  1440 -12320))
      (outline (path signal 120  1042.93 -13080  1440 -13080))
      (outline (path signal 120  -1270 0  -1270 1270))
      (outline (path signal 120  -1270 1270  0 1270))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  10550 -14500))
      (outline (path signal 50  10550 -14500  10550 1800))
      (outline (path signal 50  10550 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (padstack Round[A]Pad_1397_um
      (shape (circle F.Cu 1397))
      (shape (circle B.Cu 1397))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net /+5V
      (pins C1-1 C2-1 C3-1 C4-2 C5-2 C6-1 C8-2 C9-1 C11-2 C16-1 C17-1 J1-2 J3-2 J4-2
        J8-1 J12-2 J13-1 R1-1 R2-1 R3-2 R4-1 R5-1 R6-1 R7-1 R8-1 R9-1 U1-8 U2-7 U3-8
        U3-10 U3-12 U4-8 U5-26 U6-24 U7-14 U7-16 U7-11 U7-24 U8-2 U9-14 U10-28 U11-1
        U11-27 U11-28 U12-5 U13-14)
    )
    (net /GND
      (pins C1-2 C2-2 C3-2 C4-1 C5-1 C6-2 C7-2 C8-1 C9-2 C11-1 C15-2 C16-2 C17-2 J1-1
        J3-1 J4-1 J9-1 J11-2 J12-22 J12-24 J13-2 SW1-2 SW1-2@1 U1-4 U2-1 U2-39 U3-1
        U3-23 U3-24 U4-4 U5-7 U5-35 U6-12 U7-12 U8-1 U8-3 U8-22 U9-9 U9-3 U9-11 U9-5
        U9-13 U9-7 U10-14 U11-14 U12-7 U12-8 U13-7 J2-1)
    )
    (net /+12V
      (pins C7-1 C15-1 J7-1 U8-16 U12-6)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 R10-2)
    )
    (net /AUDIO_IN
      (pins C10-2 JP1-2)
    )
    (net "Net-(C12-Pad1)"
      (pins C12-1 U12-2)
    )
    (net "Net-(C12-Pad2)"
      (pins C12-2 U12-1)
    )
    (net "Net-(C13-Pad1)"
      (pins C13-1 U12-3)
    )
    (net "Net-(C13-Pad2)"
      (pins C13-2 U12-4)
    )
    (net "Net-(C14-Pad1)"
      (pins C14-1 R11-2 U13-8 U13-2 U13-10 U13-4 U13-12 U13-6)
    )
    (net /AUDIO_OUT
      (pins C14-2 J11-1)
    )
    (net /PA0
      (pins J1-3 U5-4)
    )
    (net /PA7
      (pins J1-4 U5-37)
    )
    (net /PA1
      (pins J1-5 U5-3)
    )
    (net /PA6
      (pins J1-6 U5-38)
    )
    (net /PA2
      (pins J1-7 U5-2)
    )
    (net /PA5
      (pins J1-8 U5-39)
    )
    (net /PA3
      (pins J1-9 U5-1)
    )
    (net /PA4
      (pins J1-10 U5-40)
    )
    (net //RTS
      (pins U9-2 J2-2)
    )
    (net "Net-(J2-Pad3)"
      (pins J2-3)
    )
    (net /RXD
      (pins U3-2 J2-4)
    )
    (net /TXD
      (pins U3-6 J2-5)
    )
    (net /PB0
      (pins J3-3 U5-18)
    )
    (net /PB7
      (pins J3-4 U5-25)
    )
    (net /PB1
      (pins J3-5 U5-19)
    )
    (net /PB6
      (pins J3-6 U5-24)
    )
    (net /PB2
      (pins J3-7 U5-20)
    )
    (net /PB5
      (pins J3-8 U5-23)
    )
    (net /PB3
      (pins J3-9 U5-21)
    )
    (net /PB4
      (pins J3-10 U5-22)
    )
    (net /PC0
      (pins J4-3 U5-14)
    )
    (net /PC7
      (pins J4-4 U5-10)
    )
    (net /PC1
      (pins J4-5 U5-15)
    )
    (net /PC6
      (pins J4-6 U5-11)
    )
    (net /PC2
      (pins J4-7 U5-16)
    )
    (net /PC5
      (pins J4-8 U5-12)
    )
    (net /PC3
      (pins J4-9 U5-17)
    )
    (net /PC4
      (pins J4-10 U5-13)
    )
    (net /OUT0
      (pins J5-1 J12-32 JP1-1 U7-10)
    )
    (net /OUT1
      (pins J6-1 J12-30 U7-13)
    )
    (net /E
      (pins J10-1 J12-10 U2-34 U3-14 U6-23 U7-18 U7-9 U8-23)
    )
    (net /D0
      (pins J12-1 U2-31 U3-22 U5-34 U7-8 U8-8 U10-11 U11-11)
    )
    (net /D1
      (pins J12-3 U2-30 U3-21 U5-33 U7-7 U8-9 U10-12 U11-12)
    )
    (net //NMI
      (pins J12-4 R4-2 U2-2)
    )
    (net /D2
      (pins J12-5 U2-29 U3-20 U5-32 U7-6 U8-10 U10-13 U11-13)
    )
    (net //IRQ
      (pins J12-6 R2-2 U2-3)
    )
    (net /D3
      (pins J12-7 U2-28 U3-19 U5-31 U7-5 U8-11 U10-15 U11-15)
    )
    (net //FIRQ
      (pins J12-8 R1-2 U2-4)
    )
    (net /D4
      (pins J12-9 U2-27 U3-18 U5-30 U7-4 U8-12 U10-16 U11-16)
    )
    (net /D5
      (pins J12-11 U2-26 U3-17 U5-29 U7-3 U8-13 U10-17 U11-17)
    )
    (net /R_/W
      (pins J12-12 U2-32 U3-13 U5-36 U6-14 U7-23 U8-19)
    )
    (net /D6
      (pins J12-13 U2-25 U3-16 U5-28 U7-2 U8-14 U10-18 U11-18)
    )
    (net //RESET
      (pins J12-14 R7-2 SW1-1 SW1-1@1 U2-37)
    )
    (net /D7
      (pins J12-15 U2-24 U3-15 U5-27 U7-1 U8-15 U10-19 U11-19)
    )
    (net //HALT
      (pins J12-16 JP2-1 R5-2 U2-40)
    )
    (net /A0
      (pins J12-17 U2-8 U3-11 U5-9 U7-19 U8-21 U10-10 U11-10)
    )
    (net /BS
      (pins J12-18 U2-5)
    )
    (net /A1
      (pins J12-19 U2-9 U5-8 U6-11 U7-20 U10-9 U11-9)
    )
    (net /BA
      (pins J12-20 U2-6)
    )
    (net /A2
      (pins J12-21 U2-10 U6-10 U10-8 U11-8)
    )
    (net /A3
      (pins J12-23 U2-11 U6-9 U10-7 U11-7)
    )
    (net /A4
      (pins J12-25 U2-12 U6-8 U10-6 U11-6)
    )
    (net //R_W
      (pins J12-26 U5-5 U6-15 U7-22 U8-20)
    )
    (net /A5
      (pins J12-27 U2-13 U6-7 U10-5 U11-5)
    )
    (net //END
      (pins J12-28 R9-2 U8-24)
    )
    (net /A6
      (pins J12-29 U2-14 U6-6 U10-4 U11-4)
    )
    (net /A7
      (pins J12-31 U2-15 U6-5 U10-3 U11-3)
    )
    (net /A8
      (pins J12-33 U2-16 U10-25 U11-25)
    )
    (net /A15
      (pins J12-34 U2-23 U6-1 U10-20)
    )
    (net /A9
      (pins J12-35 U2-17 U10-24 U11-24)
    )
    (net /A14
      (pins J12-36 U2-22 U6-2 U10-1)
    )
    (net /A10
      (pins J12-37 U2-18 U10-21 U11-21)
    )
    (net /A13
      (pins J12-38 U2-21 U6-3 U10-26 U11-26)
    )
    (net /A11
      (pins J12-39 U2-19 U10-23 U11-23)
    )
    (net /A12
      (pins J12-40 U2-20 U6-4 U10-2 U11-2)
    )
    (net "Net-(JP2-Pad2)"
      (pins JP2-2 U8-17)
    )
    (net //BUFFER_FULL
      (pins R3-1 U3-7 U9-1)
    )
    (net "Net-(R6-Pad2)"
      (pins R6-2 U2-36)
    )
    (net "Net-(R8-Pad2)"
      (pins R8-2 U2-33)
    )
    (net "Net-(R10-Pad1)"
      (pins R10-1 R11-1 U13-1 U13-9 U13-3 U13-11 U13-5 U13-13)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (net /EXTAL
      (pins U1-5 U2-38)
    )
    (net "Net-(U2-Pad35)"
      (pins U2-35)
    )
    (net /SCLK
      (pins U3-3 U3-4 U4-5)
    )
    (net "Net-(U3-Pad5)"
      (pins U3-5)
    )
    (net //ACIA1CE
      (pins U3-9 U6-19)
    )
    (net "Net-(U4-Pad1)"
      (pins U4-1)
    )
    (net //PPICE
      (pins U5-6 U6-18)
    )
    (net "Net-(U6-Pad13)"
      (pins U6-13)
    )
    (net //OE
      (pins U6-16 U10-22 U11-22)
    )
    (net //PITCE
      (pins U6-17 U7-21)
    )
    (net //APUCE
      (pins U6-20 U8-18)
    )
    (net //ROMCE
      (pins U6-21 U11-20)
    )
    (net //RAMWE
      (pins U6-22 U10-27)
    )
    (net "Net-(U7-Pad15)"
      (pins U7-15 U7-17)
    )
    (net "Net-(U8-Pad4)"
      (pins U8-4)
    )
    (net "Net-(U8-Pad5)"
      (pins U8-5)
    )
    (net "Net-(U8-Pad6)"
      (pins U8-6)
    )
    (net "Net-(U8-Pad7)"
      (pins U8-7)
    )
    (net "Net-(U9-Pad8)"
      (pins U9-8)
    )
    (net "Net-(U9-Pad10)"
      (pins U9-10)
    )
    (net "Net-(U9-Pad4)"
      (pins U9-4)
    )
    (net "Net-(U9-Pad12)"
      (pins U9-12)
    )
    (net "Net-(U9-Pad6)"
      (pins U9-6)
    )
    (net "Net-(J2-Pad6)"
      (pins J2-6)
    )
    (class kicad_default "" //ACIA1CE //APUCE //BUFFER_FULL //END //FIRQ //HALT
      //IRQ //NMI //OE //PITCE //PPICE //RAMWE //RESET //ROMCE //RTS //R_W
      /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2 /A3 /A4 /A5 /A6 /A7 /A8 /A9
      /AUDIO_IN /AUDIO_OUT /BA /BS /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 /E /EXTAL
      /OUT0 /OUT1 /PA0 /PA1 /PA2 /PA3 /PA4 /PA5 /PA6 /PA7 /PB0 /PB1 /PB2 /PB3
      /PB4 /PB5 /PB6 /PB7 /PC0 /PC1 /PC2 /PC3 /PC4 /PC5 /PC6 /PC7 /RXD /R_/W
      /SCLK /TXD "Net-(C10-Pad1)" "Net-(C12-Pad1)" "Net-(C12-Pad2)" "Net-(C13-Pad1)"
      "Net-(C13-Pad2)" "Net-(C14-Pad1)" "Net-(J2-Pad3)" "Net-(J2-Pad6)" "Net-(JP2-Pad2)"
      "Net-(R10-Pad1)" "Net-(R6-Pad2)" "Net-(R8-Pad2)" "Net-(U1-Pad1)" "Net-(U2-Pad35)"
      "Net-(U3-Pad5)" "Net-(U4-Pad1)" "Net-(U6-Pad13)" "Net-(U7-Pad15)" "Net-(U8-Pad4)"
      "Net-(U8-Pad5)" "Net-(U8-Pad6)" "Net-(U8-Pad7)" "Net-(U9-Pad10)" "Net-(U9-Pad12)"
      "Net-(U9-Pad4)" "Net-(U9-Pad6)" "Net-(U9-Pad8)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class Power /+12V /+5V /GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 500)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
