// Seed: 1870539656
module module_0 (
    output tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    output tri1 id_4,
    output wand id_5
);
  assign id_4 = id_1;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input supply0 id_2,
    input uwire id_3,
    input wor id_4,
    input wor id_5,
    input uwire id_6
    , id_37,
    output uwire id_7,
    input tri id_8,
    input tri id_9,
    input supply1 id_10,
    input wire id_11,
    output wire id_12,
    output tri1 id_13
    , id_38,
    input supply1 id_14,
    output tri1 id_15,
    input tri id_16,
    input wand id_17,
    output tri id_18,
    output wand id_19,
    input wire id_20,
    input wor id_21,
    input supply0 id_22,
    output supply1 id_23,
    input wand id_24,
    input supply1 id_25,
    input supply0 id_26,
    output supply1 id_27,
    input tri id_28,
    output wor id_29,
    output tri1 id_30,
    input tri id_31,
    input wand id_32,
    input supply1 id_33,
    output wand id_34,
    output wire id_35
);
  always begin
    id_1 = id_32;
  end
  module_0(
      id_34, id_9, id_17, id_18, id_12, id_15
  );
endmodule
