.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Em */
.set Em__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set Em__0__MASK, 0x08
.set Em__0__PC, CYREG_PRT12_PC3
.set Em__0__PORT, 12
.set Em__0__SHIFT, 3
.set Em__AG, CYREG_PRT12_AG
.set Em__BIE, CYREG_PRT12_BIE
.set Em__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Em__BYP, CYREG_PRT12_BYP
.set Em__DM0, CYREG_PRT12_DM0
.set Em__DM1, CYREG_PRT12_DM1
.set Em__DM2, CYREG_PRT12_DM2
.set Em__DR, CYREG_PRT12_DR
.set Em__INP_DIS, CYREG_PRT12_INP_DIS
.set Em__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Em__MASK, 0x08
.set Em__PORT, 12
.set Em__PRT, CYREG_PRT12_PRT
.set Em__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Em__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Em__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Em__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Em__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Em__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Em__PS, CYREG_PRT12_PS
.set Em__SHIFT, 3
.set Em__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Em__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Em__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Em__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Em__SLW, CYREG_PRT12_SLW

/* LCD_LCDPort */
.set LCD_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_LCDPort__0__MASK, 0x01
.set LCD_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_LCDPort__0__PORT, 2
.set LCD_LCDPort__0__SHIFT, 0
.set LCD_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_LCDPort__1__MASK, 0x02
.set LCD_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_LCDPort__1__PORT, 2
.set LCD_LCDPort__1__SHIFT, 1
.set LCD_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_LCDPort__2__MASK, 0x04
.set LCD_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_LCDPort__2__PORT, 2
.set LCD_LCDPort__2__SHIFT, 2
.set LCD_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_LCDPort__3__MASK, 0x08
.set LCD_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_LCDPort__3__PORT, 2
.set LCD_LCDPort__3__SHIFT, 3
.set LCD_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_LCDPort__4__MASK, 0x10
.set LCD_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_LCDPort__4__PORT, 2
.set LCD_LCDPort__4__SHIFT, 4
.set LCD_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_LCDPort__5__MASK, 0x20
.set LCD_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_LCDPort__5__PORT, 2
.set LCD_LCDPort__5__SHIFT, 5
.set LCD_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_LCDPort__6__MASK, 0x40
.set LCD_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_LCDPort__6__PORT, 2
.set LCD_LCDPort__6__SHIFT, 6
.set LCD_LCDPort__AG, CYREG_PRT2_AG
.set LCD_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_LCDPort__DR, CYREG_PRT2_DR
.set LCD_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_LCDPort__MASK, 0x7F
.set LCD_LCDPort__PORT, 2
.set LCD_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_LCDPort__PS, CYREG_PRT2_PS
.set LCD_LCDPort__SHIFT, 0
.set LCD_LCDPort__SLW, CYREG_PRT2_SLW

/* En_A */
.set En_A__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set En_A__0__MASK, 0x02
.set En_A__0__PC, CYREG_PRT12_PC1
.set En_A__0__PORT, 12
.set En_A__0__SHIFT, 1
.set En_A__AG, CYREG_PRT12_AG
.set En_A__BIE, CYREG_PRT12_BIE
.set En_A__BIT_MASK, CYREG_PRT12_BIT_MASK
.set En_A__BYP, CYREG_PRT12_BYP
.set En_A__DM0, CYREG_PRT12_DM0
.set En_A__DM1, CYREG_PRT12_DM1
.set En_A__DM2, CYREG_PRT12_DM2
.set En_A__DR, CYREG_PRT12_DR
.set En_A__INP_DIS, CYREG_PRT12_INP_DIS
.set En_A__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set En_A__MASK, 0x02
.set En_A__PORT, 12
.set En_A__PRT, CYREG_PRT12_PRT
.set En_A__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set En_A__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set En_A__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set En_A__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set En_A__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set En_A__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set En_A__PS, CYREG_PRT12_PS
.set En_A__SHIFT, 1
.set En_A__SIO_CFG, CYREG_PRT12_SIO_CFG
.set En_A__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set En_A__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set En_A__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set En_A__SLW, CYREG_PRT12_SLW

/* En_B */
.set En_B__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set En_B__0__MASK, 0x04
.set En_B__0__PC, CYREG_PRT12_PC2
.set En_B__0__PORT, 12
.set En_B__0__SHIFT, 2
.set En_B__AG, CYREG_PRT12_AG
.set En_B__BIE, CYREG_PRT12_BIE
.set En_B__BIT_MASK, CYREG_PRT12_BIT_MASK
.set En_B__BYP, CYREG_PRT12_BYP
.set En_B__DM0, CYREG_PRT12_DM0
.set En_B__DM1, CYREG_PRT12_DM1
.set En_B__DM2, CYREG_PRT12_DM2
.set En_B__DR, CYREG_PRT12_DR
.set En_B__INP_DIS, CYREG_PRT12_INP_DIS
.set En_B__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set En_B__MASK, 0x04
.set En_B__PORT, 12
.set En_B__PRT, CYREG_PRT12_PRT
.set En_B__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set En_B__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set En_B__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set En_B__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set En_B__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set En_B__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set En_B__PS, CYREG_PRT12_PS
.set En_B__SHIFT, 2
.set En_B__SIO_CFG, CYREG_PRT12_SIO_CFG
.set En_B__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set En_B__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set En_B__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set En_B__SLW, CYREG_PRT12_SLW

/* Col_0 */
.set Col_0__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Col_0__0__MASK, 0x01
.set Col_0__0__PC, CYREG_PRT0_PC0
.set Col_0__0__PORT, 0
.set Col_0__0__SHIFT, 0
.set Col_0__AG, CYREG_PRT0_AG
.set Col_0__AMUX, CYREG_PRT0_AMUX
.set Col_0__BIE, CYREG_PRT0_BIE
.set Col_0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Col_0__BYP, CYREG_PRT0_BYP
.set Col_0__CTL, CYREG_PRT0_CTL
.set Col_0__DM0, CYREG_PRT0_DM0
.set Col_0__DM1, CYREG_PRT0_DM1
.set Col_0__DM2, CYREG_PRT0_DM2
.set Col_0__DR, CYREG_PRT0_DR
.set Col_0__INP_DIS, CYREG_PRT0_INP_DIS
.set Col_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Col_0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Col_0__LCD_EN, CYREG_PRT0_LCD_EN
.set Col_0__MASK, 0x01
.set Col_0__PORT, 0
.set Col_0__PRT, CYREG_PRT0_PRT
.set Col_0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Col_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Col_0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Col_0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Col_0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Col_0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Col_0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Col_0__PS, CYREG_PRT0_PS
.set Col_0__SHIFT, 0
.set Col_0__SLW, CYREG_PRT0_SLW

/* Col_1 */
.set Col_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Col_1__0__MASK, 0x02
.set Col_1__0__PC, CYREG_PRT0_PC1
.set Col_1__0__PORT, 0
.set Col_1__0__SHIFT, 1
.set Col_1__AG, CYREG_PRT0_AG
.set Col_1__AMUX, CYREG_PRT0_AMUX
.set Col_1__BIE, CYREG_PRT0_BIE
.set Col_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Col_1__BYP, CYREG_PRT0_BYP
.set Col_1__CTL, CYREG_PRT0_CTL
.set Col_1__DM0, CYREG_PRT0_DM0
.set Col_1__DM1, CYREG_PRT0_DM1
.set Col_1__DM2, CYREG_PRT0_DM2
.set Col_1__DR, CYREG_PRT0_DR
.set Col_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Col_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Col_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Col_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Col_1__MASK, 0x02
.set Col_1__PORT, 0
.set Col_1__PRT, CYREG_PRT0_PRT
.set Col_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Col_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Col_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Col_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Col_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Col_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Col_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Col_1__PS, CYREG_PRT0_PS
.set Col_1__SHIFT, 1
.set Col_1__SLW, CYREG_PRT0_SLW

/* Col_2 */
.set Col_2__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Col_2__0__MASK, 0x04
.set Col_2__0__PC, CYREG_PRT0_PC2
.set Col_2__0__PORT, 0
.set Col_2__0__SHIFT, 2
.set Col_2__AG, CYREG_PRT0_AG
.set Col_2__AMUX, CYREG_PRT0_AMUX
.set Col_2__BIE, CYREG_PRT0_BIE
.set Col_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Col_2__BYP, CYREG_PRT0_BYP
.set Col_2__CTL, CYREG_PRT0_CTL
.set Col_2__DM0, CYREG_PRT0_DM0
.set Col_2__DM1, CYREG_PRT0_DM1
.set Col_2__DM2, CYREG_PRT0_DM2
.set Col_2__DR, CYREG_PRT0_DR
.set Col_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Col_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Col_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Col_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Col_2__MASK, 0x04
.set Col_2__PORT, 0
.set Col_2__PRT, CYREG_PRT0_PRT
.set Col_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Col_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Col_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Col_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Col_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Col_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Col_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Col_2__PS, CYREG_PRT0_PS
.set Col_2__SHIFT, 2
.set Col_2__SLW, CYREG_PRT0_SLW

/* Col_3 */
.set Col_3__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Col_3__0__MASK, 0x08
.set Col_3__0__PC, CYREG_PRT0_PC3
.set Col_3__0__PORT, 0
.set Col_3__0__SHIFT, 3
.set Col_3__AG, CYREG_PRT0_AG
.set Col_3__AMUX, CYREG_PRT0_AMUX
.set Col_3__BIE, CYREG_PRT0_BIE
.set Col_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Col_3__BYP, CYREG_PRT0_BYP
.set Col_3__CTL, CYREG_PRT0_CTL
.set Col_3__DM0, CYREG_PRT0_DM0
.set Col_3__DM1, CYREG_PRT0_DM1
.set Col_3__DM2, CYREG_PRT0_DM2
.set Col_3__DR, CYREG_PRT0_DR
.set Col_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Col_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Col_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Col_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Col_3__MASK, 0x08
.set Col_3__PORT, 0
.set Col_3__PRT, CYREG_PRT0_PRT
.set Col_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Col_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Col_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Col_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Col_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Col_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Col_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Col_3__PS, CYREG_PRT0_PS
.set Col_3__SHIFT, 3
.set Col_3__SLW, CYREG_PRT0_SLW

/* Col_4 */
.set Col_4__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Col_4__0__MASK, 0x10
.set Col_4__0__PC, CYREG_PRT0_PC4
.set Col_4__0__PORT, 0
.set Col_4__0__SHIFT, 4
.set Col_4__AG, CYREG_PRT0_AG
.set Col_4__AMUX, CYREG_PRT0_AMUX
.set Col_4__BIE, CYREG_PRT0_BIE
.set Col_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Col_4__BYP, CYREG_PRT0_BYP
.set Col_4__CTL, CYREG_PRT0_CTL
.set Col_4__DM0, CYREG_PRT0_DM0
.set Col_4__DM1, CYREG_PRT0_DM1
.set Col_4__DM2, CYREG_PRT0_DM2
.set Col_4__DR, CYREG_PRT0_DR
.set Col_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Col_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Col_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Col_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Col_4__MASK, 0x10
.set Col_4__PORT, 0
.set Col_4__PRT, CYREG_PRT0_PRT
.set Col_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Col_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Col_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Col_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Col_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Col_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Col_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Col_4__PS, CYREG_PRT0_PS
.set Col_4__SHIFT, 4
.set Col_4__SLW, CYREG_PRT0_SLW

/* Col_5 */
.set Col_5__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Col_5__0__MASK, 0x20
.set Col_5__0__PC, CYREG_PRT0_PC5
.set Col_5__0__PORT, 0
.set Col_5__0__SHIFT, 5
.set Col_5__AG, CYREG_PRT0_AG
.set Col_5__AMUX, CYREG_PRT0_AMUX
.set Col_5__BIE, CYREG_PRT0_BIE
.set Col_5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Col_5__BYP, CYREG_PRT0_BYP
.set Col_5__CTL, CYREG_PRT0_CTL
.set Col_5__DM0, CYREG_PRT0_DM0
.set Col_5__DM1, CYREG_PRT0_DM1
.set Col_5__DM2, CYREG_PRT0_DM2
.set Col_5__DR, CYREG_PRT0_DR
.set Col_5__INP_DIS, CYREG_PRT0_INP_DIS
.set Col_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Col_5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Col_5__LCD_EN, CYREG_PRT0_LCD_EN
.set Col_5__MASK, 0x20
.set Col_5__PORT, 0
.set Col_5__PRT, CYREG_PRT0_PRT
.set Col_5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Col_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Col_5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Col_5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Col_5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Col_5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Col_5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Col_5__PS, CYREG_PRT0_PS
.set Col_5__SHIFT, 5
.set Col_5__SLW, CYREG_PRT0_SLW

/* Col_6 */
.set Col_6__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Col_6__0__MASK, 0x40
.set Col_6__0__PC, CYREG_PRT0_PC6
.set Col_6__0__PORT, 0
.set Col_6__0__SHIFT, 6
.set Col_6__AG, CYREG_PRT0_AG
.set Col_6__AMUX, CYREG_PRT0_AMUX
.set Col_6__BIE, CYREG_PRT0_BIE
.set Col_6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Col_6__BYP, CYREG_PRT0_BYP
.set Col_6__CTL, CYREG_PRT0_CTL
.set Col_6__DM0, CYREG_PRT0_DM0
.set Col_6__DM1, CYREG_PRT0_DM1
.set Col_6__DM2, CYREG_PRT0_DM2
.set Col_6__DR, CYREG_PRT0_DR
.set Col_6__INP_DIS, CYREG_PRT0_INP_DIS
.set Col_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Col_6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Col_6__LCD_EN, CYREG_PRT0_LCD_EN
.set Col_6__MASK, 0x40
.set Col_6__PORT, 0
.set Col_6__PRT, CYREG_PRT0_PRT
.set Col_6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Col_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Col_6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Col_6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Col_6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Col_6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Col_6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Col_6__PS, CYREG_PRT0_PS
.set Col_6__SHIFT, 6
.set Col_6__SLW, CYREG_PRT0_SLW

/* Col_7 */
.set Col_7__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Col_7__0__MASK, 0x80
.set Col_7__0__PC, CYREG_PRT0_PC7
.set Col_7__0__PORT, 0
.set Col_7__0__SHIFT, 7
.set Col_7__AG, CYREG_PRT0_AG
.set Col_7__AMUX, CYREG_PRT0_AMUX
.set Col_7__BIE, CYREG_PRT0_BIE
.set Col_7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Col_7__BYP, CYREG_PRT0_BYP
.set Col_7__CTL, CYREG_PRT0_CTL
.set Col_7__DM0, CYREG_PRT0_DM0
.set Col_7__DM1, CYREG_PRT0_DM1
.set Col_7__DM2, CYREG_PRT0_DM2
.set Col_7__DR, CYREG_PRT0_DR
.set Col_7__INP_DIS, CYREG_PRT0_INP_DIS
.set Col_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Col_7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Col_7__LCD_EN, CYREG_PRT0_LCD_EN
.set Col_7__MASK, 0x80
.set Col_7__PORT, 0
.set Col_7__PRT, CYREG_PRT0_PRT
.set Col_7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Col_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Col_7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Col_7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Col_7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Col_7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Col_7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Col_7__PS, CYREG_PRT0_PS
.set Col_7__SHIFT, 7
.set Col_7__SLW, CYREG_PRT0_SLW

/* Col_8 */
.set Col_8__0__INTTYPE, CYREG_PICU4_INTTYPE0
.set Col_8__0__MASK, 0x01
.set Col_8__0__PC, CYREG_PRT4_PC0
.set Col_8__0__PORT, 4
.set Col_8__0__SHIFT, 0
.set Col_8__AG, CYREG_PRT4_AG
.set Col_8__AMUX, CYREG_PRT4_AMUX
.set Col_8__BIE, CYREG_PRT4_BIE
.set Col_8__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Col_8__BYP, CYREG_PRT4_BYP
.set Col_8__CTL, CYREG_PRT4_CTL
.set Col_8__DM0, CYREG_PRT4_DM0
.set Col_8__DM1, CYREG_PRT4_DM1
.set Col_8__DM2, CYREG_PRT4_DM2
.set Col_8__DR, CYREG_PRT4_DR
.set Col_8__INP_DIS, CYREG_PRT4_INP_DIS
.set Col_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Col_8__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Col_8__LCD_EN, CYREG_PRT4_LCD_EN
.set Col_8__MASK, 0x01
.set Col_8__PORT, 4
.set Col_8__PRT, CYREG_PRT4_PRT
.set Col_8__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Col_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Col_8__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Col_8__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Col_8__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Col_8__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Col_8__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Col_8__PS, CYREG_PRT4_PS
.set Col_8__SHIFT, 0
.set Col_8__SLW, CYREG_PRT4_SLW

/* Col_9 */
.set Col_9__0__INTTYPE, CYREG_PICU4_INTTYPE1
.set Col_9__0__MASK, 0x02
.set Col_9__0__PC, CYREG_PRT4_PC1
.set Col_9__0__PORT, 4
.set Col_9__0__SHIFT, 1
.set Col_9__AG, CYREG_PRT4_AG
.set Col_9__AMUX, CYREG_PRT4_AMUX
.set Col_9__BIE, CYREG_PRT4_BIE
.set Col_9__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Col_9__BYP, CYREG_PRT4_BYP
.set Col_9__CTL, CYREG_PRT4_CTL
.set Col_9__DM0, CYREG_PRT4_DM0
.set Col_9__DM1, CYREG_PRT4_DM1
.set Col_9__DM2, CYREG_PRT4_DM2
.set Col_9__DR, CYREG_PRT4_DR
.set Col_9__INP_DIS, CYREG_PRT4_INP_DIS
.set Col_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Col_9__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Col_9__LCD_EN, CYREG_PRT4_LCD_EN
.set Col_9__MASK, 0x02
.set Col_9__PORT, 4
.set Col_9__PRT, CYREG_PRT4_PRT
.set Col_9__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Col_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Col_9__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Col_9__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Col_9__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Col_9__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Col_9__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Col_9__PS, CYREG_PRT4_PS
.set Col_9__SHIFT, 1
.set Col_9__SLW, CYREG_PRT4_SLW

/* Dir_1 */
.set Dir_1__0__INTTYPE, CYREG_PICU6_INTTYPE2
.set Dir_1__0__MASK, 0x04
.set Dir_1__0__PC, CYREG_PRT6_PC2
.set Dir_1__0__PORT, 6
.set Dir_1__0__SHIFT, 2
.set Dir_1__AG, CYREG_PRT6_AG
.set Dir_1__AMUX, CYREG_PRT6_AMUX
.set Dir_1__BIE, CYREG_PRT6_BIE
.set Dir_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Dir_1__BYP, CYREG_PRT6_BYP
.set Dir_1__CTL, CYREG_PRT6_CTL
.set Dir_1__DM0, CYREG_PRT6_DM0
.set Dir_1__DM1, CYREG_PRT6_DM1
.set Dir_1__DM2, CYREG_PRT6_DM2
.set Dir_1__DR, CYREG_PRT6_DR
.set Dir_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Dir_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Dir_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Dir_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Dir_1__MASK, 0x04
.set Dir_1__PORT, 6
.set Dir_1__PRT, CYREG_PRT6_PRT
.set Dir_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Dir_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Dir_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Dir_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Dir_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Dir_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Dir_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Dir_1__PS, CYREG_PRT6_PS
.set Dir_1__SHIFT, 2
.set Dir_1__SLW, CYREG_PRT6_SLW

/* Dir_2 */
.set Dir_2__0__INTTYPE, CYREG_PICU6_INTTYPE5
.set Dir_2__0__MASK, 0x20
.set Dir_2__0__PC, CYREG_PRT6_PC5
.set Dir_2__0__PORT, 6
.set Dir_2__0__SHIFT, 5
.set Dir_2__AG, CYREG_PRT6_AG
.set Dir_2__AMUX, CYREG_PRT6_AMUX
.set Dir_2__BIE, CYREG_PRT6_BIE
.set Dir_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Dir_2__BYP, CYREG_PRT6_BYP
.set Dir_2__CTL, CYREG_PRT6_CTL
.set Dir_2__DM0, CYREG_PRT6_DM0
.set Dir_2__DM1, CYREG_PRT6_DM1
.set Dir_2__DM2, CYREG_PRT6_DM2
.set Dir_2__DR, CYREG_PRT6_DR
.set Dir_2__INP_DIS, CYREG_PRT6_INP_DIS
.set Dir_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Dir_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Dir_2__LCD_EN, CYREG_PRT6_LCD_EN
.set Dir_2__MASK, 0x20
.set Dir_2__PORT, 6
.set Dir_2__PRT, CYREG_PRT6_PRT
.set Dir_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Dir_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Dir_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Dir_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Dir_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Dir_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Dir_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Dir_2__PS, CYREG_PRT6_PS
.set Dir_2__SHIFT, 5
.set Dir_2__SLW, CYREG_PRT6_SLW

/* En_Sw */
.set En_Sw__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set En_Sw__0__MASK, 0x01
.set En_Sw__0__PC, CYREG_PRT12_PC0
.set En_Sw__0__PORT, 12
.set En_Sw__0__SHIFT, 0
.set En_Sw__AG, CYREG_PRT12_AG
.set En_Sw__BIE, CYREG_PRT12_BIE
.set En_Sw__BIT_MASK, CYREG_PRT12_BIT_MASK
.set En_Sw__BYP, CYREG_PRT12_BYP
.set En_Sw__DM0, CYREG_PRT12_DM0
.set En_Sw__DM1, CYREG_PRT12_DM1
.set En_Sw__DM2, CYREG_PRT12_DM2
.set En_Sw__DR, CYREG_PRT12_DR
.set En_Sw__INP_DIS, CYREG_PRT12_INP_DIS
.set En_Sw__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set En_Sw__MASK, 0x01
.set En_Sw__PORT, 12
.set En_Sw__PRT, CYREG_PRT12_PRT
.set En_Sw__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set En_Sw__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set En_Sw__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set En_Sw__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set En_Sw__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set En_Sw__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set En_Sw__PS, CYREG_PRT12_PS
.set En_Sw__SHIFT, 0
.set En_Sw__SIO_CFG, CYREG_PRT12_SIO_CFG
.set En_Sw__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set En_Sw__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set En_Sw__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set En_Sw__SLW, CYREG_PRT12_SLW

/* Lim_1 */
.set Lim_1__0__INTTYPE, CYREG_PICU6_INTTYPE6
.set Lim_1__0__MASK, 0x40
.set Lim_1__0__PC, CYREG_PRT6_PC6
.set Lim_1__0__PORT, 6
.set Lim_1__0__SHIFT, 6
.set Lim_1__AG, CYREG_PRT6_AG
.set Lim_1__AMUX, CYREG_PRT6_AMUX
.set Lim_1__BIE, CYREG_PRT6_BIE
.set Lim_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Lim_1__BYP, CYREG_PRT6_BYP
.set Lim_1__CTL, CYREG_PRT6_CTL
.set Lim_1__DM0, CYREG_PRT6_DM0
.set Lim_1__DM1, CYREG_PRT6_DM1
.set Lim_1__DM2, CYREG_PRT6_DM2
.set Lim_1__DR, CYREG_PRT6_DR
.set Lim_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Lim_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Lim_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Lim_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Lim_1__MASK, 0x40
.set Lim_1__PORT, 6
.set Lim_1__PRT, CYREG_PRT6_PRT
.set Lim_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Lim_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Lim_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Lim_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Lim_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Lim_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Lim_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Lim_1__PS, CYREG_PRT6_PS
.set Lim_1__SHIFT, 6
.set Lim_1__SLW, CYREG_PRT6_SLW

/* Lim_2 */
.set Lim_2__0__INTTYPE, CYREG_PICU6_INTTYPE7
.set Lim_2__0__MASK, 0x80
.set Lim_2__0__PC, CYREG_PRT6_PC7
.set Lim_2__0__PORT, 6
.set Lim_2__0__SHIFT, 7
.set Lim_2__AG, CYREG_PRT6_AG
.set Lim_2__AMUX, CYREG_PRT6_AMUX
.set Lim_2__BIE, CYREG_PRT6_BIE
.set Lim_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Lim_2__BYP, CYREG_PRT6_BYP
.set Lim_2__CTL, CYREG_PRT6_CTL
.set Lim_2__DM0, CYREG_PRT6_DM0
.set Lim_2__DM1, CYREG_PRT6_DM1
.set Lim_2__DM2, CYREG_PRT6_DM2
.set Lim_2__DR, CYREG_PRT6_DR
.set Lim_2__INP_DIS, CYREG_PRT6_INP_DIS
.set Lim_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Lim_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Lim_2__LCD_EN, CYREG_PRT6_LCD_EN
.set Lim_2__MASK, 0x80
.set Lim_2__PORT, 6
.set Lim_2__PRT, CYREG_PRT6_PRT
.set Lim_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Lim_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Lim_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Lim_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Lim_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Lim_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Lim_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Lim_2__PS, CYREG_PRT6_PS
.set Lim_2__SHIFT, 7
.set Lim_2__SLW, CYREG_PRT6_SLW

/* Row_0 */
.set Row_0__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Row_0__0__MASK, 0x01
.set Row_0__0__PC, CYREG_PRT3_PC0
.set Row_0__0__PORT, 3
.set Row_0__0__SHIFT, 0
.set Row_0__AG, CYREG_PRT3_AG
.set Row_0__AMUX, CYREG_PRT3_AMUX
.set Row_0__BIE, CYREG_PRT3_BIE
.set Row_0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_0__BYP, CYREG_PRT3_BYP
.set Row_0__CTL, CYREG_PRT3_CTL
.set Row_0__DM0, CYREG_PRT3_DM0
.set Row_0__DM1, CYREG_PRT3_DM1
.set Row_0__DM2, CYREG_PRT3_DM2
.set Row_0__DR, CYREG_PRT3_DR
.set Row_0__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_0__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_0__MASK, 0x01
.set Row_0__PORT, 3
.set Row_0__PRT, CYREG_PRT3_PRT
.set Row_0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_0__PS, CYREG_PRT3_PS
.set Row_0__SHIFT, 0
.set Row_0__SLW, CYREG_PRT3_SLW

/* Row_1 */
.set Row_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Row_1__0__MASK, 0x02
.set Row_1__0__PC, CYREG_PRT3_PC1
.set Row_1__0__PORT, 3
.set Row_1__0__SHIFT, 1
.set Row_1__AG, CYREG_PRT3_AG
.set Row_1__AMUX, CYREG_PRT3_AMUX
.set Row_1__BIE, CYREG_PRT3_BIE
.set Row_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_1__BYP, CYREG_PRT3_BYP
.set Row_1__CTL, CYREG_PRT3_CTL
.set Row_1__DM0, CYREG_PRT3_DM0
.set Row_1__DM1, CYREG_PRT3_DM1
.set Row_1__DM2, CYREG_PRT3_DM2
.set Row_1__DR, CYREG_PRT3_DR
.set Row_1__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_1__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_1__MASK, 0x02
.set Row_1__PORT, 3
.set Row_1__PRT, CYREG_PRT3_PRT
.set Row_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_1__PS, CYREG_PRT3_PS
.set Row_1__SHIFT, 1
.set Row_1__SLW, CYREG_PRT3_SLW

/* Row_2 */
.set Row_2__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Row_2__0__MASK, 0x04
.set Row_2__0__PC, CYREG_PRT3_PC2
.set Row_2__0__PORT, 3
.set Row_2__0__SHIFT, 2
.set Row_2__AG, CYREG_PRT3_AG
.set Row_2__AMUX, CYREG_PRT3_AMUX
.set Row_2__BIE, CYREG_PRT3_BIE
.set Row_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_2__BYP, CYREG_PRT3_BYP
.set Row_2__CTL, CYREG_PRT3_CTL
.set Row_2__DM0, CYREG_PRT3_DM0
.set Row_2__DM1, CYREG_PRT3_DM1
.set Row_2__DM2, CYREG_PRT3_DM2
.set Row_2__DR, CYREG_PRT3_DR
.set Row_2__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_2__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_2__MASK, 0x04
.set Row_2__PORT, 3
.set Row_2__PRT, CYREG_PRT3_PRT
.set Row_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_2__PS, CYREG_PRT3_PS
.set Row_2__SHIFT, 2
.set Row_2__SLW, CYREG_PRT3_SLW

/* Row_3 */
.set Row_3__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Row_3__0__MASK, 0x08
.set Row_3__0__PC, CYREG_PRT3_PC3
.set Row_3__0__PORT, 3
.set Row_3__0__SHIFT, 3
.set Row_3__AG, CYREG_PRT3_AG
.set Row_3__AMUX, CYREG_PRT3_AMUX
.set Row_3__BIE, CYREG_PRT3_BIE
.set Row_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_3__BYP, CYREG_PRT3_BYP
.set Row_3__CTL, CYREG_PRT3_CTL
.set Row_3__DM0, CYREG_PRT3_DM0
.set Row_3__DM1, CYREG_PRT3_DM1
.set Row_3__DM2, CYREG_PRT3_DM2
.set Row_3__DR, CYREG_PRT3_DR
.set Row_3__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_3__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_3__MASK, 0x08
.set Row_3__PORT, 3
.set Row_3__PRT, CYREG_PRT3_PRT
.set Row_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_3__PS, CYREG_PRT3_PS
.set Row_3__SHIFT, 3
.set Row_3__SLW, CYREG_PRT3_SLW

/* Row_4 */
.set Row_4__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Row_4__0__MASK, 0x10
.set Row_4__0__PC, CYREG_PRT3_PC4
.set Row_4__0__PORT, 3
.set Row_4__0__SHIFT, 4
.set Row_4__AG, CYREG_PRT3_AG
.set Row_4__AMUX, CYREG_PRT3_AMUX
.set Row_4__BIE, CYREG_PRT3_BIE
.set Row_4__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_4__BYP, CYREG_PRT3_BYP
.set Row_4__CTL, CYREG_PRT3_CTL
.set Row_4__DM0, CYREG_PRT3_DM0
.set Row_4__DM1, CYREG_PRT3_DM1
.set Row_4__DM2, CYREG_PRT3_DM2
.set Row_4__DR, CYREG_PRT3_DR
.set Row_4__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_4__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_4__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_4__MASK, 0x10
.set Row_4__PORT, 3
.set Row_4__PRT, CYREG_PRT3_PRT
.set Row_4__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_4__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_4__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_4__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_4__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_4__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_4__PS, CYREG_PRT3_PS
.set Row_4__SHIFT, 4
.set Row_4__SLW, CYREG_PRT3_SLW

/* Row_5 */
.set Row_5__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Row_5__0__MASK, 0x20
.set Row_5__0__PC, CYREG_PRT3_PC5
.set Row_5__0__PORT, 3
.set Row_5__0__SHIFT, 5
.set Row_5__AG, CYREG_PRT3_AG
.set Row_5__AMUX, CYREG_PRT3_AMUX
.set Row_5__BIE, CYREG_PRT3_BIE
.set Row_5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_5__BYP, CYREG_PRT3_BYP
.set Row_5__CTL, CYREG_PRT3_CTL
.set Row_5__DM0, CYREG_PRT3_DM0
.set Row_5__DM1, CYREG_PRT3_DM1
.set Row_5__DM2, CYREG_PRT3_DM2
.set Row_5__DR, CYREG_PRT3_DR
.set Row_5__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_5__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_5__MASK, 0x20
.set Row_5__PORT, 3
.set Row_5__PRT, CYREG_PRT3_PRT
.set Row_5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_5__PS, CYREG_PRT3_PS
.set Row_5__SHIFT, 5
.set Row_5__SLW, CYREG_PRT3_SLW

/* Row_6 */
.set Row_6__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Row_6__0__MASK, 0x40
.set Row_6__0__PC, CYREG_PRT3_PC6
.set Row_6__0__PORT, 3
.set Row_6__0__SHIFT, 6
.set Row_6__AG, CYREG_PRT3_AG
.set Row_6__AMUX, CYREG_PRT3_AMUX
.set Row_6__BIE, CYREG_PRT3_BIE
.set Row_6__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_6__BYP, CYREG_PRT3_BYP
.set Row_6__CTL, CYREG_PRT3_CTL
.set Row_6__DM0, CYREG_PRT3_DM0
.set Row_6__DM1, CYREG_PRT3_DM1
.set Row_6__DM2, CYREG_PRT3_DM2
.set Row_6__DR, CYREG_PRT3_DR
.set Row_6__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_6__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_6__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_6__MASK, 0x40
.set Row_6__PORT, 3
.set Row_6__PRT, CYREG_PRT3_PRT
.set Row_6__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_6__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_6__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_6__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_6__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_6__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_6__PS, CYREG_PRT3_PS
.set Row_6__SHIFT, 6
.set Row_6__SLW, CYREG_PRT3_SLW

/* Row_7 */
.set Row_7__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Row_7__0__MASK, 0x80
.set Row_7__0__PC, CYREG_PRT3_PC7
.set Row_7__0__PORT, 3
.set Row_7__0__SHIFT, 7
.set Row_7__AG, CYREG_PRT3_AG
.set Row_7__AMUX, CYREG_PRT3_AMUX
.set Row_7__BIE, CYREG_PRT3_BIE
.set Row_7__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Row_7__BYP, CYREG_PRT3_BYP
.set Row_7__CTL, CYREG_PRT3_CTL
.set Row_7__DM0, CYREG_PRT3_DM0
.set Row_7__DM1, CYREG_PRT3_DM1
.set Row_7__DM2, CYREG_PRT3_DM2
.set Row_7__DR, CYREG_PRT3_DR
.set Row_7__INP_DIS, CYREG_PRT3_INP_DIS
.set Row_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Row_7__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Row_7__LCD_EN, CYREG_PRT3_LCD_EN
.set Row_7__MASK, 0x80
.set Row_7__PORT, 3
.set Row_7__PRT, CYREG_PRT3_PRT
.set Row_7__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Row_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Row_7__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Row_7__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Row_7__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Row_7__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Row_7__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Row_7__PS, CYREG_PRT3_PS
.set Row_7__SHIFT, 7
.set Row_7__SLW, CYREG_PRT3_SLW

/* Slp_1 */
.set Slp_1__0__INTTYPE, CYREG_PICU6_INTTYPE0
.set Slp_1__0__MASK, 0x01
.set Slp_1__0__PC, CYREG_PRT6_PC0
.set Slp_1__0__PORT, 6
.set Slp_1__0__SHIFT, 0
.set Slp_1__AG, CYREG_PRT6_AG
.set Slp_1__AMUX, CYREG_PRT6_AMUX
.set Slp_1__BIE, CYREG_PRT6_BIE
.set Slp_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Slp_1__BYP, CYREG_PRT6_BYP
.set Slp_1__CTL, CYREG_PRT6_CTL
.set Slp_1__DM0, CYREG_PRT6_DM0
.set Slp_1__DM1, CYREG_PRT6_DM1
.set Slp_1__DM2, CYREG_PRT6_DM2
.set Slp_1__DR, CYREG_PRT6_DR
.set Slp_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Slp_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Slp_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Slp_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Slp_1__MASK, 0x01
.set Slp_1__PORT, 6
.set Slp_1__PRT, CYREG_PRT6_PRT
.set Slp_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Slp_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Slp_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Slp_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Slp_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Slp_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Slp_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Slp_1__PS, CYREG_PRT6_PS
.set Slp_1__SHIFT, 0
.set Slp_1__SLW, CYREG_PRT6_SLW

/* Slp_2 */
.set Slp_2__0__INTTYPE, CYREG_PICU6_INTTYPE3
.set Slp_2__0__MASK, 0x08
.set Slp_2__0__PC, CYREG_PRT6_PC3
.set Slp_2__0__PORT, 6
.set Slp_2__0__SHIFT, 3
.set Slp_2__AG, CYREG_PRT6_AG
.set Slp_2__AMUX, CYREG_PRT6_AMUX
.set Slp_2__BIE, CYREG_PRT6_BIE
.set Slp_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Slp_2__BYP, CYREG_PRT6_BYP
.set Slp_2__CTL, CYREG_PRT6_CTL
.set Slp_2__DM0, CYREG_PRT6_DM0
.set Slp_2__DM1, CYREG_PRT6_DM1
.set Slp_2__DM2, CYREG_PRT6_DM2
.set Slp_2__DR, CYREG_PRT6_DR
.set Slp_2__INP_DIS, CYREG_PRT6_INP_DIS
.set Slp_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Slp_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Slp_2__LCD_EN, CYREG_PRT6_LCD_EN
.set Slp_2__MASK, 0x08
.set Slp_2__PORT, 6
.set Slp_2__PRT, CYREG_PRT6_PRT
.set Slp_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Slp_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Slp_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Slp_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Slp_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Slp_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Slp_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Slp_2__PS, CYREG_PRT6_PS
.set Slp_2__SHIFT, 3
.set Slp_2__SLW, CYREG_PRT6_SLW

/* Stp_1 */
.set Stp_1__0__INTTYPE, CYREG_PICU6_INTTYPE1
.set Stp_1__0__MASK, 0x02
.set Stp_1__0__PC, CYREG_PRT6_PC1
.set Stp_1__0__PORT, 6
.set Stp_1__0__SHIFT, 1
.set Stp_1__AG, CYREG_PRT6_AG
.set Stp_1__AMUX, CYREG_PRT6_AMUX
.set Stp_1__BIE, CYREG_PRT6_BIE
.set Stp_1__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Stp_1__BYP, CYREG_PRT6_BYP
.set Stp_1__CTL, CYREG_PRT6_CTL
.set Stp_1__DM0, CYREG_PRT6_DM0
.set Stp_1__DM1, CYREG_PRT6_DM1
.set Stp_1__DM2, CYREG_PRT6_DM2
.set Stp_1__DR, CYREG_PRT6_DR
.set Stp_1__INP_DIS, CYREG_PRT6_INP_DIS
.set Stp_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Stp_1__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Stp_1__LCD_EN, CYREG_PRT6_LCD_EN
.set Stp_1__MASK, 0x02
.set Stp_1__PORT, 6
.set Stp_1__PRT, CYREG_PRT6_PRT
.set Stp_1__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Stp_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Stp_1__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Stp_1__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Stp_1__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Stp_1__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Stp_1__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Stp_1__PS, CYREG_PRT6_PS
.set Stp_1__SHIFT, 1
.set Stp_1__SLW, CYREG_PRT6_SLW

/* Stp_2 */
.set Stp_2__0__INTTYPE, CYREG_PICU6_INTTYPE4
.set Stp_2__0__MASK, 0x10
.set Stp_2__0__PC, CYREG_PRT6_PC4
.set Stp_2__0__PORT, 6
.set Stp_2__0__SHIFT, 4
.set Stp_2__AG, CYREG_PRT6_AG
.set Stp_2__AMUX, CYREG_PRT6_AMUX
.set Stp_2__BIE, CYREG_PRT6_BIE
.set Stp_2__BIT_MASK, CYREG_PRT6_BIT_MASK
.set Stp_2__BYP, CYREG_PRT6_BYP
.set Stp_2__CTL, CYREG_PRT6_CTL
.set Stp_2__DM0, CYREG_PRT6_DM0
.set Stp_2__DM1, CYREG_PRT6_DM1
.set Stp_2__DM2, CYREG_PRT6_DM2
.set Stp_2__DR, CYREG_PRT6_DR
.set Stp_2__INP_DIS, CYREG_PRT6_INP_DIS
.set Stp_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU6_BASE
.set Stp_2__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set Stp_2__LCD_EN, CYREG_PRT6_LCD_EN
.set Stp_2__MASK, 0x10
.set Stp_2__PORT, 6
.set Stp_2__PRT, CYREG_PRT6_PRT
.set Stp_2__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set Stp_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set Stp_2__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set Stp_2__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set Stp_2__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set Stp_2__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set Stp_2__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set Stp_2__PS, CYREG_PRT6_PS
.set Stp_2__SHIFT, 4
.set Stp_2__SLW, CYREG_PRT6_SLW

/* Col_10 */
.set Col_10__0__INTTYPE, CYREG_PICU4_INTTYPE2
.set Col_10__0__MASK, 0x04
.set Col_10__0__PC, CYREG_PRT4_PC2
.set Col_10__0__PORT, 4
.set Col_10__0__SHIFT, 2
.set Col_10__AG, CYREG_PRT4_AG
.set Col_10__AMUX, CYREG_PRT4_AMUX
.set Col_10__BIE, CYREG_PRT4_BIE
.set Col_10__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Col_10__BYP, CYREG_PRT4_BYP
.set Col_10__CTL, CYREG_PRT4_CTL
.set Col_10__DM0, CYREG_PRT4_DM0
.set Col_10__DM1, CYREG_PRT4_DM1
.set Col_10__DM2, CYREG_PRT4_DM2
.set Col_10__DR, CYREG_PRT4_DR
.set Col_10__INP_DIS, CYREG_PRT4_INP_DIS
.set Col_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Col_10__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Col_10__LCD_EN, CYREG_PRT4_LCD_EN
.set Col_10__MASK, 0x04
.set Col_10__PORT, 4
.set Col_10__PRT, CYREG_PRT4_PRT
.set Col_10__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Col_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Col_10__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Col_10__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Col_10__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Col_10__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Col_10__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Col_10__PS, CYREG_PRT4_PS
.set Col_10__SHIFT, 2
.set Col_10__SLW, CYREG_PRT4_SLW

/* Col_11 */
.set Col_11__0__INTTYPE, CYREG_PICU4_INTTYPE3
.set Col_11__0__MASK, 0x08
.set Col_11__0__PC, CYREG_PRT4_PC3
.set Col_11__0__PORT, 4
.set Col_11__0__SHIFT, 3
.set Col_11__AG, CYREG_PRT4_AG
.set Col_11__AMUX, CYREG_PRT4_AMUX
.set Col_11__BIE, CYREG_PRT4_BIE
.set Col_11__BIT_MASK, CYREG_PRT4_BIT_MASK
.set Col_11__BYP, CYREG_PRT4_BYP
.set Col_11__CTL, CYREG_PRT4_CTL
.set Col_11__DM0, CYREG_PRT4_DM0
.set Col_11__DM1, CYREG_PRT4_DM1
.set Col_11__DM2, CYREG_PRT4_DM2
.set Col_11__DR, CYREG_PRT4_DR
.set Col_11__INP_DIS, CYREG_PRT4_INP_DIS
.set Col_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU4_BASE
.set Col_11__LCD_COM_SEG, CYREG_PRT4_LCD_COM_SEG
.set Col_11__LCD_EN, CYREG_PRT4_LCD_EN
.set Col_11__MASK, 0x08
.set Col_11__PORT, 4
.set Col_11__PRT, CYREG_PRT4_PRT
.set Col_11__PRTDSI__CAPS_SEL, CYREG_PRT4_CAPS_SEL
.set Col_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT4_DBL_SYNC_IN
.set Col_11__PRTDSI__OE_SEL0, CYREG_PRT4_OE_SEL0
.set Col_11__PRTDSI__OE_SEL1, CYREG_PRT4_OE_SEL1
.set Col_11__PRTDSI__OUT_SEL0, CYREG_PRT4_OUT_SEL0
.set Col_11__PRTDSI__OUT_SEL1, CYREG_PRT4_OUT_SEL1
.set Col_11__PRTDSI__SYNC_OUT, CYREG_PRT4_SYNC_OUT
.set Col_11__PS, CYREG_PRT4_PS
.set Col_11__SHIFT, 3
.set Col_11__SLW, CYREG_PRT4_SLW

/* Esp_Rx */
.set Esp_Rx__0__INTTYPE, CYREG_PICU5_INTTYPE1
.set Esp_Rx__0__MASK, 0x02
.set Esp_Rx__0__PC, CYREG_PRT5_PC1
.set Esp_Rx__0__PORT, 5
.set Esp_Rx__0__SHIFT, 1
.set Esp_Rx__AG, CYREG_PRT5_AG
.set Esp_Rx__AMUX, CYREG_PRT5_AMUX
.set Esp_Rx__BIE, CYREG_PRT5_BIE
.set Esp_Rx__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Esp_Rx__BYP, CYREG_PRT5_BYP
.set Esp_Rx__CTL, CYREG_PRT5_CTL
.set Esp_Rx__DM0, CYREG_PRT5_DM0
.set Esp_Rx__DM1, CYREG_PRT5_DM1
.set Esp_Rx__DM2, CYREG_PRT5_DM2
.set Esp_Rx__DR, CYREG_PRT5_DR
.set Esp_Rx__INP_DIS, CYREG_PRT5_INP_DIS
.set Esp_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Esp_Rx__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Esp_Rx__LCD_EN, CYREG_PRT5_LCD_EN
.set Esp_Rx__MASK, 0x02
.set Esp_Rx__PORT, 5
.set Esp_Rx__PRT, CYREG_PRT5_PRT
.set Esp_Rx__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Esp_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Esp_Rx__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Esp_Rx__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Esp_Rx__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Esp_Rx__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Esp_Rx__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Esp_Rx__PS, CYREG_PRT5_PS
.set Esp_Rx__SHIFT, 1
.set Esp_Rx__SLW, CYREG_PRT5_SLW

/* Esp_Tx */
.set Esp_Tx__0__INTTYPE, CYREG_PICU5_INTTYPE0
.set Esp_Tx__0__MASK, 0x01
.set Esp_Tx__0__PC, CYREG_PRT5_PC0
.set Esp_Tx__0__PORT, 5
.set Esp_Tx__0__SHIFT, 0
.set Esp_Tx__AG, CYREG_PRT5_AG
.set Esp_Tx__AMUX, CYREG_PRT5_AMUX
.set Esp_Tx__BIE, CYREG_PRT5_BIE
.set Esp_Tx__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Esp_Tx__BYP, CYREG_PRT5_BYP
.set Esp_Tx__CTL, CYREG_PRT5_CTL
.set Esp_Tx__DM0, CYREG_PRT5_DM0
.set Esp_Tx__DM1, CYREG_PRT5_DM1
.set Esp_Tx__DM2, CYREG_PRT5_DM2
.set Esp_Tx__DR, CYREG_PRT5_DR
.set Esp_Tx__INP_DIS, CYREG_PRT5_INP_DIS
.set Esp_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Esp_Tx__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Esp_Tx__LCD_EN, CYREG_PRT5_LCD_EN
.set Esp_Tx__MASK, 0x01
.set Esp_Tx__PORT, 5
.set Esp_Tx__PRT, CYREG_PRT5_PRT
.set Esp_Tx__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Esp_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Esp_Tx__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Esp_Tx__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Esp_Tx__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Esp_Tx__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Esp_Tx__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Esp_Tx__PS, CYREG_PRT5_PS
.set Esp_Tx__SHIFT, 0
.set Esp_Tx__SLW, CYREG_PRT5_SLW

/* Esp_Rst */
.set Esp_Rst__0__INTTYPE, CYREG_PICU5_INTTYPE2
.set Esp_Rst__0__MASK, 0x04
.set Esp_Rst__0__PC, CYREG_PRT5_PC2
.set Esp_Rst__0__PORT, 5
.set Esp_Rst__0__SHIFT, 2
.set Esp_Rst__AG, CYREG_PRT5_AG
.set Esp_Rst__AMUX, CYREG_PRT5_AMUX
.set Esp_Rst__BIE, CYREG_PRT5_BIE
.set Esp_Rst__BIT_MASK, CYREG_PRT5_BIT_MASK
.set Esp_Rst__BYP, CYREG_PRT5_BYP
.set Esp_Rst__CTL, CYREG_PRT5_CTL
.set Esp_Rst__DM0, CYREG_PRT5_DM0
.set Esp_Rst__DM1, CYREG_PRT5_DM1
.set Esp_Rst__DM2, CYREG_PRT5_DM2
.set Esp_Rst__DR, CYREG_PRT5_DR
.set Esp_Rst__INP_DIS, CYREG_PRT5_INP_DIS
.set Esp_Rst__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU5_BASE
.set Esp_Rst__LCD_COM_SEG, CYREG_PRT5_LCD_COM_SEG
.set Esp_Rst__LCD_EN, CYREG_PRT5_LCD_EN
.set Esp_Rst__MASK, 0x04
.set Esp_Rst__PORT, 5
.set Esp_Rst__PRT, CYREG_PRT5_PRT
.set Esp_Rst__PRTDSI__CAPS_SEL, CYREG_PRT5_CAPS_SEL
.set Esp_Rst__PRTDSI__DBL_SYNC_IN, CYREG_PRT5_DBL_SYNC_IN
.set Esp_Rst__PRTDSI__OE_SEL0, CYREG_PRT5_OE_SEL0
.set Esp_Rst__PRTDSI__OE_SEL1, CYREG_PRT5_OE_SEL1
.set Esp_Rst__PRTDSI__OUT_SEL0, CYREG_PRT5_OUT_SEL0
.set Esp_Rst__PRTDSI__OUT_SEL1, CYREG_PRT5_OUT_SEL1
.set Esp_Rst__PRTDSI__SYNC_OUT, CYREG_PRT5_SYNC_OUT
.set Esp_Rst__PS, CYREG_PRT5_PS
.set Esp_Rst__SHIFT, 2
.set Esp_Rst__SLW, CYREG_PRT5_SLW

/* Debug_Rx */
.set Debug_Rx__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Debug_Rx__0__MASK, 0x80
.set Debug_Rx__0__PC, CYREG_PRT1_PC7
.set Debug_Rx__0__PORT, 1
.set Debug_Rx__0__SHIFT, 7
.set Debug_Rx__AG, CYREG_PRT1_AG
.set Debug_Rx__AMUX, CYREG_PRT1_AMUX
.set Debug_Rx__BIE, CYREG_PRT1_BIE
.set Debug_Rx__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Debug_Rx__BYP, CYREG_PRT1_BYP
.set Debug_Rx__CTL, CYREG_PRT1_CTL
.set Debug_Rx__DM0, CYREG_PRT1_DM0
.set Debug_Rx__DM1, CYREG_PRT1_DM1
.set Debug_Rx__DM2, CYREG_PRT1_DM2
.set Debug_Rx__DR, CYREG_PRT1_DR
.set Debug_Rx__INP_DIS, CYREG_PRT1_INP_DIS
.set Debug_Rx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Debug_Rx__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Debug_Rx__LCD_EN, CYREG_PRT1_LCD_EN
.set Debug_Rx__MASK, 0x80
.set Debug_Rx__PORT, 1
.set Debug_Rx__PRT, CYREG_PRT1_PRT
.set Debug_Rx__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Debug_Rx__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Debug_Rx__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Debug_Rx__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Debug_Rx__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Debug_Rx__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Debug_Rx__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Debug_Rx__PS, CYREG_PRT1_PS
.set Debug_Rx__SHIFT, 7
.set Debug_Rx__SLW, CYREG_PRT1_SLW

/* Debug_Tx */
.set Debug_Tx__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Debug_Tx__0__MASK, 0x40
.set Debug_Tx__0__PC, CYREG_PRT1_PC6
.set Debug_Tx__0__PORT, 1
.set Debug_Tx__0__SHIFT, 6
.set Debug_Tx__AG, CYREG_PRT1_AG
.set Debug_Tx__AMUX, CYREG_PRT1_AMUX
.set Debug_Tx__BIE, CYREG_PRT1_BIE
.set Debug_Tx__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Debug_Tx__BYP, CYREG_PRT1_BYP
.set Debug_Tx__CTL, CYREG_PRT1_CTL
.set Debug_Tx__DM0, CYREG_PRT1_DM0
.set Debug_Tx__DM1, CYREG_PRT1_DM1
.set Debug_Tx__DM2, CYREG_PRT1_DM2
.set Debug_Tx__DR, CYREG_PRT1_DR
.set Debug_Tx__INP_DIS, CYREG_PRT1_INP_DIS
.set Debug_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Debug_Tx__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Debug_Tx__LCD_EN, CYREG_PRT1_LCD_EN
.set Debug_Tx__MASK, 0x40
.set Debug_Tx__PORT, 1
.set Debug_Tx__PRT, CYREG_PRT1_PRT
.set Debug_Tx__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Debug_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Debug_Tx__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Debug_Tx__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Debug_Tx__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Debug_Tx__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Debug_Tx__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Debug_Tx__PS, CYREG_PRT1_PS
.set Debug_Tx__SHIFT, 6
.set Debug_Tx__SLW, CYREG_PRT1_SLW

/* Esp_UART_BUART */
.set Esp_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Esp_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Esp_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Esp_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB10_11_CTL
.set Esp_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB10_11_CTL
.set Esp_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Esp_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Esp_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB10_11_MSK
.set Esp_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB10_11_MSK
.set Esp_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Esp_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB10_CTL
.set Esp_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Esp_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB10_CTL
.set Esp_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB10_ST_CTL
.set Esp_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Esp_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Esp_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB10_MSK
.set Esp_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Esp_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set Esp_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB10_MSK
.set Esp_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Esp_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB10_ST_CTL
.set Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB10_ST_CTL
.set Esp_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB10_ST
.set Esp_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set Esp_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set Esp_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set Esp_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set Esp_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set Esp_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set Esp_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set Esp_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set Esp_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB10_A0
.set Esp_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB10_A1
.set Esp_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set Esp_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB10_D0
.set Esp_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB10_D1
.set Esp_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set Esp_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set Esp_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB10_F0
.set Esp_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB10_F1
.set Esp_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Esp_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB10_MSK_ACTL
.set Esp_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Esp_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB09_10_ST
.set Esp_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set Esp_UART_BUART_sRX_RxSts__3__POS, 3
.set Esp_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set Esp_UART_BUART_sRX_RxSts__4__POS, 4
.set Esp_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set Esp_UART_BUART_sRX_RxSts__5__POS, 5
.set Esp_UART_BUART_sRX_RxSts__MASK, 0x38
.set Esp_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB09_MSK
.set Esp_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Esp_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB09_ST
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set Esp_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set Esp_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set Esp_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set Esp_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set Esp_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set Esp_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Esp_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set Esp_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set Esp_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set Esp_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set Esp_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set Esp_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set Esp_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set Esp_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set Esp_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Esp_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set Esp_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set Esp_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set Esp_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set Esp_UART_BUART_sTX_TxSts__0__POS, 0
.set Esp_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set Esp_UART_BUART_sTX_TxSts__1__POS, 1
.set Esp_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set Esp_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set Esp_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set Esp_UART_BUART_sTX_TxSts__2__POS, 2
.set Esp_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set Esp_UART_BUART_sTX_TxSts__3__POS, 3
.set Esp_UART_BUART_sTX_TxSts__MASK, 0x0F
.set Esp_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set Esp_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set Esp_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST

/* Esp_UART_IntClock */
.set Esp_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Esp_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Esp_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Esp_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Esp_UART_IntClock__INDEX, 0x00
.set Esp_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Esp_UART_IntClock__PM_ACT_MSK, 0x01
.set Esp_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Esp_UART_IntClock__PM_STBY_MSK, 0x01

/* Esp_UART_RXInternalInterrupt */
.set Esp_UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Esp_UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Esp_UART_RXInternalInterrupt__INTC_MASK, 0x04
.set Esp_UART_RXInternalInterrupt__INTC_NUMBER, 2
.set Esp_UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set Esp_UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set Esp_UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Esp_UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Esp_UART_TXInternalInterrupt */
.set Esp_UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Esp_UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Esp_UART_TXInternalInterrupt__INTC_MASK, 0x08
.set Esp_UART_TXInternalInterrupt__INTC_NUMBER, 3
.set Esp_UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set Esp_UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set Esp_UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Esp_UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Debug_UART_BUART */
.set Debug_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Debug_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB11_CTL
.set Debug_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Debug_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB11_CTL
.set Debug_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Debug_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Debug_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Debug_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB11_MSK
.set Debug_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB11_MSK
.set Debug_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Debug_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB11_ST_CTL
.set Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB11_ST_CTL
.set Debug_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB11_ST
.set Debug_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set Debug_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB11_A0
.set Debug_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB11_A1
.set Debug_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set Debug_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB11_D0
.set Debug_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB11_D1
.set Debug_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Debug_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set Debug_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB11_F0
.set Debug_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB11_F1
.set Debug_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Debug_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Debug_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set Debug_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set Debug_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set Debug_UART_BUART_sRX_RxSts__3__POS, 3
.set Debug_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set Debug_UART_BUART_sRX_RxSts__4__POS, 4
.set Debug_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set Debug_UART_BUART_sRX_RxSts__5__POS, 5
.set Debug_UART_BUART_sRX_RxSts__MASK, 0x38
.set Debug_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set Debug_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set Debug_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB09_10_A0
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB09_10_A1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB09_10_D0
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB09_10_D1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB09_10_F0
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB09_10_F1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB09_A0_A1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB09_A0
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB09_A1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB09_D0_D1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB09_D0
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB09_D1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB09_F0_F1
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB09_F0
.set Debug_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB09_F1
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set Debug_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set Debug_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set Debug_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB09_A0
.set Debug_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB09_A1
.set Debug_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set Debug_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB09_D0
.set Debug_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB09_D1
.set Debug_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Debug_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set Debug_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB09_F0
.set Debug_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB09_F1
.set Debug_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set Debug_UART_BUART_sTX_TxSts__0__POS, 0
.set Debug_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set Debug_UART_BUART_sTX_TxSts__1__POS, 1
.set Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set Debug_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set Debug_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set Debug_UART_BUART_sTX_TxSts__2__POS, 2
.set Debug_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set Debug_UART_BUART_sTX_TxSts__3__POS, 3
.set Debug_UART_BUART_sTX_TxSts__MASK, 0x0F
.set Debug_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB09_MSK
.set Debug_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set Debug_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB09_ST

/* Debug_UART_IntClock */
.set Debug_UART_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Debug_UART_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Debug_UART_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Debug_UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set Debug_UART_IntClock__INDEX, 0x01
.set Debug_UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Debug_UART_IntClock__PM_ACT_MSK, 0x02
.set Debug_UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Debug_UART_IntClock__PM_STBY_MSK, 0x02

/* Debug_UART_RXInternalInterrupt */
.set Debug_UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Debug_UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Debug_UART_RXInternalInterrupt__INTC_MASK, 0x01
.set Debug_UART_RXInternalInterrupt__INTC_NUMBER, 0
.set Debug_UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set Debug_UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Debug_UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Debug_UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Debug_UART_TXInternalInterrupt */
.set Debug_UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Debug_UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Debug_UART_TXInternalInterrupt__INTC_MASK, 0x02
.set Debug_UART_TXInternalInterrupt__INTC_NUMBER, 1
.set Debug_UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set Debug_UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set Debug_UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Debug_UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 48000000
.set BCLK__BUS_CLK__KHZ, 48000
.set BCLK__BUS_CLK__MHZ, 48
.set CYDEV_BOOTLOADER_APPLICATIONS, 2
.set CYDEV_BOOTLOADER_CHECKSUM_BASIC, 0
.set CYDEV_BOOTLOADER_CHECKSUM_CRC, 1
.set CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO, 0
.set CyBtldr_Custom_Interface, CYDEV_BOOTLOADER_IO_COMP_CUSTOM_IO
.set CYDEV_BOOTLOADER_IO_COMP_Debug_UART, 2
.set CyBtldr_Debug_UART, CYDEV_BOOTLOADER_IO_COMP_Debug_UART
.set CYDEV_BOOTLOADER_IO_COMP, CYDEV_BOOTLOADER_IO_COMP_Debug_UART
.set CYDEV_BOOTLOADER_IO_COMP_Esp_UART, 1
.set CyBtldr_Esp_UART, CYDEV_BOOTLOADER_IO_COMP_Esp_UART
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 18
.set CYDEV_CHIP_DIE_PSOC4A, 10
.set CYDEV_CHIP_DIE_PSOC5LP, 17
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E15F069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 10
.set CYDEV_CHIP_MEMBER_4C, 15
.set CYDEV_CHIP_MEMBER_4D, 6
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 11
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 9
.set CYDEV_CHIP_MEMBER_4I, 14
.set CYDEV_CHIP_MEMBER_4J, 7
.set CYDEV_CHIP_MEMBER_4K, 8
.set CYDEV_CHIP_MEMBER_4L, 13
.set CYDEV_CHIP_MEMBER_4M, 12
.set CYDEV_CHIP_MEMBER_4N, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 17
.set CYDEV_CHIP_MEMBER_5B, 16
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000000F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 4
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 3300
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 3300
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 1
.endif
