Info Session started: Sat Nov 11 20:07:20 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VV-SEW16_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vx
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VV-SEW16_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VV-SEW16_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VV-SEW16_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sat Nov 11 20:07:20 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VV-SEW16_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00003f04 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000eac 0x00000eac R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00001f04 0x00001f04 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80002a00
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80002e00
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VV-SEW16_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80002a00 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80002a00
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80002e00
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80002a00 bytes 2 0xcd9c
Info (ICV_FN) Finishing coverage at 0x80000e90
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vx/VASUB-VV-SEW16_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vx
Info   Threshold             : 1
Info   Instructions counted  : 32
Info   Unique instructions   : 1/32 :   3.12%
Info   Coverage points hit   : 96/2910 :   3.30%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
b89ecd9c
5e24208b
eec2d5fd
b8c41dd6
04664b34
e31ffa64
c737ad3a
e54c8c1e
b8c41dd6
15f44b34
236cdc55
ef5deaab
f20cd96b
7ca660db
0692dadf
2c63c847
c737ad3a
e54cd96b
7ca6ef72
4bad6a5f
2c63c847
fbba7ae7
195b62bf
f600a3d1
4bad6a5f
c4f6bd02
12e9f6b4
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
e7ac5950
f600f3ec
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
1f5c3602
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
0153c5c4
e7bd23f5
67f3b598
c13348ba
2232a943
0f625bce
c83efde0
04c120d4
18fc48ba
37bfa943
c83b5bce
d1bc7dd8
a96820d4
62f6cb6d
5b086787
3874f8a5
c83efde0
04c120d4
ebd695d4
5cc710f7
3874f8a5
6075c1a2
951e8621
4ff09378
5b0810f7
3874f8a5
eeb6c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
1401e47f
9a55e240
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
a5a14c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
b6b4848f
2378cd04
9b1a8042
da4cd99f
426b8dfb
e0e9fbbb
f6323d99
0aa5e156
06a3d99f
1f990b22
3410fbbb
cf3f3d99
0aa51a13
4bfb003d
86b081d4
f22b6484
f6323d99
73b31a13
3ec1003d
ec240f74
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
ec240f74
9d5bc0cc
35be7158
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
0cc900fa
3c8db828
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
ed81bf86
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
fa7ca3c2
610bea6a
fb261372
d2ec2aa7
3425c1e5
13b6477d
c8ffc16b
dc4b64df
d2ec81e3
3425c1e5
13b693b3
c8ff5d71
dc4b658c
47c6f638
c3a22eae
4ed86866
c8ffc16b
dc4b64df
3032040e
1173c856
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3a22eae
4ed81c3b
459b1cdc
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
cbef9c5b
337afadd
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
4760dfe1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
e0f4384f
0b8923d8
dbee5e94
982b1d5e
65e3b251
66dc01eb
a8345575
700aeb45
ef061d5e
de1fb251
66dc01eb
a8345575
e80beb45
63b91dcd
04b11e73
355e64a2
a8345575
e80beb45
63b91dcd
f9d84840
355e64a2
95a74545
8b4ecba8
cd1b37e5
f9d84840
d07c0053
18572318
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 922
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.08 seconds
Info   System time           : 0.00 seconds
Info   Elapsed time          : 0.09 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sat Nov 11 20:07:21 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sat Nov 11 20:07:21 2023

