================================================================================ 
Commit: 0835687ebd4a63afe92a6a530c0b849674f3f262 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 13:19:04 2022 +0530 
-------------------------------------------------------------------------------- 
Updated code for ADL BIOS 3187.00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/Setup.inf
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d558af9ca49f43adf3395d78fceaeff853cfe6db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:17:25 2022 +0530 
-------------------------------------------------------------------------------- 
[ADLN]:SUT S3 resume issue with EMMC as storage media.

Hsd-es-id: 16016564556
Original commit date: Mon May 2 17:57:11 2022 +0530
Change-Id: Idd60a4009505b83396b389cc7af8801f92365545
Original commit hash: abf65ba63ed0ca5e1408eb7f3c049a2021fd81a3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Scs/AcpiTables/ScsEmmc.asl

================================================================================ 
Commit: a6b3d7caaefc80ac9ce309c68aacd6e9c2891395 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:17:23 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[RPL][PNP] BIOS ignores XmlCli/flash settings and uses implicit logic on multiple BIOS knobs (IDC Gaming Lab)"

This reverts commit b76b960e91c846aa79a6d39f6e48d2749960b629.

The original code will cause can't boot to OS in ADL-S RVP S07.

Hsd-es-id: 15011168852
Original commit date: Mon May 2 20:36:52 2022 +0800
Change-Id: I83b1c207139b936241e1d3729e9eae052694267c
Original commit hash: 4b8d5230d13921a0dc5c302d5744583c47319b1a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 6c8aa94eac670aca8473a97340b1637c37ed65bf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:17:20 2022 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/Fru : BIOS ACPI code will suppress PCIe device 25-28,
if they are not supported

PCH PCIe device 25-28 are suppressed for ADL-P/M/N SKUs, as they are
supported only for S SKUs

Hsd-es-id: 16015799200
Original commit date: Wed Feb 23 10:50:35 2022 +0530
Original commit hash: 4a84e22091fe8247c57d30c7a63e29a63b4aaec7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PchRpPxsxWrapper.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/WwanFlash.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl
AlderLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
ClientOneSiliconPkg/Fru/AdlPch/Include/AcpiTables/Dsdt/PcieAdl.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl

================================================================================ 
Commit: 0ebe64fec30406855157292dbc98b807353a5095 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:17:13 2022 +0530 
-------------------------------------------------------------------------------- 
[Catlow]: SATA RAID Mode Support for Catlow

- Added an SATA RAID option under SATA Mode Selection based on that VROC driver under TPV Manager page has to be published.
- Added RPL PCH-S LPC Device ID check to know whether RST mode is supported by the silicon or not.
- Added Engineering VROC driver

Hsd-es-id: 16016554127
Original commit date: Sun May 1 13:24:46 2022 +0530
Change-Id: I0bb50af1d0eacd9d388890a1e4ed3bf6dbe8e928
Original commit hash: fb4dcdb3730ddaf3556ab717ecd296455fbee3ae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlPch/Library/PeiDxeSmmPchInfoLib/PchInfoLibAdl.c

================================================================================ 
Commit: 645cb3f4583a9e4873e987b98f45addb52fc4d79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:17:10 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 16

(cherry picked from commit af4f002f40f62d7e80aa73a9f026e2f3b8166ad0)

Mon May 2 01:21:26 2022 -0700
Original commit date: Mon May 2 01:21:26 2022 -0700
Original commit hash: b8377bf06f3b66e408d8954ad0cc34305d5fe53f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ea610d6dbccc32b833eaaf7f0e04fde0918d1a34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:17:08 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.231

(cherry picked from commit 4cb2e18f37765c1fd5b9abd31e835eeb3252823c)

Mon May 2 06:13:41 2022 +0000
Original commit date: Mon May 2 06:13:41 2022 +0000
Original commit hash: 7390801b98714405e3b910e110a83f6c4b2e9156

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a0c69b9fef76f3fa61a61408a61523c7996594e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:17:04 2022 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/AMT: Klocwork scan issue found in NvmeSecureErase.c

Issue: After secure erase bug fixed, Klocwork scans a new issue in NvmeSecureErase.c
Solution: Initialize local variable.

Hsd-es-id: 15011157627
Original commit date: Fri Apr 29 15:37:01 2022 +0800
Change-Id: I03abe1871a8979f9b8186ca40741d75048ef7ecd
Original commit hash: e5c407e2070771e4824d4c07bfb1d2d74e33b3be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/Library/SecureEraseDxeLib/NvmeSecureErase.c

================================================================================ 
Commit: e7218b2a852f2ad3af35228d501d1904a2a176d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:17:01 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.230

(cherry picked from commit 9c29aacfe9df7a4abaa6b2db06d8d035e14787be)

Mon May 2 02:36:27 2022 +0000
Original commit date: Mon May 2 02:36:27 2022 +0000
Original commit hash: ea73e5f1551ada9dadfb0ef07046291ff25f82f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 735d1d391d3c0e023a3925d954d131d235c09e3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:59 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011164295][LPDDR5] tMRRMRW calculation update for LP5 BG mode

[Feature Description]
tMRRMRW calculation update for LP5 BG mode

[Resolution]
tMRRMRW calculation update for LP5 BG mode.
tMRRMRW =
RL +BL/n_max+ Max[ RU(tWCKDQO(max)/tCK),
RD(tWCKPST(max)/tCK) ] + 2

[Impacted Area]
LP5 BG mode tMRRMRW

[Register Impacted]
MC

Hsd-es-id: 15011164295
Original commit date: Sun May 1 22:15:35 2022 +0800
Change-Id: I202b72c7d563e15b0b2e4e9f90bb456a7f9719b9
Original commit hash: e4ca41d03ba47dd52845b278355a98782dc01d3d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c

================================================================================ 
Commit: 3e0a7afef1958f21990646eeac7d9532f1d2d5a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:53 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3187_00

(cherry picked from commit 5d48ae506d191caa8c4cb1043c1f10bb6e449921)

Sun May 1 08:46:51 2022 -0700
Original commit date: Sun May 1 08:46:51 2022 -0700
Original commit hash: 04578128750b98f069d7187a2417fd1e0a61d27c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 27fbd1670059af9f51e9df38b509c49fdfe430c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:51 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 15

(cherry picked from commit 447f0538fb2a0cd35d2971e979e1ccd5e9509003)

Sun May 1 01:21:34 2022 -0700
Original commit date: Sun May 1 01:21:34 2022 -0700
Original commit hash: a8386c0a6470dbebb514875c13b152609571cd00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 05e31c141a35dc21a062bd389ac0c735fe043c62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:44 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3186_00

(cherry picked from commit 02f527007af854f20adfa3d0886a7bca63e544de)

Sat Apr 30 08:46:35 2022 -0700
Original commit date: Sat Apr 30 08:46:35 2022 -0700
Original commit hash: c8441d4ce859aa85d3c4a0a8c141ed6e5746d8d3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f445eb71829d80b2c45f9d2ea07619f74fbcf2db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:42 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 14

(cherry picked from commit 64de79ea16f1f8f3a3fd1c8e62a1edb9c0c59257)

Sat Apr 30 01:26:04 2022 -0700
Original commit date: Sat Apr 30 01:26:04 2022 -0700
Original commit hash: 0417358197797771a86eb453a4b2f45852aff668

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: a3e53d8f8ee77ad5acdc36584abd3366a0c8ddbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:36 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.229

(cherry picked from commit 1bd2a7ce60db7412cc85f621dd13ec1a9363f5f1)

Sat Apr 30 03:32:15 2022 +0000
Original commit date: Sat Apr 30 03:32:15 2022 +0000
Original commit hash: 40afd1d19433beb461f1f9752525e8ea4394173c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 41208d2b6a645fffee95db27edb6c192b2ca7b02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:33 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-S | OC ][ise][15011131844] Overclocking: Extend MAX Freq to 12800

[Title]
Support DDR5 ratio limits to 12800 MT/s

[Resoltuion]
Add defines and extend FreqTable.

[Impacted Platform]
ADL ALL.

Hsd-es-id: 15011131844
Original commit date: Wed Apr 27 09:09:37 2022 +0800
Change-Id: I1bb570422dc3efcae7faf70c1e68fac291b5212f
Original commit hash: e9f20afb49022baf807e6f6be81b217d6d885d70

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 3c367f00eb604ea9f5f69074d35575fbecea465e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:30 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.228

(cherry picked from commit 99eef50050378fafdc86f2294ebb457c6bf631e5)

Sat Apr 30 03:01:56 2022 +0000
Original commit date: Sat Apr 30 03:01:56 2022 +0000
Original commit hash: b731c4a2ed4cba1d52f4674f0b72fd92eb13ff3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 8bd8029a851c27dee4ba54b27486097098668f8c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011157869][ADL-S] fix adl offset changed by e8c47ba2a6cb2b6a5cdcdd17808d06b315d716e2

[Feature Description]
we should keep offset same with before for adl in struct MEMORY_CONFIGURATION

[Resolution]
add 5 dummy bytes

[Impacted Area]
NA

[Register Impacted]
NA

Hsd-es-id: 15011157869
Original commit date: Fri Apr 29 15:03:12 2022 +0800
Change-Id: Iec7eec7ed1f1f5ee74c38bd2b027bf18aceccefb
Original commit hash: 57f1f2b0ec7b0f13874dd26b55eb385681b1554d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h

================================================================================ 
Commit: 07ec677f728030251e1038777698bcb843569b18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:23 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3185_00

(cherry picked from commit f6c00d7ce092f709644aaa20b78ab01540a6a01f)

Fri Apr 29 08:47:05 2022 -0700
Original commit date: Fri Apr 29 08:47:05 2022 -0700
Original commit hash: 88fc61fee4a8b90d1b9687318b0b84d5ac61c710

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a166bf2a54e324a8fca1f493d7b26191d7ce3795 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:21 2022 +0530 
-------------------------------------------------------------------------------- 
Bluetooth LE Audio support

Add option to configure BT Low Energy over feature mask.

Hsd-es-id: 18020909658
Original commit date: Fri Apr 29 16:43:26 2022 +0200
Change-Id: I0f9903ef2ad0cfad303f8677ed58feca7641cd42
Original commit hash: b55dc82c023b5549179b90fde29d316368b7bc71

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 05bf5c131e0bff29c692445deb2f22e4a0e3552e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:16 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL-N] Fix the KlocWork issue on EMMC driver

1. Fix NULL pointer check dereferenced issues.

Hsd-es-id: 16016528592
Original commit date: Fri Apr 29 12:21:07 2022 +0800
Change-Id: Iad1c24affe030aad2ac10e640136dd4f26289140
Original commit hash: e82f8805d20900dbcad3bfdf409e3680809acf90

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Emmc/EmmcBlockIoPei/EmmcHcMem.c

================================================================================ 
Commit: 428c97b35eef6fcdd57bddf08033bb439186c44d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:14 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Set HTTP DNS Retry PCDs

Currently the HTTP DNS Retry Interval is 2 second and no retry attempt.
The DNS request may be failed if network enviroment is not good.
This change is to fix this problem:
Set HTTP DNS Retry Interval to 5s.
Set HTTP DNS Retry Count to 5.

Hsd-es-id: 16016431365
Original commit date: Thu Mar 31 18:36:33 2022 +0800
Change-Id: I33f75af9994075f59a191c33fd708adf19393f10
Original commit hash: f777c6f0b9cc8d3705ff01b3698f972d09349d79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc

================================================================================ 
Commit: 12c831c87131c45e294e09ce862204cd2b63bec5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:10 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.227

(cherry picked from commit 5ecc07606f9a2d706bd52927ae4c50fe4d866ce7)

Fri Apr 29 08:52:10 2022 +0000
Original commit date: Fri Apr 29 08:52:10 2022 +0000
Original commit hash: b5842458e5d5bfaf4e97aa502b71c9e5c516af96

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c0083c1a16925fe6299293394b1f4b8661395b0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:07 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 13

(cherry picked from commit 40b010108a5e3a74260728241f4f474b044dd56e)

Fri Apr 29 01:21:58 2022 -0700
Original commit date: Fri Apr 29 01:21:58 2022 -0700
Original commit hash: c2eb7bb54a40b2fce3f0c61c545332fd55dc4a64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: d9c0c7795a685ae6449703572dd455200f595c8d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:16:05 2022 +0530 
-------------------------------------------------------------------------------- 
RPE: Add support of OEM Customization Enabling Hooks

Add an example of dump OEM Custom Action parameter.

Also fix a bug about set RPE action order according platform.
Also fix some code style issue.
And fix an issue about double free buffer when RpeInitialize() failed.

Hsd-es-id: 15011075251
Original commit date: Fri Mar 18 00:41:17 2022 +0800
Change-Id: I8c2fc67045316e6d20f8866cdc1432167260f7f2
Original commit hash: 882fd983f0172ec2ad477b0187896c8f82f7bf3d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfigDxe.inf
AlderLakePlatSamplePkg/Features/Rpe/Include/Library/RpeOemCustomLib.h
AlderLakePlatSamplePkg/Features/Rpe/Include/RemotePlatformErase.h
AlderLakePlatSamplePkg/Features/Rpe/Include/RpeParameter.h
AlderLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.c
AlderLakePlatSamplePkg/Features/Rpe/Library/RpeOemCustomLib/RpeOemCustomLib.inf
AlderLakePlatSamplePkg/Features/Rpe/LocalPlatformErase.h
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.c
AlderLakePlatSamplePkg/Features/Rpe/RpeAmtSupport.h
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.c
AlderLakePlatSamplePkg/Features/Rpe/RpeEraseActions.h

================================================================================ 
Commit: b12e2b4c460251c5fbdba207848e700a82279f69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:58 2022 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/Acpi: SUT boot failed with recovery BSoD when disabling SMBus controller

Change : Removed not required depex that caused this issue.

Hsd-es-id: 16016533723
Original commit date: Fri Apr 29 10:52:08 2022 +0530
Change-Id: Ia39894391edc6da8af52bd3ce7fee0aa3118269d
Original commit hash: b5eee4b7d8ab67380e149fbfa1a437cc738400b8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakePlatSamplePkg/Setup/Setup.inf

================================================================================ 
Commit: 7ce9f07261baa74c1de92e6a7b22aae3264eced6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:51 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL][PNP] BIOS ignores XmlCli/flash settings and uses implicit logic on multiple BIOS knobs (IDC Gaming Lab)

 - Add C6DRAM/TmeEnable/SAGV into SkipPatchSet
 - Assign question ID > 0x8000 to these BIOS knobs
 - xmlcli will recognize question ID and set BIT7
 - BIOS to check once BIT7 set, then skip patch table process

Hsd-es-id: 15011076417
Original commit date: Thu Apr 21 19:24:18 2022 +0800
Change-Id: Ied072e00810ccaa405222e7e6a15dd1e98b854fd
Original commit hash: 828bdc3f1d594c12329d5d637c4ad8a20a2c08e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Features/Setup/Library/PeiSetupInitLib/PeiSetupInitLib.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: c84dfbc0271fe4b494f8bb5ed5052b55cf7e3468 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:48 2022 +0530 
-------------------------------------------------------------------------------- 
[ISE][15011132158][ALL]: CTE updates and fixes

[Feature Description]
CTE updates and fixes

[Resolution]
1, fix log message in GetVrefOffsetLimits
2, fix marginByte for RcvEna during CTE
3, lower RxIoTclInit for bgmode in CTE to shorten rdlvl training time.
4, fix CTE build issue
5, fix CTE postsim error on Wcksecondconfig for Ddr5

Hsd-es-id: 15011132158
Original commit date: Mon Apr 18 12:39:36 2022 +0800
Change-Id: I25b497314fb298175baa4522e1d35016034a9784
Original commit hash: 6274ce65f97760801bd013c3928acbb0bfb1a671

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: af3b9f45e9f65eb82ced17b8d1302a56c45c5ae1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:45 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.226

(cherry picked from commit 837d504556180adadc213cf7346b157add31b078)

Fri Apr 29 02:10:57 2022 +0000
Original commit date: Fri Apr 29 02:10:57 2022 +0000
Original commit hash: 105ddbb8eb1ee2a2d597bc94e2be2c377c392493

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9130f3c13d7d3282eb4df15accd8508e89359542 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:42 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011138300][ADLN | LPDDR5] VDDQ=0.8V for 2400G4 and enable DCM

[Feature Description]
VDDQ=0.8V for 2400G4 and enable DCM

[Resolution]
VDDQ=0.8V for 2400G4 and enable DCM

[Impacted Area]
LPDDR5 VDDQ

[Register Impacted]
PHY

Hsd-es-id: 15011138300
Original commit date: Mon Feb 28 10:03:46 2022 +0800
Change-Id: Ia9618246532f05daca51d6201d582ea14ea4c44c
Original commit hash: 0161e46aa560172769ce24d161ad49d8e71d0011

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 6ee75d44cfc2b2055cda7bb8e5e82f70129387a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:37 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3184_00

(cherry picked from commit 8b6961e71df9c7fa5f6484ae78f1cf66121cb700)

Thu Apr 28 08:46:41 2022 -0700
Original commit date: Thu Apr 28 08:46:41 2022 -0700
Original commit hash: 4fb9c3cd034181cc71449cec85d49e4f9e2a5c75

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: a17aef1bef471a26a5b7508e72f542bd6da2f9ca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:35 2022 +0530 
-------------------------------------------------------------------------------- 
[RPL-Px][RPL-P][TCSS] Enable USB3.2_2x2

Clear HOST_CTRL_SSP_PORT_CONFIG register

Hsd-es-id: 18021671145
Original commit date: Thu Apr 21 12:58:40 2022 +0200
Change-Id: I1ebe39ef800292436ed852ff2b2b04cede48f8c0
Original commit hash: 968d4c6a1faf24471f5aa0e229fa78eaa8b78d1d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/IncludePrivate/UsbHandle.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/UsbHostControllerInit.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitTcss.c

================================================================================ 
Commit: 29de227ce42d10e0d41745a4659d3e65e91f2067 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:32 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 12

(cherry picked from commit 49236e0ed92b96c7aca06f4872e5ef9fd0d7b097)

Thu Apr 28 01:21:47 2022 -0700
Original commit date: Thu Apr 28 01:21:47 2022 -0700
Original commit hash: c1d5aaacb4554ba518ff7a6942273a7bf9779839

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 15182d0c3d4185d02cbdd9e9de7dc00f076023ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:28 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Setup menu Option "PchPcieForceLtrOverride" updated.

Hsd-es-id: 15011137043
Original commit date: Wed Apr 27 17:19:39 2022 +0800
Change-Id: Ib03bacf264d36d2203d6cf684e139c75b0f9eb1b
Original commit hash: 9dcd1423eea030c1aba7f59ff311b0e2c6188c7f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: e23d582f03da940dc5864fc7c83241cab575d568 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:23 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update_github CI BIOS Version to 3183_00

(cherry picked from commit d9cfd7be2712b0a70bd62b37288636d4121160f7)

Wed Apr 27 08:46:28 2022 -0700
Original commit date: Wed Apr 27 08:46:28 2022 -0700
Original commit hash: bce41032618b0acfb6ba7314f4b381ce0ea3540b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 093bd7195c965886773027bdd1c3bb76217b3e38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:21 2022 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.3.225

(cherry picked from commit bcc63a9d06b6e459882a14b39990c4abc3be4d2c)

Wed Apr 27 10:01:24 2022 +0000
Original commit date: Wed Apr 27 10:01:24 2022 +0000
Original commit hash: 5dfbefb6f0f626b8620a7475f694cb3d5b9b0308

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e760b7244b6d6b9ac47beb6d03f00ad4de1573de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:19 2022 +0530 
-------------------------------------------------------------------------------- 
[ise][15011122323][ADL-S ADL-P ADL-M | DDR5] Set MPC (MR32 MR33 MR34 ) per rank in SAGV MRS FSM storage.
[Feature Description]
Set MPC (MR32 MR33 MR34 ) per rank in SAGV MRS FSM storage.

[Resolution]
Set MPC (MR32 MR33 MR34 ) per rank in SAGV MRS FSM storage.
1. Make the MR address to UINT16.
2. Set the perrank filed in MRS FSM control CR for MPCs that target MR32, MR33 and MR34.
It's to solve the issue that the MR33/MR34 in D1 may have incorrect value after SAGV toggling or fast boot with DDR5 2DPC configuration when D0 and D1 are set with different value in MR33 and MR34.

[Impacted Area]
DDR5 ODT

[Register Impacted]
DRAM

Hsd-es-id: 15011122323
Original commit date: Sun Apr 24 23:20:33 2022 +0800
Change-Id: Ic9f9d4520f18a4fbe4411452e3f0ed0ff8aaabc1
Original commit hash: f090d6f6e9cc2d92d33c2068588cca7e3b8d7849

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.h

================================================================================ 
Commit: 46f619e72965205a27ce8692cd01bd8b62abb0cd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:16 2022 +0530 
-------------------------------------------------------------------------------- 
Revert "[ADL] Setup menu Option "PchPcieForceLtrOverride" no function for external BIOS."

This reverts commit f096dde0ff7c5602e9f0f04130bc54cbd57a79e7.

(cherry picked from commit 33f248d4307429d1d273ddcb1d5e71660d6cf02a)

Wed Apr 27 17:08:59 2022 +0800
Original commit date: Wed Apr 27 17:08:59 2022 +0800
Original commit hash: 73849f5c71746e0ad66e2b135545ac81046ac276

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 56b860ab48c75b7a6736ca51fdf1d10fc08a6151 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:14 2022 +0530 
-------------------------------------------------------------------------------- 
[ADL] Setup menu Option "PchPcieForceLtrOverride" updated.


Hsd-es-id: 15011137043
Original commit date: Wed Apr 27 14:07:21 2022 +0800
Change-Id: I2a7bb50326b612e38fffd7d09b704c4fb4350c9a
Original commit hash: 439fdadfe2a379c72a40183ca1dc1461bd01fc00

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchPcieSetupSinglePort.hfr

================================================================================ 
Commit: 100d162100dba1749e5ca02ffb7b37e1aacef054 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed May 18 11:15:11 2022 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC_github CI 11

(cherry picked from commit fd4cf2040126fae8cab181d50e813c654fd706c1)

Wed Apr 27 01:21:47 2022 -0700
Original commit date: Wed Apr 27 01:21:47 2022 -0700
Original commit hash: 8d14366e093699c3497648bf84a434fc1153b80c

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc
