
---------- Begin Simulation Statistics ----------
final_tick                                36633500000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 152496                       # Simulator instruction rate (inst/s)
host_mem_usage                                 665740                       # Number of bytes of host memory used
host_op_rate                                   152496                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   222.40                       # Real time elapsed on the host
host_tick_rate                              164721069                       # Simulator tick rate (ticks/s)
mcpat.cyclesProcessor::samples                2279743                       # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::mean                 18.290822                       # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::stdev                10.545562                       # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::underflows                   0      0.00%      0.00% # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::0-3                          0      0.00%      0.00% # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::4-7                          0      0.00%      0.00% # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::8-11                    356526     15.64%     15.64% # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::12-15                  1087977     47.72%     63.36% # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::16-19                   359679     15.78%     79.14% # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::20-23                   175160      7.68%     86.82% # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::24-27                    75108      3.29%     90.12% # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::28-31                    75045      3.29%     93.41% # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::32                          11      0.00%     93.41% # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::overflows               150237      6.59%    100.00% # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::min_value                    8                       # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::max_value                  151                       # Number of cycles to execute in SS processor
mcpat.cyclesProcessor::total                  2279743                       # Number of cycles to execute in SS processor
mcpat.cyclesToRunInstructionOnSS             41698374                       # Cycles need to run the instructions mapped on dreams in SS.
mcpat.totalCyclesOnDreams                     8060489                       # Total of cycles running on dreams
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    33914588                       # Number of instructions simulated
sim_ops                                      33914614                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.036633                       # Number of seconds simulated
sim_ticks                                 36633500000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             73.079722                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5303459                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              7257087                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           1503423                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8237607                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 27                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1953140                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1953113                       # Number of indirect misses.
system.cpu.branchPred.lookups                10342553                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      1126480                       # Number of mispredicted indirect branches.
system.cpu.bt.discartedCfgs                   1698307                       # Number of discated configuration
system.cpu.bt.endResource                           2                       # Number of configurations ended by lack of resource
system.cpu.bt.endSpeculation                      720                       # Number of configurations ended due to reach the speculation limit
system.cpu.bt.endUnknownInst                      331                       # Number of configurations ended due a unknown instruction
system.cpu.bt.insts::samples                     1061                       # Number of instructions mapped in this configuration
system.cpu.bt.insts::mean                   15.808671                       # Number of instructions mapped in this configuration
system.cpu.bt.insts::stdev                  10.392857                       # Number of instructions mapped in this configuration
system.cpu.bt.insts::underflows                     0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu.bt.insts::0                              0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu.bt.insts::1                              0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu.bt.insts::2                              0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu.bt.insts::3                              0      0.00%      0.00% # Number of instructions mapped in this configuration
system.cpu.bt.insts::4                             42      3.96%      3.96% # Number of instructions mapped in this configuration
system.cpu.bt.insts::5                             49      4.62%      8.58% # Number of instructions mapped in this configuration
system.cpu.bt.insts::6                             62      5.84%     14.42% # Number of instructions mapped in this configuration
system.cpu.bt.insts::7                             63      5.94%     20.36% # Number of instructions mapped in this configuration
system.cpu.bt.insts::8                             79      7.45%     27.80% # Number of instructions mapped in this configuration
system.cpu.bt.insts::9                             44      4.15%     31.95% # Number of instructions mapped in this configuration
system.cpu.bt.insts::10                            41      3.86%     35.82% # Number of instructions mapped in this configuration
system.cpu.bt.insts::11                            61      5.75%     41.56% # Number of instructions mapped in this configuration
system.cpu.bt.insts::12                            45      4.24%     45.81% # Number of instructions mapped in this configuration
system.cpu.bt.insts::13                            49      4.62%     50.42% # Number of instructions mapped in this configuration
system.cpu.bt.insts::14                            50      4.71%     55.14% # Number of instructions mapped in this configuration
system.cpu.bt.insts::15                            43      4.05%     59.19% # Number of instructions mapped in this configuration
system.cpu.bt.insts::16                            61      5.75%     64.94% # Number of instructions mapped in this configuration
system.cpu.bt.insts::17                            35      3.30%     68.24% # Number of instructions mapped in this configuration
system.cpu.bt.insts::18                            26      2.45%     70.69% # Number of instructions mapped in this configuration
system.cpu.bt.insts::19                            31      2.92%     73.61% # Number of instructions mapped in this configuration
system.cpu.bt.insts::20                            38      3.58%     77.19% # Number of instructions mapped in this configuration
system.cpu.bt.insts::21                            29      2.73%     79.92% # Number of instructions mapped in this configuration
system.cpu.bt.insts::22                            20      1.89%     81.81% # Number of instructions mapped in this configuration
system.cpu.bt.insts::23                            16      1.51%     83.32% # Number of instructions mapped in this configuration
system.cpu.bt.insts::24                            23      2.17%     85.49% # Number of instructions mapped in this configuration
system.cpu.bt.insts::25                             7      0.66%     86.15% # Number of instructions mapped in this configuration
system.cpu.bt.insts::26                             8      0.75%     86.90% # Number of instructions mapped in this configuration
system.cpu.bt.insts::27                             4      0.38%     87.28% # Number of instructions mapped in this configuration
system.cpu.bt.insts::28                             6      0.57%     87.84% # Number of instructions mapped in this configuration
system.cpu.bt.insts::29                             6      0.57%     88.41% # Number of instructions mapped in this configuration
system.cpu.bt.insts::30                             6      0.57%     88.97% # Number of instructions mapped in this configuration
system.cpu.bt.insts::31                            14      1.32%     90.29% # Number of instructions mapped in this configuration
system.cpu.bt.insts::32                             8      0.75%     91.05% # Number of instructions mapped in this configuration
system.cpu.bt.insts::overflows                     95      8.95%    100.00% # Number of instructions mapped in this configuration
system.cpu.bt.insts::min_value                      4                       # Number of instructions mapped in this configuration
system.cpu.bt.insts::max_value                     84                       # Number of instructions mapped in this configuration
system.cpu.bt.insts::total                       1061                       # Number of instructions mapped in this configuration
system.cpu.bt.ipc::samples                       1061                       # IPC for generated configurations
system.cpu.bt.ipc::mean                      2.976193                       # IPC for generated configurations
system.cpu.bt.ipc::stdev                     1.136287                       # IPC for generated configurations
system.cpu.bt.ipc::underflows                       0      0.00%      0.00% # IPC for generated configurations
system.cpu.bt.ipc::0                                0      0.00%      0.00% # IPC for generated configurations
system.cpu.bt.ipc::1                              199     18.76%     18.76% # IPC for generated configurations
system.cpu.bt.ipc::2                              379     35.72%     54.48% # IPC for generated configurations
system.cpu.bt.ipc::3                              226     21.30%     75.78% # IPC for generated configurations
system.cpu.bt.ipc::4                              167     15.74%     91.52% # IPC for generated configurations
system.cpu.bt.ipc::5                               66      6.22%     97.74% # IPC for generated configurations
system.cpu.bt.ipc::6                               22      2.07%     99.81% # IPC for generated configurations
system.cpu.bt.ipc::7                                2      0.19%    100.00% # IPC for generated configurations
system.cpu.bt.ipc::8                                0      0.00%    100.00% # IPC for generated configurations
system.cpu.bt.ipc::9                                0      0.00%    100.00% # IPC for generated configurations
system.cpu.bt.ipc::10                               0      0.00%    100.00% # IPC for generated configurations
system.cpu.bt.ipc::11                               0      0.00%    100.00% # IPC for generated configurations
system.cpu.bt.ipc::12                               0      0.00%    100.00% # IPC for generated configurations
system.cpu.bt.ipc::13                               0      0.00%    100.00% # IPC for generated configurations
system.cpu.bt.ipc::14                               0      0.00%    100.00% # IPC for generated configurations
system.cpu.bt.ipc::15                               0      0.00%    100.00% # IPC for generated configurations
system.cpu.bt.ipc::16                               0      0.00%    100.00% # IPC for generated configurations
system.cpu.bt.ipc::overflows                        0      0.00%    100.00% # IPC for generated configurations
system.cpu.bt.ipc::min_value                        1                       # IPC for generated configurations
system.cpu.bt.ipc::max_value                        7                       # IPC for generated configurations
system.cpu.bt.ipc::total                         1061                       # IPC for generated configurations
system.cpu.commit.amos                             27                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           1353099                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    8084389                       # Number of branches committed
system.cpu.commit.bw_lim_events                   244                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             161                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         4740446                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             33914588                       # Number of instructions committed
system.cpu.commit.committedOps               33914614                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     35245174                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.962248                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.061405                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     13099502     37.17%     37.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     14361466     40.75%     77.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5979334     16.96%     94.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       602440      1.71%     96.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       451269      1.28%     97.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       600502      1.70%     99.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        75297      0.21%     99.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        75120      0.21%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          244      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     35245174                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        131                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1126954                       # Number of function calls committed.
system.cpu.commit.int_insts                  33839176                       # Number of committed integer instructions.
system.cpu.commit.loads                       1807588                       # Number of loads committed
system.cpu.commit.membars                          53                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           74      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         32101587     94.65%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             185      0.00%     94.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              126      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp             28      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             43      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              7      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc            12      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     94.66% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1807596      5.33%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           4915      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           19      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           22      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          33914614                       # Class of committed instruction
system.cpu.commit.refs                        1812552                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    33914588                       # Number of Instructions Simulated
system.cpu.committedOps                      33914614                       # Number of Ops (including micro ops) Simulated
system.cpu.config_cache.cfgErased                  93                       # Number of configuration Erased due miss speculation
system.cpu.config_cache.cfgReplacement            818                       # Number of configuration replaced
system.cpu.config_cache.cfgsLoaded            3024777                       # Number of configurations loaded in the fetch stage
system.cpu.config_cache.cfgsWritten              1039                       # Number of configuration written in the cache
system.cpu.config_cache.hit                  34516800                       # Number of hits
system.cpu.config_cache.hitRatio             0.614580                       # The ratio of hit to the total acesses to the configuration cache
system.cpu.config_cache.misses               21646406                       # Number of misses
system.cpu.cpi                               1.080169                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.080169                       # CPI: Total CPI of All Threads
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           29                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 101666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 101666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        99000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           26                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       305000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       305000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.103448                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.103448                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       198000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       198000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.068966                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.068966                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.cpu.data      1809411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1809411                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 143925.465839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 143925.465839                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 127055.118110                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 127055.118110                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      1809089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1809089                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     46344000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     46344000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000178                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data          322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           322                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          195                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     16136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16136000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          127                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          127                       # number of ReadReq MSHR misses
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           26                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           26                       # number of StoreCondReq hits
system.cpu.dcache.SwapReq_accesses::.cpu.data           27                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           27                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           27                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              27                       # number of SwapReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         4911                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         4911                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 98533.393881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 98533.393881                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 114099.063063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 114099.063063                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         4388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           4388                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     51532965                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     51532965                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.106496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.106496                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          523                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          412                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12664996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12664996                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022602                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          111                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          111                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.782609                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs         1508                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      1814322                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1814322                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 115830.727811                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 115830.727811                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 121012.588235                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 121012.588235                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      1813477                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1813477                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data     97876965                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97876965                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000466                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000466                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data          845                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            845                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data          607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          607                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     28800996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     28800996                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000131                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data          238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          238                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      1814322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1814322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 115830.727811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 115830.727811                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 121012.588235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 121012.588235                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      1813477                       # number of overall hits
system.cpu.dcache.overall_hits::total         1813477                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data     97876965                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97876965                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000466                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000466                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data          845                       # number of overall misses
system.cpu.dcache.overall_misses::total           845                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data          607                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          607                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     28800996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     28800996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000131                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data          238                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          238                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                      8                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          219                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs           7589.100418                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          3629047                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data   206.955234                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.202105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.202105                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.225586                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs               239                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           3629047                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse           206.955234                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1813795                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            350000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.decode.BlockedCycles                  4884                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                150365                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              5228619                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               43691065                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4453990                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  30786798                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                1353137                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                150534                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                   235                       # Number of cycles decode is unblocking
system.cpu.dreamsCommit.IcacheMiss                 48                       # Number of Icache Miss happens in the processor, which enables a higher speed up in the architecture.
system.cpu.dreamsCommit.cacheMisses             87694                       # Number of dcache misses running in the dreams architecure
system.cpu.dreamsCommit.cfgsExecuted          2279743                       # Number of configuration executed and counted for perfomance gains
system.cpu.dreamsCommit.changeContext         2073330                       # Number of times the context must be changed
system.cpu.dreamsCommit.changeContextRatio     0.909458                       # The ratio of change of context on Dreams architecture
system.cpu.dreamsCommit.commitedOpClass::IntMult           92                       # Class of commit commited instruction on Dreams
system.cpu.dreamsCommit.commitedOpClass::IntAlu     24008848                       # Class of commit commited instruction on Dreams
system.cpu.dreamsCommit.commitedOpClass::Branch      6382871                       # Class of commit commited instruction on Dreams
system.cpu.dreamsCommit.commitedOpClass::Load      1804107                       # Class of commit commited instruction on Dreams
system.cpu.dreamsCommit.commitedOpClass::Store         2134                       # Class of commit commited instruction on Dreams
system.cpu.dreamsCommit.executedSuccessfully      2073315                       # Number of times of configurations were executedwithout miss speculation
system.cpu.dreamsCommit.instructionExec      32198052                       # Number of instructions executed in the Dreams
system.cpu.dreamsCommit.ipc::samples          2279743                       # IPC for executed configurations
system.cpu.dreamsCommit.ipc::mean            4.710563                       # IPC for executed configurations
system.cpu.dreamsCommit.ipc::stdev           0.925661                       # IPC for executed configurations
system.cpu.dreamsCommit.ipc::underflows             0      0.00%      0.00% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::0                      0      0.00%      0.00% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::1                    197      0.01%      0.01% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::2                  75478      3.31%      3.32% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::3                 516100     22.64%     25.96% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::4                 450316     19.75%     45.71% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::5                1237637     54.29%    100.00% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::6                     15      0.00%    100.00% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::7                      0      0.00%    100.00% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::8                      0      0.00%    100.00% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::9                      0      0.00%    100.00% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::10                     0      0.00%    100.00% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::overflows              0      0.00%    100.00% # IPC for executed configurations
system.cpu.dreamsCommit.ipc::min_value       1.333333                       # IPC for executed configurations
system.cpu.dreamsCommit.ipc::max_value       6.500000                       # IPC for executed configurations
system.cpu.dreamsCommit.ipc::total            2279743                       # IPC for executed configurations
system.cpu.dreamsCommit.missSpeculation        206428                       # Number of times of miss speculations occur in configurations
system.cpu.dreamsCommit.missSpeculationRatio     0.090549                       # The ratio of miss speculation on Dreams architecture
system.cpu.dreamsCommit.missSpeculationTotal       206699                       # Number of total of missSpeculation. Do not consider cache miss and slower configurations.
system.cpu.dreamsCommit.missSpeculationTotalRatio     0.087295                       # The ratio of total miss speculation regardless cache miss and slower configurations
system.cpu.dreamsCommit.numBranchesCfg::samples      2279743                       # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::mean     2.752865                       # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::stdev     0.670543                       # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::underflows            0      0.00%      0.00% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::0        75066      3.29%      3.29% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::1        75236      3.30%      6.59% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::2       187735      8.23%     14.83% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::3      1941706     85.17%    100.00% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::4            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::5            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::6            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::7            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::8            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::9            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::10            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::overflows            0      0.00%    100.00% # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::min_value            0                       # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::max_value            3                       # Number of Branches in the commited configurations
system.cpu.dreamsCommit.numBranchesCfg::total      2279743                       # Number of Branches in the commited configurations
system.cpu.dreamsCommit.reexec                 206413                       # Number of configuration executed one behind another
system.cpu.dreamsCommit.reexecRatio          0.090542                       # The ratio of reexecution on Dreams architecture
system.cpu.dreamsCommit.savedCycles::samples      2279743                       # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::mean     7.490545                       # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::stdev     8.616926                       # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::underflows            0      0.00%      0.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::0-9      1954284     85.72%     85.72% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::10-19       100235      4.40%     90.12% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::20-29       150154      6.59%     96.71% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::30-39           58      0.00%     96.71% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::40-49        75008      3.29%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::50-59            1      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::60-69            1      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::70-79            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::80-89            1      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::90-99            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::100-109            1      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::110-119            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::120-129            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::130-139            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::140-149            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::150-159            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::160-169            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::170-179            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::180-189            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::190-199            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::200            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::overflows            0      0.00%    100.00% # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::min_value            0                       # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::max_value          106                       # Number of saved cycles by dreams
system.cpu.dreamsCommit.savedCycles::total      2279743                       # Number of saved cycles by dreams
system.cpu.dreamsCommit.slower                    391                       # Number of times where the execution on dreams was slower than execution on processor
system.cpu.dreamsCommit.totalCfg              2367828                       # Number total configurations regardless cache miss or slower configuration
system.cpu.dreamsCommit.totalSavedCycles     17076517                       # Number total of saved cycles by dreams
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    10342553                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1883478                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      32142599                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  1056                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       45723048                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                 3006922                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.282325                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2952946                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            5303486                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.248121                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           36599044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.249298                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.972016                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4532746     12.38%     12.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 23375026     63.87%     76.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  6284113     17.17%     93.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   903267      2.47%     95.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1051720      2.87%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                      888      0.00%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   300654      0.82%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   150220      0.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                      410      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             36599044                       # Number of instructions fetched each cycle (Total)
system.cpu.fetchCfg.endSuccessfully           2048348                       # Number of times the configuration ended with no missSpeculation
system.cpu.fetchCfg.fetchReadCgf              3024777                       # Number of configurations read in the fetch stage
system.cpu.fetchCfg.missSpeculation            976427                       # Number of miss speculation
system.cpu.fp_regfile_reads                       164                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       76                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      1883478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1883478                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74089.408528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74089.408528                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 66486.776860                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 66486.776860                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      1882024                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1882024                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    107726000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    107726000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000772                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000772                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         1454                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1454                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          244                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          244                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     80449000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     80449000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000642                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000642                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1210                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1210                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    23.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    65.500000                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          139                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          131                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      1883478                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1883478                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74089.408528                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74089.408528                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 66486.776860                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 66486.776860                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      1882024                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1882024                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    107726000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    107726000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000772                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000772                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         1454                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1454                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          244                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          244                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     80449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     80449000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000642                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000642                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1210                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1210                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      1883478                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1883478                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74089.408528                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74089.408528                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 66486.776860                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 66486.776860                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      1882024                       # number of overall hits
system.cpu.icache.overall_hits::total         1882024                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    107726000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    107726000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000772                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000772                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         1454                       # number of overall misses
system.cpu.icache.overall_misses::total          1454                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          244                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          244                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     80449000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     80449000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000642                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000642                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1210                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1210                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                    955                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           65                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           1558.966887                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses          3768164                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   239.169497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.934256                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.934256                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          253                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              1208                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses           3768164                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           239.169497                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1883232                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            107000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks          955                       # number of writebacks
system.cpu.icache.writebacks::total               955                       # number of writebacks
system.cpu.idleCycles                           34457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1503600                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  8386642                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.966991                       # Inst execution rate
system.cpu.iew.exec_refs                      1815389                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       5596                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1488                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1885540                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                147                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           1803038                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 6240                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            38655057                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1809793                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1878471                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              35424250                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     16                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   129                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1353137                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   158                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            43                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              158                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           28                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        77952                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1276                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1353511                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         150089                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  11521174                       # num instructions consuming a value
system.cpu.iew.wb_count                      35422961                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.928087                       # average fanout of values written-back
system.cpu.iew.wb_producers                  10692649                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.966955                       # insts written-back per cycle
system.cpu.iew.wb_sent                       35423216                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 43135812                       # number of integer regfile reads
system.cpu.int_regfile_writes                27557037                       # number of integer regfile writes
system.cpu.ipc                               0.925781                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.925781                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               108      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              35485806     95.13%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  185      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   133      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                  32      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  51      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   7      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                 23      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     95.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1810416      4.85%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                5919      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              19      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             22      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               37302721                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     157                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                 311                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          152                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                177                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                         274                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000007                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       8      2.92%      2.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      84     30.66%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     33.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    104     37.96%     71.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    75     27.37%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     98.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                3      1.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               37302730                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          111204481                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     35422809                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          43395327                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   38654851                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  37302721                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 206                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4740442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued                32                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             45                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1881244                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      36599044                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.019227                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.800428                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             9492055     25.94%     25.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            18419305     50.33%     76.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             7557364     20.65%     96.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              753542      2.06%     98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              376089      1.03%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                 526      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                  90      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                  48      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  25      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        36599044                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.018268                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               162                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                4                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1885540                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                6240                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                     180                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     90                       # number of misc regfile writes
system.cpu.numCycles                         36633501                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     36633500000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                    1784                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              26351071                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                     64                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  5881343                       # Number of cycles rename is idle
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              51551596                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               41887598                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            33117039                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  29359639                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    388                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                1353137                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                   523                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  6765968                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups               168                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         51551428                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2618                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 95                       # count of serializing insts renamed
system.cpu.rename.skidInsts                       592                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             96                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     73899561                       # The number of ROB reads
system.cpu.rob.rob_writes                    78664003                       # The number of ROB writes
system.cpu.timesIdled                             798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    34                       # Number of system calls
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3372                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          487                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3859                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       138432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        15680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   154112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
system.l2bus.reqLayer0.occupancy              4336000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3624000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              715000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1449                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1449    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1449                       # Request fanout histogram
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          963                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2412                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.trans_dist::ReadResp                1336                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             7                       # Transaction distribution
system.l2bus.trans_dist::WritebackClean           955                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict                 1                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                110                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               110                       # Transaction distribution
system.l2bus.trans_dist::ReadCleanReq            1209                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            129                       # Transaction distribution
system.l2bus.trans_dist::InvalidateReq              1                       # Transaction distribution
system.l2bus.trans_dist::InvalidateResp             1                       # Transaction distribution
system.l2cache.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_accesses::total            1                       # number of InvalidateReq accesses(hits+misses)
system.l2cache.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2cache.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2cache.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_misses::total            1                       # number of InvalidateReq misses
system.l2cache.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2cache.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2cache.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2cache.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2cache.ReadCleanReq_accesses::.cpu.inst         1209                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache.ReadCleanReq_accesses::total         1209                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache.ReadCleanReq_avg_miss_latency::.cpu.inst 113269.299820                       # average ReadCleanReq miss latency
system.l2cache.ReadCleanReq_avg_miss_latency::total 113269.299820                       # average ReadCleanReq miss latency
system.l2cache.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 93305.206463                       # average ReadCleanReq mshr miss latency
system.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 93305.206463                       # average ReadCleanReq mshr miss latency
system.l2cache.ReadCleanReq_hits::.cpu.inst          652                       # number of ReadCleanReq hits
system.l2cache.ReadCleanReq_hits::total           652                       # number of ReadCleanReq hits
system.l2cache.ReadCleanReq_miss_latency::.cpu.inst     63091000                       # number of ReadCleanReq miss cycles
system.l2cache.ReadCleanReq_miss_latency::total     63091000                       # number of ReadCleanReq miss cycles
system.l2cache.ReadCleanReq_miss_rate::.cpu.inst     0.460711                       # miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_miss_rate::total     0.460711                       # miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_misses::.cpu.inst          557                       # number of ReadCleanReq misses
system.l2cache.ReadCleanReq_misses::total          557                       # number of ReadCleanReq misses
system.l2cache.ReadCleanReq_mshr_miss_latency::.cpu.inst     51971000                       # number of ReadCleanReq MSHR miss cycles
system.l2cache.ReadCleanReq_mshr_miss_latency::total     51971000                       # number of ReadCleanReq MSHR miss cycles
system.l2cache.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.460711                       # mshr miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_mshr_miss_rate::total     0.460711                       # mshr miss rate for ReadCleanReq accesses
system.l2cache.ReadCleanReq_mshr_misses::.cpu.inst          557                       # number of ReadCleanReq MSHR misses
system.l2cache.ReadCleanReq_mshr_misses::total          557                       # number of ReadCleanReq MSHR misses
system.l2cache.ReadExReq_accesses::.cpu.data          110                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          110                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 111581.818182                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 111581.818182                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 91581.818182                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 91581.818182                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_miss_latency::.cpu.data     12274000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     12274000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_misses::.cpu.data          110                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            110                       # number of ReadExReq misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     10074000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     10074000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_misses::.cpu.data          110                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          110                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_accesses::.cpu.data          129                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          129                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 124356.589147                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 124356.589147                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104356.589147                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 104356.589147                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     16042000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     16042000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_misses::.cpu.data          129                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          129                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     13462000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     13462000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          129                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          129                       # number of ReadSharedReq MSHR misses
system.l2cache.WritebackClean_accesses::.writebacks          955                       # number of WritebackClean accesses(hits+misses)
system.l2cache.WritebackClean_accesses::total          955                       # number of WritebackClean accesses(hits+misses)
system.l2cache.WritebackClean_hits::.writebacks          955                       # number of WritebackClean hits
system.l2cache.WritebackClean_hits::total          955                       # number of WritebackClean hits
system.l2cache.WritebackDirty_accesses::.writebacks            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_hits::.writebacks            7                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.demand_accesses::.cpu.inst         1209                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          239                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1448                       # number of demand (read+write) accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 113269.299820                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 118476.987448                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 114832.914573                       # average overall miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 93305.206463                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 98476.987448                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 94858.040201                       # average overall mshr miss latency
system.l2cache.demand_hits::.cpu.inst             652                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 652                       # number of demand (read+write) hits
system.l2cache.demand_miss_latency::.cpu.inst     63091000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     28316000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     91407000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_rate::.cpu.inst     0.460711                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.549724                       # miss rate for demand accesses
system.l2cache.demand_misses::.cpu.inst           557                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           239                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               796                       # number of demand (read+write) misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     51971000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     23536000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     75507000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.460711                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.549724                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_misses::.cpu.inst          557                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          239                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          796                       # number of demand (read+write) MSHR misses
system.l2cache.overall_accesses::.cpu.inst         1209                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          239                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1448                       # number of overall (read+write) accesses
system.l2cache.overall_avg_miss_latency::.cpu.inst 113269.299820                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 118476.987448                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 114832.914573                       # average overall miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 93305.206463                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 98476.987448                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 94858.040201                       # average overall mshr miss latency
system.l2cache.overall_hits::.cpu.inst            652                       # number of overall hits
system.l2cache.overall_hits::total                652                       # number of overall hits
system.l2cache.overall_miss_latency::.cpu.inst     63091000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     28316000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     91407000                       # number of overall miss cycles
system.l2cache.overall_miss_rate::.cpu.inst     0.460711                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.549724                       # miss rate for overall accesses
system.l2cache.overall_misses::.cpu.inst          557                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          239                       # number of overall misses
system.l2cache.overall_misses::total              796                       # number of overall misses
system.l2cache.overall_mshr_miss_latency::.cpu.inst     51971000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     23536000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     75507000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.460711                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.549724                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_misses::.cpu.inst          557                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          239                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          796                       # number of overall MSHR misses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
system.l2cache.replacements                         0                       # number of replacements
system.l2cache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          746                       # Occupied blocks per task id
system.l2cache.tags.avg_refs                 3.031447                       # Average number of references to valid blocks.
system.l2cache.tags.data_accesses               20091                       # Number of data accesses
system.l2cache.tags.occ_blocks::.cpu.inst   474.490324                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   211.818815                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.115842                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.051714                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.167556                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          795                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.194092                       # Percentage of cache occupancy per task id
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.sampled_refs                  795                       # Sample count of references to valid blocks.
system.l2cache.tags.tag_accesses                20091                       # Number of tag accesses
system.l2cache.tags.tagsinuse              686.309139                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   2410                       # Total number of references to valid blocks.
system.l2cache.tags.warmup_cycle                86000                       # Cycle when the warmup percentage was hit.
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgGap                    46021953.52                       # Average gap between requests
system.mem_ctrl.avgMemAccLat                 43608.04                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgPriority_.cpu.inst::samples       557.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       239.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgQLat                      24858.04                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgRdBW                          1.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       1.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgRdQLen                        1.18                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.busUtil                          0.01                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.01                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.bw_inst_read::.cpu.inst        971351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            971351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.inst             971351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             417541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                1388893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            971351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            417541                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               1388893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bytesPerActivate::samples          175                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     275.382857                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    172.883767                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    285.267180                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            65     37.14%     37.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           40     22.86%     60.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           29     16.57%     76.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511            8      4.57%     81.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           10      5.71%     86.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            4      2.29%     89.14% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            3      1.71%     90.86% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            6      3.43%     94.29% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           10      5.71%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           175                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                   50944                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadSys                    50944                       # Total read bytes from the system interface side
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.bytes_inst_read::.cpu.inst        35584                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          35584                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.inst           35584                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           15296                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               50880                       # Number of bytes read from this memory
system.mem_ctrl.masterReadAccesses::.cpu.inst          557                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          239                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAvgLat::.cpu.inst     42110.86                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     47097.28                       # Per-master read average memory access latency
system.mem_ctrl.masterReadBytes::.cpu.inst        35648                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        15296                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 973098.393546890118                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 417541.321468055190                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadTotalLat::.cpu.inst     23455750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     11256250                       # Per-master read total memory access latency
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numStayReadState                 1607                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.num_reads::.cpu.inst              556                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              239                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  795                       # Number of read requests responded to by this memory
system.mem_ctrl.pageHitRate                     76.88                       # Row buffer hit rate, read and write combined
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.perBankRdBursts::0                166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                 51                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 50                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 13                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                 46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 35                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 32                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 46                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                 65                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                 5                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                 2                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                 8                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                99                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               104                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.priorityMaxLatency       0.000001106250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.rdQLenPdf::0                      490                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      222                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       66                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.readBursts                        796                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    796                       # Read request sizes (log2)
system.mem_ctrl.readReqs                          796                       # Number of read requests accepted
system.mem_ctrl.readRowHitRate                  76.88                       # Row buffer hit rate for reads
system.mem_ctrl.readRowHits                       612                       # Number of row buffer hits during reads
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.totBusLat                     3980000                       # Total ticks spent in databus transfers
system.mem_ctrl.totGap                    36633475000                       # Total gap between requests
system.mem_ctrl.totMemAccLat                 34712000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totQLat                      19787000                       # Total ticks spent queuing
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl_0.actBackEnergy               7565040                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.actEnergy                    813960                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         40399890                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.averagePower             241.406714                       # Core power per rank (mW)
system.mem_ctrl_0.memoryStateTime::IDLE       2033000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        5200000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF   36471648000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     53986000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       12040750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     88592250                       # Time in different power states
system.mem_ctrl_0.preBackEnergy               1028160                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.preEnergy                    417450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         20731200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.readEnergy                  3262980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        8757061380                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              8843572860                       # Total energy per rank (pJ)
system.mem_ctrl_0.totalIdleTime           36614131000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               6009510                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.actEnergy                    499800                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         42388620                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.averagePower             241.384080                       # Core power per rank (mW)
system.mem_ctrl_1.memoryStateTime::IDLE       2552000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        5200000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF   36468612000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     55731500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT        8445500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     92959000                       # Time in different power states
system.mem_ctrl_1.preBackEnergy               1158720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.preEnergy                    246675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         21401280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.readEnergy                  2413320                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy        8756332980                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              8842743705                       # Total energy per rank (pJ)
system.mem_ctrl_1.totalIdleTime           36617302500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        50880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              797000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            4206000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               797                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     797    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 797                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp                685                       # Transaction distribution
system.membus.trans_dist::ReadExReq               110                       # Transaction distribution
system.membus.trans_dist::ReadExResp              110                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           686                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.pwrStateResidencyTicks::UNDEFINED  36633500000                       # Cumulative time (in ticks) in various power states
zconfSize.dreamsCommit::samples               2279743                       # Size of configuration (in instruction)
zconfSize.dreamsCommit::mean                13.166071                       # Size of configuration (in instruction)
zconfSize.dreamsCommit::stdev               12.019648                       # Size of configuration (in instruction)
zconfSize.dreamsCommit::underflows                  0      0.00%      0.00% # Size of configuration (in instruction)
zconfSize.dreamsCommit::3-4                    150139      6.59%      6.59% # Size of configuration (in instruction)
zconfSize.dreamsCommit::5-6                    112711      4.94%     11.53% # Size of configuration (in instruction)
zconfSize.dreamsCommit::7-8                    325309     14.27%     25.80% # Size of configuration (in instruction)
zconfSize.dreamsCommit::9-10                      196      0.01%     25.81% # Size of configuration (in instruction)
zconfSize.dreamsCommit::11-12                 1125329     49.36%     75.17% # Size of configuration (in instruction)
zconfSize.dreamsCommit::13-14                      41      0.00%     75.17% # Size of configuration (in instruction)
zconfSize.dreamsCommit::15-16                  340774     14.95%     90.12% # Size of configuration (in instruction)
zconfSize.dreamsCommit::17-18                      30      0.00%     90.12% # Size of configuration (in instruction)
zconfSize.dreamsCommit::19-20                      49      0.00%     90.12% # Size of configuration (in instruction)
zconfSize.dreamsCommit::21-22                      39      0.00%     90.12% # Size of configuration (in instruction)
zconfSize.dreamsCommit::23-24                  150031      6.58%     96.71% # Size of configuration (in instruction)
zconfSize.dreamsCommit::25-26                      36      0.00%     96.71% # Size of configuration (in instruction)
zconfSize.dreamsCommit::27-28                       8      0.00%     96.71% # Size of configuration (in instruction)
zconfSize.dreamsCommit::29-30                       6      0.00%     96.71% # Size of configuration (in instruction)
zconfSize.dreamsCommit::31-32                      14      0.00%     96.71% # Size of configuration (in instruction)
zconfSize.dreamsCommit::33-34                       8      0.00%     96.71% # Size of configuration (in instruction)
zconfSize.dreamsCommit::35-36                       3      0.00%     96.71% # Size of configuration (in instruction)
zconfSize.dreamsCommit::overflows               75020      3.29%    100.00% # Size of configuration (in instruction)
zconfSize.dreamsCommit::min_value                   4                       # Size of configuration (in instruction)
zconfSize.dreamsCommit::max_value                  84                       # Size of configuration (in instruction)
zconfSize.dreamsCommit::total                 2279743                       # Size of configuration (in instruction)
zconfSizeReal.dreamsCommit::samples           2279743                       # Size considering missSpeculation
zconfSizeReal.dreamsCommit::mean            13.745924                       # Size considering missSpeculation
zconfSizeReal.dreamsCommit::stdev           12.000224                       # Size considering missSpeculation
zconfSizeReal.dreamsCommit::underflows              0      0.00%      0.00% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::3-4                     7      0.00%      0.00% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::5-6                281574     12.35%     12.35% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::7-8                250399     10.98%     23.34% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::9-10               168843      7.41%     30.74% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::11-12             1050368     46.07%     76.82% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::13-14               18788      0.82%     77.64% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::15-16              284531     12.48%     90.12% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::17-18                  49      0.00%     90.12% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::19-20               75027      3.29%     93.41% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::21-22                  42      0.00%     93.42% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::23-24               75025      3.29%     96.71% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::25-26                   8      0.00%     96.71% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::27-28                  46      0.00%     96.71% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::29-30                  21      0.00%     96.71% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::31-32                   0      0.00%     96.71% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::33-34                   7      0.00%     96.71% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::35-36                   3      0.00%     96.71% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::overflows           75005      3.29%    100.00% # Size considering missSpeculation
zconfSizeReal.dreamsCommit::min_value               4                       # Size considering missSpeculation
zconfSizeReal.dreamsCommit::max_value              85                       # Size considering missSpeculation
zconfSizeReal.dreamsCommit::total             2279743                       # Size considering missSpeculation
zdebugBranch::samples                               0                       # Debug of branch
zmissPredictedProfiling::samples               206428                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::66538                      1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::66982                  56230                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::66992                      1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::66994                      1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::67078                      1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::67356                  74999                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::67372                      1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::67434                  75000                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::67448                      1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::84866                      4                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::99830                      6                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::99950                      2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::99994                      2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::100016                    15                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::100030                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::100078                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::101958                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::106860                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::119356                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::119548                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::121034                     4                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::125164                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::125300                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::125412                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::129338                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::129376                     5                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::129386                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::129480                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::133640                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::133786                     6                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::133950                     4                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::133970                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::133996                     3                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::134004                     6                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::134012                    15                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::135116                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::135300                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::139234                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::144164                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::144458                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::180678                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::191948                    12                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::191952                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::192954                     5                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::192970                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::193510                     8                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::200444                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::204698                     5                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::204708                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::204804                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::204964                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::204976                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::205122                     6                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::205756                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::205794                     3                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::237646                     7                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::237672                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::246944                     2                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::271714                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::276104                     5                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::276108                     1                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::276772                    14                       # Profile of the configuration ended with missprediction
zmissPredictedProfiling::276836                    12                       # Profile of the configuration ended with missprediction
zprofiling::samples                           2279743                       # Profiling to see which BB are executed and how many times
zprofiling::66538                              112495                       # Profiling to see which BB are executed and how many times
zprofiling::66982                              340667                       # Profiling to see which BB are executed and how many times
zprofiling::66992                               74999                       # Profiling to see which BB are executed and how many times
zprofiling::66994                               37499                       # Profiling to see which BB are executed and how many times
zprofiling::67078                               37499                       # Profiling to see which BB are executed and how many times
zprofiling::67260                               24996                       # Profiling to see which BB are executed and how many times
zprofiling::67330                               74998                       # Profiling to see which BB are executed and how many times
zprofiling::67344                               74998                       # Profiling to see which BB are executed and how many times
zprofiling::67356                              149998                       # Profiling to see which BB are executed and how many times
zprofiling::67372                               74998                       # Profiling to see which BB are executed and how many times
zprofiling::67426                               74998                       # Profiling to see which BB are executed and how many times
zprofiling::67434                             1124999                       # Profiling to see which BB are executed and how many times
zprofiling::67448                               74999                       # Profiling to see which BB are executed and how many times
zprofiling::84866                                   5                       # Profiling to see which BB are executed and how many times
zprofiling::85882                                   4                       # Profiling to see which BB are executed and how many times
zprofiling::85904                                   2                       # Profiling to see which BB are executed and how many times
zprofiling::96134                                   1                       # Profiling to see which BB are executed and how many times
zprofiling::96226                                   1                       # Profiling to see which BB are executed and how many times
zprofiling::96270                                   3                       # Profiling to see which BB are executed and how many times
zprofiling::96282                                   3                       # Profiling to see which BB are executed and how many times
zprofiling::98734                                   1                       # Profiling to see which BB are executed and how many times
zprofiling::98754                                   3                       # Profiling to see which BB are executed and how many times
zprofiling::98794                                   1                       # Profiling to see which BB are executed and how many times
zprofiling::98836                                   3                       # Profiling to see which BB are executed and how many times
zprofiling::99830                                  23                       # Profiling to see which BB are executed and how many times
zprofiling::99884                                   9                       # Profiling to see which BB are executed and how many times
zprofiling::99950                                   2                       # Profiling to see which BB are executed and how many times
zprofiling::99964                                  49                       # Profiling to see which BB are executed and how many times
zprofiling::99994                                  45                       # Profiling to see which BB are executed and how many times
zprofiling::100016                                190                       # Profiling to see which BB are executed and how many times
zprofiling::100026                                 44                       # Profiling to see which BB are executed and how many times
zprofiling::100030                                  6                       # Profiling to see which BB are executed and how many times
zprofiling::100078                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::100142                                 42                       # Profiling to see which BB are executed and how many times
zprofiling::101954                                 83                       # Profiling to see which BB are executed and how many times
zprofiling::101958                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::101982                                 74                       # Profiling to see which BB are executed and how many times
zprofiling::102014                                 24                       # Profiling to see which BB are executed and how many times
zprofiling::102016                                 43                       # Profiling to see which BB are executed and how many times
zprofiling::102104                                  3                       # Profiling to see which BB are executed and how many times
zprofiling::102138                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::104026                                  4                       # Profiling to see which BB are executed and how many times
zprofiling::106508                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::106860                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::109718                                 17                       # Profiling to see which BB are executed and how many times
zprofiling::119356                                  4                       # Profiling to see which BB are executed and how many times
zprofiling::119526                                  4                       # Profiling to see which BB are executed and how many times
zprofiling::119548                                  5                       # Profiling to see which BB are executed and how many times
zprofiling::120002                                  4                       # Profiling to see which BB are executed and how many times
zprofiling::120130                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::120544                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::121034                                  7                       # Profiling to see which BB are executed and how many times
zprofiling::121046                                  4                       # Profiling to see which BB are executed and how many times
zprofiling::121318                                  3                       # Profiling to see which BB are executed and how many times
zprofiling::125164                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::125188                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::125218                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::125258                                  4                       # Profiling to see which BB are executed and how many times
zprofiling::125300                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::125376                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::125412                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::129330                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::129338                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::129366                                 11                       # Profiling to see which BB are executed and how many times
zprofiling::129376                                 18                       # Profiling to see which BB are executed and how many times
zprofiling::129384                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::129386                                  6                       # Profiling to see which BB are executed and how many times
zprofiling::129480                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::129554                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::130296                                 16                       # Profiling to see which BB are executed and how many times
zprofiling::130314                                 49                       # Profiling to see which BB are executed and how many times
zprofiling::130344                                  3                       # Profiling to see which BB are executed and how many times
zprofiling::130376                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::130410                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::130422                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::133640                                  8                       # Profiling to see which BB are executed and how many times
zprofiling::133786                                 61                       # Profiling to see which BB are executed and how many times
zprofiling::133920                                  5                       # Profiling to see which BB are executed and how many times
zprofiling::133950                                  5                       # Profiling to see which BB are executed and how many times
zprofiling::133954                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::133970                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::133990                                 48                       # Profiling to see which BB are executed and how many times
zprofiling::133996                                  8                       # Profiling to see which BB are executed and how many times
zprofiling::134004                                 25                       # Profiling to see which BB are executed and how many times
zprofiling::134008                                112                       # Profiling to see which BB are executed and how many times
zprofiling::134012                                 56                       # Profiling to see which BB are executed and how many times
zprofiling::135116                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::135126                                 22                       # Profiling to see which BB are executed and how many times
zprofiling::135142                                 20                       # Profiling to see which BB are executed and how many times
zprofiling::135146                                  4                       # Profiling to see which BB are executed and how many times
zprofiling::135148                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::135156                                 19                       # Profiling to see which BB are executed and how many times
zprofiling::135300                                  7                       # Profiling to see which BB are executed and how many times
zprofiling::135342                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::135346                                 15                       # Profiling to see which BB are executed and how many times
zprofiling::136630                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::136646                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::137716                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::137732                                  3                       # Profiling to see which BB are executed and how many times
zprofiling::139162                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::139234                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::142966                                  9                       # Profiling to see which BB are executed and how many times
zprofiling::144164                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::144196                                  3                       # Profiling to see which BB are executed and how many times
zprofiling::144216                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::144458                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::180628                                  5                       # Profiling to see which BB are executed and how many times
zprofiling::180678                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::191692                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::191736                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::191740                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::191790                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::191810                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::191852                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::191948                                 12                       # Profiling to see which BB are executed and how many times
zprofiling::191952                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::192104                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::192954                                  7                       # Profiling to see which BB are executed and how many times
zprofiling::192970                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::193058                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::193498                                 22                       # Profiling to see which BB are executed and how many times
zprofiling::193510                                 21                       # Profiling to see which BB are executed and how many times
zprofiling::194210                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::194918                                  6                       # Profiling to see which BB are executed and how many times
zprofiling::196330                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::196366                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::200444                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::200474                                  8                       # Profiling to see which BB are executed and how many times
zprofiling::200478                                  6                       # Profiling to see which BB are executed and how many times
zprofiling::203294                                 14                       # Profiling to see which BB are executed and how many times
zprofiling::204698                                 11                       # Profiling to see which BB are executed and how many times
zprofiling::204708                                 18                       # Profiling to see which BB are executed and how many times
zprofiling::204804                                  9                       # Profiling to see which BB are executed and how many times
zprofiling::204964                                  3                       # Profiling to see which BB are executed and how many times
zprofiling::204976                                  6                       # Profiling to see which BB are executed and how many times
zprofiling::205122                                  6                       # Profiling to see which BB are executed and how many times
zprofiling::205756                                  8                       # Profiling to see which BB are executed and how many times
zprofiling::205774                                 12                       # Profiling to see which BB are executed and how many times
zprofiling::205794                                 16                       # Profiling to see which BB are executed and how many times
zprofiling::205796                                  4                       # Profiling to see which BB are executed and how many times
zprofiling::237636                                 13                       # Profiling to see which BB are executed and how many times
zprofiling::237646                                  7                       # Profiling to see which BB are executed and how many times
zprofiling::237672                                 13                       # Profiling to see which BB are executed and how many times
zprofiling::242426                                  3                       # Profiling to see which BB are executed and how many times
zprofiling::246944                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::271714                                  2                       # Profiling to see which BB are executed and how many times
zprofiling::276044                                 12                       # Profiling to see which BB are executed and how many times
zprofiling::276104                                  5                       # Profiling to see which BB are executed and how many times
zprofiling::276108                                  1                       # Profiling to see which BB are executed and how many times
zprofiling::276772                                 14                       # Profiling to see which BB are executed and how many times
zprofiling::276836                                 12                       # Profiling to see which BB are executed and how many times
zprofilingCacheMiss::samples                    87694                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::66538                      24998                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::67200                      24999                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::67264                      37499                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::84734                          5                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::99994                          1                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::102042                         7                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::104072                        17                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::104904                         6                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::104918                        30                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::104936                        31                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::106410                         1                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::106508                         1                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::109718                         4                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::129386                         1                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::129480                         1                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::130314                        10                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::130330                         2                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::130344                         6                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::130350                         1                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::133996                         1                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::144164                         2                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::144196                         4                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::146306                         1                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::180678                         9                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::192090                         7                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::192350                         2                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::192864                         1                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::192986                         1                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::193550                         8                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::204708                         4                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::205388                         4                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::205396                         2                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::205408                         6                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::205412                         1                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::205788                        12                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::237646                         6                       # Profiling to see BB executed but happens a cache miss
zprofilingCacheMiss::271714                         3                       # Profiling to see BB executed but happens a cache miss
zprofilingLoses::samples                          391                       # Profiling to see BB executed but are slower
zprofilingLoses::67260                              2                       # Profiling to see BB executed but are slower
zprofilingLoses::84860                              2                       # Profiling to see BB executed but are slower
zprofilingLoses::84864                              4                       # Profiling to see BB executed but are slower
zprofilingLoses::87878                              1                       # Profiling to see BB executed but are slower
zprofilingLoses::99930                              4                       # Profiling to see BB executed but are slower
zprofilingLoses::99964                              9                       # Profiling to see BB executed but are slower
zprofilingLoses::99994                              9                       # Profiling to see BB executed but are slower
zprofilingLoses::100016                            22                       # Profiling to see BB executed but are slower
zprofilingLoses::100026                            10                       # Profiling to see BB executed but are slower
zprofilingLoses::101982                            10                       # Profiling to see BB executed but are slower
zprofilingLoses::102014                             2                       # Profiling to see BB executed but are slower
zprofilingLoses::102016                             2                       # Profiling to see BB executed but are slower
zprofilingLoses::104904                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::109718                             9                       # Profiling to see BB executed but are slower
zprofilingLoses::119356                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::119394                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::119512                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::125164                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::125232                             4                       # Profiling to see BB executed but are slower
zprofilingLoses::129366                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::129490                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::129494                             3                       # Profiling to see BB executed but are slower
zprofilingLoses::129524                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::130330                            45                       # Profiling to see BB executed but are slower
zprofilingLoses::130344                            11                       # Profiling to see BB executed but are slower
zprofilingLoses::130374                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::130410                             2                       # Profiling to see BB executed but are slower
zprofilingLoses::130416                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::133920                             2                       # Profiling to see BB executed but are slower
zprofilingLoses::133996                             4                       # Profiling to see BB executed but are slower
zprofilingLoses::134004                            16                       # Profiling to see BB executed but are slower
zprofilingLoses::134008                            35                       # Profiling to see BB executed but are slower
zprofilingLoses::134012                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::135138                             2                       # Profiling to see BB executed but are slower
zprofilingLoses::135142                            10                       # Profiling to see BB executed but are slower
zprofilingLoses::135146                             2                       # Profiling to see BB executed but are slower
zprofilingLoses::135148                             3                       # Profiling to see BB executed but are slower
zprofilingLoses::135232                            21                       # Profiling to see BB executed but are slower
zprofilingLoses::135246                            14                       # Profiling to see BB executed but are slower
zprofilingLoses::135272                            13                       # Profiling to see BB executed but are slower
zprofilingLoses::135300                             6                       # Profiling to see BB executed but are slower
zprofilingLoses::135346                             8                       # Profiling to see BB executed but are slower
zprofilingLoses::136646                             7                       # Profiling to see BB executed but are slower
zprofilingLoses::144248                             8                       # Profiling to see BB executed but are slower
zprofilingLoses::180678                             4                       # Profiling to see BB executed but are slower
zprofilingLoses::193454                            21                       # Profiling to see BB executed but are slower
zprofilingLoses::197418                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::204202                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::204698                            16                       # Profiling to see BB executed but are slower
zprofilingLoses::204714                            15                       # Profiling to see BB executed but are slower
zprofilingLoses::204964                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::204976                             3                       # Profiling to see BB executed but are slower
zprofilingLoses::205388                             2                       # Profiling to see BB executed but are slower
zprofilingLoses::205396                             1                       # Profiling to see BB executed but are slower
zprofilingLoses::205416                            12                       # Profiling to see BB executed but are slower
zprofilingLoses::242426                             1                       # Profiling to see BB executed but are slower

---------- End Simulation Statistics   ----------
