<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="mqq1507843200924" xml:lang="en-us">
  <title class="- topic/title ">Error recording</title>
  <titlealts class="- topic/titlealts ">
    <navtitle class="- topic/navtitle ">Error recording</navtitle>
  </titlealts>
  <shortdesc class="- topic/shortdesc ">The component that detects an error is called a node. The <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core is a node that interacts
    with the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="tm">DynamIQ</tm>
                                    Shared Unit</keyword></ph> node. There is
    one record per node for the errors detected.</shortdesc>
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">

    <section class="- topic/section ">
      <p class="- topic/p ">For more information on error recording generated by cache protection, see the <cite class="- topic/cite "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> Reliability, Availability, and
                                Serviceability (RAS) Specification, Armv8, for the Armv8-A
                                architecture profile</ph></cite>. The following points apply
        specifically to the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>
        <term keyref="core">core</term>:</p>
      <ul class="- topic/ul ">
        <li class="- topic/li ">Error recording is only available when the  cache protection is implemented.</li>
        <li class="- topic/li ">In the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> , any error that is detected is reported and recorded in the
          error record registers:<ul class="- topic/ul ">
            <li class="- topic/li "><xref class="- topic/xref " href="joh1445869586820.xml" keyref="ErrselrEl1ErrorRecordSelectRegisterEl1" type="reference">ERRSELR_EL1, Error Record Select Register, EL1<desc class="- topic/desc ">The ERRSELR_EL1 selects which error record should be accessed through the Error Record     system registers. This register is not reset on a warm reset.</desc></xref></li>
            <li class="- topic/li "><xref class="- topic/xref " href="lau1456920542757.xml" keyref="ErxaddrEl1SelectedErrorRecordAddressRegisterEl1" type="reference">ERXADDR_EL1, Selected Error Record Address Register, EL1<desc class="- topic/desc ">Register ERXADDR_EL1 accesses the ERR&lt;n&gt;ADDR address register for 		the error record selected by ERRSELR_EL1.SEL.</desc></xref></li>
            <li class="- topic/li "><xref class="- topic/xref " href="lau1456920378552.xml" keyref="ErxctlrEl1SelectedErrorRecordControlRegisterEl1" type="reference">ERXCTLR_EL1, Selected Error Record Control Register, EL1<desc class="- topic/desc ">Register ERXCTLR_EL1 accesses the ERR&lt;n&gt;CTLR control register     for the error record selected by ERRSELR_EL1.SEL.</desc></xref></li>
            <li class="- topic/li "><xref class="- topic/xref " href="lau1456920298397.xml" keyref="ErxfrEl1SelectedErrorRecordFeatureRegisterEl1" type="reference">ERXFR_EL1, Selected Error Record Feature Register, EL1<desc class="- topic/desc ">Register ERXFR_EL1 accesses the ERR&lt;n&gt;FR feature register for the 		error record selected by ERRSELR_EL1.SEL.</desc></xref></li>
            <li class="- topic/li "><xref class="- topic/xref " href="lau1456920606253.xml" keyref="Erxmisc0El1SelectedErrorRecordMiscellaneousRegister0El1" type="reference">ERXMISC0_EL1, Selected Error Record Miscellaneous Register 0, EL1<desc class="- topic/desc ">Register ERXMISC0_EL1 accesses the ERR&lt;n&gt;MISC0 register for the 		error record selected by ERRSELR_EL1.SEL.</desc></xref></li>
            <li class="- topic/li "><xref class="- topic/xref " href="lau1456920674327.xml" keyref="Erxmisc1El1SelectedErrorRecordMiscellaneousRegister1El1" type="reference">ERXMISC1_EL1, Selected Error Record Miscellaneous Register 1, EL1<desc class="- topic/desc ">Register ERXMISC1_EL1 accesses the ERR&lt;n&gt;MISC1 miscellaneous 		register 1 for the error record selected by ERRSELR_EL1.SEL.</desc></xref></li>
            <li class="- topic/li "><xref class="- topic/xref " href="joh1460047172751.xml" keyref="ErxpfgcdnrEl1SelectedErrorPseudoFaultGenerationCountDownRegisterEl1" type="reference">ERXPFGCDN_EL1, Selected Error Pseudo Fault Generation Count Down Register, EL1<desc class="- topic/desc ">Register ERXPFGCDN_EL1 accesses the ERR&lt;n&gt;PFGCND register for the error record selected by ERRSELR_EL1.SEL.</desc></xref></li>
            <li class="- topic/li "><xref class="- topic/xref " href="joh1460039575404.xml" keyref="ErxpfgctlrEl1SelectedErrorPseudoFaultGenerationControlRegisterEl1" type="reference">ERXPFGCTL_EL1, Selected Error Pseudo Fault Generation Control Register, EL1<desc class="- topic/desc ">Register ERXPFGCTL_EL1 accesses the ERR&lt;n&gt;PFGCTL register for the error record selected by ERRSELR_EL1.SEL.</desc></xref></li>
            <li class="- topic/li "><xref class="- topic/xref " href="joh1460036786483.xml" keyref="ErxpfgfrEl1SelectedPseudoFaultGenerationFeatureRegisterEl1" type="reference">ERXPFGF_EL1, Selected Pseudo Fault Generation Feature Register, EL1<desc class="- topic/desc ">Register ERXPFGF_EL1 accesses the ERR&lt;n&gt;PFGF register for the error record selected by ERRSELR_EL1.SEL.</desc></xref></li>
            <li class="- topic/li "><xref class="- topic/xref " href="lau1456920454319.xml" keyref="ErxstatusEl1SelectedErrorRecordPrimaryStatusRegisterEl1" type="reference">ERXSTATUS_EL1, Selected Error Record Primary Status Register, EL1<desc class="- topic/desc ">Register ERXSTATUS_EL1 accesses the ERR&lt;n&gt;STATUS primary status 		register for the error record selected by ERRSELR_EL1.SEL.</desc></xref></li>
          </ul></li>
        <li class="- topic/li ">There are two error records provided, which can be selected with the ERRSELR_EL1
          register: <ul class="- topic/ul ">
            <li class="- topic/li ">Record 0 is private to the , and is updated on any error in the  RAMs
              including L1 caches, <term keyref="tlb">TLB</term>, and L2 cache.</li>
            <li class="- topic/li ">Record 1 records any error in the L3 and snoop filter RAMs and is shared between all
              s in the <term keyref="cluster">cluster</term>.</li>
          </ul></li>
        
        <li class="- topic/li ">The <term keyref="fault">fault</term> handling interrupt is generated on the <keyword class="- topic/keyword " otherprops="g.signal.name">nFAULTIRQ[0]</keyword> pin for L3 and snoop filter errors, or
          on the <keyword class="- topic/keyword " otherprops="g.signal.name">nFAULTIRQ[n+1]</keyword> pin
          for  <term class="- topic/term ">n</term> L1 and L2 errors.</li>
        
      </ul>
      
    </section>
  </refbody>
</reference>
