#pragma once
#include "CPU.hpp"

#include <iostream>

struct Opcode {
    void (CPU::*func)();
    uint8_t bytes;
    uint8_t cycles;
    const char* mnemonic;
};

inline constexpr Opcode opcodeTable[512] = {
    { &CPU::NOP , 1, 4, "NOP" },//0x00
    { &CPU::LD_r16_n16 , 3, 12, "LD" },//0x01
    { &CPU::LD_mem_r16_A , 1, 8, "LD" },//0x02
    { &CPU::NOP , 1, 8, "INC" },//0x03
    { &CPU::NOP , 1, 4, "INC" },//0x04
    { &CPU::NOP , 1, 4, "DEC" },//0x05
    { &CPU::LD_r8_n8 , 2, 8, "LD" },//0x06
    { &CPU::NOP , 1, 4, "RLCA" },//0x07
    { &CPU::LD_fSP , 3, 20, "LD" },//0x08
    { &CPU::NOP , 1, 8, "ADD" },//0x09
    { &CPU::LD_A_mem_r16 , 1, 8, "LD" },//0x0A
    { &CPU::NOP , 1, 8, "DEC" },//0x0B
    { &CPU::NOP , 1, 4, "INC" },//0x0C
    { &CPU::NOP , 1, 4, "DEC" },//0x0D
    { &CPU::LD_r8_n8 , 2, 8, "LD" },//0x0E
    { &CPU::NOP , 1, 4, "RRCA" },//0x0F
    { &CPU::NOP , 2, 4, "STOP" },//0x10
    { &CPU::LD_r16_n16 , 3, 12, "LD" },//0x11
    { &CPU::LD_mem_r16_A , 1, 8, "LD" },//0x12
    { &CPU::NOP , 1, 8, "INC" },//0x13
    { &CPU::NOP , 1, 4, "INC" },//0x14
    { &CPU::NOP , 1, 4, "DEC" },//0x15
    { &CPU::LD_r8_n8 , 2, 8, "LD" },//0x16
    { &CPU::NOP , 1, 4, "RLA" },//0x17
    { &CPU::NOP , 2, 12, "JR" },//0x18
    { &CPU::NOP , 1, 8, "ADD" },//0x19
    { &CPU::LD_A_mem_r16 , 1, 8, "LD" },//0x1A
    { &CPU::NOP , 1, 8, "DEC" },//0x1B
    { &CPU::NOP , 1, 4, "INC" },//0x1C
    { &CPU::NOP , 1, 4, "DEC" },//0x1D
    { &CPU::LD_r8_n8 , 2, 8, "LD" },//0x1E
    { &CPU::NOP , 1, 4, "RRA" },//0x1F
    { &CPU::NOP , 2, 12, "JR" },//0x20
    { &CPU::LD_r16_n16 , 3, 12, "LD" },//0x21
    { &CPU::LD_mem_HLI_A , 1, 8, "LD" },//0x22
    { &CPU::NOP , 1, 8, "INC" },//0x23
    { &CPU::NOP , 1, 4, "INC" },//0x24
    { &CPU::NOP , 1, 4, "DEC" },//0x25
    { &CPU::LD_r8_n8 , 2, 8, "LD" },//0x26
    { &CPU::NOP , 1, 4, "DAA" },//0x27
    { &CPU::NOP , 2, 12, "JR" },//0x28
    { &CPU::NOP , 1, 8, "ADD" },//0x29
    { &CPU::LD_A_mem_HLI , 1, 8, "LD" },//0x2A
    { &CPU::NOP , 1, 8, "DEC" },//0x2B
    { &CPU::NOP , 1, 4, "INC" },//0x2C
    { &CPU::NOP , 1, 4, "DEC" },//0x2D
    { &CPU::LD_r8_n8 , 2, 8, "LD" },//0x2E
    { &CPU::NOP , 1, 4, "CPL" },//0x2F
    { &CPU::NOP , 2, 12, "JR" },//0x30
    { &CPU::LD_SP , 3, 12, "LD" },//0x31
    { &CPU::LD_mem_HLD_A , 1, 8, "LD" },//0x32
    { &CPU::NOP , 1, 8, "INC" },//0x33
    { &CPU::NOP , 1, 12, "INC" },//0x34
    { &CPU::NOP , 1, 12, "DEC" },//0x35
    { &CPU::LD_memHL_n8 , 2, 12, "LD" },//0x36
    { &CPU::NOP , 1, 4, "SCF" },//0x37
    { &CPU::NOP , 2, 12, "JR" },//0x38
    { &CPU::NOP , 1, 8, "ADD" },//0x39
    { &CPU::LD_A_mem_HLD , 1, 8, "LD" },//0x3A
    { &CPU::NOP , 1, 8, "DEC" },//0x3B
    { &CPU::NOP , 1, 4, "INC" },//0x3C
    { &CPU::NOP , 1, 4, "DEC" },//0x3D
    { &CPU::LD_r8_n8 , 2, 8, "LD" },//0x3E
    { &CPU::NOP , 1, 4, "CCF" },//0x3F
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x40
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x41
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x42
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x43
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x44
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x45
    { &CPU::LD_r8_memHL , 1, 8, "LD" },//0x46
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x47
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x48
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x49
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x4A
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x4B
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x4C
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x4D
    { &CPU::LD_r8_memHL , 1, 8, "LD" },//0x4E
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x4F
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x50
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x51
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x52
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x53
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x54
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x55
    { &CPU::LD_r8_memHL , 1, 8, "LD" },//0x56
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x57
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x58
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x59
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x5A
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x5B
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x5C
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x5D
    { &CPU::LD_r8_memHL , 1, 8, "LD" },//0x5E
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x5F
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x60
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x61
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x62
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x63
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x64
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x65
    { &CPU::LD_r8_memHL , 1, 8, "LD" },//0x66
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x67
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x68
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x69
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x6A
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x6B
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x6C
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x6D
    { &CPU::LD_r8_memHL , 1, 8, "LD" },//0x6E
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x6F
    { &CPU::LD_memHL_r8 , 1, 8, "LD" },//0x70
    { &CPU::LD_memHL_r8 , 1, 8, "LD" },//0x71
    { &CPU::LD_memHL_r8 , 1, 8, "LD" },//0x72
    { &CPU::LD_memHL_r8 , 1, 8, "LD" },//0x73
    { &CPU::LD_memHL_r8 , 1, 8, "LD" },//0x74
    { &CPU::LD_memHL_r8 , 1, 8, "LD" },//0x75
    { &CPU::HALT , 1, 4, "HALT" },//0x76
    { &CPU::LD_memHL_r8 , 1, 8, "LD" },//0x77
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x78
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x79
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x7A
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x7B
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x7C
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x7D
    { &CPU::LD_r8_memHL , 1, 8, "LD" },//0x7E
    { &CPU::LD_r8_r8 , 1, 4, "LD" },//0x7F
    { &CPU::ADD_r , 1, 4, "ADD" },//0x80
    { &CPU::ADD_r , 1, 4, "ADD" },//0x81
    { &CPU::ADD_r , 1, 4, "ADD" },//0x82
    { &CPU::ADD_r , 1, 4, "ADD" },//0x83
    { &CPU::ADD_r , 1, 4, "ADD" },//0x84
    { &CPU::ADD_r , 1, 4, "ADD" },//0x85
    { &CPU::ADD_HL , 1, 8, "ADD" },//0x86
    { &CPU::ADD_r , 1, 4, "ADD" },//0x87
    { &CPU::ADC_r , 1, 4, "ADC" },//0x88
    { &CPU::ADC_r , 1, 4, "ADC" },//0x89
    { &CPU::ADC_r , 1, 4, "ADC" },//0x8A
    { &CPU::ADC_r , 1, 4, "ADC" },//0x8B
    { &CPU::ADC_r , 1, 4, "ADC" },//0x8C
    { &CPU::ADC_r , 1, 4, "ADC" },//0x8D
    { &CPU::ADC_HL , 1, 8, "ADC" },//0x8E
    { &CPU::ADC_r , 1, 4, "ADC" },//0x8F
    { &CPU::SUB_r , 1, 4, "SUB" },//0x90
    { &CPU::SUB_r , 1, 4, "SUB" },//0x91
    { &CPU::SUB_r , 1, 4, "SUB" },//0x92
    { &CPU::SUB_r , 1, 4, "SUB" },//0x93
    { &CPU::SUB_r , 1, 4, "SUB" },//0x94
    { &CPU::SUB_r , 1, 4, "SUB" },//0x95
    { &CPU::SUB_HL , 1, 8, "SUB" },//0x96
    { &CPU::SUB_r , 1, 4, "SUB" },//0x97
    { &CPU::SBC_r , 1, 4, "SBC" },//0x98
    { &CPU::SBC_r , 1, 4, "SBC" },//0x99
    { &CPU::SBC_r , 1, 4, "SBC" },//0x9A
    { &CPU::SBC_r , 1, 4, "SBC" },//0x9B
    { &CPU::SBC_r , 1, 4, "SBC" },//0x9C
    { &CPU::SBC_r , 1, 4, "SBC" },//0x9D
    { &CPU::SBC_HL , 1, 8, "SBC" },//0x9E
    { &CPU::SBC_r , 1, 4, "SBC" },//0x9F
    { &CPU::AND_r , 1, 4, "AND" },//0xA0
    { &CPU::AND_r , 1, 4, "AND" },//0xA1
    { &CPU::AND_r , 1, 4, "AND" },//0xA2
    { &CPU::AND_r , 1, 4, "AND" },//0xA3
    { &CPU::AND_r , 1, 4, "AND" },//0xA4
    { &CPU::AND_r , 1, 4, "AND" },//0xA5
    { &CPU::AND_HL , 1, 8, "AND" },//0xA6
    { &CPU::AND_r , 1, 4, "AND" },//0xA7
    { &CPU::XOR_r , 1, 4, "XOR" },//0xA8
    { &CPU::XOR_r , 1, 4, "XOR" },//0xA9
    { &CPU::XOR_r , 1, 4, "XOR" },//0xAA
    { &CPU::XOR_r , 1, 4, "XOR" },//0xAB
    { &CPU::XOR_r , 1, 4, "XOR" },//0xAC
    { &CPU::XOR_r , 1, 4, "XOR" },//0xAD
    { &CPU::XOR_HL , 1, 8, "XOR" },//0xAE
    { &CPU::XOR_r , 1, 4, "XOR" },//0xAF
    { &CPU::OR_r , 1, 4, "OR" },//0xB0
    { &CPU::OR_r , 1, 4, "OR" },//0xB1
    { &CPU::OR_r , 1, 4, "OR" },//0xB2
    { &CPU::OR_r , 1, 4, "OR" },//0xB3
    { &CPU::OR_r , 1, 4, "OR" },//0xB4
    { &CPU::OR_r , 1, 4, "OR" },//0xB5
    { &CPU::OR_HL , 1, 8, "OR" },//0xB6
    { &CPU::OR_r , 1, 4, "OR" },//0xB7
    { &CPU::CP_r , 1, 4, "CP" },//0xB8
    { &CPU::CP_r , 1, 4, "CP" },//0xB9
    { &CPU::CP_r , 1, 4, "CP" },//0xBA
    { &CPU::CP_r , 1, 4, "CP" },//0xBB
    { &CPU::CP_r , 1, 4, "CP" },//0xBC
    { &CPU::CP_r , 1, 4, "CP" },//0xBD
    { &CPU::CP_HL , 1, 8, "CP" },//0xBE
    { &CPU::CP_r , 1, 4, "CP" },//0xBF
    { &CPU::NOP , 1, 20, "RET" },//0xC0
    { &CPU::NOP , 1, 12, "POP" },//0xC1
    { &CPU::NOP , 3, 16, "JP" },//0xC2
    { &CPU::NOP , 3, 16, "JP" },//0xC3
    { &CPU::NOP , 3, 24, "CALL" },//0xC4
    { &CPU::NOP , 1, 16, "PUSH" },//0xC5
    { &CPU::NOP , 2, 8, "ADD" },//0xC6
    { &CPU::NOP , 1, 16, "RST" },//0xC7
    { &CPU::NOP , 1, 20, "RET" },//0xC8
    { &CPU::NOP , 1, 16, "RET" },//0xC9
    { &CPU::NOP , 3, 16, "JP" },//0xCA
    { &CPU::NOP , 1, 4, "PREFIX" },//0xCB
    { &CPU::NOP , 3, 24, "CALL" },//0xCC
    { &CPU::NOP , 3, 24, "CALL" },//0xCD
    { &CPU::NOP , 2, 8, "ADC" },//0xCE
    { &CPU::NOP , 1, 16, "RST" },//0xCF
    { &CPU::NOP , 1, 20, "RET" },//0xD0
    { &CPU::NOP , 1, 12, "POP" },//0xD1
    { &CPU::NOP , 3, 16, "JP" },//0xD2
    { &CPU::NOP , 1, 4, "ILLEGAL_D3" },//0xD3
    { &CPU::NOP , 3, 24, "CALL" },//0xD4
    { &CPU::NOP , 1, 16, "PUSH" },//0xD5
    { &CPU::NOP , 2, 8, "SUB" },//0xD6
    { &CPU::NOP , 1, 16, "RST" },//0xD7
    { &CPU::NOP , 1, 20, "RET" },//0xD8
    { &CPU::NOP , 1, 16, "RETI" },//0xD9
    { &CPU::NOP , 3, 16, "JP" },//0xDA
    { &CPU::NOP , 1, 4, "ILLEGAL_DB" },//0xDB
    { &CPU::NOP , 3, 24, "CALL" },//0xDC
    { &CPU::NOP , 1, 4, "ILLEGAL_DD" },//0xDD
    { &CPU::NOP , 2, 8, "SBC" },//0xDE
    { &CPU::NOP , 1, 16, "RST" },//0xDF
    { &CPU::LDH_mem_n16_A , 2, 12, "LDH" },//0xE0
    { &CPU::NOP , 1, 12, "POP" },//0xE1
    { &CPU::LDH_mem_C_A , 1, 8, "LDH" },//0xE2
    { &CPU::NOP , 1, 4, "ILLEGAL_E3" },//0xE3
    { &CPU::NOP , 1, 4, "ILLEGAL_E4" },//0xE4
    { &CPU::NOP , 1, 16, "PUSH" },//0xE5
    { &CPU::NOP , 2, 8, "AND" },//0xE6
    { &CPU::NOP , 1, 16, "RST" },//0xE7
    { &CPU::NOP , 2, 16, "ADD" },//0xE8
    { &CPU::NOP , 1, 4, "JP" },//0xE9
    { &CPU::LD_mem_n16_A , 3, 16, "LD" },//0xEA
    { &CPU::NOP , 1, 4, "ILLEGAL_EB" },//0xEB
    { &CPU::NOP , 1, 4, "ILLEGAL_EC" },//0xEC
    { &CPU::NOP , 1, 4, "ILLEGAL_ED" },//0xED
    { &CPU::NOP , 2, 8, "XOR" },//0xEE
    { &CPU::NOP , 1, 16, "RST" },//0xEF
    { &CPU::LDH_A_mem_n16 , 2, 12, "LDH" },//0xF0
    { &CPU::NOP , 1, 12, "POP" },//0xF1
    { &CPU::LDH_A_mem_C , 1, 8, "LDH" },//0xF2
    { &CPU::NOP , 1, 4, "DI" },//0xF3
    { &CPU::NOP , 1, 4, "ILLEGAL_F4" },//0xF4
    { &CPU::NOP , 1, 16, "PUSH" },//0xF5
    { &CPU::NOP , 2, 8, "OR" },//0xF6
    { &CPU::NOP , 1, 16, "RST" },//0xF7
    { &CPU::LD_HL , 2, 12, "LD" },//0xF8
    { &CPU::LD_fHL , 1, 8, "LD" },//0xF9
    { &CPU::LD_A_mem_n16 , 3, 16, "LD" },//0xFA
    { &CPU::NOP , 1, 4, "EI" },//0xFB
    { &CPU::NOP , 1, 4, "ILLEGAL_FC" },//0xFC
    { &CPU::NOP , 1, 4, "ILLEGAL_FD" },//0xFD
    { &CPU::NOP , 2, 8, "CP" },//0xFE
    { &CPU::NOP , 1, 16, "RST" },//0xFF
    { &CPU::RLC_r , 2, 8, "RLC" },//0x00
    { &CPU::RLC_r , 2, 8, "RLC" },//0x01
    { &CPU::RLC_r , 2, 8, "RLC" },//0x02
    { &CPU::RLC_r , 2, 8, "RLC" },//0x03
    { &CPU::RLC_r , 2, 8, "RLC" },//0x04
    { &CPU::RLC_r , 2, 8, "RLC" },//0x05
    { &CPU::RLC_HL , 2, 16, "RLC" },//0x06
    { &CPU::RLC_r , 2, 8, "RLC" },//0x07
    { &CPU::RRC_r , 2, 8, "RRC" },//0x08
    { &CPU::RRC_r , 2, 8, "RRC" },//0x09
    { &CPU::RRC_r , 2, 8, "RRC" },//0x0A
    { &CPU::RRC_r , 2, 8, "RRC" },//0x0B
    { &CPU::RRC_r , 2, 8, "RRC" },//0x0C
    { &CPU::RRC_r , 2, 8, "RRC" },//0x0D
    { &CPU::RRC_HL , 2, 16, "RRC" },//0x0E
    { &CPU::RRC_r , 2, 8, "RRC" },//0x0F
    { &CPU::RL_r , 2, 8, "RL" },//0x10
    { &CPU::RL_r , 2, 8, "RL" },//0x11
    { &CPU::RL_r , 2, 8, "RL" },//0x12
    { &CPU::RL_r , 2, 8, "RL" },//0x13
    { &CPU::RL_r , 2, 8, "RL" },//0x14
    { &CPU::RL_r , 2, 8, "RL" },//0x15
    { &CPU::RL_HL , 2, 16, "RL" },//0x16
    { &CPU::RL_r , 2, 8, "RL" },//0x17
    { &CPU::RR_r , 2, 8, "RR" },//0x18
    { &CPU::RR_r , 2, 8, "RR" },//0x19
    { &CPU::RR_r , 2, 8, "RR" },//0x1A
    { &CPU::RR_r , 2, 8, "RR" },//0x1B
    { &CPU::RR_r , 2, 8, "RR" },//0x1C
    { &CPU::RR_r , 2, 8, "RR" },//0x1D
    { &CPU::RR_HL , 2, 16, "RR" },//0x1E
    { &CPU::RR_r , 2, 8, "RR" },//0x1F
    { &CPU::SLA_r , 2, 8, "SLA" },//0x20
    { &CPU::SLA_r , 2, 8, "SLA" },//0x21
    { &CPU::SLA_r , 2, 8, "SLA" },//0x22
    { &CPU::SLA_r , 2, 8, "SLA" },//0x23
    { &CPU::SLA_r , 2, 8, "SLA" },//0x24
    { &CPU::SLA_r , 2, 8, "SLA" },//0x25
    { &CPU::SLA_HL , 2, 16, "SLA" },//0x26
    { &CPU::SLA_r , 2, 8, "SLA" },//0x27
    { &CPU::SRA_r , 2, 8, "SRA" },//0x28
    { &CPU::SRA_r , 2, 8, "SRA" },//0x29
    { &CPU::SRA_r , 2, 8, "SRA" },//0x2A
    { &CPU::SRA_r , 2, 8, "SRA" },//0x2B
    { &CPU::SRA_r , 2, 8, "SRA" },//0x2C
    { &CPU::SRA_r , 2, 8, "SRA" },//0x2D
    { &CPU::SRA_HL , 2, 16, "SRA" },//0x2E
    { &CPU::SRA_r , 2, 8, "SRA" },//0x2F
    { &CPU::SWAP_r , 2, 8, "SWAP" },//0x30
    { &CPU::SWAP_r , 2, 8, "SWAP" },//0x31
    { &CPU::SWAP_r , 2, 8, "SWAP" },//0x32
    { &CPU::SWAP_r , 2, 8, "SWAP" },//0x33
    { &CPU::SWAP_r , 2, 8, "SWAP" },//0x34
    { &CPU::SWAP_r , 2, 8, "SWAP" },//0x35
    { &CPU::SWAP_HL , 2, 16, "SWAP" },//0x36
    { &CPU::SWAP_r , 2, 8, "SWAP" },//0x37
    { &CPU::SRL_r , 2, 8, "SRL" },//0x38
    { &CPU::SRL_r , 2, 8, "SRL" },//0x39
    { &CPU::SRL_r , 2, 8, "SRL" },//0x3A
    { &CPU::SRL_r , 2, 8, "SRL" },//0x3B
    { &CPU::SRL_r , 2, 8, "SRL" },//0x3C
    { &CPU::SRL_r , 2, 8, "SRL" },//0x3D
    { &CPU::SRL_HL , 2, 16, "SRL" },//0x3E
    { &CPU::SRL_r , 2, 8, "SRL" },//0x3F
    { &CPU::BIT_r , 2, 8, "BIT" },//0x40
    { &CPU::BIT_r , 2, 8, "BIT" },//0x41
    { &CPU::BIT_r , 2, 8, "BIT" },//0x42
    { &CPU::BIT_r , 2, 8, "BIT" },//0x43
    { &CPU::BIT_r , 2, 8, "BIT" },//0x44
    { &CPU::BIT_r , 2, 8, "BIT" },//0x45
    { &CPU::BIT_HL , 2, 12, "BIT" },//0x46
    { &CPU::BIT_r , 2, 8, "BIT" },//0x47
    { &CPU::BIT_r , 2, 8, "BIT" },//0x48
    { &CPU::BIT_r , 2, 8, "BIT" },//0x49
    { &CPU::BIT_r , 2, 8, "BIT" },//0x4A
    { &CPU::BIT_r , 2, 8, "BIT" },//0x4B
    { &CPU::BIT_r , 2, 8, "BIT" },//0x4C
    { &CPU::BIT_r , 2, 8, "BIT" },//0x4D
    { &CPU::BIT_HL , 2, 12, "BIT" },//0x4E
    { &CPU::BIT_r , 2, 8, "BIT" },//0x4F
    { &CPU::BIT_r , 2, 8, "BIT" },//0x50
    { &CPU::BIT_r , 2, 8, "BIT" },//0x51
    { &CPU::BIT_r , 2, 8, "BIT" },//0x52
    { &CPU::BIT_r , 2, 8, "BIT" },//0x53
    { &CPU::BIT_r , 2, 8, "BIT" },//0x54
    { &CPU::BIT_r , 2, 8, "BIT" },//0x55
    { &CPU::BIT_HL , 2, 12, "BIT" },//0x56
    { &CPU::BIT_r , 2, 8, "BIT" },//0x57
    { &CPU::BIT_r , 2, 8, "BIT" },//0x58
    { &CPU::BIT_r , 2, 8, "BIT" },//0x59
    { &CPU::BIT_r , 2, 8, "BIT" },//0x5A
    { &CPU::BIT_r , 2, 8, "BIT" },//0x5B
    { &CPU::BIT_r , 2, 8, "BIT" },//0x5C
    { &CPU::BIT_r , 2, 8, "BIT" },//0x5D
    { &CPU::BIT_HL , 2, 12, "BIT" },//0x5E
    { &CPU::BIT_r , 2, 8, "BIT" },//0x5F
    { &CPU::BIT_r , 2, 8, "BIT" },//0x60
    { &CPU::BIT_r , 2, 8, "BIT" },//0x61
    { &CPU::BIT_r , 2, 8, "BIT" },//0x62
    { &CPU::BIT_r , 2, 8, "BIT" },//0x63
    { &CPU::BIT_r , 2, 8, "BIT" },//0x64
    { &CPU::BIT_r , 2, 8, "BIT" },//0x65
    { &CPU::BIT_HL , 2, 12, "BIT" },//0x66
    { &CPU::BIT_r , 2, 8, "BIT" },//0x67
    { &CPU::BIT_r , 2, 8, "BIT" },//0x68
    { &CPU::BIT_r , 2, 8, "BIT" },//0x69
    { &CPU::BIT_r , 2, 8, "BIT" },//0x6A
    { &CPU::BIT_r , 2, 8, "BIT" },//0x6B
    { &CPU::BIT_r , 2, 8, "BIT" },//0x6C
    { &CPU::BIT_r , 2, 8, "BIT" },//0x6D
    { &CPU::BIT_HL , 2, 12, "BIT" },//0x6E
    { &CPU::BIT_r , 2, 8, "BIT" },//0x6F
    { &CPU::BIT_r , 2, 8, "BIT" },//0x70
    { &CPU::BIT_r , 2, 8, "BIT" },//0x71
    { &CPU::BIT_r , 2, 8, "BIT" },//0x72
    { &CPU::BIT_r , 2, 8, "BIT" },//0x73
    { &CPU::BIT_r , 2, 8, "BIT" },//0x74
    { &CPU::BIT_r , 2, 8, "BIT" },//0x75
    { &CPU::BIT_HL , 2, 12, "BIT" },//0x76
    { &CPU::BIT_r , 2, 8, "BIT" },//0x77
    { &CPU::BIT_r , 2, 8, "BIT" },//0x78
    { &CPU::BIT_r , 2, 8, "BIT" },//0x79
    { &CPU::BIT_r , 2, 8, "BIT" },//0x7A
    { &CPU::BIT_r , 2, 8, "BIT" },//0x7B
    { &CPU::BIT_r , 2, 8, "BIT" },//0x7C
    { &CPU::BIT_r , 2, 8, "BIT" },//0x7D
    { &CPU::BIT_HL , 2, 12, "BIT" },//0x7E
    { &CPU::BIT_r , 2, 8, "BIT" },//0x7F
    { &CPU::RES_r , 2, 8, "RES" },//0x80
    { &CPU::RES_r , 2, 8, "RES" },//0x81
    { &CPU::RES_r , 2, 8, "RES" },//0x82
    { &CPU::RES_r , 2, 8, "RES" },//0x83
    { &CPU::RES_r , 2, 8, "RES" },//0x84
    { &CPU::RES_r , 2, 8, "RES" },//0x85
    { &CPU::RES_HL , 2, 16, "RES" },//0x86
    { &CPU::RES_r , 2, 8, "RES" },//0x87
    { &CPU::RES_r , 2, 8, "RES" },//0x88
    { &CPU::RES_r , 2, 8, "RES" },//0x89
    { &CPU::RES_r , 2, 8, "RES" },//0x8A
    { &CPU::RES_r , 2, 8, "RES" },//0x8B
    { &CPU::RES_r , 2, 8, "RES" },//0x8C
    { &CPU::RES_r , 2, 8, "RES" },//0x8D
    { &CPU::RES_HL , 2, 16, "RES" },//0x8E
    { &CPU::RES_r , 2, 8, "RES" },//0x8F
    { &CPU::RES_r , 2, 8, "RES" },//0x90
    { &CPU::RES_r , 2, 8, "RES" },//0x91
    { &CPU::RES_r , 2, 8, "RES" },//0x92
    { &CPU::RES_r , 2, 8, "RES" },//0x93
    { &CPU::RES_r , 2, 8, "RES" },//0x94
    { &CPU::RES_r , 2, 8, "RES" },//0x95
    { &CPU::RES_HL , 2, 16, "RES" },//0x96
    { &CPU::RES_r , 2, 8, "RES" },//0x97
    { &CPU::RES_r , 2, 8, "RES" },//0x98
    { &CPU::RES_r , 2, 8, "RES" },//0x99
    { &CPU::RES_r , 2, 8, "RES" },//0x9A
    { &CPU::RES_r , 2, 8, "RES" },//0x9B
    { &CPU::RES_r , 2, 8, "RES" },//0x9C
    { &CPU::RES_r , 2, 8, "RES" },//0x9D
    { &CPU::RES_HL , 2, 16, "RES" },//0x9E
    { &CPU::RES_r , 2, 8, "RES" },//0x9F
    { &CPU::RES_r , 2, 8, "RES" },//0xA0
    { &CPU::RES_r , 2, 8, "RES" },//0xA1
    { &CPU::RES_r , 2, 8, "RES" },//0xA2
    { &CPU::RES_r , 2, 8, "RES" },//0xA3
    { &CPU::RES_r , 2, 8, "RES" },//0xA4
    { &CPU::RES_r , 2, 8, "RES" },//0xA5
    { &CPU::RES_HL , 2, 16, "RES" },//0xA6
    { &CPU::RES_r , 2, 8, "RES" },//0xA7
    { &CPU::RES_r , 2, 8, "RES" },//0xA8
    { &CPU::RES_r , 2, 8, "RES" },//0xA9
    { &CPU::RES_r , 2, 8, "RES" },//0xAA
    { &CPU::RES_r , 2, 8, "RES" },//0xAB
    { &CPU::RES_r , 2, 8, "RES" },//0xAC
    { &CPU::RES_r , 2, 8, "RES" },//0xAD
    { &CPU::RES_HL , 2, 16, "RES" },//0xAE
    { &CPU::RES_r , 2, 8, "RES" },//0xAF
    { &CPU::RES_r , 2, 8, "RES" },//0xB0
    { &CPU::RES_r , 2, 8, "RES" },//0xB1
    { &CPU::RES_r , 2, 8, "RES" },//0xB2
    { &CPU::RES_r , 2, 8, "RES" },//0xB3
    { &CPU::RES_r , 2, 8, "RES" },//0xB4
    { &CPU::RES_r , 2, 8, "RES" },//0xB5
    { &CPU::RES_HL , 2, 16, "RES" },//0xB6
    { &CPU::RES_r , 2, 8, "RES" },//0xB7
    { &CPU::RES_r , 2, 8, "RES" },//0xB8
    { &CPU::RES_r , 2, 8, "RES" },//0xB9
    { &CPU::RES_r , 2, 8, "RES" },//0xBA
    { &CPU::RES_r , 2, 8, "RES" },//0xBB
    { &CPU::RES_r , 2, 8, "RES" },//0xBC
    { &CPU::RES_r , 2, 8, "RES" },//0xBD
    { &CPU::RES_HL , 2, 16, "RES" },//0xBE
    { &CPU::RES_r , 2, 8, "RES" },//0xBF
    { &CPU::SET_r , 2, 8, "SET" },//0xC0
    { &CPU::SET_r , 2, 8, "SET" },//0xC1
    { &CPU::SET_r , 2, 8, "SET" },//0xC2
    { &CPU::SET_r , 2, 8, "SET" },//0xC3
    { &CPU::SET_r , 2, 8, "SET" },//0xC4
    { &CPU::SET_r , 2, 8, "SET" },//0xC5
    { &CPU::SET_HL , 2, 16, "SET" },//0xC6
    { &CPU::SET_r , 2, 8, "SET" },//0xC7
    { &CPU::SET_r , 2, 8, "SET" },//0xC8
    { &CPU::SET_r , 2, 8, "SET" },//0xC9
    { &CPU::SET_r , 2, 8, "SET" },//0xCA
    { &CPU::SET_r , 2, 8, "SET" },//0xCB
    { &CPU::SET_r , 2, 8, "SET" },//0xCC
    { &CPU::SET_r , 2, 8, "SET" },//0xCD
    { &CPU::SET_HL , 2, 16, "SET" },//0xCE
    { &CPU::SET_r , 2, 8, "SET" },//0xCF
    { &CPU::SET_r , 2, 8, "SET" },//0xD0
    { &CPU::SET_r , 2, 8, "SET" },//0xD1
    { &CPU::SET_r , 2, 8, "SET" },//0xD2
    { &CPU::SET_r , 2, 8, "SET" },//0xD3
    { &CPU::SET_r , 2, 8, "SET" },//0xD4
    { &CPU::SET_r , 2, 8, "SET" },//0xD5
    { &CPU::SET_HL , 2, 16, "SET" },//0xD6
    { &CPU::SET_r , 2, 8, "SET" },//0xD7
    { &CPU::SET_r , 2, 8, "SET" },//0xD8
    { &CPU::SET_r , 2, 8, "SET" },//0xD9
    { &CPU::SET_r , 2, 8, "SET" },//0xDA
    { &CPU::SET_r , 2, 8, "SET" },//0xDB
    { &CPU::SET_r , 2, 8, "SET" },//0xDC
    { &CPU::SET_r , 2, 8, "SET" },//0xDD
    { &CPU::SET_HL , 2, 16, "SET" },//0xDE
    { &CPU::SET_r , 2, 8, "SET" },//0xDF
    { &CPU::SET_r , 2, 8, "SET" },//0xE0
    { &CPU::SET_r , 2, 8, "SET" },//0xE1
    { &CPU::SET_r , 2, 8, "SET" },//0xE2
    { &CPU::SET_r , 2, 8, "SET" },//0xE3
    { &CPU::SET_r , 2, 8, "SET" },//0xE4
    { &CPU::SET_r , 2, 8, "SET" },//0xE5
    { &CPU::SET_HL , 2, 16, "SET" },//0xE6
    { &CPU::SET_r , 2, 8, "SET" },//0xE7
    { &CPU::SET_r , 2, 8, "SET" },//0xE8
    { &CPU::SET_r , 2, 8, "SET" },//0xE9
    { &CPU::SET_r , 2, 8, "SET" },//0xEA
    { &CPU::SET_r , 2, 8, "SET" },//0xEB
    { &CPU::SET_r , 2, 8, "SET" },//0xEC
    { &CPU::SET_r , 2, 8, "SET" },//0xED
    { &CPU::SET_HL , 2, 16, "SET" },//0xEE
    { &CPU::SET_r , 2, 8, "SET" },//0xEF
    { &CPU::SET_r , 2, 8, "SET" },//0xF0
    { &CPU::SET_r , 2, 8, "SET" },//0xF1
    { &CPU::SET_r , 2, 8, "SET" },//0xF2
    { &CPU::SET_r , 2, 8, "SET" },//0xF3
    { &CPU::SET_r , 2, 8, "SET" },//0xF4
    { &CPU::SET_r , 2, 8, "SET" },//0xF5
    { &CPU::SET_HL , 2, 16, "SET" },//0xF6
    { &CPU::SET_r , 2, 8, "SET" },//0xF7
    { &CPU::SET_r , 2, 8, "SET" },//0xF8
    { &CPU::SET_r , 2, 8, "SET" },//0xF9
    { &CPU::SET_r , 2, 8, "SET" },//0xFA
    { &CPU::SET_r , 2, 8, "SET" },//0xFB
    { &CPU::SET_r , 2, 8, "SET" },//0xFC
    { &CPU::SET_r , 2, 8, "SET" },//0xFD
    { &CPU::SET_HL , 2, 16, "SET" },//0xFE
    { &CPU::SET_r , 2, 8, "SET" },//0xFF
};
