

================================================================
== Vitis HLS Report for 'Block_entry_proc_1'
================================================================
* Date:           Sun Sep  7 15:34:56 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.210 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    189|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|       0|     21|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     49|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|      68|    259|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_64_1_1_U11  |mul_32s_32s_64_1_1  |        0|   4|  0|  21|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   4|  0|  21|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |and_ln307_fu_138_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln308_fu_122_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln307_1_fu_133_p2  |      icmp|   0|  0|  71|          64|          17|
    |icmp_ln307_fu_128_p2    |      icmp|   0|  0|  71|          64|           1|
    |icmp_ln308_fu_116_p2    |      icmp|   0|  0|  39|          32|          13|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |xor_ln308_fu_110_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 189|         164|          36|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  13|          3|    1|          3|
    |ap_done                 |   9|          2|    1|          2|
    |cols_c_blk_n            |   9|          2|    1|          2|
    |debug_capacity_c_blk_n  |   9|          2|    1|          2|
    |rows_c_blk_n            |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  49|         11|    5|         11|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |and_ln308_reg_161  |   1|   0|    1|          0|
    |ap_CS_fsm          |   2|   0|    2|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |mul_ln306_reg_155  |  64|   0|   64|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  68|   0|   68|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_return_0                      |  out|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_return_1                      |  out|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|cols                             |   in|   32|     ap_none|                cols|        scalar|
|rows                             |   in|   32|     ap_none|                rows|        scalar|
|debug_capacity                   |   in|   32|     ap_none|      debug_capacity|        scalar|
|rows_c_din                       |  out|   32|     ap_fifo|              rows_c|       pointer|
|rows_c_full_n                    |   in|    1|     ap_fifo|              rows_c|       pointer|
|rows_c_write                     |  out|    1|     ap_fifo|              rows_c|       pointer|
|rows_c_num_data_valid            |   in|    3|     ap_fifo|              rows_c|       pointer|
|rows_c_fifo_cap                  |   in|    3|     ap_fifo|              rows_c|       pointer|
|cols_c_din                       |  out|   32|     ap_fifo|              cols_c|       pointer|
|cols_c_full_n                    |   in|    1|     ap_fifo|              cols_c|       pointer|
|cols_c_write                     |  out|    1|     ap_fifo|              cols_c|       pointer|
|cols_c_num_data_valid            |   in|    3|     ap_fifo|              cols_c|       pointer|
|cols_c_fifo_cap                  |   in|    3|     ap_fifo|              cols_c|       pointer|
|debug_capacity_c_din             |  out|   32|     ap_fifo|    debug_capacity_c|       pointer|
|debug_capacity_c_full_n          |   in|    1|     ap_fifo|    debug_capacity_c|       pointer|
|debug_capacity_c_write           |  out|    1|     ap_fifo|    debug_capacity_c|       pointer|
|debug_capacity_c_num_data_valid  |   in|    3|     ap_fifo|    debug_capacity_c|       pointer|
|debug_capacity_c_fifo_cap        |   in|    3|     ap_fifo|    debug_capacity_c|       pointer|
+---------------------------------+-----+-----+------------+--------------------+--------------+

