
---------- Begin Simulation Statistics ----------
final_tick                               15022898343720                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  99379                       # Simulator instruction rate (inst/s)
host_mem_usage                               17052872                       # Number of bytes of host memory used
host_op_rate                                   144197                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2515.62                       # Real time elapsed on the host
host_tick_rate                               28800935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000012                       # Number of instructions simulated
sim_ops                                     362744522                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.072452                       # Number of seconds simulated
sim_ticks                                 72452161980                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          11                       # Number of instructions committed
system.cpu.committedOps                            23                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests          288                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests       226651                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops          380                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests       453909                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops          380                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               31                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         31                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   4                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                    4                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   8                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    23                       # Number of integer alu accesses
system.cpu.num_int_insts                           23                       # number of integer instructions
system.cpu.num_int_register_reads                  58                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  8                       # number of times the integer registers were written
system.cpu.num_load_insts                          10                       # Number of load instructions
system.cpu.num_mem_refs                            16                       # number of memory refs
system.cpu.num_store_insts                          6                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     2      8.00%      8.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         7     28.00%     36.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     36.00% # Class of executed instruction
system.cpu.op_class::MemRead                        2      8.00%     44.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       2      8.00%     52.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   8     32.00%     84.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  4     16.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       102201                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         208829                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130574                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         213993917                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        252657942                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps             362744499                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.870296                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.870296                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads           6383368                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          6364355                       # number of floating regfile writes
system.switch_cpus.idleCycles                   46304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts      3375416                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         39344613                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.267865                       # Inst execution rate
system.switch_cpus.iew.exec_refs             85823383                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           26461147                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        40487493                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      69489862                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         7674                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     37374846                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    622592603                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      59362236                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      6096663                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     493428631                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         132747                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        647509                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles        3297115                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        761674                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents        19667                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect      1331971                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect      2043445                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         720086193                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             488676974                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.543087                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         391069777                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.246026                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              492910835                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        794325762                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       426899833                       # number of integer regfile writes
system.switch_cpus.ipc                       1.149034                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.149034                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass      3143113      0.63%      0.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     398571944     79.79%     80.42% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult      9295999      1.86%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     82.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     54127146     10.84%     93.12% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     21571131      4.32%     97.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      6418669      1.28%     98.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite      6397294      1.28%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      499525296                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        15584434                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     28404706                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     12727906                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     24758926                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             7849824                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015715                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         3189941     40.64%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     40.64% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         338230      4.31%     44.95% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite       1553182     19.79%     64.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1935065     24.65%     89.38% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       833406     10.62%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      488647573                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads   1196239479                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    475949068                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    857701090                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          622579477                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         499525296                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        13126                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined    259848053                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       216046                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved        12528                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined    409552313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    217527725                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.296375                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.224239                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     75792378     34.84%     34.84% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     21304106      9.79%     44.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     24451478     11.24%     55.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     29257081     13.45%     69.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4     27130500     12.47%     81.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     17344993      7.97%     89.77% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     12232236      5.62%     95.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      7213014      3.32%     98.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      2801939      1.29%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    217527725                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.295887                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads     10397629                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       633925                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     69489862                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     37374846                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       175950159                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                217574029                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     228                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            9                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     66434619                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         66434628                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            9                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     67923871                       # number of overall hits
system.cpu.dcache.overall_hits::total        67923880                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       332528                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         332531                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       408096                       # number of overall misses
system.cpu.dcache.overall_misses::total        408101                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  17458653870                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  17458653870                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  17458653870                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  17458653870                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data           12                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     66767147                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     66767159                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data           14                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     68331967                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     68331981                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.250000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.004980                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004980                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.357143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.005972                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005972                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 52502.808395                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52502.334730                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 42780.752249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42780.228105                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       152654                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             243                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   628.205761                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       226404                       # number of writebacks
system.cpu.dcache.writebacks::total            226404                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       125275                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       125275                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       125275                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       125275                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       207253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       207253                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       227160                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       227160                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   8716929012                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8716929012                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9620369001                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   9620369001                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.003104                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003104                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.003324                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003324                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 42059.362287                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42059.362287                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 42350.629517                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42350.629517                       # average overall mshr miss latency
system.cpu.dcache.replacements                 226404                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            6                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     50517964                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        50517970                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            2                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       242867                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        242869                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  12463271586                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  12463271586                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            8                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     50760831                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     50760839                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.004785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004785                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 51317.270712                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 51316.848120                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       125183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       125183                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       117684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       117684                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   3754776798                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3754776798                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.002318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002318                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 31905.584429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31905.584429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data            3                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     15916655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15916658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        89661                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        89662                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   4995382284                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4995382284                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     16006316                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16006320                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.250000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.005602                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005602                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 55714.104059                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 55713.482679                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           92                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        89569                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        89569                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4962152214                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4962152214                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 55400.330628                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55400.330628                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      1489252                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1489252                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        75568                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        75570                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      1564820                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1564822                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.048292                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.048293                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        19907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        19907                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data    903439989                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    903439989                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.012722                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.012722                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 45383.030542                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 45383.030542                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.053263                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            68151094                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            226916                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            300.336221                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      14950446183072                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.019752                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.033511                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000039                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.998112                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998151                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         546882764                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        546882764                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                          10                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           6                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           17                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     68171202                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         68171219                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           17                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     68171202                       # number of overall hits
system.cpu.icache.overall_hits::total        68171219                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          475                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            477                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          475                       # number of overall misses
system.cpu.icache.overall_misses::total           477                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     36727236                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36727236                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     36727236                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36727236                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           19                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     68171677                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     68171696                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           19                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     68171677                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     68171696                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.105263                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.105263                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77320.496842                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76996.301887                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77320.496842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76996.301887                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          137                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          137                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          137                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          137                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          338                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          338                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          338                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     27987651                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27987651                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     27987651                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27987651                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82803.701183                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82803.701183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82803.701183                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82803.701183                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           17                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     68171202                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        68171219                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          475                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           477                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     36727236                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36727236                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     68171677                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     68171696                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77320.496842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76996.301887                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          137                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          137                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          338                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     27987651                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27987651                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82803.701183                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82803.701183                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           332.129878                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            68171559                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               340                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          200504.585294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     2.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   330.129878                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.644785                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.648691                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          338                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.660156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         545373908                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        545373908                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          19                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp          137935                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty       197450                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean       131530                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq           249                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp          249                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq          89321                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp         89321                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq       137935                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port          678                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port       680734                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total              681412                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        21632                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port     29012480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total             29034112                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                        102578                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic                 6564992                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples         330081                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.002024                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.044941                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0               329413     99.80%     99.80% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                  668      0.20%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total           330081                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy        301934430                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            0.4                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy          337662                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy       226767006                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           0.3                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.data       120621                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          120621                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       120621                       # number of overall hits
system.cpu.l2cache.overall_hits::total         120621                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            5                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst          336                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data       106290                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        106633                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            5                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst          336                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data       106290                       # number of overall misses
system.cpu.l2cache.overall_misses::total       106633                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst     27756549                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data   9015065244                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total   9042821793                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst     27756549                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data   9015065244                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total   9042821793                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst          336                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data       226911                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total       227254                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst          336                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data       226911                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total       227254                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.468422                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.469224                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.468422                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.469224                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 82608.776786                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 84815.742252                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 84803.220326                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 82608.776786                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 84815.742252                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 84803.220326                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks       102576                       # number of writebacks
system.cpu.l2cache.writebacks::total           102576                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst          336                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data       106290                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       106626                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst          336                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data       106290                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       106626                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst     27644661                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data   8979670674                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total   9007315335                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst     27644661                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data   8979670674                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total   9007315335                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.468422                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.469193                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.468422                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.469193                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82275.776786                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 84482.742252                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 84475.787660                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82275.776786                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 84482.742252                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 84475.787660                       # average overall mshr miss latency
system.cpu.l2cache.replacements                102576                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks       137470                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total       137470                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks       137470                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total       137470                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks        88825                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total        88825                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks        88825                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total        88825                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data          249                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total          249                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data          249                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total          249                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data        32489                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total        32489                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data        56831                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        56832                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data   4781892654                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   4781892654                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data        89320                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        89321                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.636263                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.636267                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 84142.328201                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 84140.847656                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data        56831                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        56831                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   4762967931                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   4762967931                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.636263                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.636256                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83809.328201                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 83809.328201                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data        88132                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total        88132                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst          336                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data        49459                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total        49801                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst     27756549                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data   4233172590                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total   4260929139                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       137591                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total       137933                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.359464                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.361052                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 82608.776786                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85589.530520                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 85559.108030                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          336                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data        49459                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total        49795                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     27644661                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   4216702743                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total   4244347404                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.359464                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.361009                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 82275.776786                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 85256.530520                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85236.417391                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4041.773304                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs             453798                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           106672                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             4.254144                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     14950446182073                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     3.923817                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.064791                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     4.033077                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst    11.594080                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  4022.157540                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.000958                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000016                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000985                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.002831                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.981972                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.986761                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         1344                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3         2142                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4          503                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses          7367440                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses         7367440                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 14950446192063                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  72452151657                       # Cumulative time (in ticks) in various power states
system.cpu.thread32251.numInsts                     0                       # Number of Instructions committed
system.cpu.thread32251.numOps                       0                       # Number of Ops committed
system.cpu.thread32251.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp               49801                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty         76535                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean         42216                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict             13851                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              56832                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             56832                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq          49801                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port       315462                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port     13365056                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                             30406                       # Total snoops (count)
system.l3bus.snoopTraffic                     1059520                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             137039                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   137039    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               137039                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            103568994                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            71012916                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.data         6465                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                6465                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.data         6465                       # number of overall hits
system.l3cache.overall_hits::total               6465                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst          336                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data        99825                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            100168                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst          336                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data        99825                       # number of overall misses
system.l3cache.overall_misses::total           100168                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst     26302005                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data   8464264596                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total   8490566601                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst     26302005                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data   8464264596                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total   8490566601                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst          336                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data       106290                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          106633                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst          336                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data       106290                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         106633                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.939176                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.939371                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.939176                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.939371                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 78279.776786                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 84791.030263                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 84763.263727                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 78279.776786                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 84791.030263                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 84763.263727                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          16555                       # number of writebacks
system.l3cache.writebacks::total                16555                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst          336                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data        99825                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       100161                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst          336                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data        99825                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       100161                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst     24064245                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data   7799430096                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total   7823494341                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst     24064245                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data   7799430096                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total   7823494341                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.939176                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.939306                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.939176                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.939306                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 71619.776786                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 78131.030263                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 78109.187618                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 71619.776786                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 78131.030263                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 78109.187618                       # average overall mshr miss latency
system.l3cache.replacements                     30406                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks        59980                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total        59980                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks        59980                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total        59980                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks        42216                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total        42216                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks        42216                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total        42216                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus.data           78                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total               78                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus.data        56753                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          56754                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data   4534779348                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   4534779348                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus.data        56831                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        56832                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.998628                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.998628                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 79903.782144                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 79902.374247                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data        56753                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        56753                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   4156804368                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   4156804368                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.998628                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.998610                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73243.782144                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 73243.782144                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.data         6387                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         6387                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst          336                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data        43072                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total        43414                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst     26302005                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data   3929485248                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total   3955787253                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst          336                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data        49459                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total        49801                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.870863                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.871750                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 78279.776786                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91230.619614                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 91117.778896                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          336                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data        43072                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total        43408                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     24064245                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3642625728                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total   3666689973                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.870863                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.871629                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 71619.776786                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 84570.619614                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 84470.373503                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            41768.142341                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 108661                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               102196                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.063261                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         14951594337435                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 41768.142341                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.637331                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.637331                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65325                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         1338                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        12659                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4        51221                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996780                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses              3443460                       # Number of tag accesses
system.l3cache.tags.data_accesses             3443460                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     16555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     99822.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015012405584                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          965                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          965                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              234362                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15591                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      100161                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16555                       # Number of write requests accepted
system.mem_ctrls.readBursts                    100161                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16555                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.23                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                100161                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16555                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6047                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     473                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     105                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      79                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                    967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          965                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     103.781347                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.819995                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1698.713683                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          964     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::52224-53247            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           965                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.101554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.069023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.055537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              449     46.53%     46.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               10      1.04%     47.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              468     48.50%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      3.63%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.31%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           965                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6410304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1059520                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     88.48                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     14.62                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   72451067409                       # Total gap between requests
system.mem_ctrls.avgGap                     620746.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        21504                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      6388608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1056192                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 296802.737314257829                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 88176913.226737648249                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 14577784.446122610942                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          336                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        99825                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        16555                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     11468190                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   4053458280                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2081168404954                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     34131.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     40605.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 125712377.22                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        21504                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      6388800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6410752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        21504                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        21632                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1059520                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1059520                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          336                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        99825                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         100168                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        16555                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         16555                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         1767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         4417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       296803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     88179563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         88482549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         1767                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       296803                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       298569                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     14623718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        14623718                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     14623718                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         1767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         4417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       296803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     88179563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       103106268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               100158                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               16503                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3240                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         3248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         3152                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3229                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3149                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3112                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         2983                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         2972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         3056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         3069                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         3070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         3119                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         3073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         3091                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         3004                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         3049                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         3164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         3005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         3234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         3222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         3178                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         3157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          551                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          472                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          517                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          470                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          399                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          340                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          350                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          461                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17          466                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19          587                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20          597                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21          591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22          576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23          607                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24          580                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26          596                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27          567                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28          608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29          592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30          578                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31          577                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2312962734                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             333726456                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4064926470                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                23093.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           40585.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               52607                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1842                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.52                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           11.16                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        62212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   120.013888                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    88.509420                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   173.304520                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        40893     65.73%     65.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        18515     29.76%     95.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          153      0.25%     95.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          120      0.19%     95.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          106      0.17%     96.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          157      0.25%     96.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          192      0.31%     96.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          617      0.99%     97.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1459      2.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        62212                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               6410112                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1056192                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               88.473716                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               14.577784                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.46                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               46.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    194023799.424000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    257952153.849607                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   421296278.054326                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  62026459.488000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 25830365859.146126                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 50591286191.678406                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 8424318812.044042                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  85781269553.684280                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1183.971150                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  12376123473                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6525750000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  53550278184                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              43414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16555                       # Transaction distribution
system.membus.trans_dist::CleanEvict            13851                       # Transaction distribution
system.membus.trans_dist::ReadExReq             56754                       # Transaction distribution
system.membus.trans_dist::ReadExResp            56754                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          43414                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       230742                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       230742                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 230742                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port      7470272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total      7470272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7470272                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            100168                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  100168    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              100168                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            65530071                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          187743741                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        59513431                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     48484505                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect      3017173                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups     40884416                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits        40802499                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.799638                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          187525                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       180340                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       164318                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        16022                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          750                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts    253426780                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          598                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts      3015131                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    184331668                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.967890                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.503670                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     71408688     38.74%     38.74% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     43655031     23.68%     62.42% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      9690456      5.26%     67.68% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3     24791708     13.45%     81.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      8367657      4.54%     85.67% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      4537767      2.46%     88.13% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      2060573      1.12%     89.25% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      1747773      0.95%     90.20% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     18072015      9.80%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    184331668                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000001                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      362744499                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            52985733                       # Number of memory references committed
system.switch_cpus.commit.loads              36998723                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           29678280                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating            1294826                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           362743103                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         66834                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass          668      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    300786245     82.92%     82.92% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult      8971853      2.47%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     36351317     10.02%     95.41% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     15339590      4.23%     99.64% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead       647406      0.18%     99.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite       647420      0.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    362744499                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     18072015                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles         18843006                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     102893233                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          62119046                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles      30375321                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles        3297115                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved     37044521                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred          2066                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      668762839                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          5115                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            59384932                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            26482652                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 37044                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  1760                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2984390                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              509809655                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            59513431                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     41154342                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             211244115                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         6598326                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles           50                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines          68171677                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           252                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    217527725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      3.456079                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.355496                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         80694667     37.10%     37.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1         12440022      5.72%     42.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2         14800484      6.80%     49.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3         11138489      5.12%     54.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4         11837554      5.44%     60.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5         14189010      6.52%     66.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          8392161      3.86%     70.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          4594478      2.11%     72.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         59440860     27.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    217527725                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.273532                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.343155                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            68171688                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    31                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15022898343720                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             7056424                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads        32491136                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         7083                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation        19667                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores       21387834                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            243                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  72452161980                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles        3297115                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles         30882940                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        47072565                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          79909178                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      56365923                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      650175576                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         36427                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents       40964438                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          39115                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       10052030                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    932655594                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          1668275469                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups       1130689574                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups           6601286                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     534433689                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps        398221797                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts         123988732                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                778991054                       # The number of ROB reads
system.switch_cpus.rob.writes              1265550359                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000001                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           362744499                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
