/*
 * Copyright (c) 2025, Adrian Chadd <adrian@FreeBSD.org>
 *
 * Permission to use, copy, modify, and distribute this software for any
 * purpose with or without fee is hereby granted, provided that the above
 * copyright notice and this permission notice appear in all copies.
 *
 * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
 * WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
 * MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
 * ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
 * WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
 * ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
 * OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
 */
#ifndef	__MTWN_MT7610_MAC_INITVALS_H__
#define	__MTWN_MT7610_MAC_INITVALS_H__

static const struct mtwn_reg_pair mtwn_mt7610_common_mac_reg_table[] = {
	{ MT7610_REG_BCN_OFFSET(0),		0xf8f0e8e0 },
	{ MT7610_REG_BCN_OFFSET(1),		0x6f77d0c8 },
	{ MT7610_REG_LEGACY_BASIC_RATE,		0x0000013f },
	{ MT7610_REG_HT_BASIC_RATE,		0x00008003 },
	{ MT7610_REG_MAC_SYS_CTRL,		0x00000000 },
	{ MT7610_REG_RX_FILTER_CFG,		0x00017f97 },
	{ MT7610_REG_BKOFF_SLOT_CFG,		0x00000209 },
	{ MT7610_REG_TX_SW_CFG0,		0x00000000 },
	{ MT7610_REG_TX_SW_CFG1,		0x00080606 },
	{ MT7610_REG_TX_LINK_CFG,		0x00001020 },
	{ MT7610_REG_TX_TIMEOUT_CFG,		0x000a2090 },
	{ MT7610_REG_MAX_LEN_CFG,		0xa0fff | 0x00001000 },
	{ MT7610_REG_LED_CFG,			0x7f031e46 },
	{ MT7610_REG_PBF_TX_MAX_PCNT,		0x1fbf1f1f },
	{ MT7610_REG_PBF_RX_MAX_PCNT,		0x0000fe9f },
	{ MT7610_REG_TX_RETRY_CFG,		0x47d01f0f },
	{ MT7610_REG_AUTO_RSP_CFG,		0x00000013 },
	{ MT7610_REG_CCK_PROT_CFG,		0x07f40003 },
	{ MT7610_REG_OFDM_PROT_CFG,		0x07f42004 },
	{ MT7610_REG_PBF_CFG,			0x00f40006 },
	{ MT7610_REG_WPDMA_GLO_CFG,		0x00000030 },
	{ MT7610_REG_GF20_PROT_CFG,		0x01742004 },
	{ MT7610_REG_GF40_PROT_CFG,		0x03f42084 },
	{ MT7610_REG_MM20_PROT_CFG,		0x01742004 },
	{ MT7610_REG_MM40_PROT_CFG,		0x03f42084 },
	{ MT7610_REG_TXOP_CTRL_CFG,		0x0000583f },
	{ MT7610_REG_TX_RTS_CFG,		0x00ffff20 },
	{ MT7610_REG_EXP_ACK_TIME,		0x002400ca },
	{ MT7610_REG_TXOP_HLDR_ET,		0x00000002 },
	{ MT7610_REG_XIFS_TIME_CFG,		0x33a41010 },
	{ MT7610_REG_PWR_PIN_CFG,		0x00000000 },
};

static const struct mtwn_reg_pair mt7610_mac_reg_table[] = {
	{ MT7610_REG_IOCFG_6,			0xa0040080 },
	{ MT7610_REG_PBF_SYS_CTRL,		0x00080c00 },
	{ MT7610_REG_PBF_CFG,			0x77723c1f },
	{ MT7610_REG_FCE_PSE_CTRL,		0x00000001 },
	{ MT7610_REG_AMPDU_MAX_LEN_20M1S,	0xAAA99887 },
	{ MT7610_REG_TX_SW_CFG0,		0x00000601 },
	{ MT7610_REG_TX_SW_CFG1,		0x00040000 },
	{ MT7610_REG_TX_SW_CFG2,		0x00000000 },
	{ 0xa44,			0x00000000 },
	{ MT7610_REG_HEADER_TRANS_CTRL_REG,	0x00000000 },
	{ MT7610_REG_TSO_CTRL,			0x00000000 },
	{ MT7610_REG_BB_PA_MODE_CFG1,		0x00500055 },
	{ MT7610_REG_RF_PA_MODE_CFG1,		0x00500055 },
	{ MT7610_REG_TX_ALC_CFG_0,		0x2F2F000C },
	{ MT7610_REG_TX0_BB_GAIN_ATTEN,		0x00000000 },
	{ MT7610_REG_TX_PWR_CFG_0,		0x3A3A3A3A },
	{ MT7610_REG_TX_PWR_CFG_1,		0x3A3A3A3A },
	{ MT7610_REG_TX_PWR_CFG_2,		0x3A3A3A3A },
	{ MT7610_REG_TX_PWR_CFG_3,		0x3A3A3A3A },
	{ MT7610_REG_TX_PWR_CFG_4,		0x3A3A3A3A },
	{ MT7610_REG_TX_PWR_CFG_7,		0x3A3A3A3A },
	{ MT7610_REG_TX_PWR_CFG_8,		0x0000003A },
	{ MT7610_REG_TX_PWR_CFG_9,		0x0000003A },
	{ 0x150C,			0x00000002 },
	{ 0x1238,			0x001700C8 },
	{ MT7610_REG_LDO_CTRL_0,		0x00A647B6 },
	{ MT7610_REG_LDO_CTRL_1,		0x6B006464 },
	{ MT7610_REG_HT_BASIC_RATE,		0x00004003 },
	{ MT7610_REG_HT_CTRL_CFG,		0x000001FF },
	{ MT7610_REG_TXOP_HLDR_ET,		0x00000000 },
	{ MT7610_REG_PN_PAD_MODE,		0x00000003 },
	{ MT7610_REG_TX_PROT_CFG6,		0xe3f42004 },
	{ MT7610_REG_TX_PROT_CFG7,		0xe3f42084 },
	{ MT7610_REG_TX_PROT_CFG8,		0xe3f42104 },
	{ MT7610_REG_VHT_HT_FBK_CFG1,		0xedcba980 },
};

#endif	/* __MTWN_MT7610_MAC_INITVALS_H__ */
