#-----------------------------------------------------------
# Vivado v2022.2.2 (64-bit)
# SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
# IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
# Start of session at: Fri Feb 16 07:56:22 2024
# Process ID: 12944
# Current directory: C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33780 C:\Users\mayan\OneDrive\Desktop\project\p23_siso_sift_Register\p23_siso_sift_Register.xpr
# Log file: C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/vivado.log
# Journal file: C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register\vivado.jou
# Running On: mayank, OS: Windows, CPU Frequency: 2611 MHz, CPU Physical cores: 10, Host memory: 16876 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1926.457 ; gain = 323.348
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 80 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1986.492 ; gain = 37.168
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 80 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 90 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 160 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 170 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 240 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 250 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 320 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 330 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 400 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 410 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 480 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 490 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 560 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 570 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 640 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 650 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 720 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 730 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 810 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 880 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 890 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 960 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 970 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1040 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1050 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1120 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1130 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1200 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1210 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1280 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1290 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1360 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1370 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1440 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1450 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1520 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1530 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1600 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1610 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run 1000 ns
run all
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 80 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 80 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 80 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1997.672 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 80 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
run 1000 ps
Stopped at time : 90 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 80 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2000.562 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 80 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2007.535 ; gain = 3.395
run 1000 ns
Stopped at time : 900 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1600 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 2400 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 2500 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 3200 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 3300 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4 us : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4100 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4900 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 5600 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 5700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 6400 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 6500 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 7200 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 7300 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2008.477 ; gain = 0.867
run all
Stopped at time : 900 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run all
Stopped at time : 1600 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run all
Stopped at time : 1700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 2400 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 2500 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 3200 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 3300 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4 us : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4100 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4900 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 5600 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 5700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 6400 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 6500 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 7200 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 7300 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 8 us : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 8100 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 8800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 8900 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 9600 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 9700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 10400 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 10500 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2011.918 ; gain = 1.898
run all
Stopped at time : 900 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run all
Stopped at time : 1600 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 1700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 2400 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 2500 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 3200 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 3300 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4 us : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4100 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 4900 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 5600 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 5700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 6400 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 6500 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 7200 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 7300 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 8 us : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 8100 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 8800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 8900 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 1000 ns
Stopped at time : 9600 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
add_bp {C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v} 25
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2014.824 ; gain = 2.484
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
Stopped at time : 700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 25
run 1000 us
Stopped at time : 800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
Stopped at time : 700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 25
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2015.102 ; gain = 0.000
run all
Stopped at time : 800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run 10000 ns
Stopped at time : 900 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
step
Stopped at time : 900 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 27
run 1000 ns
Stopped at time : 1700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 25
run all
Stopped at time : 1800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run all
Stopped at time : 1900 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
run all
Stopped at time : 2700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 25
run all
Stopped at time : 2800 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 26
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Stopped at time : 700 ns : File "C:/Users/mayan/OneDrive/Desktop/project/p23_siso_sift_Register/p23_siso_sift_Register.srcs/sim_1/new/tb.v" Line 25
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2016.832 ; gain = 1.473
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Feb 16 08:50:03 2024...
