# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab4_1_1.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../lab4_1_1.srcs/sources_1/new/lab4_1_1.vhd"
vhdl xil_defaultlib  "../../../lab4_1_1.srcs/sim_1/imports/new/lab3_2_1_tb.vhd"

# Do not sort compile order
nosort
