// Seed: 1309677586
`timescale 1 ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    input logic id_2,
    output id_3
);
  assign id_3 = 1;
  supply1 id_4, id_5, id_6;
  assign id_4[1] = id_6;
  tri0 id_7 = id_4;
endmodule
