Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr 13 11:15:37 2020
| Host         : Jacob-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 214 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1343 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.230        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.230        0.000                      0                   33        0.246        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.230ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.826ns  (logic 2.291ns (47.475%)  route 2.535ns (52.525%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.826     6.417    clk_gen/count2[10]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.545     7.085    clk_gen/count20_carry_i_8_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.164     8.373    clk_gen/count20_carry_i_4_n_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.497 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.497    clk_gen/count2_0[4]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.873 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.873    clk_gen/count20_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    clk_gen/count20_carry__0_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.107    clk_gen/count20_carry__1_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.224    clk_gen/count20_carry__2_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__3_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    clk_gen/count20_carry__4_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.575    clk_gen/count20_carry__5_n_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.898 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.898    clk_gen/p_0_in[30]
    SLICE_X30Y33         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.438    14.779    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)        0.109    15.128    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  5.230    

Slack (MET) :             5.314ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 2.207ns (46.545%)  route 2.535ns (53.455%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.826     6.417    clk_gen/count2[10]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.545     7.085    clk_gen/count20_carry_i_8_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.164     8.373    clk_gen/count20_carry_i_4_n_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.497 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.497    clk_gen/count2_0[4]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.873 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.873    clk_gen/count20_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    clk_gen/count20_carry__0_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.107    clk_gen/count20_carry__1_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.224    clk_gen/count20_carry__2_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__3_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    clk_gen/count20_carry__4_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.575    clk_gen/count20_carry__5_n_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.814 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.814    clk_gen/p_0_in[31]
    SLICE_X30Y33         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.438    14.779    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)        0.109    15.128    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.814    
  -------------------------------------------------------------------
                         slack                                  5.314    

Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.722ns  (logic 2.187ns (46.318%)  route 2.535ns (53.682%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.826     6.417    clk_gen/count2[10]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.545     7.085    clk_gen/count20_carry_i_8_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.164     8.373    clk_gen/count20_carry_i_4_n_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.497 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.497    clk_gen/count2_0[4]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.873 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.873    clk_gen/count20_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    clk_gen/count20_carry__0_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.107    clk_gen/count20_carry__1_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.224    clk_gen/count20_carry__2_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__3_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    clk_gen/count20_carry__4_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.575 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.575    clk_gen/count20_carry__5_n_1
    SLICE_X30Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.794 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.794    clk_gen/p_0_in[29]
    SLICE_X30Y33         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.438    14.779    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.275    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X30Y33         FDRE (Setup_fdre_C_D)        0.109    15.128    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                          -9.794    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.709ns  (logic 2.174ns (46.170%)  route 2.535ns (53.830%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.826     6.417    clk_gen/count2[10]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.545     7.085    clk_gen/count20_carry_i_8_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.164     8.373    clk_gen/count20_carry_i_4_n_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.497 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.497    clk_gen/count2_0[4]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.873 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.873    clk_gen/count20_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    clk_gen/count20_carry__0_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.107    clk_gen/count20_carry__1_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.224    clk_gen/count20_carry__2_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__3_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    clk_gen/count20_carry__4_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.781 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.781    clk_gen/p_0_in[26]
    SLICE_X30Y32         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.437    14.778    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109    15.127    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.781    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.701ns  (logic 2.166ns (46.078%)  route 2.535ns (53.922%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.826     6.417    clk_gen/count2[10]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.545     7.085    clk_gen/count20_carry_i_8_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.164     8.373    clk_gen/count20_carry_i_4_n_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.497 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.497    clk_gen/count2_0[4]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.873 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.873    clk_gen/count20_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    clk_gen/count20_carry__0_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.107    clk_gen/count20_carry__1_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.224    clk_gen/count20_carry__2_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__3_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    clk_gen/count20_carry__4_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.773 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.773    clk_gen/p_0_in[28]
    SLICE_X30Y32         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.437    14.778    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109    15.127    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.773    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.625ns  (logic 2.090ns (45.192%)  route 2.535ns (54.808%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.826     6.417    clk_gen/count2[10]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.545     7.085    clk_gen/count20_carry_i_8_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.164     8.373    clk_gen/count20_carry_i_4_n_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.497 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.497    clk_gen/count2_0[4]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.873 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.873    clk_gen/count20_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    clk_gen/count20_carry__0_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.107    clk_gen/count20_carry__1_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.224    clk_gen/count20_carry__2_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__3_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    clk_gen/count20_carry__4_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.697 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.697    clk_gen/p_0_in[27]
    SLICE_X30Y32         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.437    14.778    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109    15.127    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.697    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.450ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.605ns  (logic 2.070ns (44.954%)  route 2.535ns (55.046%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.826     6.417    clk_gen/count2[10]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.545     7.085    clk_gen/count20_carry_i_8_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.164     8.373    clk_gen/count20_carry_i_4_n_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.497 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.497    clk_gen/count2_0[4]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.873 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.873    clk_gen/count20_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    clk_gen/count20_carry__0_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.107    clk_gen/count20_carry__1_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.224    clk_gen/count20_carry__2_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__3_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.458 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.458    clk_gen/count20_carry__4_n_1
    SLICE_X30Y32         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.677 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.677    clk_gen/p_0_in[25]
    SLICE_X30Y32         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.437    14.778    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)        0.109    15.127    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                          -9.677    
  -------------------------------------------------------------------
                         slack                                  5.450    

Slack (MET) :             5.461ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.592ns  (logic 2.057ns (44.798%)  route 2.535ns (55.202%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.826     6.417    clk_gen/count2[10]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.545     7.085    clk_gen/count20_carry_i_8_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.164     8.373    clk_gen/count20_carry_i_4_n_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.497 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.497    clk_gen/count2_0[4]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.873 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.873    clk_gen/count20_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    clk_gen/count20_carry__0_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.107    clk_gen/count20_carry__1_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.224    clk_gen/count20_carry__2_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__3_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.664 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.664    clk_gen/p_0_in[22]
    SLICE_X30Y31         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.435    14.776    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y31         FDRE (Setup_fdre_C_D)        0.109    15.125    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.664    
  -------------------------------------------------------------------
                         slack                                  5.461    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.584ns  (logic 2.049ns (44.702%)  route 2.535ns (55.298%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.826     6.417    clk_gen/count2[10]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.545     7.085    clk_gen/count20_carry_i_8_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.164     8.373    clk_gen/count20_carry_i_4_n_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.497 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.497    clk_gen/count2_0[4]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.873 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.873    clk_gen/count20_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    clk_gen/count20_carry__0_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.107    clk_gen/count20_carry__1_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.224    clk_gen/count20_carry__2_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__3_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.656 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.656    clk_gen/p_0_in[24]
    SLICE_X30Y31         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.435    14.776    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y31         FDRE (Setup_fdre_C_D)        0.109    15.125    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.545ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.508ns  (logic 1.973ns (43.770%)  route 2.535ns (56.230%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.551     5.072    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  clk_gen/count2_reg[10]/Q
                         net (fo=2, routed)           0.826     6.417    clk_gen/count2[10]
    SLICE_X31Y27         LUT4 (Prop_lut4_I0_O)        0.124     6.541 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.545     7.085    clk_gen/count20_carry_i_8_n_1
    SLICE_X31Y31         LUT5 (Prop_lut5_I4_O)        0.124     7.209 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.164     8.373    clk_gen/count20_carry_i_4_n_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I2_O)        0.124     8.497 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.497    clk_gen/count2_0[4]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.873 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.873    clk_gen/count20_carry_n_1
    SLICE_X30Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.990 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.990    clk_gen/count20_carry__0_n_1
    SLICE_X30Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.107 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.107    clk_gen/count20_carry__1_n_1
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.224 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.224    clk_gen/count20_carry__2_n_1
    SLICE_X30Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.341 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.341    clk_gen/count20_carry__3_n_1
    SLICE_X30Y31         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.580 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.580    clk_gen/p_0_in[23]
    SLICE_X30Y31         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.435    14.776    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.275    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X30Y31         FDRE (Setup_fdre_C_D)        0.109    15.125    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.580    
  -------------------------------------------------------------------
                         slack                                  5.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.168     1.745    clk_gen/count2[0]
    SLICE_X31Y27         LUT1 (Prop_lut1_I0_O)        0.042     1.787 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.787    clk_gen/p_0_in[0]
    SLICE_X31Y27         FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.819     1.946    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y27         FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X31Y27         FDRE (Hold_fdre_C_D)         0.105     1.541    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y28         FDRE                                         r  clk_gen/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  clk_gen/clk_5KHz_reg/Q
                         net (fo=20, routed)          0.168     1.745    clk_gen/index_reg[1]
    SLICE_X31Y28         LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  clk_gen/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.790    clk_gen/clk_5KHz_i_1_n_1
    SLICE_X31Y28         FDRE                                         r  clk_gen/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.820     1.947    clk_gen/clk_IBUF_BUFG
    SLICE_X31Y28         FDRE                                         r  clk_gen/clk_5KHz_reg/C
                         clock pessimism             -0.511     1.436    
    SLICE_X31Y28         FDRE (Hold_fdre_C_D)         0.091     1.527    clk_gen/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.555     1.438    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.125     1.728    clk_gen/count2[19]
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.838    clk_gen/p_0_in[19]
    SLICE_X30Y30         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.822     1.949    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.134     1.572    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.554     1.437    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  clk_gen/count2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  clk_gen/count2_reg[15]/Q
                         net (fo=2, routed)           0.126     1.727    clk_gen/count2[15]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.837    clk_gen/p_0_in[15]
    SLICE_X30Y29         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.821     1.948    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.134     1.571    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.126     1.726    clk_gen/count2[7]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.836 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.836    clk_gen/p_0_in[7]
    SLICE_X30Y27         FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.819     1.946    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.134     1.570    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.556     1.439    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  clk_gen/count2_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  clk_gen/count2_reg[23]/Q
                         net (fo=2, routed)           0.126     1.729    clk_gen/count2[23]
    SLICE_X30Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.839    clk_gen/p_0_in[23]
    SLICE_X30Y31         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.823     1.950    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y31         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.134     1.573    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.127     1.727    clk_gen/count2[11]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.837    clk_gen/p_0_in[11]
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.820     1.947    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X30Y28         FDRE (Hold_fdre_C_D)         0.134     1.570    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.558     1.441    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  clk_gen/count2_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y33         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  clk_gen/count2_reg[31]/Q
                         net (fo=2, routed)           0.127     1.732    clk_gen/count2[31]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.842 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.842    clk_gen/p_0_in[31]
    SLICE_X30Y33         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.825     1.952    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.134     1.575    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.274ns (68.033%)  route 0.129ns (31.967%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.551     1.434    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  clk_gen/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.164     1.598 r  clk_gen/count2_reg[3]/Q
                         net (fo=2, routed)           0.129     1.727    clk_gen/count2[3]
    SLICE_X30Y26         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.837 r  clk_gen/count20_carry/O[2]
                         net (fo=1, routed)           0.000     1.837    clk_gen/p_0_in[3]
    SLICE_X30Y26         FDRE                                         r  clk_gen/count2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.817     1.944    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y26         FDRE                                         r  clk_gen/count2_reg[3]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y26         FDRE (Hold_fdre_C_D)         0.134     1.568    clk_gen/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.553     1.436    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clk_gen/count2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y27         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  clk_gen/count2_reg[8]/Q
                         net (fo=2, routed)           0.148     1.748    clk_gen/count2[8]
    SLICE_X30Y27         LUT5 (Prop_lut5_I4_O)        0.045     1.793 r  clk_gen/count20_carry__0_i_1/O
                         net (fo=1, routed)           0.000     1.793    clk_gen/count2_0[8]
    SLICE_X30Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.857 r  clk_gen/count20_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.857    clk_gen/p_0_in[8]
    SLICE_X30Y27         FDRE                                         r  clk_gen/count2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.819     1.946    clk_gen/clk_IBUF_BUFG
    SLICE_X30Y27         FDRE                                         r  clk_gen/count2_reg[8]/C
                         clock pessimism             -0.510     1.436    
    SLICE_X30Y27         FDRE (Hold_fdre_C_D)         0.134     1.570    clk_gen/count2_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.287    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y27   clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28   clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28   clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28   clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29   clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29   clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29   clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y29   clk_gen/count2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y30   clk_gen/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   clk_gen/count2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y28   clk_gen/count2_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y28   clk_gen/count2_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y28   clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y26   clk_gen/count2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y26   clk_gen/count2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y26   clk_gen/count2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y26   clk_gen/count2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y26   clk_gen/count2_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y26   clk_gen/count2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y27   clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   clk_gen/count2_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   clk_gen/count2_reg[26]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   clk_gen/count2_reg[27]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   clk_gen/count2_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y33   clk_gen/count2_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y33   clk_gen/count2_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y33   clk_gen/count2_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   clk_gen/count2_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y27   clk_gen/count2_reg[6]/C



