#! /nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/bin/vvp -v
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/nix/store/0idgd62j6ia1xxzv7n6b51vg7p5a42hp-iverilog-12.0/lib/ivl/va_math.vpi";
S_0x279a7730 .scope module, "testbench" "testbench" 2 5;
 .timescale -9 -12;
v0x27b04970_0 .var "clk", 0 0;
v0x27b04a10_0 .var "reset", 0 0;
S_0x27992540 .scope module, "processor" "top" 2 11, 3 1 0, S_0x279a7730;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
v0x27b041c0_0 .net "DataAdrM", 31 0, v0x27af0ec0_0;  1 drivers
v0x27b042a0_0 .net "InstrF", 31 0, L_0x27b25e20;  1 drivers
v0x27b043f0_0 .net "MemWriteM", 0 0, L_0x27b093a0;  1 drivers
v0x27b04490_0 .net "PCF", 31 0, v0x27af7c70_0;  1 drivers
v0x27b04530_0 .net "ReadDataM", 31 0, L_0x27b26070;  1 drivers
v0x27b04680_0 .net "WriteDataM", 31 0, v0x27afd970_0;  1 drivers
v0x27b047d0_0 .net "clk", 0 0, v0x27b04970_0;  1 drivers
v0x27b04870_0 .net "reset", 0 0, v0x27b04a10_0;  1 drivers
S_0x27993fc0 .scope module, "DataMem" "DataMemory" 3 46, 4 1 0, S_0x27992540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /OUTPUT 32 "read_data";
L_0x27b26070 .functor BUFZ 32, L_0x27b25e90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x27a846a0 .array "RAM", 0 2097151, 31 0;
v0x27a847a0_0 .net *"_ivl_0", 31 0, L_0x27b25e90;  1 drivers
v0x27992400_0 .net *"_ivl_3", 20 0, L_0x27b25f30;  1 drivers
v0x27991e40_0 .net *"_ivl_4", 22 0, L_0x27b25fd0;  1 drivers
L_0x7429305450f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27ad1dd0_0 .net *"_ivl_7", 1 0, L_0x7429305450f8;  1 drivers
v0x27ad21f0_0 .net "address", 31 0, v0x27af0ec0_0;  alias, 1 drivers
v0x27ad2290_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27adb850_0 .net "read_data", 31 0, L_0x27b26070;  alias, 1 drivers
v0x27adb930_0 .net "we", 0 0, L_0x27b093a0;  alias, 1 drivers
v0x27adb9f0_0 .net "write_data", 31 0, v0x27afd970_0;  alias, 1 drivers
E_0x27a0ae50 .event posedge, v0x27ad2290_0;
L_0x27b25e90 .array/port v0x27a846a0, L_0x27b25fd0;
L_0x27b25f30 .part v0x27af0ec0_0, 2, 21;
L_0x27b25fd0 .concat [ 21 2 0 0], L_0x27b25f30, L_0x7429305450f8;
S_0x27adbb70 .scope module, "InstrMem" "InstructionMemory" 3 37, 5 1 0, S_0x27992540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0x27b25e20 .functor BUFZ 32, L_0x27b25c40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x27adbd20 .array "RAM", 0 2097151, 31 0;
v0x27adbe00_0 .net *"_ivl_0", 31 0, L_0x27b25c40;  1 drivers
v0x27adbee0_0 .net *"_ivl_3", 20 0, L_0x27b25ce0;  1 drivers
v0x27adbfa0_0 .net *"_ivl_4", 22 0, L_0x27b25d80;  1 drivers
L_0x7429305450b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27adc080_0 .net *"_ivl_7", 1 0, L_0x7429305450b0;  1 drivers
v0x27adc1b0_0 .net "address", 31 0, v0x27af7c70_0;  alias, 1 drivers
v0x27adc290_0 .net "instruction", 31 0, L_0x27b25e20;  alias, 1 drivers
L_0x27b25c40 .array/port v0x27adbd20, L_0x27b25d80;
L_0x27b25ce0 .part v0x27af7c70_0, 2, 21;
L_0x27b25d80 .concat [ 21 2 0 0], L_0x27b25ce0, L_0x7429305450b0;
S_0x27adc3d0 .scope module, "arm" "arm" 3 22, 6 1 0, S_0x27992540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PCF";
    .port_info 3 /INPUT 32 "InstrF";
    .port_info 4 /OUTPUT 1 "MemWriteM";
    .port_info 5 /OUTPUT 32 "ALUOutM";
    .port_info 6 /OUTPUT 32 "WriteDataM";
    .port_info 7 /INPUT 32 "ReadDataM";
P_0x27adc5b0 .param/l "ALUCONTROL_WIDTH" 1 6 11, +C4<00000000000000000000000000000101>;
P_0x27adc5f0 .param/l "ALU_FLAGS_WIDTH" 1 6 12, +C4<00000000000000000000000000000101>;
v0x27b010b0_0 .net "ALUControlE", 4 0, L_0x27b07ba0;  1 drivers
v0x27b025a0_0 .net "ALUFlagsE", 4 0, L_0x27b24b20;  1 drivers
v0x27b02660_0 .net "ALUOutM", 31 0, v0x27af0ec0_0;  alias, 1 drivers
v0x27b02700_0 .net "ALUSrcE", 0 0, L_0x27b07b00;  1 drivers
v0x27b027a0_0 .net "BranchTakenE", 0 0, L_0x27b08e00;  1 drivers
RS_0x74293058d768 .resolv tri, L_0x27b07d60, L_0x27b08070;
v0x27b028d0_0 .net8 "CarryE", 0 0, RS_0x74293058d768;  2 drivers
v0x27b02970_0 .net "FlushD", 0 0, L_0x27b259f0;  1 drivers
v0x27b02a10_0 .net "FlushE", 0 0, L_0x27b257f0;  1 drivers
v0x27b02ab0_0 .net "ForwardAE", 1 0, v0x27b01450_0;  1 drivers
v0x27b02c00_0 .net "ForwardBE", 1 0, v0x27b01540_0;  1 drivers
v0x27b02cc0_0 .net "ImmSrcD", 1 0, L_0x27b05430;  1 drivers
v0x27b02d80_0 .net "InstrD", 31 0, v0x27af4180_0;  1 drivers
v0x27b02e40_0 .net "InstrF", 31 0, L_0x27b25e20;  alias, 1 drivers
v0x27b02f00_0 .net "Match_12D_E", 0 0, L_0x27b25510;  1 drivers
v0x27b02fa0_0 .net "Match_1E_M", 0 0, L_0x27b25030;  1 drivers
v0x27b03040_0 .net "Match_1E_W", 0 0, L_0x27b250d0;  1 drivers
v0x27b030e0_0 .net "Match_2E_M", 0 0, L_0x27b25170;  1 drivers
v0x27b03180_0 .net "Match_2E_W", 0 0, L_0x27b252a0;  1 drivers
v0x27b03220_0 .net "MemWriteM", 0 0, L_0x27b093a0;  alias, 1 drivers
v0x27b03310_0 .net "MemtoRegE", 0 0, L_0x27b078b0;  1 drivers
v0x27b03400_0 .net "MemtoRegW", 0 0, L_0x27b09c60;  1 drivers
v0x27b034a0_0 .net "PCF", 31 0, v0x27af7c70_0;  alias, 1 drivers
v0x27b03560_0 .net "PCSrcW", 0 0, L_0x27b09fa0;  1 drivers
v0x27b03690_0 .net "PCWrPendingF", 0 0, L_0x27b0a0b0;  1 drivers
v0x27b03730_0 .net "ReadDataM", 31 0, L_0x27b26070;  alias, 1 drivers
v0x27b037f0_0 .net "RegSrcD", 1 0, L_0x27b050c0;  1 drivers
v0x27b038b0_0 .net "RegWriteM", 0 0, L_0x27b096b0;  1 drivers
v0x27b039a0_0 .net "RegWriteW", 0 0, L_0x27b09d90;  1 drivers
v0x27b03ad0_0 .net "StallD", 0 0, L_0x27b255f0;  1 drivers
v0x27b03b70_0 .net "StallF", 0 0, L_0x27b25660;  1 drivers
v0x27b03c60_0 .net "WriteDataM", 31 0, v0x27afd970_0;  alias, 1 drivers
v0x27b03d20_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27b03dc0_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
L_0x27b0a170 .part v0x27af4180_0, 12, 20;
S_0x27adc890 .scope module, "Control_unit" "controller" 6 41, 7 1 0, S_0x27adc3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "InstrD";
    .port_info 3 /INPUT 5 "ALUFlagsE";
    .port_info 4 /OUTPUT 2 "RegSrcD";
    .port_info 5 /OUTPUT 2 "ImmSrcD";
    .port_info 6 /OUTPUT 1 "ALUSrcE";
    .port_info 7 /OUTPUT 1 "BranchTakenE";
    .port_info 8 /OUTPUT 5 "ALUControlE";
    .port_info 9 /OUTPUT 1 "CarryE";
    .port_info 10 /OUTPUT 1 "MemWriteM";
    .port_info 11 /OUTPUT 1 "MemtoRegW";
    .port_info 12 /OUTPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 1 "RegWriteW";
    .port_info 14 /OUTPUT 1 "RegWriteM";
    .port_info 15 /OUTPUT 1 "MemtoRegE";
    .port_info 16 /OUTPUT 1 "PCWrPendingF";
    .port_info 17 /INPUT 1 "FlushE";
P_0x27adc690 .param/l "ALUCONTROL_WIDTH" 1 7 21, +C4<00000000000000000000000000000101>;
P_0x27adc6d0 .param/l "ALU_FLAGS_WIDTH" 1 7 22, +C4<00000000000000000000000000000101>;
L_0x27b04de0 .functor NOT 1, L_0x27b04cb0, C4<0>, C4<0>, C4<0>;
L_0x27b05ba0 .functor NOT 1, L_0x27b04cb0, C4<0>, C4<0>, C4<0>;
L_0x27b059f0 .functor AND 1, L_0x27b06cd0, L_0x27b05e10, C4<1>, C4<1>;
L_0x27b06f80 .functor OR 1, L_0x27b059f0, L_0x27b06690, C4<0>, C4<0>;
L_0x27b08e00 .functor AND 1, L_0x27b073f0, v0x27add3b0_0, C4<1>, C4<1>;
L_0x27b08f50 .functor AND 1, L_0x27b07670, v0x27add3b0_0, C4<1>, C4<1>;
L_0x27b09000 .functor AND 1, L_0x27b074e0, v0x27add3b0_0, C4<1>, C4<1>;
L_0x27b090c0 .functor AND 1, L_0x27b07710, v0x27add3b0_0, C4<1>, C4<1>;
L_0x27b0a040 .functor OR 1, L_0x27b06f80, L_0x27b07710, C4<0>, C4<0>;
L_0x27b0a0b0 .functor OR 1, L_0x27b0a040, L_0x27b098a0, C4<0>, C4<0>;
v0x27ae1110_0 .var "ALUControlD", 4 0;
v0x27ae1210_0 .net "ALUControlE", 4 0, L_0x27b07ba0;  alias, 1 drivers
v0x27ae12f0_0 .net "ALUFlagsE", 4 0, L_0x27b24b20;  alias, 1 drivers
v0x27ae13c0_0 .net "ALUOpD", 0 0, L_0x27b06a30;  1 drivers
v0x27ae1460_0 .net "ALUSrcD", 0 0, L_0x27b05740;  1 drivers
v0x27ae1570_0 .net "ALUSrcE", 0 0, L_0x27b07b00;  alias, 1 drivers
v0x27ae1630_0 .net "BranchD", 0 0, L_0x27b06690;  1 drivers
v0x27ae16f0_0 .net "BranchE", 0 0, L_0x27b073f0;  1 drivers
v0x27ae17b0_0 .net "BranchTakenE", 0 0, L_0x27b08e00;  alias, 1 drivers
o0x74293058e248 .functor BUFZ 1, C4<z>; HiZ drive
v0x27ae1870_0 .net "CarryD", 0 0, o0x74293058e248;  0 drivers
v0x27ae1930_0 .net8 "CarryE", 0 0, RS_0x74293058d768;  alias, 2 drivers
v0x27ae19d0_0 .net "CondE", 3 0, v0x27adea40_0;  1 drivers
v0x27ae1a70_0 .net "CondExE", 0 0, v0x27add3b0_0;  1 drivers
v0x27ae1b10_0 .var "FlagWriteD", 1 0;
v0x27ae1bd0_0 .net "FlagWriteE", 1 0, L_0x27b07220;  1 drivers
v0x27ae1cc0_0 .net "FlagsE", 3 0, v0x27adf120_0;  1 drivers
v0x27ae1db0_0 .net "FlagsNextE", 3 0, L_0x27b08800;  1 drivers
v0x27ae1ec0_0 .net "FlushE", 0 0, L_0x27b257f0;  alias, 1 drivers
v0x27ae1f60_0 .net "ImmSrcD", 1 0, L_0x27b05430;  alias, 1 drivers
v0x27ae2020_0 .net "InstrD", 31 12, L_0x27b0a170;  1 drivers
v0x27ae2100_0 .net "MemWriteD", 0 0, L_0x27b06260;  1 drivers
v0x27ae21c0_0 .net "MemWriteE", 0 0, L_0x27b074e0;  1 drivers
v0x27ae2280_0 .net "MemWriteGatedE", 0 0, L_0x27b09000;  1 drivers
v0x27ae2340_0 .net "MemWriteM", 0 0, L_0x27b093a0;  alias, 1 drivers
v0x27ae23e0_0 .net "MemtoRegD", 0 0, L_0x27b05a60;  1 drivers
v0x27ae2480_0 .net "MemtoRegE", 0 0, L_0x27b078b0;  alias, 1 drivers
v0x27ae2540_0 .net "MemtoRegM", 0 0, L_0x27b09610;  1 drivers
v0x27ae2600_0 .net "MemtoRegW", 0 0, L_0x27b09c60;  alias, 1 drivers
v0x27ae26c0_0 .net "PCSrcD", 0 0, L_0x27b06f80;  1 drivers
v0x27ae2780_0 .net "PCSrcE", 0 0, L_0x27b07710;  1 drivers
v0x27ae2840_0 .net "PCSrcGatedE", 0 0, L_0x27b090c0;  1 drivers
v0x27ae2900_0 .net "PCSrcM", 0 0, L_0x27b098a0;  1 drivers
v0x27ae29c0_0 .net "PCSrcW", 0 0, L_0x27b09fa0;  alias, 1 drivers
v0x27ae2c90_0 .net "PCWrPendingF", 0 0, L_0x27b0a0b0;  alias, 1 drivers
v0x27ae2d50_0 .net "RegSrcD", 1 0, L_0x27b050c0;  alias, 1 drivers
v0x27ae2e30_0 .net "RegWriteD", 0 0, L_0x27b05e10;  1 drivers
v0x27ae2ef0_0 .net "RegWriteE", 0 0, L_0x27b07670;  1 drivers
v0x27ae2fb0_0 .net "RegWriteGatedE", 0 0, L_0x27b08f50;  1 drivers
v0x27ae3070_0 .net "RegWriteM", 0 0, L_0x27b096b0;  alias, 1 drivers
v0x27ae3130_0 .net "RegWriteW", 0 0, L_0x27b09d90;  alias, 1 drivers
L_0x742930544060 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x27ae31f0_0 .net/2u *"_ivl_10", 1 0, L_0x742930544060;  1 drivers
v0x27ae32d0_0 .net *"_ivl_12", 0 0, L_0x27b04de0;  1 drivers
L_0x7429305440a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae33b0_0 .net/2u *"_ivl_14", 0 0, L_0x7429305440a8;  1 drivers
v0x27ae3490_0 .net *"_ivl_142", 0 0, L_0x27b0a040;  1 drivers
v0x27ae3570_0 .net *"_ivl_16", 1 0, L_0x27b04e50;  1 drivers
v0x27ae3650_0 .net *"_ivl_18", 1 0, L_0x27b04ef0;  1 drivers
L_0x7429305440f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27ae3730_0 .net/2u *"_ivl_22", 1 0, L_0x7429305440f0;  1 drivers
L_0x742930544138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x27ae3810_0 .net/2u *"_ivl_24", 1 0, L_0x742930544138;  1 drivers
L_0x742930544180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x27ae38f0_0 .net/2u *"_ivl_26", 1 0, L_0x742930544180;  1 drivers
v0x27ae39d0_0 .net *"_ivl_28", 1 0, L_0x27b052a0;  1 drivers
L_0x7429305441c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae3ab0_0 .net/2u *"_ivl_32", 0 0, L_0x7429305441c8;  1 drivers
L_0x742930544210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27ae3b90_0 .net/2u *"_ivl_34", 0 0, L_0x742930544210;  1 drivers
v0x27ae3c70_0 .net *"_ivl_36", 0 0, L_0x27b055b0;  1 drivers
L_0x742930544258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae3d50_0 .net/2u *"_ivl_40", 0 0, L_0x742930544258;  1 drivers
L_0x7429305442a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae3e30_0 .net/2u *"_ivl_42", 0 0, L_0x7429305442a0;  1 drivers
v0x27ae3f10_0 .net *"_ivl_44", 0 0, L_0x27b05950;  1 drivers
L_0x7429305442e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27ae3ff0_0 .net/2u *"_ivl_48", 0 0, L_0x7429305442e8;  1 drivers
L_0x742930544330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae40d0_0 .net/2u *"_ivl_50", 0 0, L_0x742930544330;  1 drivers
v0x27ae41b0_0 .net *"_ivl_52", 0 0, L_0x27b05ba0;  1 drivers
v0x27ae4290_0 .net *"_ivl_54", 0 0, L_0x27b05ca0;  1 drivers
L_0x742930544378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae4370_0 .net/2u *"_ivl_58", 0 0, L_0x742930544378;  1 drivers
L_0x7429305443c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27ae4450_0 .net/2u *"_ivl_60", 0 0, L_0x7429305443c0;  1 drivers
L_0x742930544408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae4530_0 .net/2u *"_ivl_62", 0 0, L_0x742930544408;  1 drivers
L_0x742930544450 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27ae4610_0 .net/2u *"_ivl_64", 0 0, L_0x742930544450;  1 drivers
v0x27ae46f0_0 .net *"_ivl_66", 0 0, L_0x27b05f50;  1 drivers
v0x27ae4be0_0 .net *"_ivl_68", 0 0, L_0x27b06120;  1 drivers
L_0x742930544498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae4cc0_0 .net/2u *"_ivl_72", 0 0, L_0x742930544498;  1 drivers
L_0x7429305444e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27ae4da0_0 .net/2u *"_ivl_74", 0 0, L_0x7429305444e0;  1 drivers
L_0x742930544528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae4e80_0 .net/2u *"_ivl_76", 0 0, L_0x742930544528;  1 drivers
v0x27ae4f60_0 .net *"_ivl_78", 0 0, L_0x27b06440;  1 drivers
L_0x742930544018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27ae5040_0 .net/2u *"_ivl_8", 1 0, L_0x742930544018;  1 drivers
L_0x742930544570 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27ae5120_0 .net/2u *"_ivl_82", 0 0, L_0x742930544570;  1 drivers
L_0x7429305445b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae5200_0 .net/2u *"_ivl_84", 0 0, L_0x7429305445b8;  1 drivers
L_0x742930544600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae52e0_0 .net/2u *"_ivl_86", 0 0, L_0x742930544600;  1 drivers
v0x27ae53c0_0 .net *"_ivl_88", 0 0, L_0x27b06300;  1 drivers
v0x27ae54a0_0 .net *"_ivl_93", 3 0, L_0x27b06c30;  1 drivers
L_0x742930544648 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x27ae5580_0 .net/2u *"_ivl_94", 3 0, L_0x742930544648;  1 drivers
v0x27ae5660_0 .net *"_ivl_96", 0 0, L_0x27b06cd0;  1 drivers
v0x27ae5720_0 .net *"_ivl_98", 0 0, L_0x27b059f0;  1 drivers
v0x27ae5800_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27ae58a0_0 .net "is_alu_src", 0 0, L_0x27b04c10;  1 drivers
v0x27ae5960_0 .net "is_branch", 0 0, L_0x27b04b70;  1 drivers
v0x27ae5a20_0 .net "is_data_op", 0 0, L_0x27b04ad0;  1 drivers
v0x27ae5ae0_0 .net "modifies_memory", 0 0, L_0x27b04cb0;  1 drivers
v0x27ae5ba0_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
E_0x27ad2b00 .event anyedge, v0x27ae13c0_0, v0x27ae2020_0, v0x27ae1110_0;
L_0x27b04ad0 .part L_0x27b0a170, 15, 1;
L_0x27b04b70 .part L_0x27b0a170, 14, 1;
L_0x27b04c10 .part L_0x27b0a170, 13, 1;
L_0x27b04cb0 .part L_0x27b0a170, 8, 1;
L_0x27b04e50 .concat [ 1 1 0 0], L_0x7429305440a8, L_0x27b04de0;
L_0x27b04ef0 .functor MUXZ 2, L_0x27b04e50, L_0x742930544060, L_0x27b04b70, C4<>;
L_0x27b050c0 .functor MUXZ 2, L_0x27b04ef0, L_0x742930544018, L_0x27b04ad0, C4<>;
L_0x27b052a0 .functor MUXZ 2, L_0x742930544180, L_0x742930544138, L_0x27b04b70, C4<>;
L_0x27b05430 .functor MUXZ 2, L_0x27b052a0, L_0x7429305440f0, L_0x27b04ad0, C4<>;
L_0x27b055b0 .functor MUXZ 1, L_0x742930544210, L_0x7429305441c8, L_0x27b04b70, C4<>;
L_0x27b05740 .functor MUXZ 1, L_0x27b055b0, L_0x27b04c10, L_0x27b04ad0, C4<>;
L_0x27b05950 .functor MUXZ 1, L_0x27b04cb0, L_0x7429305442a0, L_0x27b04b70, C4<>;
L_0x27b05a60 .functor MUXZ 1, L_0x27b05950, L_0x742930544258, L_0x27b04ad0, C4<>;
L_0x27b05ca0 .functor MUXZ 1, L_0x27b05ba0, L_0x742930544330, L_0x27b04b70, C4<>;
L_0x27b05e10 .functor MUXZ 1, L_0x27b05ca0, L_0x7429305442e8, L_0x27b04ad0, C4<>;
L_0x27b05f50 .functor MUXZ 1, L_0x742930544450, L_0x742930544408, L_0x27b04cb0, C4<>;
L_0x27b06120 .functor MUXZ 1, L_0x27b05f50, L_0x7429305443c0, L_0x27b04b70, C4<>;
L_0x27b06260 .functor MUXZ 1, L_0x27b06120, L_0x742930544378, L_0x27b04ad0, C4<>;
L_0x27b06440 .functor MUXZ 1, L_0x742930544528, L_0x7429305444e0, L_0x27b04b70, C4<>;
L_0x27b06690 .functor MUXZ 1, L_0x27b06440, L_0x742930544498, L_0x27b04ad0, C4<>;
L_0x27b06300 .functor MUXZ 1, L_0x742930544600, L_0x7429305445b8, L_0x27b04b70, C4<>;
L_0x27b06a30 .functor MUXZ 1, L_0x27b06300, L_0x742930544570, L_0x27b04ad0, C4<>;
L_0x27b06c30 .part L_0x27b0a170, 0, 4;
L_0x27b06cd0 .cmp/eq 4, L_0x27b06c30, L_0x742930544648;
LS_0x27b07090_0_0 .concat [ 1 1 1 1], L_0x27b05a60, L_0x27b06f80, L_0x27b05e10, L_0x27b06260;
LS_0x27b07090_0_4 .concat [ 1 2 0 0], L_0x27b06690, v0x27ae1b10_0;
L_0x27b07090 .concat [ 4 3 0 0], LS_0x27b07090_0_0, LS_0x27b07090_0_4;
L_0x27b07220 .part v0x27adf9d0_0, 5, 2;
L_0x27b073f0 .part v0x27adf9d0_0, 4, 1;
L_0x27b074e0 .part v0x27adf9d0_0, 3, 1;
L_0x27b07670 .part v0x27adf9d0_0, 2, 1;
L_0x27b07710 .part v0x27adf9d0_0, 1, 1;
L_0x27b078b0 .part v0x27adf9d0_0, 0, 1;
L_0x27b07950 .concat [ 1 5 1 0], o0x74293058e248, v0x27ae1110_0, L_0x27b05740;
L_0x27b07b00 .part v0x27ae0160_0, 6, 1;
L_0x27b07ba0 .part v0x27ae0160_0, 1, 5;
L_0x27b07d60 .part v0x27ae0160_0, 0, 1;
L_0x27b07e00 .part L_0x27b0a170, 16, 4;
L_0x27b091d0 .concat [ 1 1 1 1], L_0x27b090c0, L_0x27b08f50, L_0x27b078b0, L_0x27b09000;
L_0x27b093a0 .part v0x27ae0800_0, 3, 1;
L_0x27b09610 .part v0x27ae0800_0, 2, 1;
L_0x27b096b0 .part v0x27ae0800_0, 1, 1;
L_0x27b098a0 .part v0x27ae0800_0, 0, 1;
L_0x27b099d0 .concat [ 1 1 1 0], L_0x27b098a0, L_0x27b096b0, L_0x27b09610;
L_0x27b09c60 .part v0x27ae0ed0_0, 2, 1;
L_0x27b09d90 .part v0x27ae0ed0_0, 1, 1;
L_0x27b09fa0 .part v0x27ae0ed0_0, 0, 1;
S_0x27adce20 .scope module, "Cond" "conditional" 7 160, 8 1 0, S_0x27adc890;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /INPUT 5 "ALUFlags";
    .port_info 3 /INPUT 2 "FlagsWrite";
    .port_info 4 /OUTPUT 1 "CondEx";
    .port_info 5 /OUTPUT 4 "FlagsNext";
    .port_info 6 /OUTPUT 1 "carry";
P_0x27add020 .param/l "ALU_FLAGS_WIDTH" 1 8 10, +C4<00000000000000000000000000000101>;
L_0x27b07ce0 .functor BUFZ 4, v0x27adf120_0, C4<0000>, C4<0000>, C4<0000>;
L_0x27b08240 .functor XNOR 1, L_0x27b07c40, L_0x27b08110, C4<0>, C4<0>;
L_0x27b08350 .functor AND 1, L_0x27b082b0, v0x27add3b0_0, C4<1>, C4<1>;
L_0x27b08a20 .functor AND 1, L_0x27b088f0, v0x27add3b0_0, C4<1>, C4<1>;
v0x27add1d0_0 .net "ALUFlags", 4 0, L_0x27b24b20;  alias, 1 drivers
v0x27add2d0_0 .net "Cond", 3 0, v0x27adea40_0;  alias, 1 drivers
v0x27add3b0_0 .var "CondEx", 0 0;
v0x27add480_0 .net "Flags", 3 0, v0x27adf120_0;  alias, 1 drivers
v0x27add560_0 .net "FlagsNext", 3 0, L_0x27b08800;  alias, 1 drivers
v0x27add690_0 .net "FlagsWrite", 1 0, L_0x27b07220;  alias, 1 drivers
v0x27add770_0 .net *"_ivl_12", 0 0, L_0x27b082b0;  1 drivers
v0x27add850_0 .net *"_ivl_13", 0 0, L_0x27b08350;  1 drivers
v0x27add930_0 .net *"_ivl_16", 1 0, L_0x27b08460;  1 drivers
v0x27adda10_0 .net *"_ivl_18", 1 0, L_0x27b08540;  1 drivers
v0x27addaf0_0 .net *"_ivl_19", 1 0, L_0x27b08670;  1 drivers
v0x27addbd0_0 .net *"_ivl_25", 0 0, L_0x27b088f0;  1 drivers
v0x27addcb0_0 .net *"_ivl_26", 0 0, L_0x27b08a20;  1 drivers
v0x27addd90_0 .net *"_ivl_29", 1 0, L_0x27b08ac0;  1 drivers
v0x27adde70_0 .net *"_ivl_31", 1 0, L_0x27b08b60;  1 drivers
v0x27addf50_0 .net *"_ivl_32", 1 0, L_0x27b08c70;  1 drivers
v0x27ade030_0 .net *"_ivl_6", 3 0, L_0x27b07ce0;  1 drivers
v0x27ade110_0 .net8 "carry", 0 0, RS_0x74293058d768;  alias, 2 drivers
v0x27ade1d0_0 .net "ge", 0 0, L_0x27b08240;  1 drivers
v0x27ade290_0 .net "neg", 0 0, L_0x27b07c40;  1 drivers
v0x27ade350_0 .net "overflow", 0 0, L_0x27b08110;  1 drivers
v0x27ade410_0 .net "zero", 0 0, L_0x27b07fd0;  1 drivers
E_0x27ad2cd0/0 .event anyedge, v0x27add2d0_0, v0x27ade410_0, v0x27ade110_0, v0x27ade290_0;
E_0x27ad2cd0/1 .event anyedge, v0x27ade350_0, v0x27ade1d0_0;
E_0x27ad2cd0 .event/or E_0x27ad2cd0/0, E_0x27ad2cd0/1;
L_0x27b07c40 .part L_0x27b07ce0, 3, 1;
L_0x27b07fd0 .part L_0x27b07ce0, 2, 1;
L_0x27b08070 .part L_0x27b07ce0, 1, 1;
L_0x27b08110 .part L_0x27b07ce0, 0, 1;
L_0x27b082b0 .part L_0x27b07220, 1, 1;
L_0x27b08460 .part L_0x27b24b20, 2, 2;
L_0x27b08540 .part v0x27adf120_0, 2, 2;
L_0x27b08670 .functor MUXZ 2, L_0x27b08540, L_0x27b08460, L_0x27b08350, C4<>;
L_0x27b08800 .concat8 [ 2 2 0 0], L_0x27b08c70, L_0x27b08670;
L_0x27b088f0 .part L_0x27b07220, 0, 1;
L_0x27b08ac0 .part L_0x27b24b20, 0, 2;
L_0x27b08b60 .part v0x27adf120_0, 0, 2;
L_0x27b08c70 .functor MUXZ 2, L_0x27b08b60, L_0x27b08ac0, L_0x27b08a20, C4<>;
S_0x27ade5f0 .scope module, "condregE" "registro_flanco_positivo" 7 146, 9 66 0, S_0x27adc890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x27ade7a0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x27ade890_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27ade980_0 .net "d", 3 0, L_0x27b07e00;  1 drivers
v0x27adea40_0 .var "q", 3 0;
v0x27adeb40_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
E_0x27ad1e70 .event posedge, v0x27adeb40_0, v0x27ad2290_0;
S_0x27adec90 .scope module, "flagsreg" "registro_flanco_positivo" 7 154, 9 66 0, S_0x27adc890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x27adee70 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x27adef70_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27adf060_0 .net "d", 3 0, L_0x27b08800;  alias, 1 drivers
v0x27adf120_0 .var "q", 3 0;
v0x27adf220_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27adf340 .scope module, "flushedregsE" "registro_flanco_positivo_habilitacion_limpieza" 7 128, 9 25 0, S_0x27adc890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 7 "d";
    .port_info 5 /OUTPUT 7 "q";
P_0x27adf520 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000000111>;
v0x27adf6a0_0 .net "clear", 0 0, L_0x27b257f0;  alias, 1 drivers
v0x27adf780_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27adf840_0 .net "d", 6 0, L_0x27b07090;  1 drivers
L_0x742930544690 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x27adf910_0 .net "en", 0 0, L_0x742930544690;  1 drivers
v0x27adf9d0_0 .var "q", 6 0;
v0x27adfb00_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27adfcf0 .scope module, "regsE" "registro_flanco_positivo" 7 138, 9 66 0, S_0x27adc890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 7 "d";
    .port_info 3 /OUTPUT 7 "q";
P_0x27adff20 .param/l "WIDTH" 0 9 72, +C4<000000000000000000000000000000111>;
v0x27adffc0_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27ae0080_0 .net "d", 6 0, L_0x27b07950;  1 drivers
v0x27ae0160_0 .var "q", 6 0;
v0x27ae0220_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27ae0370 .scope module, "regs_M" "registro_flanco_positivo" 7 179, 9 66 0, S_0x27adc890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x27ae0500 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x27ae0660_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27ae0720_0 .net "d", 3 0, L_0x27b091d0;  1 drivers
v0x27ae0800_0 .var "q", 3 0;
v0x27ae08f0_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27ae0a40 .scope module, "regs_W" "registro_flanco_positivo" 7 187, 9 66 0, S_0x27adc890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /OUTPUT 3 "q";
P_0x27ae0bd0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000011>;
v0x27ae0d30_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27ae0df0_0 .net "d", 2 0, L_0x27b099d0;  1 drivers
v0x27ae0ed0_0 .var "q", 2 0;
v0x27ae0fc0_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27ae5f20 .scope module, "Data_path" "datapath" 6 63, 10 1 0, S_0x27adc3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrcD";
    .port_info 3 /INPUT 2 "ImmSrcD";
    .port_info 4 /INPUT 1 "ALUSrcE";
    .port_info 5 /INPUT 1 "BranchTakenE";
    .port_info 6 /INPUT 5 "ALUControlE";
    .port_info 7 /INPUT 1 "CarryE";
    .port_info 8 /INPUT 1 "MemtoRegW";
    .port_info 9 /INPUT 1 "PCSrcW";
    .port_info 10 /INPUT 1 "RegWriteW";
    .port_info 11 /OUTPUT 32 "PCF";
    .port_info 12 /INPUT 32 "InstrF";
    .port_info 13 /OUTPUT 32 "InstrD";
    .port_info 14 /OUTPUT 32 "ALUOutM";
    .port_info 15 /OUTPUT 32 "WriteDataM";
    .port_info 16 /INPUT 32 "ReadDataM";
    .port_info 17 /OUTPUT 5 "ALUFlagsE";
    .port_info 18 /OUTPUT 1 "Match_1E_M";
    .port_info 19 /OUTPUT 1 "Match_1E_W";
    .port_info 20 /OUTPUT 1 "Match_2E_M";
    .port_info 21 /OUTPUT 1 "Match_2E_W";
    .port_info 22 /OUTPUT 1 "Match_12D_E";
    .port_info 23 /INPUT 2 "ForwardAE";
    .port_info 24 /INPUT 2 "ForwardBE";
    .port_info 25 /INPUT 1 "StallF";
    .port_info 26 /INPUT 1 "StallD";
    .port_info 27 /INPUT 1 "FlushD";
P_0x27ae0c70 .param/l "ALUCONTROL_WIDTH" 0 10 35, +C4<00000000000000000000000000000101>;
P_0x27ae0cb0 .param/l "ALU_FLAGS_WIDTH" 1 10 34, +C4<00000000000000000000000000000101>;
L_0x27b0aae0 .functor NOT 1, L_0x27b25660, C4<0>, C4<0>, C4<0>;
L_0x27b0abf0 .functor BUFZ 32, L_0x27b0ab50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x27b1ad00 .functor NOT 1, L_0x27b255f0, C4<0>, C4<0>, C4<0>;
L_0x27b25510 .functor OR 1, L_0x27b253d0, L_0x27b25470, C4<0>, C4<0>;
v0x27afdb70_0 .net "ALUControlE", 4 0, L_0x27b07ba0;  alias, 1 drivers
v0x27afdca0_0 .net "ALUFlagsE", 4 0, L_0x27b24b20;  alias, 1 drivers
v0x27afdd60_0 .net "ALUOutM", 31 0, v0x27af0ec0_0;  alias, 1 drivers
v0x27afde00_0 .net "ALUOutW", 31 0, v0x27af0840_0;  1 drivers
v0x27afdf10_0 .net "ALUResultE", 31 0, v0x27ae7f90_0;  1 drivers
v0x27afe020_0 .net "ALUSrcE", 0 0, L_0x27b07b00;  alias, 1 drivers
v0x27afe110_0 .net "BranchTakenE", 0 0, L_0x27b08e00;  alias, 1 drivers
v0x27afe200_0 .net8 "CarryE", 0 0, RS_0x74293058d768;  alias, 2 drivers
v0x27afe2f0_0 .net "ExtImmD", 31 0, v0x27af3150_0;  1 drivers
v0x27afe3b0_0 .net "ExtImmE", 31 0, v0x27af38c0_0;  1 drivers
v0x27afe4c0_0 .net "FlushD", 0 0, L_0x27b259f0;  alias, 1 drivers
v0x27afe560_0 .net "ForwardAE", 1 0, v0x27b01450_0;  alias, 1 drivers
v0x27afe600_0 .net "ForwardBE", 1 0, v0x27b01540_0;  alias, 1 drivers
v0x27afe6a0_0 .net "ImmSrcD", 1 0, L_0x27b05430;  alias, 1 drivers
v0x27afe790_0 .net "InstrD", 31 0, v0x27af4180_0;  alias, 1 drivers
v0x27afe850_0 .net "InstrF", 31 0, L_0x27b25e20;  alias, 1 drivers
v0x27afe940_0 .net "Match_12D_E", 0 0, L_0x27b25510;  alias, 1 drivers
v0x27afea00_0 .net "Match_1D_E", 0 0, L_0x27b253d0;  1 drivers
v0x27afeaa0_0 .net "Match_1E_M", 0 0, L_0x27b25030;  alias, 1 drivers
v0x27afeb40_0 .net "Match_1E_W", 0 0, L_0x27b250d0;  alias, 1 drivers
v0x27afebe0_0 .net "Match_2D_E", 0 0, L_0x27b25470;  1 drivers
v0x27afec80_0 .net "Match_2E_M", 0 0, L_0x27b25170;  alias, 1 drivers
v0x27afed20_0 .net "Match_2E_W", 0 0, L_0x27b252a0;  alias, 1 drivers
v0x27afedc0_0 .net "MemtoRegW", 0 0, L_0x27b09c60;  alias, 1 drivers
v0x27afeeb0_0 .net "PCF", 31 0, v0x27af7c70_0;  alias, 1 drivers
v0x27afef50_0 .net "PCPlus4F", 31 0, L_0x27b0ab50;  1 drivers
v0x27aff040_0 .net "PCPlus8D", 31 0, L_0x27b0abf0;  1 drivers
v0x27aff0e0_0 .net "PCSrcW", 0 0, L_0x27b09fa0;  alias, 1 drivers
v0x27aff1d0_0 .net "PCnext1F", 31 0, L_0x27b0a880;  1 drivers
v0x27aff2c0_0 .net "PCnextF", 31 0, L_0x27b0a920;  1 drivers
v0x27aff3b0_0 .net "RA1D", 3 0, L_0x27b0a210;  1 drivers
v0x27aff450_0 .net "RA1E", 3 0, v0x27af8ac0_0;  1 drivers
v0x27aff4f0_0 .net "RA2D", 3 0, L_0x27b0a560;  1 drivers
v0x27aff850_0 .net "RA2E", 3 0, v0x27af9900_0;  1 drivers
v0x27aff910_0 .net "ReadDataM", 31 0, L_0x27b26070;  alias, 1 drivers
v0x27aff9d0_0 .net "ReadDataW", 31 0, v0x27afadd0_0;  1 drivers
v0x27affa90_0 .net "RegSrcD", 1 0, L_0x27b050c0;  alias, 1 drivers
v0x27affb50_0 .net "RegWriteW", 0 0, L_0x27b09d90;  alias, 1 drivers
v0x27affc40_0 .net "ResultW", 31 0, L_0x27b24f90;  1 drivers
v0x27affce0_0 .net "SrcAE", 31 0, L_0x27b1b9c0;  1 drivers
v0x27affdf0_0 .net "SrcBE", 31 0, L_0x27b1c000;  1 drivers
v0x27afff00_0 .net "StallD", 0 0, L_0x27b255f0;  alias, 1 drivers
v0x27afffc0_0 .net "StallF", 0 0, L_0x27b25660;  alias, 1 drivers
v0x27b00080_0 .net "WA3E", 3 0, v0x27afc4a0_0;  1 drivers
v0x27b001d0_0 .net "WA3M", 3 0, v0x27afcb80_0;  1 drivers
v0x27b00320_0 .net "WA3W", 3 0, v0x27afd260_0;  1 drivers
v0x27b00470_0 .net "WriteDataE", 31 0, L_0x27b1bee0;  1 drivers
v0x27b00530_0 .net "WriteDataM", 31 0, v0x27afd970_0;  alias, 1 drivers
o0x74293058f208 .functor BUFZ 1, C4<z>; HiZ drive
v0x27b005f0_0 .net "carryE", 0 0, o0x74293058f208;  0 drivers
v0x27b00690_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27b00730_0 .net "rd1D", 31 0, L_0x27b1aff0;  1 drivers
v0x27b007d0_0 .net "rd1E", 31 0, v0x27afa010_0;  1 drivers
v0x27b00890_0 .net "rd2D", 31 0, L_0x27b1b440;  1 drivers
v0x27b009a0_0 .net "rd2E", 31 0, v0x27afa6f0_0;  1 drivers
v0x27b00ab0_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
L_0x27b0a2b0 .part v0x27af4180_0, 16, 4;
L_0x27b0a3e0 .part L_0x27b050c0, 0, 1;
L_0x27b0a600 .part v0x27af4180_0, 0, 4;
L_0x27b0a6a0 .part v0x27af4180_0, 12, 4;
L_0x27b0a790 .part L_0x27b050c0, 1, 1;
L_0x27b1b660 .part v0x27af4180_0, 0, 24;
L_0x27b1b740 .part v0x27af4180_0, 12, 4;
S_0x27ae6560 .scope module, "ALU" "alu" 10 254, 11 1 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 5 "ALUControl";
    .port_info 3 /INPUT 1 "CarryIn";
    .port_info 4 /OUTPUT 32 "Result";
    .port_info 5 /OUTPUT 5 "ALUFlags";
P_0x27ae6740 .param/l "ADC" 1 11 16, C4<00001>;
P_0x27ae6780 .param/l "ADD" 1 11 15, C4<00000>;
P_0x27ae67c0 .param/l "ALUCONTROL_WIDTH" 0 11 10, +C4<00000000000000000000000000000101>;
P_0x27ae6800 .param/l "ALU_FLAGS_WIDTH" 1 11 11, +C4<00000000000000000000000000000101>;
P_0x27ae6840 .param/l "AND_OP" 1 11 36, C4<10000>;
P_0x27ae6880 .param/l "ASHIFT" 1 11 50, C4<11011>;
P_0x27ae68c0 .param/l "BIC" 1 11 37, C4<10001>;
P_0x27ae6900 .param/l "CMN" 1 11 42, C4<10101>;
P_0x27ae6940 .param/l "CMP" 1 11 45, C4<11000>;
P_0x27ae6980 .param/l "DATA_WIDTH" 0 11 12, +C4<00000000000000000000000000100000>;
P_0x27ae69c0 .param/l "EOR" 1 11 40, C4<10100>;
P_0x27ae6a00 .param/l "LSHIFT" 1 11 48, C4<11100>;
P_0x27ae6a40 .param/l "MOV" 1 11 47, C4<11001>;
P_0x27ae6a80 .param/l "MUL" 1 11 24, C4<00111>;
P_0x27ae6ac0 .param/l "ORN" 1 11 39, C4<10011>;
P_0x27ae6b00 .param/l "ORR" 1 11 38, C4<10010>;
P_0x27ae6b40 .param/l "QADD" 1 11 17, C4<00010>;
P_0x27ae6b80 .param/l "QSUB" 1 11 22, C4<00110>;
P_0x27ae6bc0 .param/l "ROR" 1 11 51, C4<11101>;
P_0x27ae6c00 .param/l "RRX" 1 11 52, C4<11110>;
P_0x27ae6c40 .param/l "RSB" 1 11 21, C4<00101>;
P_0x27ae6c80 .param/l "RSHIFT" 1 11 49, C4<11010>;
P_0x27ae6cc0 .param/l "SATURATED_MAX" 1 11 62, C4<01111111111111111111111111111111>;
P_0x27ae6d00 .param/l "SATURATED_MIN" 1 11 63, C4<10000000000000000000000000000000>;
P_0x27ae6d40 .param/l "SBC" 1 11 20, C4<00100>;
P_0x27ae6d80 .param/l "SDIV" 1 11 34, C4<01111>;
P_0x27ae6dc0 .param/l "SUB" 1 11 19, C4<00011>;
P_0x27ae6e00 .param/l "TEQ" 1 11 44, C4<10111>;
P_0x27ae6e40 .param/l "TST" 1 11 43, C4<10110>;
P_0x27ae6e80 .param/l "UDIV" 1 11 33, C4<01110>;
L_0x27b1d030 .functor AND 1, L_0x27b1d490, L_0x27b1d530, C4<1>, C4<1>;
L_0x27b1c440 .functor AND 1, L_0x27b1d730, L_0x27b1d7d0, C4<1>, C4<1>;
L_0x27b1d9e0 .functor OR 1, L_0x27b1d030, L_0x27b1c440, C4<0>, C4<0>;
L_0x27b1dce0 .functor AND 1, L_0x27b1daf0, L_0x27b1db90, C4<1>, C4<1>;
L_0x27b1de20 .functor OR 1, L_0x27b1d9e0, L_0x27b1dce0, C4<0>, C4<0>;
L_0x27b1df30 .functor NOT 1, L_0x27b1d870, C4<0>, C4<0>, C4<0>;
L_0x27b1e190 .functor AND 1, L_0x27b1df30, L_0x27b1e030, C4<1>, C4<1>;
L_0x27b1e4b0 .functor AND 1, L_0x27b1e2a0, L_0x27b1e340, C4<1>, C4<1>;
L_0x27b1e610 .functor OR 1, L_0x27b1e190, L_0x27b1e4b0, C4<0>, C4<0>;
L_0x27b1ea50 .functor NOT 1, L_0x27b1e8d0, C4<0>, C4<0>, C4<0>;
L_0x27b1eb10 .functor AND 1, L_0x27b1e720, L_0x27b1ea50, C4<1>, C4<1>;
L_0x27b1ebd0 .functor OR 1, L_0x27b1e610, L_0x27b1eb10, C4<0>, C4<0>;
L_0x27b1f110 .functor XOR 1, L_0x27b207f0, L_0x27b208e0, C4<0>, C4<0>;
L_0x27b20f90 .functor XOR 1, L_0x27b20c80, L_0x27b20ef0, C4<0>, C4<0>;
L_0x27b1ece0 .functor OR 1, L_0x27b21f70, L_0x27b22260, C4<0>, C4<0>;
L_0x27b22900 .functor OR 1, L_0x27b1ece0, L_0x27b22420, C4<0>, C4<0>;
L_0x742930545068 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x27b23910 .functor XNOR 1, L_0x27b23660, L_0x742930545068, C4<0>, C4<0>;
L_0x27b23f90 .functor XOR 1, L_0x27b23a20, L_0x27b23cd0, C4<0>, C4<0>;
L_0x27b241e0 .functor XOR 1, L_0x27b23f90, L_0x27b24140, C4<0>, C4<0>;
L_0x27b242f0 .functor NOT 1, L_0x27b241e0, C4<0>, C4<0>, C4<0>;
L_0x27b24460 .functor AND 1, L_0x27b23910, L_0x27b242f0, C4<1>, C4<1>;
L_0x27b24840 .functor XOR 1, L_0x27b240a0, L_0x27b247a0, C4<0>, C4<0>;
L_0x27b24a10 .functor AND 1, L_0x27b24460, L_0x27b24840, C4<1>, C4<1>;
v0x27ae7cf0_0 .net "ALUControl", 4 0, L_0x27b07ba0;  alias, 1 drivers
v0x27ae7e00_0 .net "ALUFlags", 4 0, L_0x27b24b20;  alias, 1 drivers
v0x27ae7ef0_0 .net "CarryIn", 0 0, o0x74293058f208;  alias, 0 drivers
v0x27ae7f90_0 .var "Result", 31 0;
L_0x742930544b58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ae8070_0 .net *"_ivl_101", 26 0, L_0x742930544b58;  1 drivers
v0x27ae81a0_0 .net *"_ivl_102", 31 0, L_0x27b1f070;  1 drivers
v0x27ae8280_0 .net *"_ivl_105", 0 0, L_0x27b1f220;  1 drivers
L_0x742930544ba0 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0x27ae8360_0 .net/2u *"_ivl_106", 4 0, L_0x742930544ba0;  1 drivers
v0x27ae8440_0 .net *"_ivl_108", 0 0, L_0x27b1f410;  1 drivers
v0x27ae8500_0 .net *"_ivl_110", 31 0, L_0x27b1f500;  1 drivers
L_0x742930544be8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ae85e0_0 .net *"_ivl_113", 26 0, L_0x742930544be8;  1 drivers
L_0x742930544c30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x27ae86c0_0 .net/2u *"_ivl_114", 31 0, L_0x742930544c30;  1 drivers
v0x27ae87a0_0 .net *"_ivl_116", 31 0, L_0x27b1f730;  1 drivers
v0x27ae8880_0 .net *"_ivl_119", 0 0, L_0x27b1f8a0;  1 drivers
L_0x742930544918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae8960_0 .net/2u *"_ivl_12", 0 0, L_0x742930544918;  1 drivers
L_0x742930544c78 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x27ae8a40_0 .net/2u *"_ivl_120", 4 0, L_0x742930544c78;  1 drivers
v0x27ae8b20_0 .net *"_ivl_122", 0 0, L_0x27b1fab0;  1 drivers
v0x27ae8be0_0 .net *"_ivl_125", 0 0, L_0x27b1fba0;  1 drivers
L_0x742930544cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae8cc0_0 .net/2u *"_ivl_126", 0 0, L_0x742930544cc0;  1 drivers
v0x27ae8da0_0 .net *"_ivl_128", 0 0, L_0x27b1f9c0;  1 drivers
v0x27ae8e80_0 .net *"_ivl_130", 0 0, L_0x27b1fe60;  1 drivers
L_0x742930544d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27ae8f60_0 .net/2u *"_ivl_136", 31 0, L_0x742930544d08;  1 drivers
v0x27ae9040_0 .net *"_ivl_14", 32 0, L_0x27b1c790;  1 drivers
L_0x742930544d50 .functor BUFT 1, C4<00010>, C4<0>, C4<0>, C4<0>;
v0x27ae9120_0 .net/2u *"_ivl_140", 4 0, L_0x742930544d50;  1 drivers
v0x27ae9200_0 .net *"_ivl_142", 0 0, L_0x27b205a0;  1 drivers
v0x27ae92c0_0 .net *"_ivl_145", 0 0, L_0x27b207f0;  1 drivers
v0x27ae93a0_0 .net *"_ivl_147", 0 0, L_0x27b208e0;  1 drivers
v0x27ae9480_0 .net *"_ivl_148", 0 0, L_0x27b1f110;  1 drivers
L_0x742930544d98 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x27ae9540_0 .net/2u *"_ivl_150", 4 0, L_0x742930544d98;  1 drivers
v0x27ae9620_0 .net *"_ivl_152", 0 0, L_0x27b20b90;  1 drivers
v0x27ae96e0_0 .net *"_ivl_155", 0 0, L_0x27b20c80;  1 drivers
v0x27ae97c0_0 .net *"_ivl_157", 0 0, L_0x27b20ef0;  1 drivers
v0x27ae98a0_0 .net *"_ivl_158", 0 0, L_0x27b20f90;  1 drivers
L_0x742930544960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae9960_0 .net/2u *"_ivl_16", 0 0, L_0x742930544960;  1 drivers
L_0x742930544de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27ae9a40_0 .net/2u *"_ivl_160", 0 0, L_0x742930544de0;  1 drivers
v0x27ae9b20_0 .net *"_ivl_162", 0 0, L_0x27b21120;  1 drivers
L_0x742930544e28 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x27ae9c00_0 .net/2u *"_ivl_166", 4 0, L_0x742930544e28;  1 drivers
v0x27ae9ce0_0 .net *"_ivl_168", 0 0, L_0x27b215d0;  1 drivers
v0x27ae9da0_0 .net *"_ivl_171", 0 0, L_0x27b21860;  1 drivers
L_0x742930544e70 .functor BUFT 1, C4<00011>, C4<0>, C4<0>, C4<0>;
v0x27ae9e80_0 .net/2u *"_ivl_172", 4 0, L_0x742930544e70;  1 drivers
v0x27ae9f60_0 .net *"_ivl_174", 0 0, L_0x27b21900;  1 drivers
v0x27aea020_0 .net *"_ivl_177", 0 0, L_0x27b21b50;  1 drivers
L_0x742930544eb8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x27aea100_0 .net/2u *"_ivl_178", 4 0, L_0x742930544eb8;  1 drivers
v0x27aea1e0_0 .net *"_ivl_18", 32 0, L_0x27b1c880;  1 drivers
v0x27aea2c0_0 .net *"_ivl_180", 0 0, L_0x27b21bf0;  1 drivers
L_0x742930544f00 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x27aea380_0 .net/2u *"_ivl_182", 4 0, L_0x742930544f00;  1 drivers
v0x27aea460_0 .net *"_ivl_184", 0 0, L_0x27b21e50;  1 drivers
L_0x742930544f48 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x27aea520_0 .net/2u *"_ivl_186", 4 0, L_0x742930544f48;  1 drivers
v0x27aea600_0 .net *"_ivl_188", 0 0, L_0x27b21f70;  1 drivers
L_0x742930544f90 .functor BUFT 1, C4<11010>, C4<0>, C4<0>, C4<0>;
v0x27aea6c0_0 .net/2u *"_ivl_190", 4 0, L_0x742930544f90;  1 drivers
v0x27aea7a0_0 .net *"_ivl_192", 0 0, L_0x27b22260;  1 drivers
v0x27aea860_0 .net *"_ivl_195", 0 0, L_0x27b1ece0;  1 drivers
L_0x742930544fd8 .functor BUFT 1, C4<11011>, C4<0>, C4<0>, C4<0>;
v0x27aea920_0 .net/2u *"_ivl_196", 4 0, L_0x742930544fd8;  1 drivers
v0x27aeaa00_0 .net *"_ivl_198", 0 0, L_0x27b22420;  1 drivers
L_0x742930544888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27aeaac0_0 .net/2u *"_ivl_2", 0 0, L_0x742930544888;  1 drivers
v0x27aeaba0_0 .net *"_ivl_201", 0 0, L_0x27b22900;  1 drivers
L_0x742930545020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27aeac60_0 .net/2u *"_ivl_202", 0 0, L_0x742930545020;  1 drivers
v0x27aead40_0 .net *"_ivl_204", 0 0, L_0x27b22aa0;  1 drivers
v0x27aeae20_0 .net *"_ivl_206", 0 0, L_0x27b22c30;  1 drivers
v0x27aeaf00_0 .net *"_ivl_208", 0 0, L_0x27b22fb0;  1 drivers
v0x27aeafe0_0 .net *"_ivl_210", 0 0, L_0x27b23140;  1 drivers
v0x27aeb0c0_0 .net *"_ivl_215", 0 0, L_0x27b23660;  1 drivers
v0x27aeb1a0_0 .net/2u *"_ivl_216", 0 0, L_0x742930545068;  1 drivers
v0x27aeb280_0 .net *"_ivl_218", 0 0, L_0x27b23910;  1 drivers
L_0x7429305449a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27aeb340_0 .net/2u *"_ivl_22", 31 0, L_0x7429305449a8;  1 drivers
v0x27aeb830_0 .net *"_ivl_221", 0 0, L_0x27b23a20;  1 drivers
v0x27aeb910_0 .net *"_ivl_223", 0 0, L_0x27b23cd0;  1 drivers
v0x27aeb9f0_0 .net *"_ivl_224", 0 0, L_0x27b23f90;  1 drivers
v0x27aebad0_0 .net *"_ivl_227", 0 0, L_0x27b24140;  1 drivers
v0x27aebbb0_0 .net *"_ivl_228", 0 0, L_0x27b241e0;  1 drivers
v0x27aebc90_0 .net *"_ivl_230", 0 0, L_0x27b242f0;  1 drivers
v0x27aebd70_0 .net *"_ivl_232", 0 0, L_0x27b24460;  1 drivers
v0x27aebe50_0 .net *"_ivl_235", 0 0, L_0x27b240a0;  1 drivers
v0x27aebf30_0 .net *"_ivl_237", 0 0, L_0x27b247a0;  1 drivers
v0x27aec010_0 .net *"_ivl_238", 0 0, L_0x27b24840;  1 drivers
v0x27aec0f0_0 .net *"_ivl_24", 0 0, L_0x27b1caf0;  1 drivers
v0x27aec1b0_0 .net *"_ivl_26", 31 0, L_0x27b1cc30;  1 drivers
L_0x7429305449f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27aec290_0 .net/2u *"_ivl_28", 31 0, L_0x7429305449f0;  1 drivers
L_0x742930544a38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27aec370_0 .net/2u *"_ivl_32", 31 0, L_0x742930544a38;  1 drivers
v0x27aec450_0 .net *"_ivl_34", 0 0, L_0x27b1cea0;  1 drivers
v0x27aec510_0 .net *"_ivl_36", 31 0, L_0x27b1cf90;  1 drivers
L_0x742930544a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27aec5f0_0 .net/2u *"_ivl_38", 31 0, L_0x742930544a80;  1 drivers
v0x27aec6d0_0 .net *"_ivl_4", 32 0, L_0x27b1c1d0;  1 drivers
v0x27aec7b0_0 .net *"_ivl_45", 0 0, L_0x27b1d490;  1 drivers
v0x27aec890_0 .net *"_ivl_47", 0 0, L_0x27b1d530;  1 drivers
v0x27aec970_0 .net *"_ivl_48", 0 0, L_0x27b1d030;  1 drivers
v0x27aeca50_0 .net *"_ivl_51", 0 0, L_0x27b1d730;  1 drivers
v0x27aecb30_0 .net *"_ivl_53", 0 0, L_0x27b1d7d0;  1 drivers
v0x27aecc10_0 .net *"_ivl_54", 0 0, L_0x27b1c440;  1 drivers
v0x27aeccf0_0 .net *"_ivl_56", 0 0, L_0x27b1d9e0;  1 drivers
v0x27aecdd0_0 .net *"_ivl_59", 0 0, L_0x27b1daf0;  1 drivers
L_0x7429305448d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x27aeceb0_0 .net/2u *"_ivl_6", 0 0, L_0x7429305448d0;  1 drivers
v0x27aecf90_0 .net *"_ivl_61", 0 0, L_0x27b1db90;  1 drivers
v0x27aed070_0 .net *"_ivl_62", 0 0, L_0x27b1dce0;  1 drivers
v0x27aed150_0 .net *"_ivl_67", 0 0, L_0x27b1d870;  1 drivers
v0x27aed230_0 .net *"_ivl_68", 0 0, L_0x27b1df30;  1 drivers
v0x27aed310_0 .net *"_ivl_71", 0 0, L_0x27b1e030;  1 drivers
v0x27aed3f0_0 .net *"_ivl_72", 0 0, L_0x27b1e190;  1 drivers
v0x27aed4d0_0 .net *"_ivl_75", 0 0, L_0x27b1e2a0;  1 drivers
v0x27aed5b0_0 .net *"_ivl_77", 0 0, L_0x27b1e340;  1 drivers
v0x27aed690_0 .net *"_ivl_78", 0 0, L_0x27b1e4b0;  1 drivers
v0x27aed770_0 .net *"_ivl_8", 32 0, L_0x27b1c300;  1 drivers
v0x27aed850_0 .net *"_ivl_80", 0 0, L_0x27b1e610;  1 drivers
v0x27aed930_0 .net *"_ivl_83", 0 0, L_0x27b1e720;  1 drivers
v0x27aeda10_0 .net *"_ivl_85", 0 0, L_0x27b1e8d0;  1 drivers
v0x27aedaf0_0 .net *"_ivl_86", 0 0, L_0x27b1ea50;  1 drivers
v0x27aedbd0_0 .net *"_ivl_88", 0 0, L_0x27b1eb10;  1 drivers
L_0x742930544ac8 .functor BUFT 1, C4<11100>, C4<0>, C4<0>, C4<0>;
v0x27aedcb0_0 .net/2u *"_ivl_92", 4 0, L_0x742930544ac8;  1 drivers
v0x27aedd90_0 .net *"_ivl_94", 0 0, L_0x27b1ed50;  1 drivers
L_0x742930544b10 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x27aede50_0 .net/2u *"_ivl_96", 31 0, L_0x742930544b10;  1 drivers
v0x27aedf30_0 .net *"_ivl_98", 31 0, L_0x27b1ee40;  1 drivers
v0x27aee010_0 .net "a", 31 0, L_0x27b1b9c0;  alias, 1 drivers
v0x27aee0f0_0 .net "b", 31 0, L_0x27b1c000;  alias, 1 drivers
v0x27aee1d0_0 .net "carry", 0 0, L_0x27b234d0;  1 drivers
v0x27aee290_0 .net "carry_adc", 0 0, L_0x27b1de20;  1 drivers
v0x27aee350_0 .net "carry_sbc", 0 0, L_0x27b1ebd0;  1 drivers
v0x27aee410_0 .net "carry_shift", 0 0, L_0x27b20130;  1 drivers
v0x27aee4d0_0 .net "carry_sub", 0 0, L_0x27b1d260;  1 drivers
v0x27aee590_0 .net "extended_add", 32 0, L_0x27b1c3a0;  1 drivers
v0x27aee670_0 .net "extended_sub", 32 0, L_0x27b1c9b0;  1 drivers
v0x27aee750_0 .net "neg", 0 0, L_0x27b202c0;  1 drivers
v0x27aee810_0 .net "overflow", 0 0, L_0x27b24a10;  1 drivers
v0x27aee8d0_0 .net "saturated", 0 0, L_0x27b21440;  1 drivers
v0x27aee990_0 .net "sdiv_result", 31 0, L_0x27b1ccd0;  1 drivers
v0x27aeea70_0 .net "shift_amount", 4 0, L_0x27b1c0a0;  1 drivers
v0x27aeeb50_0 .net "udiv_result", 31 0, L_0x27b1d0a0;  1 drivers
v0x27aeec30_0 .net "zero", 0 0, L_0x27b204b0;  1 drivers
E_0x27ae7c60/0 .event anyedge, v0x27ae1210_0, v0x27aee010_0, v0x27aee0f0_0, v0x27ae7ef0_0;
E_0x27ae7c60/1 .event anyedge, v0x27aee590_0, v0x27aee670_0, v0x27aeeb50_0, v0x27aee990_0;
E_0x27ae7c60/2 .event anyedge, v0x27aeea70_0;
E_0x27ae7c60 .event/or E_0x27ae7c60/0, E_0x27ae7c60/1, E_0x27ae7c60/2;
L_0x27b1c0a0 .part L_0x27b1c000, 0, 5;
L_0x27b1c1d0 .concat [ 32 1 0 0], L_0x27b1b9c0, L_0x742930544888;
L_0x27b1c300 .concat [ 32 1 0 0], L_0x27b1c000, L_0x7429305448d0;
L_0x27b1c3a0 .arith/sum 33, L_0x27b1c1d0, L_0x27b1c300;
L_0x27b1c790 .concat [ 32 1 0 0], L_0x27b1b9c0, L_0x742930544918;
L_0x27b1c880 .concat [ 32 1 0 0], L_0x27b1c000, L_0x742930544960;
L_0x27b1c9b0 .arith/sub 33, L_0x27b1c790, L_0x27b1c880;
L_0x27b1caf0 .cmp/ne 32, L_0x27b1c000, L_0x7429305449a8;
L_0x27b1cc30 .arith/div 32, L_0x27b1b9c0, L_0x27b1c000;
L_0x27b1ccd0 .functor MUXZ 32, L_0x7429305449f0, L_0x27b1cc30, L_0x27b1caf0, C4<>;
L_0x27b1cea0 .cmp/ne 32, L_0x27b1c000, L_0x742930544a38;
L_0x27b1cf90 .arith/div 32, L_0x27b1b9c0, L_0x27b1c000;
L_0x27b1d0a0 .functor MUXZ 32, L_0x742930544a80, L_0x27b1cf90, L_0x27b1cea0, C4<>;
L_0x27b1d260 .part L_0x27b1b9c0, 0, 1;
L_0x27b1d490 .part L_0x27b1b9c0, 0, 1;
L_0x27b1d530 .part L_0x27b1c000, 0, 1;
L_0x27b1d730 .part L_0x27b1c000, 0, 1;
L_0x27b1d7d0 .part v0x27ae7f90_0, 0, 1;
L_0x27b1daf0 .part v0x27ae7f90_0, 0, 1;
L_0x27b1db90 .part L_0x27b1b9c0, 0, 1;
L_0x27b1d870 .part L_0x27b1b9c0, 0, 1;
L_0x27b1e030 .part L_0x27b1c000, 0, 1;
L_0x27b1e2a0 .part L_0x27b1c000, 0, 1;
L_0x27b1e340 .part v0x27ae7f90_0, 0, 1;
L_0x27b1e720 .part v0x27ae7f90_0, 0, 1;
L_0x27b1e8d0 .part L_0x27b1b9c0, 0, 1;
L_0x27b1ed50 .cmp/eq 5, L_0x27b07ba0, L_0x742930544ac8;
L_0x27b1ee40 .concat [ 5 27 0 0], L_0x27b1c0a0, L_0x742930544b58;
L_0x27b1f070 .arith/sub 32, L_0x742930544b10, L_0x27b1ee40;
L_0x27b1f220 .part/v L_0x27b1b9c0, L_0x27b1f070, 1;
L_0x27b1f410 .cmp/eq 5, L_0x27b07ba0, L_0x742930544ba0;
L_0x27b1f500 .concat [ 5 27 0 0], L_0x27b1c0a0, L_0x742930544be8;
L_0x27b1f730 .arith/sub 32, L_0x27b1f500, L_0x742930544c30;
L_0x27b1f8a0 .part/v L_0x27b1b9c0, L_0x27b1f730, 1;
L_0x27b1fab0 .cmp/eq 5, L_0x27b07ba0, L_0x742930544c78;
L_0x27b1fba0 .part L_0x27b1b9c0, 31, 1;
L_0x27b1f9c0 .functor MUXZ 1, L_0x742930544cc0, L_0x27b1fba0, L_0x27b1fab0, C4<>;
L_0x27b1fe60 .functor MUXZ 1, L_0x27b1f9c0, L_0x27b1f8a0, L_0x27b1f410, C4<>;
L_0x27b20130 .functor MUXZ 1, L_0x27b1fe60, L_0x27b1f220, L_0x27b1ed50, C4<>;
L_0x27b202c0 .part v0x27ae7f90_0, 31, 1;
L_0x27b204b0 .cmp/eq 32, v0x27ae7f90_0, L_0x742930544d08;
L_0x27b205a0 .cmp/eq 5, L_0x27b07ba0, L_0x742930544d50;
L_0x27b207f0 .part L_0x27b1c3a0, 32, 1;
L_0x27b208e0 .part L_0x27b1c3a0, 31, 1;
L_0x27b20b90 .cmp/eq 5, L_0x27b07ba0, L_0x742930544d98;
L_0x27b20c80 .part L_0x27b1c9b0, 32, 1;
L_0x27b20ef0 .part L_0x27b1c9b0, 31, 1;
L_0x27b21120 .functor MUXZ 1, L_0x742930544de0, L_0x27b20f90, L_0x27b20b90, C4<>;
L_0x27b21440 .functor MUXZ 1, L_0x27b21120, L_0x27b1f110, L_0x27b205a0, C4<>;
L_0x27b215d0 .cmp/eq 5, L_0x27b07ba0, L_0x742930544e28;
L_0x27b21860 .part L_0x27b1c3a0, 32, 1;
L_0x27b21900 .cmp/eq 5, L_0x27b07ba0, L_0x742930544e70;
L_0x27b21b50 .part L_0x27b1c9b0, 32, 1;
L_0x27b21bf0 .cmp/eq 5, L_0x27b07ba0, L_0x742930544eb8;
L_0x27b21e50 .cmp/eq 5, L_0x27b07ba0, L_0x742930544f00;
L_0x27b21f70 .cmp/eq 5, L_0x27b07ba0, L_0x742930544f48;
L_0x27b22260 .cmp/eq 5, L_0x27b07ba0, L_0x742930544f90;
L_0x27b22420 .cmp/eq 5, L_0x27b07ba0, L_0x742930544fd8;
L_0x27b22aa0 .functor MUXZ 1, L_0x742930545020, L_0x27b20130, L_0x27b22900, C4<>;
L_0x27b22c30 .functor MUXZ 1, L_0x27b22aa0, L_0x27b1ebd0, L_0x27b21e50, C4<>;
L_0x27b22fb0 .functor MUXZ 1, L_0x27b22c30, L_0x27b1de20, L_0x27b21bf0, C4<>;
L_0x27b23140 .functor MUXZ 1, L_0x27b22fb0, L_0x27b21b50, L_0x27b21900, C4<>;
L_0x27b234d0 .functor MUXZ 1, L_0x27b23140, L_0x27b21860, L_0x27b215d0, C4<>;
L_0x27b23660 .part L_0x27b07ba0, 1, 1;
L_0x27b23a20 .part L_0x27b1b9c0, 31, 1;
L_0x27b23cd0 .part L_0x27b1c000, 31, 1;
L_0x27b24140 .part L_0x27b07ba0, 0, 1;
L_0x27b240a0 .part L_0x27b1b9c0, 31, 1;
L_0x27b247a0 .part L_0x27b1c3a0, 31, 1;
LS_0x27b24b20_0_0 .concat [ 1 1 1 1], L_0x27b24a10, o0x74293058f208, L_0x27b204b0, L_0x27b202c0;
LS_0x27b24b20_0_4 .concat [ 1 0 0 0], L_0x27b21440;
L_0x27b24b20 .concat [ 4 1 0 0], LS_0x27b24b20_0_0, LS_0x27b24b20_0_4;
S_0x27aeedf0 .scope module, "Registros" "regfile" 10 144, 12 3 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
v0x27aef0f0 .array "Registros", 0 14, 31 0;
L_0x742930544768 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x27aef1d0_0 .net/2u *"_ivl_0", 3 0, L_0x742930544768;  1 drivers
L_0x7429305447f8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x27aef2b0_0 .net/2u *"_ivl_12", 3 0, L_0x7429305447f8;  1 drivers
v0x27aef370_0 .net *"_ivl_14", 0 0, L_0x27b1b130;  1 drivers
v0x27aef430_0 .net *"_ivl_16", 31 0, L_0x27b1b220;  1 drivers
v0x27aef560_0 .net *"_ivl_18", 5 0, L_0x27b1b300;  1 drivers
v0x27aef640_0 .net *"_ivl_2", 0 0, L_0x27b1ad70;  1 drivers
L_0x742930544840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27aef700_0 .net *"_ivl_21", 1 0, L_0x742930544840;  1 drivers
v0x27aef7e0_0 .net *"_ivl_4", 31 0, L_0x27b1ae10;  1 drivers
v0x27aef8c0_0 .net *"_ivl_6", 5 0, L_0x27b1aeb0;  1 drivers
L_0x7429305447b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x27aef9a0_0 .net *"_ivl_9", 1 0, L_0x7429305447b0;  1 drivers
v0x27aefa80_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27aefb20_0 .net "r15", 31 0, L_0x27b0abf0;  alias, 1 drivers
v0x27aefc00_0 .net "ra1", 3 0, L_0x27b0a210;  alias, 1 drivers
v0x27aefce0_0 .net "ra2", 3 0, L_0x27b0a560;  alias, 1 drivers
v0x27aefdc0_0 .net "rd1", 31 0, L_0x27b1aff0;  alias, 1 drivers
v0x27aefea0_0 .net "rd2", 31 0, L_0x27b1b440;  alias, 1 drivers
v0x27af0090_0 .net "wa3", 3 0, v0x27afd260_0;  alias, 1 drivers
v0x27af0170_0 .net "wd3", 31 0, L_0x27b24f90;  alias, 1 drivers
v0x27af0250_0 .net "we3", 0 0, L_0x27b09d90;  alias, 1 drivers
E_0x27adf5c0 .event negedge, v0x27ad2290_0;
L_0x27b1ad70 .cmp/eq 4, L_0x27b0a210, L_0x742930544768;
L_0x27b1ae10 .array/port v0x27aef0f0, L_0x27b1aeb0;
L_0x27b1aeb0 .concat [ 4 2 0 0], L_0x27b0a210, L_0x7429305447b0;
L_0x27b1aff0 .functor MUXZ 32, L_0x27b1ae10, L_0x27b0abf0, L_0x27b1ad70, C4<>;
L_0x27b1b130 .cmp/eq 4, L_0x27b0a560, L_0x7429305447f8;
L_0x27b1b220 .array/port v0x27aef0f0, L_0x27b1b300;
L_0x27b1b300 .concat [ 4 2 0 0], L_0x27b0a560, L_0x742930544840;
L_0x27b1b440 .functor MUXZ 32, L_0x27b1b220, L_0x27b0abf0, L_0x27b1b130, C4<>;
S_0x27af03f0 .scope module, "alu_out_reg" "registro_flanco_positivo" 10 296, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x27af05b0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x27af06b0_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27af0750_0 .net "d", 31 0, v0x27af0ec0_0;  alias, 1 drivers
v0x27af0840_0 .var "q", 31 0;
v0x27af0910_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27af0a60 .scope module, "alu_res_reg" "registro_flanco_positivo" 10 266, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x27af0c40 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x27af0d10_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27af0dd0_0 .net "d", 31 0, v0x27ae7f90_0;  alias, 1 drivers
v0x27af0ec0_0 .var "q", 31 0;
v0x27af0fe0_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27af11f0 .scope module, "branch_mux" "mux2" 10 104, 9 82 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x27af1420 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x27af1530_0 .net "d0", 31 0, L_0x27b0a880;  alias, 1 drivers
v0x27af1630_0 .net "d1", 31 0, v0x27ae7f90_0;  alias, 1 drivers
v0x27af1740_0 .net "s", 0 0, L_0x27b08e00;  alias, 1 drivers
v0x27af1810_0 .net "y", 31 0, L_0x27b0a920;  alias, 1 drivers
L_0x27b0a920 .functor MUXZ 32, L_0x27b0a880, v0x27ae7f90_0, L_0x27b08e00, C4<>;
S_0x27af1960 .scope module, "by_pass1_mux" "mux3" 10 226, 9 96 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x27af1b40 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x27af1c10_0 .net *"_ivl_1", 0 0, L_0x27b1b7e0;  1 drivers
v0x27af1d10_0 .net *"_ivl_3", 0 0, L_0x27b1b880;  1 drivers
v0x27af1df0_0 .net *"_ivl_4", 31 0, L_0x27b1b920;  1 drivers
v0x27af1ee0_0 .net "d0", 31 0, v0x27afa010_0;  alias, 1 drivers
v0x27af1fc0_0 .net "d1", 31 0, L_0x27b24f90;  alias, 1 drivers
v0x27af20d0_0 .net "d2", 31 0, v0x27af0ec0_0;  alias, 1 drivers
v0x27af2170_0 .net "s", 1 0, v0x27b01450_0;  alias, 1 drivers
v0x27af2250_0 .net "y", 31 0, L_0x27b1b9c0;  alias, 1 drivers
L_0x27b1b7e0 .part v0x27b01450_0, 1, 1;
L_0x27b1b880 .part v0x27b01450_0, 0, 1;
L_0x27b1b920 .functor MUXZ 32, v0x27afa010_0, L_0x27b24f90, L_0x27b1b880, C4<>;
L_0x27b1b9c0 .functor MUXZ 32, L_0x27b1b920, v0x27af0ec0_0, L_0x27b1b7e0, C4<>;
S_0x27af23f0 .scope module, "by_pass2_mux" "mux3" 10 235, 9 96 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x27af25d0 .param/l "WIDTH" 0 9 103, +C4<00000000000000000000000000100000>;
v0x27af26a0_0 .net *"_ivl_1", 0 0, L_0x27b1bbf0;  1 drivers
v0x27af27a0_0 .net *"_ivl_3", 0 0, L_0x27b1bc90;  1 drivers
v0x27af2880_0 .net *"_ivl_4", 31 0, L_0x27b1bd30;  1 drivers
v0x27af2970_0 .net "d0", 31 0, v0x27afa6f0_0;  alias, 1 drivers
v0x27af2a50_0 .net "d1", 31 0, L_0x27b24f90;  alias, 1 drivers
v0x27af2bb0_0 .net "d2", 31 0, v0x27af0ec0_0;  alias, 1 drivers
v0x27af2c70_0 .net "s", 1 0, v0x27b01540_0;  alias, 1 drivers
v0x27af2d50_0 .net "y", 31 0, L_0x27b1bee0;  alias, 1 drivers
L_0x27b1bbf0 .part v0x27b01540_0, 1, 1;
L_0x27b1bc90 .part v0x27b01540_0, 0, 1;
L_0x27b1bd30 .functor MUXZ 32, v0x27afa6f0_0, L_0x27b24f90, L_0x27b1bc90, C4<>;
L_0x27b1bee0 .functor MUXZ 32, L_0x27b1bd30, v0x27af0ec0_0, L_0x27b1bbf0, C4<>;
S_0x27af2ed0 .scope module, "extender" "extend" 10 155, 13 1 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v0x27af3150_0 .var "ExtImm", 31 0;
v0x27af3250_0 .net "ImmSrc", 1 0, L_0x27b05430;  alias, 1 drivers
v0x27af3310_0 .net "Instr", 23 0, L_0x27b1b660;  1 drivers
E_0x27af30d0 .event anyedge, v0x27ae1f60_0, v0x27af3310_0;
S_0x27af3430 .scope module, "imm_reg" "registro_flanco_positivo" 10 184, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x27af13d0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x27af3730_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27af37d0_0 .net "d", 31 0, v0x27af3150_0;  alias, 1 drivers
v0x27af38c0_0 .var "q", 31 0;
v0x27af3990_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27af3ae0 .scope module, "instr_reg" "registro_flanco_positivo_habilitacion_limpieza" 10 136, 9 25 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0x27af3cc0 .param/l "WIDTH" 0 9 33, +C4<00000000000000000000000000100000>;
v0x27af3e40_0 .net "clear", 0 0, L_0x27b259f0;  alias, 1 drivers
v0x27af3f20_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27af3fe0_0 .net "d", 31 0, L_0x27b25e20;  alias, 1 drivers
v0x27af40e0_0 .net "en", 0 0, L_0x27b1ad00;  1 drivers
v0x27af4180_0 .var "q", 31 0;
v0x27af4290_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27af4430 .scope module, "m0" "comparador_igualdad" 10 337, 9 13 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x27af4610 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x27af4720_0 .net "a", 3 0, v0x27afcb80_0;  alias, 1 drivers
v0x27af4820_0 .net "b", 3 0, v0x27af8ac0_0;  alias, 1 drivers
v0x27af4900_0 .net "y", 0 0, L_0x27b25030;  alias, 1 drivers
L_0x27b25030 .cmp/eq 4, v0x27afcb80_0, v0x27af8ac0_0;
S_0x27af4a50 .scope module, "m1" "comparador_igualdad" 10 347, 9 13 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x27af4c30 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x27af4d50_0 .net "a", 3 0, v0x27afd260_0;  alias, 1 drivers
v0x27af4e60_0 .net "b", 3 0, v0x27af8ac0_0;  alias, 1 drivers
v0x27af4f30_0 .net "y", 0 0, L_0x27b250d0;  alias, 1 drivers
L_0x27b250d0 .cmp/eq 4, v0x27afd260_0, v0x27af8ac0_0;
S_0x27af5060 .scope module, "m2" "comparador_igualdad" 10 357, 9 13 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x27af5240 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x27af5360_0 .net "a", 3 0, v0x27afcb80_0;  alias, 1 drivers
v0x27af5470_0 .net "b", 3 0, v0x27af9900_0;  alias, 1 drivers
v0x27af5530_0 .net "y", 0 0, L_0x27b25170;  alias, 1 drivers
L_0x27b25170 .cmp/eq 4, v0x27afcb80_0, v0x27af9900_0;
S_0x27af5680 .scope module, "m3" "comparador_igualdad" 10 367, 9 13 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x27af5860 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x27af5980_0 .net "a", 3 0, v0x27afd260_0;  alias, 1 drivers
v0x27af5ab0_0 .net "b", 3 0, v0x27af9900_0;  alias, 1 drivers
v0x27af5b70_0 .net "y", 0 0, L_0x27b252a0;  alias, 1 drivers
L_0x27b252a0 .cmp/eq 4, v0x27afd260_0, v0x27af9900_0;
S_0x27af5ca0 .scope module, "m4a" "comparador_igualdad" 10 377, 9 13 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x27af5e80 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x27af5fa0_0 .net "a", 3 0, v0x27afc4a0_0;  alias, 1 drivers
v0x27af60a0_0 .net "b", 3 0, L_0x27b0a210;  alias, 1 drivers
v0x27af6190_0 .net "y", 0 0, L_0x27b253d0;  alias, 1 drivers
L_0x27b253d0 .cmp/eq 4, v0x27afc4a0_0, L_0x27b0a210;
S_0x27af62c0 .scope module, "m4b" "comparador_igualdad" 10 387, 9 13 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "y";
P_0x27af64a0 .param/l "WIDTH" 0 9 18, +C4<00000000000000000000000000000100>;
v0x27af65c0_0 .net "a", 3 0, v0x27afc4a0_0;  alias, 1 drivers
v0x27af66d0_0 .net "b", 3 0, L_0x27b0a560;  alias, 1 drivers
v0x27af67a0_0 .net "y", 0 0, L_0x27b25470;  alias, 1 drivers
L_0x27b25470 .cmp/eq 4, v0x27afc4a0_0, L_0x27b0a560;
S_0x27af68d0 .scope module, "pc_add" "adder" 10 125, 9 1 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_0x27af6bc0 .param/l "WIDTH" 0 9 6, +C4<00000000000000000000000000100000>;
v0x27af6ce0_0 .net "a", 31 0, v0x27af7c70_0;  alias, 1 drivers
L_0x742930544720 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x27af6df0_0 .net "b", 31 0, L_0x742930544720;  1 drivers
v0x27af6eb0_0 .net "y", 31 0, L_0x27b0ab50;  alias, 1 drivers
L_0x27b0ab50 .arith/sum 32, v0x27af7c70_0, L_0x742930544720;
S_0x27af7020 .scope module, "pc_next_mux" "mux2" 10 93, 9 82 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x27af7200 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x27af7370_0 .net "d0", 31 0, L_0x27b0ab50;  alias, 1 drivers
v0x27af7460_0 .net "d1", 31 0, L_0x27b24f90;  alias, 1 drivers
v0x27af7500_0 .net "s", 0 0, L_0x27b09fa0;  alias, 1 drivers
v0x27af7600_0 .net "y", 31 0, L_0x27b0a880;  alias, 1 drivers
L_0x27b0a880 .functor MUXZ 32, L_0x27b0ab50, L_0x27b24f90, L_0x27b09fa0, C4<>;
S_0x27af7740 .scope module, "pc_reg_Stalls" "registro_flanco_positivo_habilitacion" 10 115, 9 48 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x27af7920 .param/l "WIDTH" 0 9 55, +C4<00000000000000000000000000100000>;
v0x27af79f0_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27af7ab0_0 .net "d", 31 0, L_0x27b0a920;  alias, 1 drivers
v0x27af7ba0_0 .net "en", 0 0, L_0x27b0aae0;  1 drivers
v0x27af7c70_0 .var "q", 31 0;
v0x27af7d60_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27af7ef0 .scope module, "ra1_mux" "mux2" 10 71, 9 82 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x27af80d0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x27af81e0_0 .net "d0", 3 0, L_0x27b0a2b0;  1 drivers
L_0x7429305446d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x27af82e0_0 .net "d1", 3 0, L_0x7429305446d8;  1 drivers
v0x27af83c0_0 .net "s", 0 0, L_0x27b0a3e0;  1 drivers
v0x27af8490_0 .net "y", 3 0, L_0x27b0a210;  alias, 1 drivers
L_0x27b0a210 .functor MUXZ 4, L_0x27b0a2b0, L_0x7429305446d8, L_0x27b0a3e0, C4<>;
S_0x27af8620 .scope module, "ra1_reg" "registro_flanco_positivo" 10 204, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x27af8800 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x27af8940_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27af8a00_0 .net "d", 3 0, L_0x27b0a210;  alias, 1 drivers
v0x27af8ac0_0 .var "q", 3 0;
v0x27af8be0_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27af8d00 .scope module, "ra2_mux" "mux2" 10 82, 9 82 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_0x27af8ee0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000000100>;
v0x27af9020_0 .net "d0", 3 0, L_0x27b0a600;  1 drivers
v0x27af9120_0 .net "d1", 3 0, L_0x27b0a6a0;  1 drivers
v0x27af9200_0 .net "s", 0 0, L_0x27b0a790;  1 drivers
v0x27af92d0_0 .net "y", 3 0, L_0x27b0a560;  alias, 1 drivers
L_0x27b0a560 .functor MUXZ 4, L_0x27b0a600, L_0x27b0a6a0, L_0x27b0a790, C4<>;
S_0x27af9460 .scope module, "ra2_reg" "registro_flanco_positivo" 10 214, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x27af9640 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x27af9780_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27af9840_0 .net "d", 3 0, L_0x27b0a560;  alias, 1 drivers
v0x27af9900_0 .var "q", 3 0;
v0x27af9a20_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27af9b40 .scope module, "rd1_reg" "registro_flanco_positivo" 10 164, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x27af9d20 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x27af9e60_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27af9f20_0 .net "d", 31 0, L_0x27b1aff0;  alias, 1 drivers
v0x27afa010_0 .var "q", 31 0;
v0x27afa110_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27afa220 .scope module, "rd2_reg" "registro_flanco_positivo" 10 174, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x27afa400 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x27afa540_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27afa600_0 .net "d", 31 0, L_0x27b1b440;  alias, 1 drivers
v0x27afa6f0_0 .var "q", 31 0;
v0x27afa7f0_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27afa900 .scope module, "rd_reg" "registro_flanco_positivo" 10 306, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x27afaae0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x27afac20_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27aface0_0 .net "d", 31 0, L_0x27b26070;  alias, 1 drivers
v0x27afadd0_0 .var "q", 31 0;
v0x27afaea0_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27afb200 .scope module, "res_mux" "mux2" 10 326, 9 82 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x27afb3e0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x27afb520_0 .net "d0", 31 0, v0x27af0840_0;  alias, 1 drivers
v0x27afb630_0 .net "d1", 31 0, v0x27afadd0_0;  alias, 1 drivers
v0x27afb700_0 .net "s", 0 0, L_0x27b09c60;  alias, 1 drivers
v0x27afb800_0 .net "y", 31 0, L_0x27b24f90;  alias, 1 drivers
L_0x27b24f90 .functor MUXZ 32, v0x27af0840_0, v0x27afadd0_0, L_0x27b09c60, C4<>;
S_0x27afb910 .scope module, "srcb_mux" "mux2" 10 247, 9 82 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x27afbaa0 .param/l "WIDTH" 0 9 88, +C4<00000000000000000000000000100000>;
v0x27afbbe0_0 .net "d0", 31 0, L_0x27b1bee0;  alias, 1 drivers
v0x27afbcf0_0 .net "d1", 31 0, v0x27af38c0_0;  alias, 1 drivers
v0x27afbdc0_0 .net "s", 0 0, L_0x27b07b00;  alias, 1 drivers
v0x27afbec0_0 .net "y", 31 0, L_0x27b1c000;  alias, 1 drivers
L_0x27b1c000 .functor MUXZ 32, L_0x27b1bee0, v0x27af38c0_0, L_0x27b07b00, C4<>;
S_0x27afbfe0 .scope module, "wa3e_reg" "registro_flanco_positivo" 10 194, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x27afc1c0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x27afc300_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27afc3c0_0 .net "d", 3 0, L_0x27b1b740;  1 drivers
v0x27afc4a0_0 .var "q", 3 0;
v0x27afc5c0_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27afc6e0 .scope module, "wa3m_reg" "registro_flanco_positivo" 10 286, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x27afc8c0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x27afca00_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27afcac0_0 .net "d", 3 0, v0x27afc4a0_0;  alias, 1 drivers
v0x27afcb80_0 .var "q", 3 0;
v0x27afcca0_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27afcdc0 .scope module, "wa3w_reg" "registro_flanco_positivo" 10 316, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "d";
    .port_info 3 /OUTPUT 4 "q";
P_0x27afcfa0 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000000100>;
v0x27afd0e0_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27afd1a0_0 .net "d", 3 0, v0x27afcb80_0;  alias, 1 drivers
v0x27afd260_0 .var "q", 3 0;
v0x27afd330_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27afd480 .scope module, "wd_reg" "registro_flanco_positivo" 10 276, 9 66 0, S_0x27ae5f20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x27afd660 .param/l "WIDTH" 0 9 72, +C4<00000000000000000000000000100000>;
v0x27afd7a0_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27afd860_0 .net "d", 31 0, L_0x27b1bee0;  alias, 1 drivers
v0x27afd970_0 .var "q", 31 0;
v0x27afda40_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
S_0x27b00ed0 .scope module, "Hazard_unit" "hazardUnit" 6 98, 14 1 0, S_0x27adc3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "Match_1E_M";
    .port_info 3 /INPUT 1 "Match_1E_W";
    .port_info 4 /INPUT 1 "Match_2E_M";
    .port_info 5 /INPUT 1 "Match_2E_W";
    .port_info 6 /INPUT 1 "Match_12D_E";
    .port_info 7 /INPUT 1 "RegWriteM";
    .port_info 8 /INPUT 1 "RegWriteW";
    .port_info 9 /INPUT 1 "BranchTakenE";
    .port_info 10 /INPUT 1 "MemtoRegE";
    .port_info 11 /INPUT 1 "PCWrPendingF";
    .port_info 12 /INPUT 1 "PCSrcW";
    .port_info 13 /OUTPUT 2 "ForwardAE";
    .port_info 14 /OUTPUT 2 "ForwardBE";
    .port_info 15 /OUTPUT 1 "StallF";
    .port_info 16 /OUTPUT 1 "StallD";
    .port_info 17 /OUTPUT 1 "FlushD";
    .port_info 18 /OUTPUT 1 "FlushE";
L_0x27b25580 .functor AND 1, L_0x27b25510, L_0x27b078b0, C4<1>, C4<1>;
L_0x27b255f0 .functor BUFZ 1, L_0x27b25580, C4<0>, C4<0>, C4<0>;
L_0x27b25660 .functor OR 1, L_0x27b25580, L_0x27b0a0b0, C4<0>, C4<0>;
L_0x27b257f0 .functor OR 1, L_0x27b25580, L_0x27b08e00, C4<0>, C4<0>;
L_0x27b25980 .functor OR 1, L_0x27b0a0b0, L_0x27b09fa0, C4<0>, C4<0>;
L_0x27b259f0 .functor OR 1, L_0x27b25980, L_0x27b08e00, C4<0>, C4<0>;
v0x27b01190_0 .net "BranchTakenE", 0 0, L_0x27b08e00;  alias, 1 drivers
v0x27b01250_0 .net "FlushD", 0 0, L_0x27b259f0;  alias, 1 drivers
v0x27b01360_0 .net "FlushE", 0 0, L_0x27b257f0;  alias, 1 drivers
v0x27b01450_0 .var "ForwardAE", 1 0;
v0x27b01540_0 .var "ForwardBE", 1 0;
v0x27b01680_0 .net "Match_12D_E", 0 0, L_0x27b25510;  alias, 1 drivers
v0x27b01720_0 .net "Match_1E_M", 0 0, L_0x27b25030;  alias, 1 drivers
v0x27b01810_0 .net "Match_1E_W", 0 0, L_0x27b250d0;  alias, 1 drivers
v0x27b01900_0 .net "Match_2E_M", 0 0, L_0x27b25170;  alias, 1 drivers
v0x27b01a30_0 .net "Match_2E_W", 0 0, L_0x27b252a0;  alias, 1 drivers
v0x27b01b20_0 .net "MemtoRegE", 0 0, L_0x27b078b0;  alias, 1 drivers
v0x27b01bc0_0 .net "PCSrcW", 0 0, L_0x27b09fa0;  alias, 1 drivers
v0x27b01c60_0 .net "PCWrPendingF", 0 0, L_0x27b0a0b0;  alias, 1 drivers
v0x27b01d00_0 .net "RegWriteM", 0 0, L_0x27b096b0;  alias, 1 drivers
v0x27b01da0_0 .net "RegWriteW", 0 0, L_0x27b09d90;  alias, 1 drivers
v0x27b01e40_0 .net "StallD", 0 0, L_0x27b255f0;  alias, 1 drivers
v0x27b01ee0_0 .net "StallF", 0 0, L_0x27b25660;  alias, 1 drivers
v0x27b01f80_0 .net *"_ivl_8", 0 0, L_0x27b25980;  1 drivers
v0x27b02020_0 .net "clk", 0 0, v0x27b04970_0;  alias, 1 drivers
v0x27b020c0_0 .net "ldrStallD", 0 0, L_0x27b25580;  1 drivers
v0x27b02160_0 .net "reset", 0 0, v0x27b04a10_0;  alias, 1 drivers
v0x27b02200_0 .var "temp", 0 0;
E_0x27af3d60/0 .event anyedge, v0x27af4900_0, v0x27ae3070_0, v0x27af4f30_0, v0x27ae3130_0;
E_0x27af3d60/1 .event anyedge, v0x27af5530_0, v0x27af5b70_0;
E_0x27af3d60 .event/or E_0x27af3d60/0, E_0x27af3d60/1;
    .scope S_0x27adf340;
T_0 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27adfb00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27adf9d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x27adf910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x27adf6a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27adf9d0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x27adf840_0;
    %assign/vec4 v0x27adf9d0_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x27adfcf0;
T_1 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27ae0220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x27ae0160_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x27ae0080_0;
    %assign/vec4 v0x27ae0160_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x27ade5f0;
T_2 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27adeb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27adea40_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x27ade980_0;
    %assign/vec4 v0x27adea40_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x27adec90;
T_3 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27adf220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27adf120_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x27adf060_0;
    %assign/vec4 v0x27adf120_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x27adce20;
T_4 ;
    %wait E_0x27ad2cd0;
    %load/vec4 v0x27add2d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v0x27ade410_0;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v0x27ade410_0;
    %inv;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v0x27ade110_0;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v0x27ade110_0;
    %inv;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v0x27ade290_0;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v0x27ade290_0;
    %inv;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v0x27ade350_0;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v0x27ade350_0;
    %inv;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v0x27ade110_0;
    %load/vec4 v0x27ade410_0;
    %inv;
    %and;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x27ade110_0;
    %load/vec4 v0x27ade410_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v0x27ade1d0_0;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v0x27ade1d0_0;
    %inv;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v0x27ade410_0;
    %inv;
    %load/vec4 v0x27ade1d0_0;
    %and;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v0x27ade410_0;
    %inv;
    %load/vec4 v0x27ade1d0_0;
    %and;
    %inv;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27add3b0_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x27ae0370;
T_5 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27ae08f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27ae0800_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x27ae0720_0;
    %assign/vec4 v0x27ae0800_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x27ae0a40;
T_6 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27ae0fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x27ae0ed0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x27ae0df0_0;
    %assign/vec4 v0x27ae0ed0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x27adc890;
T_7 ;
    %wait E_0x27ad2b00;
    %load/vec4 v0x27ae13c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x27ae2020_0;
    %parti/s 1, 14, 5;
    %load/vec4 v0x27ae2020_0;
    %parti/s 4, 9, 5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %pushi/vec4 31, 31, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.3 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.4 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.5 ;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.6 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.7 ;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.8 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.9 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.10 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.11 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.12 ;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.13 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.14 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.15 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.16 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.17 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.18 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.19 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.24 ;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.31 ;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.32 ;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %load/vec4 v0x27ae2020_0;
    %parti/s 1, 8, 5;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ae1b10_0, 4, 1;
    %load/vec4 v0x27ae2020_0;
    %parti/s 1, 8, 5;
    %load/vec4 v0x27ae1110_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27ae1110_0;
    %pushi/vec4 4, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27ae1b10_0, 4, 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x27ae1110_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27ae1b10_0, 0, 2;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x27af7740;
T_8 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27af7d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27af7c70_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x27af7ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x27af7ab0_0;
    %assign/vec4 v0x27af7c70_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x27af3ae0;
T_9 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27af4290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27af4180_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x27af40e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x27af3e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27af4180_0, 0;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x27af3fe0_0;
    %assign/vec4 v0x27af4180_0, 0;
T_9.5 ;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x27aeedf0;
T_10 ;
    %wait E_0x27adf5c0;
    %load/vec4 v0x27af0250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27af0170_0;
    %load/vec4 v0x27af0090_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27aef0f0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x27af2ed0;
T_11 ;
    %wait E_0x27af30d0;
    %load/vec4 v0x27af3250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x27af3150_0, 0, 32;
    %jmp T_11.4;
T_11.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x27af3310_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27af3150_0, 0, 32;
    %jmp T_11.4;
T_11.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x27af3310_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27af3150_0, 0, 32;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0x27af3310_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v0x27af3310_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x27af3150_0, 0, 32;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x27af9b40;
T_12 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27afa110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27afa010_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x27af9f20_0;
    %assign/vec4 v0x27afa010_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x27afa220;
T_13 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27afa7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27afa6f0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x27afa600_0;
    %assign/vec4 v0x27afa6f0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x27af3430;
T_14 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27af3990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27af38c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x27af37d0_0;
    %assign/vec4 v0x27af38c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x27afbfe0;
T_15 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27afc5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27afc4a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x27afc3c0_0;
    %assign/vec4 v0x27afc4a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x27af8620;
T_16 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27af8be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27af8ac0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x27af8a00_0;
    %assign/vec4 v0x27af8ac0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x27af9460;
T_17 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27af9a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27af9900_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x27af9840_0;
    %assign/vec4 v0x27af9900_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x27ae6560;
T_18 ;
    %wait E_0x27ae7c60;
    %load/vec4 v0x27ae7cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/x;
    %jmp/1 T_18.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/x;
    %jmp/1 T_18.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/x;
    %jmp/1 T_18.2, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/x;
    %jmp/1 T_18.3, 4;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/x;
    %jmp/1 T_18.4, 4;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/x;
    %jmp/1 T_18.5, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/x;
    %jmp/1 T_18.6, 4;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/x;
    %jmp/1 T_18.7, 4;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/x;
    %jmp/1 T_18.8, 4;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/x;
    %jmp/1 T_18.9, 4;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/x;
    %jmp/1 T_18.10, 4;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/x;
    %jmp/1 T_18.11, 4;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/x;
    %jmp/1 T_18.12, 4;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/x;
    %jmp/1 T_18.13, 4;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/x;
    %jmp/1 T_18.14, 4;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/x;
    %jmp/1 T_18.15, 4;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/x;
    %jmp/1 T_18.16, 4;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/x;
    %jmp/1 T_18.17, 4;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/x;
    %jmp/1 T_18.18, 4;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/x;
    %jmp/1 T_18.19, 4;
    %dup/vec4;
    %pushi/vec4 28, 0, 5;
    %cmp/x;
    %jmp/1 T_18.20, 4;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/x;
    %jmp/1 T_18.21, 4;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/x;
    %jmp/1 T_18.22, 4;
    %dup/vec4;
    %pushi/vec4 29, 0, 5;
    %cmp/x;
    %jmp/1 T_18.23, 4;
    %dup/vec4;
    %pushi/vec4 30, 0, 5;
    %cmp/x;
    %jmp/1 T_18.24, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.0 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %add;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.1 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %add;
    %load/vec4 v0x27ae7ef0_0;
    %pad/u 32;
    %add;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.2 ;
    %load/vec4 v0x27aee590_0;
    %cmpi/u 2147483647, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.27, 8;
    %pushi/vec4 2147483647, 0, 32;
    %jmp/1 T_18.28, 8;
T_18.27 ; End of true expr.
    %load/vec4 v0x27aee590_0;
    %cmpi/u 2147483648, 0, 33;
    %flag_mov 9, 5;
    %jmp/0 T_18.29, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.30, 9;
T_18.29 ; End of true expr.
    %load/vec4 v0x27aee590_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_18.30, 9;
 ; End of false expr.
    %blend;
T_18.30;
    %jmp/0 T_18.28, 8;
 ; End of false expr.
    %blend;
T_18.28;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.3 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %sub;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.4 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %sub;
    %load/vec4 v0x27ae7ef0_0;
    %pad/u 32;
    %inv;
    %sub;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.5 ;
    %load/vec4 v0x27aee0f0_0;
    %load/vec4 v0x27aee010_0;
    %sub;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.6 ;
    %load/vec4 v0x27aee670_0;
    %cmpi/u 2147483647, 0, 33;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_18.31, 8;
    %pushi/vec4 2147483647, 0, 32;
    %jmp/1 T_18.32, 8;
T_18.31 ; End of true expr.
    %load/vec4 v0x27aee670_0;
    %cmpi/u 2147483648, 0, 33;
    %flag_mov 9, 5;
    %jmp/0 T_18.33, 9;
    %pushi/vec4 2147483648, 0, 32;
    %jmp/1 T_18.34, 9;
T_18.33 ; End of true expr.
    %load/vec4 v0x27aee670_0;
    %parti/s 32, 0, 2;
    %jmp/0 T_18.34, 9;
 ; End of false expr.
    %blend;
T_18.34;
    %jmp/0 T_18.32, 8;
 ; End of false expr.
    %blend;
T_18.32;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.7 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %mul;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.8 ;
    %load/vec4 v0x27aeeb50_0;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.9 ;
    %load/vec4 v0x27aee990_0;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.10 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %and;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.11 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %inv;
    %and;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.12 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %or;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.13 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %inv;
    %or;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.14 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %xor;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.15 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %add;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.16 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %and;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.17 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %xor;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.18 ;
    %load/vec4 v0x27aee010_0;
    %load/vec4 v0x27aee0f0_0;
    %sub;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.19 ;
    %load/vec4 v0x27aee0f0_0;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.20 ;
    %load/vec4 v0x27aee010_0;
    %ix/getv 4, v0x27aeea70_0;
    %shiftl 4;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.21 ;
    %load/vec4 v0x27aee010_0;
    %ix/getv 4, v0x27aeea70_0;
    %shiftr/s 4;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.22 ;
    %load/vec4 v0x27aee010_0;
    %ix/getv 4, v0x27aeea70_0;
    %shiftr 4;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.23 ;
    %load/vec4 v0x27aee010_0;
    %ix/getv 4, v0x27aeea70_0;
    %shiftr 4;
    %load/vec4 v0x27aee010_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x27aeea70_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.24 ;
    %load/vec4 v0x27ae7ef0_0;
    %load/vec4 v0x27aee010_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x27ae7f90_0, 0, 32;
    %jmp T_18.26;
T_18.26 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x27af0a60;
T_19 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27af0fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27af0ec0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x27af0dd0_0;
    %assign/vec4 v0x27af0ec0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x27afd480;
T_20 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27afda40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27afd970_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x27afd860_0;
    %assign/vec4 v0x27afd970_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x27afc6e0;
T_21 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27afcca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27afcb80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x27afcac0_0;
    %assign/vec4 v0x27afcb80_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x27af03f0;
T_22 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27af0910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27af0840_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x27af0750_0;
    %assign/vec4 v0x27af0840_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x27afa900;
T_23 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27afaea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x27afadd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x27aface0_0;
    %assign/vec4 v0x27afadd0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x27afcdc0;
T_24 ;
    %wait E_0x27ad1e70;
    %load/vec4 v0x27afd330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x27afd260_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x27afd1a0_0;
    %assign/vec4 v0x27afd260_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x27b00ed0;
T_25 ;
    %wait E_0x27af3d60;
    %load/vec4 v0x27b01720_0;
    %load/vec4 v0x27b01d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27b01450_0, 0, 2;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x27b01810_0;
    %load/vec4 v0x27b01da0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27b01450_0, 0, 2;
    %jmp T_25.3;
T_25.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27b01450_0, 0, 2;
T_25.3 ;
T_25.1 ;
    %load/vec4 v0x27b01900_0;
    %load/vec4 v0x27b01d00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27b01540_0, 0, 2;
    %jmp T_25.5;
T_25.4 ;
    %load/vec4 v0x27b01a30_0;
    %load/vec4 v0x27b01da0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27b01540_0, 0, 2;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27b01540_0, 0, 2;
T_25.7 ;
T_25.5 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x27b00ed0;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b02200_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_0x27adbb70;
T_27 ;
    %vpi_call 5 10 "$readmemh", "memfile.dat", v0x27adbd20 {0 0 0};
    %end;
    .thread T_27;
    .scope S_0x27993fc0;
T_28 ;
    %vpi_call 4 9 "$readmemh", "memfile.dat", v0x27a846a0 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x27993fc0;
T_29 ;
    %wait E_0x27a0ae50;
    %load/vec4 v0x27adb930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x27adb9f0_0;
    %load/vec4 v0x27ad21f0_0;
    %parti/s 21, 2, 3;
    %pad/u 23;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x27a846a0, 0, 4;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x279a7730;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b04970_0, 0, 1;
T_30.0 ;
    %delay 5000, 0;
    %load/vec4 v0x27b04970_0;
    %inv;
    %store/vec4 v0x27b04970_0, 0, 1;
    %jmp T_30.0;
    %end;
    .thread T_30;
    .scope S_0x279a7730;
T_31 ;
    %vpi_call 2 25 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x279a7730 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b04a10_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27b04a10_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27b04a10_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 39 "$finish" {0 0 0};
    %end;
    .thread T_31;
    .scope S_0x279a7730;
T_32 ;
    %vpi_call 2 55 "$monitor", "Time: %0t| PC: %h | Instr: %b | funct: %b | Funct24: %b | AluSRC %b | AluA %d - AluB %d | ALUResult: %d | AluCTRL: %b | Registers: %d %d %d ", $time, v0x27b04490_0, v0x27afe790_0, &PV<v0x27afe790_0, 21, 7>, &PV<v0x27afe790_0, 21, 4>, v0x27b02700_0, v0x27affce0_0, v0x27affdf0_0, v0x27afdf10_0, v0x27b010b0_0, &A<v0x27aef0f0, 0>, &A<v0x27aef0f0, 1>, &A<v0x27aef0f0, 2> {0 0 0};
    %end;
    .thread T_32;
    .scope S_0x279a7730;
T_33 ;
    %delay 400000, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x27aef0f0, 4;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_33.0, 6;
    %vpi_call 2 84 "$display", "Error: R0 != 0" {0 0 0};
    %vpi_call 2 85 "$stop" {0 0 0};
T_33.0 ;
    %vpi_call 2 90 "$display", "All checks passed." {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "DataMemory.v";
    "InstructionMemory.v";
    "arm.v";
    "controller.v";
    "conditional.v";
    "estructuras_varias.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
    "extend.v";
    "hazard.v";
