
CONTROL_ECU.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002842  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000066  00800060  00002842  000028d6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000004e  008000c6  008000c6  0000293c  2**0
                  ALLOC
  3 .stab         00002ed4  00000000  00000000  0000293c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001530  00000000  00000000  00005810  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .comment      00000011  00000000  00000000  00006d40  2**0
                  CONTENTS, READONLY
  6 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00006d54  2**2
                  CONTENTS, READONLY
  7 .debug_info   0000052e  00000000  00000000  00006d90  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000004e7  00000000  00000000  000072be  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000001a  00000000  00000000  000077a5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000001af  00000000  00000000  000077bf  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 6b 00 	jmp	0xd6	; 0xd6 <__ctors_end>
       4:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
       8:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
       c:	0c 94 fc 08 	jmp	0x11f8	; 0x11f8 <__vector_3>
      10:	0c 94 33 09 	jmp	0x1266	; 0x1266 <__vector_4>
      14:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      18:	0c 94 c5 08 	jmp	0x118a	; 0x118a <__vector_6>
      1c:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      20:	0c 94 8e 08 	jmp	0x111c	; 0x111c <__vector_8>
      24:	0c 94 57 08 	jmp	0x10ae	; 0x10ae <__vector_9>
      28:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      2c:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      30:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      34:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      38:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      3c:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      40:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      44:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      48:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      4c:	0c 94 20 08 	jmp	0x1040	; 0x1040 <__vector_19>
      50:	0c 94 88 00 	jmp	0x110	; 0x110 <__bad_interrupt>
      54:	07 63       	ori	r16, 0x37	; 55
      56:	42 36       	cpi	r20, 0x62	; 98
      58:	b7 9b       	sbis	0x16, 7	; 22
      5a:	d8 a7       	std	Y+40, r29	; 0x28
      5c:	1a 39       	cpi	r17, 0x9A	; 154
      5e:	68 56       	subi	r22, 0x68	; 104
      60:	18 ae       	std	Y+56, r1	; 0x38
      62:	ba ab       	std	Y+50, r27	; 0x32
      64:	55 8c       	ldd	r5, Z+29	; 0x1d
      66:	1d 3c       	cpi	r17, 0xCD	; 205
      68:	b7 cc       	rjmp	.-1682   	; 0xfffff9d8 <__eeprom_end+0xff7ef9d8>
      6a:	57 63       	ori	r21, 0x37	; 55
      6c:	bd 6d       	ori	r27, 0xDD	; 221
      6e:	ed fd       	.word	0xfded	; ????
      70:	75 3e       	cpi	r23, 0xE5	; 229
      72:	f6 17       	cp	r31, r22
      74:	72 31       	cpi	r23, 0x12	; 18
      76:	bf 00       	.word	0x00bf	; ????
      78:	00 00       	nop
      7a:	80 3f       	cpi	r24, 0xF0	; 240
      7c:	08 00       	.word	0x0008	; ????
      7e:	00 00       	nop
      80:	be 92       	st	-X, r11
      82:	24 49       	sbci	r18, 0x94	; 148
      84:	12 3e       	cpi	r17, 0xE2	; 226
      86:	ab aa       	std	Y+51, r10	; 0x33
      88:	aa 2a       	or	r10, r26
      8a:	be cd       	rjmp	.-1156   	; 0xfffffc08 <__eeprom_end+0xff7efc08>
      8c:	cc cc       	rjmp	.-1640   	; 0xfffffa26 <__eeprom_end+0xff7efa26>
      8e:	4c 3e       	cpi	r20, 0xEC	; 236
      90:	00 00       	nop
      92:	00 80       	ld	r0, Z
      94:	be ab       	std	Y+54, r27	; 0x36
      96:	aa aa       	std	Y+50, r10	; 0x32
      98:	aa 3e       	cpi	r26, 0xEA	; 234
      9a:	00 00       	nop
      9c:	00 00       	nop
      9e:	bf 00       	.word	0x00bf	; ????
      a0:	00 00       	nop
      a2:	80 3f       	cpi	r24, 0xF0	; 240
      a4:	00 00       	nop
      a6:	00 00       	nop
      a8:	00 08       	sbc	r0, r0
      aa:	41 78       	andi	r20, 0x81	; 129
      ac:	d3 bb       	out	0x13, r29	; 19
      ae:	43 87       	std	Z+11, r20	; 0x0b
      b0:	d1 13       	cpse	r29, r17
      b2:	3d 19       	sub	r19, r13
      b4:	0e 3c       	cpi	r16, 0xCE	; 206
      b6:	c3 bd       	out	0x23, r28	; 35
      b8:	42 82       	std	Z+2, r4	; 0x02
      ba:	ad 2b       	or	r26, r29
      bc:	3e 68       	ori	r19, 0x8E	; 142
      be:	ec 82       	std	Y+4, r14	; 0x04
      c0:	76 be       	out	0x36, r7	; 54
      c2:	d9 8f       	std	Y+25, r29	; 0x19
      c4:	e1 a9       	ldd	r30, Z+49	; 0x31
      c6:	3e 4c       	sbci	r19, 0xCE	; 206
      c8:	80 ef       	ldi	r24, 0xF0	; 240
      ca:	ff be       	out	0x3f, r15	; 63
      cc:	01 c4       	rjmp	.+2050   	; 0x8d0 <__stack+0x471>
      ce:	ff 7f       	andi	r31, 0xFF	; 255
      d0:	3f 00       	.word	0x003f	; ????
      d2:	00 00       	nop
	...

000000d6 <__ctors_end>:
      d6:	11 24       	eor	r1, r1
      d8:	1f be       	out	0x3f, r1	; 63
      da:	cf e5       	ldi	r28, 0x5F	; 95
      dc:	d4 e0       	ldi	r29, 0x04	; 4
      de:	de bf       	out	0x3e, r29	; 62
      e0:	cd bf       	out	0x3d, r28	; 61

000000e2 <__do_copy_data>:
      e2:	10 e0       	ldi	r17, 0x00	; 0
      e4:	a0 e6       	ldi	r26, 0x60	; 96
      e6:	b0 e0       	ldi	r27, 0x00	; 0
      e8:	e2 e4       	ldi	r30, 0x42	; 66
      ea:	f8 e2       	ldi	r31, 0x28	; 40
      ec:	02 c0       	rjmp	.+4      	; 0xf2 <__do_copy_data+0x10>
      ee:	05 90       	lpm	r0, Z+
      f0:	0d 92       	st	X+, r0
      f2:	a6 3c       	cpi	r26, 0xC6	; 198
      f4:	b1 07       	cpc	r27, r17
      f6:	d9 f7       	brne	.-10     	; 0xee <__do_copy_data+0xc>

000000f8 <__do_clear_bss>:
      f8:	21 e0       	ldi	r18, 0x01	; 1
      fa:	a6 ec       	ldi	r26, 0xC6	; 198
      fc:	b0 e0       	ldi	r27, 0x00	; 0
      fe:	01 c0       	rjmp	.+2      	; 0x102 <.do_clear_bss_start>

00000100 <.do_clear_bss_loop>:
     100:	1d 92       	st	X+, r1

00000102 <.do_clear_bss_start>:
     102:	a4 31       	cpi	r26, 0x14	; 20
     104:	b2 07       	cpc	r27, r18
     106:	e1 f7       	brne	.-8      	; 0x100 <.do_clear_bss_loop>
     108:	0e 94 8a 00 	call	0x114	; 0x114 <main>
     10c:	0c 94 1f 14 	jmp	0x283e	; 0x283e <_exit>

00000110 <__bad_interrupt>:
     110:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000114 <main>:
	void motor_run(void);
	void buzzer_call(void);
	void buzzer(void);

int main(void)
{
     114:	0f 93       	push	r16
     116:	1f 93       	push	r17
     118:	cf 93       	push	r28
     11a:	df 93       	push	r29
     11c:	cd b7       	in	r28, 0x3d	; 61
     11e:	de b7       	in	r29, 0x3e	; 62
     120:	c0 5c       	subi	r28, 0xC0	; 192
     122:	d1 09       	sbc	r29, r1
     124:	0f b6       	in	r0, 0x3f	; 63
     126:	f8 94       	cli
     128:	de bf       	out	0x3e, r29	; 62
     12a:	0f be       	out	0x3f, r0	; 63
     12c:	cd bf       	out	0x3d, r28	; 61
	uint8 str[20];
	uint8 data;
	/* UART intial */
	UART_configurationType UART_config ;
			UART_config.buadRate=9600;
     12e:	9e 01       	movw	r18, r28
     130:	27 59       	subi	r18, 0x97	; 151
     132:	3f 4f       	sbci	r19, 0xFF	; 255
     134:	80 e8       	ldi	r24, 0x80	; 128
     136:	95 e2       	ldi	r25, 0x25	; 37
     138:	a0 e0       	ldi	r26, 0x00	; 0
     13a:	b0 e0       	ldi	r27, 0x00	; 0
     13c:	f9 01       	movw	r30, r18
     13e:	81 83       	std	Z+1, r24	; 0x01
     140:	92 83       	std	Z+2, r25	; 0x02
     142:	a3 83       	std	Z+3, r26	; 0x03
     144:	b4 83       	std	Z+4, r27	; 0x04
		UART_config.character_size=8;
     146:	ce 01       	movw	r24, r28
     148:	87 59       	subi	r24, 0x97	; 151
     14a:	9f 4f       	sbci	r25, 0xFF	; 255
     14c:	28 e0       	ldi	r18, 0x08	; 8
     14e:	fc 01       	movw	r30, r24
     150:	20 83       	st	Z, r18
		strcpy(UART_config.mode,"double speed");
     152:	ce 01       	movw	r24, r28
     154:	87 59       	subi	r24, 0x97	; 151
     156:	9f 4f       	sbci	r25, 0xFF	; 255
     158:	05 96       	adiw	r24, 0x05	; 5
     15a:	2d e0       	ldi	r18, 0x0D	; 13
     15c:	e1 e6       	ldi	r30, 0x61	; 97
     15e:	f0 e0       	ldi	r31, 0x00	; 0
     160:	dc 01       	movw	r26, r24
     162:	01 90       	ld	r0, Z+
     164:	0d 92       	st	X+, r0
     166:	2a 95       	dec	r18
     168:	e1 f7       	brne	.-8      	; 0x162 <main+0x4e>
		UART_init(&UART_config);
     16a:	ce 01       	movw	r24, r28
     16c:	87 59       	subi	r24, 0x97	; 151
     16e:	9f 4f       	sbci	r25, 0xFF	; 255
     170:	0e 94 12 0e 	call	0x1c24	; 0x1c24 <UART_init>
	//	UART_init();
 /*eeprom intial */
		EEPROM_init();
     174:	0e 94 61 05 	call	0xac2	; 0xac2 <EEPROM_init>
	//	UART_sendString("set");
		//_delay_ms(10);

//timer configuration
		TIMER_configurationType timer_config;
		timer_config.timerNumber=1;
     178:	ce 01       	movw	r24, r28
     17a:	8e 57       	subi	r24, 0x7E	; 126
     17c:	9f 4f       	sbci	r25, 0xFF	; 255
     17e:	21 e0       	ldi	r18, 0x01	; 1
     180:	fc 01       	movw	r30, r24
     182:	20 83       	st	Z, r18
		strcpy(timer_config.mode,"compare");
     184:	ce 01       	movw	r24, r28
     186:	8e 57       	subi	r24, 0x7E	; 126
     188:	9f 4f       	sbci	r25, 0xFF	; 255
     18a:	01 96       	adiw	r24, 0x01	; 1
     18c:	28 e0       	ldi	r18, 0x08	; 8
     18e:	ee e6       	ldi	r30, 0x6E	; 110
     190:	f0 e0       	ldi	r31, 0x00	; 0
     192:	dc 01       	movw	r26, r24
     194:	01 90       	ld	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	2a 95       	dec	r18
     19a:	e1 f7       	brne	.-8      	; 0x194 <main+0x80>
		timer_config.prescaler=1024;
     19c:	ce 01       	movw	r24, r28
     19e:	8e 57       	subi	r24, 0x7E	; 126
     1a0:	9f 4f       	sbci	r25, 0xFF	; 255
     1a2:	20 e0       	ldi	r18, 0x00	; 0
     1a4:	34 e0       	ldi	r19, 0x04	; 4
     1a6:	fc 01       	movw	r30, r24
     1a8:	36 8b       	std	Z+22, r19	; 0x16
     1aa:	25 8b       	std	Z+21, r18	; 0x15
		TIMER_init(&timer_config);
     1ac:	ce 01       	movw	r24, r28
     1ae:	8e 57       	subi	r24, 0x7E	; 126
     1b0:	9f 4f       	sbci	r25, 0xFF	; 255
     1b2:	0e 94 6a 09 	call	0x12d4	; 0x12d4 <TIMER_init>
     1b6:	80 e0       	ldi	r24, 0x00	; 0
     1b8:	90 e0       	ldi	r25, 0x00	; 0
     1ba:	a8 ec       	ldi	r26, 0xC8	; 200
     1bc:	b2 e4       	ldi	r27, 0x42	; 66
     1be:	8d 8b       	std	Y+21, r24	; 0x15
     1c0:	9e 8b       	std	Y+22, r25	; 0x16
     1c2:	af 8b       	std	Y+23, r26	; 0x17
     1c4:	b8 8f       	std	Y+24, r27	; 0x18

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     1c6:	20 e0       	ldi	r18, 0x00	; 0
     1c8:	30 e0       	ldi	r19, 0x00	; 0
     1ca:	4a ef       	ldi	r20, 0xFA	; 250
     1cc:	54 e4       	ldi	r21, 0x44	; 68
     1ce:	6d 89       	ldd	r22, Y+21	; 0x15
     1d0:	7e 89       	ldd	r23, Y+22	; 0x16
     1d2:	8f 89       	ldd	r24, Y+23	; 0x17
     1d4:	98 8d       	ldd	r25, Y+24	; 0x18
     1d6:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     1da:	dc 01       	movw	r26, r24
     1dc:	cb 01       	movw	r24, r22
     1de:	89 8f       	std	Y+25, r24	; 0x19
     1e0:	9a 8f       	std	Y+26, r25	; 0x1a
     1e2:	ab 8f       	std	Y+27, r26	; 0x1b
     1e4:	bc 8f       	std	Y+28, r27	; 0x1c
	if (__tmp < 1.0)
     1e6:	20 e0       	ldi	r18, 0x00	; 0
     1e8:	30 e0       	ldi	r19, 0x00	; 0
     1ea:	40 e8       	ldi	r20, 0x80	; 128
     1ec:	5f e3       	ldi	r21, 0x3F	; 63
     1ee:	69 8d       	ldd	r22, Y+25	; 0x19
     1f0:	7a 8d       	ldd	r23, Y+26	; 0x1a
     1f2:	8b 8d       	ldd	r24, Y+27	; 0x1b
     1f4:	9c 8d       	ldd	r25, Y+28	; 0x1c
     1f6:	0e 94 c7 10 	call	0x218e	; 0x218e <__cmpsf2>
     1fa:	88 23       	and	r24, r24
     1fc:	2c f4       	brge	.+10     	; 0x208 <main+0xf4>
		__ticks = 1;
     1fe:	81 e0       	ldi	r24, 0x01	; 1
     200:	90 e0       	ldi	r25, 0x00	; 0
     202:	9e 8f       	std	Y+30, r25	; 0x1e
     204:	8d 8f       	std	Y+29, r24	; 0x1d
     206:	3f c0       	rjmp	.+126    	; 0x286 <main+0x172>
	else if (__tmp > 65535)
     208:	20 e0       	ldi	r18, 0x00	; 0
     20a:	3f ef       	ldi	r19, 0xFF	; 255
     20c:	4f e7       	ldi	r20, 0x7F	; 127
     20e:	57 e4       	ldi	r21, 0x47	; 71
     210:	69 8d       	ldd	r22, Y+25	; 0x19
     212:	7a 8d       	ldd	r23, Y+26	; 0x1a
     214:	8b 8d       	ldd	r24, Y+27	; 0x1b
     216:	9c 8d       	ldd	r25, Y+28	; 0x1c
     218:	0e 94 1f 12 	call	0x243e	; 0x243e <__gesf2>
     21c:	18 16       	cp	r1, r24
     21e:	4c f5       	brge	.+82     	; 0x272 <main+0x15e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     220:	20 e0       	ldi	r18, 0x00	; 0
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e2       	ldi	r20, 0x20	; 32
     226:	51 e4       	ldi	r21, 0x41	; 65
     228:	6d 89       	ldd	r22, Y+21	; 0x15
     22a:	7e 89       	ldd	r23, Y+22	; 0x16
     22c:	8f 89       	ldd	r24, Y+23	; 0x17
     22e:	98 8d       	ldd	r25, Y+24	; 0x18
     230:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     234:	dc 01       	movw	r26, r24
     236:	cb 01       	movw	r24, r22
     238:	bc 01       	movw	r22, r24
     23a:	cd 01       	movw	r24, r26
     23c:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     240:	dc 01       	movw	r26, r24
     242:	cb 01       	movw	r24, r22
     244:	9e 8f       	std	Y+30, r25	; 0x1e
     246:	8d 8f       	std	Y+29, r24	; 0x1d
     248:	0f c0       	rjmp	.+30     	; 0x268 <main+0x154>
     24a:	88 ec       	ldi	r24, 0xC8	; 200
     24c:	90 e0       	ldi	r25, 0x00	; 0
     24e:	98 a3       	std	Y+32, r25	; 0x20
     250:	8f 8f       	std	Y+31, r24	; 0x1f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     252:	8f 8d       	ldd	r24, Y+31	; 0x1f
     254:	98 a1       	ldd	r25, Y+32	; 0x20
     256:	01 97       	sbiw	r24, 0x01	; 1
     258:	f1 f7       	brne	.-4      	; 0x256 <main+0x142>
     25a:	98 a3       	std	Y+32, r25	; 0x20
     25c:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     25e:	8d 8d       	ldd	r24, Y+29	; 0x1d
     260:	9e 8d       	ldd	r25, Y+30	; 0x1e
     262:	01 97       	sbiw	r24, 0x01	; 1
     264:	9e 8f       	std	Y+30, r25	; 0x1e
     266:	8d 8f       	std	Y+29, r24	; 0x1d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     268:	8d 8d       	ldd	r24, Y+29	; 0x1d
     26a:	9e 8d       	ldd	r25, Y+30	; 0x1e
     26c:	89 2b       	or	r24, r25
     26e:	69 f7       	brne	.-38     	; 0x24a <main+0x136>
     270:	14 c0       	rjmp	.+40     	; 0x29a <main+0x186>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     272:	69 8d       	ldd	r22, Y+25	; 0x19
     274:	7a 8d       	ldd	r23, Y+26	; 0x1a
     276:	8b 8d       	ldd	r24, Y+27	; 0x1b
     278:	9c 8d       	ldd	r25, Y+28	; 0x1c
     27a:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     27e:	dc 01       	movw	r26, r24
     280:	cb 01       	movw	r24, r22
     282:	9e 8f       	std	Y+30, r25	; 0x1e
     284:	8d 8f       	std	Y+29, r24	; 0x1d
     286:	8d 8d       	ldd	r24, Y+29	; 0x1d
     288:	9e 8d       	ldd	r25, Y+30	; 0x1e
     28a:	9a a3       	std	Y+34, r25	; 0x22
     28c:	89 a3       	std	Y+33, r24	; 0x21
     28e:	89 a1       	ldd	r24, Y+33	; 0x21
     290:	9a a1       	ldd	r25, Y+34	; 0x22
     292:	01 97       	sbiw	r24, 0x01	; 1
     294:	f1 f7       	brne	.-4      	; 0x292 <main+0x17e>
     296:	9a a3       	std	Y+34, r25	; 0x22
     298:	89 a3       	std	Y+33, r24	; 0x21

		while(1)
    {
 	   	_delay_ms(100);

    	EEPROM_readByte(0x0011,&password_stored_flag);
     29a:	6e ee       	ldi	r22, 0xEE	; 238
     29c:	70 e0       	ldi	r23, 0x00	; 0
     29e:	81 e1       	ldi	r24, 0x11	; 17
     2a0:	90 e0       	ldi	r25, 0x00	; 0
     2a2:	0e 94 bc 05 	call	0xb78	; 0xb78 <EEPROM_readByte>
    	if(((password_stored_flag ==0xAA)&&(i<3)&&(set_password_now_flag==0))||buzzer_flag)
     2a6:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <password_stored_flag>
     2aa:	8a 3a       	cpi	r24, 0xAA	; 170
     2ac:	41 f4       	brne	.+16     	; 0x2be <main+0x1aa>
     2ae:	80 91 f1 00 	lds	r24, 0x00F1	; 0x8000f1 <i>
     2b2:	83 30       	cpi	r24, 0x03	; 3
     2b4:	20 f4       	brcc	.+8      	; 0x2be <main+0x1aa>
     2b6:	80 91 ef 00 	lds	r24, 0x00EF	; 0x8000ef <set_password_now_flag>
     2ba:	88 23       	and	r24, r24
     2bc:	29 f0       	breq	.+10     	; 0x2c8 <main+0x1b4>
     2be:	80 91 f2 00 	lds	r24, 0x00F2	; 0x8000f2 <buzzer_flag>
     2c2:	88 23       	and	r24, r24
     2c4:	09 f4       	brne	.+2      	; 0x2c8 <main+0x1b4>
     2c6:	94 c1       	rjmp	.+808    	; 0x5f0 <__stack+0x191>
    		 {
    		UART_sendByte('d');
     2c8:	84 e6       	ldi	r24, 0x64	; 100
     2ca:	0e 94 a3 0f 	call	0x1f46	; 0x1f46 <UART_sendByte>
     2ce:	80 e0       	ldi	r24, 0x00	; 0
     2d0:	90 e0       	ldi	r25, 0x00	; 0
     2d2:	a0 e2       	ldi	r26, 0x20	; 32
     2d4:	b1 e4       	ldi	r27, 0x41	; 65
     2d6:	89 87       	std	Y+9, r24	; 0x09
     2d8:	9a 87       	std	Y+10, r25	; 0x0a
     2da:	ab 87       	std	Y+11, r26	; 0x0b
     2dc:	bc 87       	std	Y+12, r27	; 0x0c

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     2de:	20 e0       	ldi	r18, 0x00	; 0
     2e0:	30 e0       	ldi	r19, 0x00	; 0
     2e2:	4a ef       	ldi	r20, 0xFA	; 250
     2e4:	54 e4       	ldi	r21, 0x44	; 68
     2e6:	69 85       	ldd	r22, Y+9	; 0x09
     2e8:	7a 85       	ldd	r23, Y+10	; 0x0a
     2ea:	8b 85       	ldd	r24, Y+11	; 0x0b
     2ec:	9c 85       	ldd	r25, Y+12	; 0x0c
     2ee:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     2f2:	dc 01       	movw	r26, r24
     2f4:	cb 01       	movw	r24, r22
     2f6:	8f ab       	std	Y+55, r24	; 0x37
     2f8:	98 af       	std	Y+56, r25	; 0x38
     2fa:	a9 af       	std	Y+57, r26	; 0x39
     2fc:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
     2fe:	20 e0       	ldi	r18, 0x00	; 0
     300:	30 e0       	ldi	r19, 0x00	; 0
     302:	40 e8       	ldi	r20, 0x80	; 128
     304:	5f e3       	ldi	r21, 0x3F	; 63
     306:	6f a9       	ldd	r22, Y+55	; 0x37
     308:	78 ad       	ldd	r23, Y+56	; 0x38
     30a:	89 ad       	ldd	r24, Y+57	; 0x39
     30c:	9a ad       	ldd	r25, Y+58	; 0x3a
     30e:	0e 94 c7 10 	call	0x218e	; 0x218e <__cmpsf2>
     312:	88 23       	and	r24, r24
     314:	2c f4       	brge	.+10     	; 0x320 <main+0x20c>
		__ticks = 1;
     316:	81 e0       	ldi	r24, 0x01	; 1
     318:	90 e0       	ldi	r25, 0x00	; 0
     31a:	9c af       	std	Y+60, r25	; 0x3c
     31c:	8b af       	std	Y+59, r24	; 0x3b
     31e:	3f c0       	rjmp	.+126    	; 0x39e <main+0x28a>
	else if (__tmp > 65535)
     320:	20 e0       	ldi	r18, 0x00	; 0
     322:	3f ef       	ldi	r19, 0xFF	; 255
     324:	4f e7       	ldi	r20, 0x7F	; 127
     326:	57 e4       	ldi	r21, 0x47	; 71
     328:	6f a9       	ldd	r22, Y+55	; 0x37
     32a:	78 ad       	ldd	r23, Y+56	; 0x38
     32c:	89 ad       	ldd	r24, Y+57	; 0x39
     32e:	9a ad       	ldd	r25, Y+58	; 0x3a
     330:	0e 94 1f 12 	call	0x243e	; 0x243e <__gesf2>
     334:	18 16       	cp	r1, r24
     336:	4c f5       	brge	.+82     	; 0x38a <main+0x276>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     338:	20 e0       	ldi	r18, 0x00	; 0
     33a:	30 e0       	ldi	r19, 0x00	; 0
     33c:	40 e2       	ldi	r20, 0x20	; 32
     33e:	51 e4       	ldi	r21, 0x41	; 65
     340:	69 85       	ldd	r22, Y+9	; 0x09
     342:	7a 85       	ldd	r23, Y+10	; 0x0a
     344:	8b 85       	ldd	r24, Y+11	; 0x0b
     346:	9c 85       	ldd	r25, Y+12	; 0x0c
     348:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     34c:	dc 01       	movw	r26, r24
     34e:	cb 01       	movw	r24, r22
     350:	bc 01       	movw	r22, r24
     352:	cd 01       	movw	r24, r26
     354:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     358:	dc 01       	movw	r26, r24
     35a:	cb 01       	movw	r24, r22
     35c:	9c af       	std	Y+60, r25	; 0x3c
     35e:	8b af       	std	Y+59, r24	; 0x3b
     360:	0f c0       	rjmp	.+30     	; 0x380 <main+0x26c>
     362:	88 ec       	ldi	r24, 0xC8	; 200
     364:	90 e0       	ldi	r25, 0x00	; 0
     366:	9e af       	std	Y+62, r25	; 0x3e
     368:	8d af       	std	Y+61, r24	; 0x3d
     36a:	8d ad       	ldd	r24, Y+61	; 0x3d
     36c:	9e ad       	ldd	r25, Y+62	; 0x3e
     36e:	01 97       	sbiw	r24, 0x01	; 1
     370:	f1 f7       	brne	.-4      	; 0x36e <main+0x25a>
     372:	9e af       	std	Y+62, r25	; 0x3e
     374:	8d af       	std	Y+61, r24	; 0x3d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     376:	8b ad       	ldd	r24, Y+59	; 0x3b
     378:	9c ad       	ldd	r25, Y+60	; 0x3c
     37a:	01 97       	sbiw	r24, 0x01	; 1
     37c:	9c af       	std	Y+60, r25	; 0x3c
     37e:	8b af       	std	Y+59, r24	; 0x3b
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     380:	8b ad       	ldd	r24, Y+59	; 0x3b
     382:	9c ad       	ldd	r25, Y+60	; 0x3c
     384:	89 2b       	or	r24, r25
     386:	69 f7       	brne	.-38     	; 0x362 <main+0x24e>
     388:	1e c0       	rjmp	.+60     	; 0x3c6 <main+0x2b2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     38a:	6f a9       	ldd	r22, Y+55	; 0x37
     38c:	78 ad       	ldd	r23, Y+56	; 0x38
     38e:	89 ad       	ldd	r24, Y+57	; 0x39
     390:	9a ad       	ldd	r25, Y+58	; 0x3a
     392:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     396:	dc 01       	movw	r26, r24
     398:	cb 01       	movw	r24, r22
     39a:	9c af       	std	Y+60, r25	; 0x3c
     39c:	8b af       	std	Y+59, r24	; 0x3b
     39e:	2b ad       	ldd	r18, Y+59	; 0x3b
     3a0:	3c ad       	ldd	r19, Y+60	; 0x3c
     3a2:	ce 01       	movw	r24, r28
     3a4:	cf 96       	adiw	r24, 0x3f	; 63
     3a6:	fc 01       	movw	r30, r24
     3a8:	31 83       	std	Z+1, r19	; 0x01
     3aa:	20 83       	st	Z, r18
     3ac:	ce 01       	movw	r24, r28
     3ae:	cf 96       	adiw	r24, 0x3f	; 63
     3b0:	fc 01       	movw	r30, r24
     3b2:	80 81       	ld	r24, Z
     3b4:	91 81       	ldd	r25, Z+1	; 0x01
     3b6:	01 97       	sbiw	r24, 0x01	; 1
     3b8:	f1 f7       	brne	.-4      	; 0x3b6 <main+0x2a2>
     3ba:	9e 01       	movw	r18, r28
     3bc:	21 5c       	subi	r18, 0xC1	; 193
     3be:	3f 4f       	sbci	r19, 0xFF	; 255
     3c0:	f9 01       	movw	r30, r18
     3c2:	91 83       	std	Z+1, r25	; 0x01
     3c4:	80 83       	st	Z, r24
     	   	_delay_ms(10);

    	    	UART_receiveString(enter_password_stored);
     3c6:	8a ed       	ldi	r24, 0xDA	; 218
     3c8:	90 e0       	ldi	r25, 0x00	; 0
     3ca:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <UART_receiveString>
     3ce:	80 e0       	ldi	r24, 0x00	; 0
     3d0:	90 e0       	ldi	r25, 0x00	; 0
     3d2:	a0 e2       	ldi	r26, 0x20	; 32
     3d4:	b1 e4       	ldi	r27, 0x41	; 65
     3d6:	8d 87       	std	Y+13, r24	; 0x0d
     3d8:	9e 87       	std	Y+14, r25	; 0x0e
     3da:	af 87       	std	Y+15, r26	; 0x0f
     3dc:	b8 8b       	std	Y+16, r27	; 0x10

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     3de:	20 e0       	ldi	r18, 0x00	; 0
     3e0:	30 e0       	ldi	r19, 0x00	; 0
     3e2:	4a ef       	ldi	r20, 0xFA	; 250
     3e4:	54 e4       	ldi	r21, 0x44	; 68
     3e6:	6d 85       	ldd	r22, Y+13	; 0x0d
     3e8:	7e 85       	ldd	r23, Y+14	; 0x0e
     3ea:	8f 85       	ldd	r24, Y+15	; 0x0f
     3ec:	98 89       	ldd	r25, Y+16	; 0x10
     3ee:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     3f2:	dc 01       	movw	r26, r24
     3f4:	cb 01       	movw	r24, r22
     3f6:	8d a7       	std	Y+45, r24	; 0x2d
     3f8:	9e a7       	std	Y+46, r25	; 0x2e
     3fa:	af a7       	std	Y+47, r26	; 0x2f
     3fc:	b8 ab       	std	Y+48, r27	; 0x30
	if (__tmp < 1.0)
     3fe:	20 e0       	ldi	r18, 0x00	; 0
     400:	30 e0       	ldi	r19, 0x00	; 0
     402:	40 e8       	ldi	r20, 0x80	; 128
     404:	5f e3       	ldi	r21, 0x3F	; 63
     406:	6d a5       	ldd	r22, Y+45	; 0x2d
     408:	7e a5       	ldd	r23, Y+46	; 0x2e
     40a:	8f a5       	ldd	r24, Y+47	; 0x2f
     40c:	98 a9       	ldd	r25, Y+48	; 0x30
     40e:	0e 94 c7 10 	call	0x218e	; 0x218e <__cmpsf2>
     412:	88 23       	and	r24, r24
     414:	2c f4       	brge	.+10     	; 0x420 <__LOCK_REGION_LENGTH__+0x20>
		__ticks = 1;
     416:	81 e0       	ldi	r24, 0x01	; 1
     418:	90 e0       	ldi	r25, 0x00	; 0
     41a:	9a ab       	std	Y+50, r25	; 0x32
     41c:	89 ab       	std	Y+49, r24	; 0x31
     41e:	3f c0       	rjmp	.+126    	; 0x49e <__stack+0x3f>
	else if (__tmp > 65535)
     420:	20 e0       	ldi	r18, 0x00	; 0
     422:	3f ef       	ldi	r19, 0xFF	; 255
     424:	4f e7       	ldi	r20, 0x7F	; 127
     426:	57 e4       	ldi	r21, 0x47	; 71
     428:	6d a5       	ldd	r22, Y+45	; 0x2d
     42a:	7e a5       	ldd	r23, Y+46	; 0x2e
     42c:	8f a5       	ldd	r24, Y+47	; 0x2f
     42e:	98 a9       	ldd	r25, Y+48	; 0x30
     430:	0e 94 1f 12 	call	0x243e	; 0x243e <__gesf2>
     434:	18 16       	cp	r1, r24
     436:	4c f5       	brge	.+82     	; 0x48a <__stack+0x2b>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     438:	20 e0       	ldi	r18, 0x00	; 0
     43a:	30 e0       	ldi	r19, 0x00	; 0
     43c:	40 e2       	ldi	r20, 0x20	; 32
     43e:	51 e4       	ldi	r21, 0x41	; 65
     440:	6d 85       	ldd	r22, Y+13	; 0x0d
     442:	7e 85       	ldd	r23, Y+14	; 0x0e
     444:	8f 85       	ldd	r24, Y+15	; 0x0f
     446:	98 89       	ldd	r25, Y+16	; 0x10
     448:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     44c:	dc 01       	movw	r26, r24
     44e:	cb 01       	movw	r24, r22
     450:	bc 01       	movw	r22, r24
     452:	cd 01       	movw	r24, r26
     454:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     458:	dc 01       	movw	r26, r24
     45a:	cb 01       	movw	r24, r22
     45c:	9a ab       	std	Y+50, r25	; 0x32
     45e:	89 ab       	std	Y+49, r24	; 0x31
     460:	0f c0       	rjmp	.+30     	; 0x480 <__stack+0x21>
     462:	88 ec       	ldi	r24, 0xC8	; 200
     464:	90 e0       	ldi	r25, 0x00	; 0
     466:	9c ab       	std	Y+52, r25	; 0x34
     468:	8b ab       	std	Y+51, r24	; 0x33
     46a:	8b a9       	ldd	r24, Y+51	; 0x33
     46c:	9c a9       	ldd	r25, Y+52	; 0x34
     46e:	01 97       	sbiw	r24, 0x01	; 1
     470:	f1 f7       	brne	.-4      	; 0x46e <__stack+0xf>
     472:	9c ab       	std	Y+52, r25	; 0x34
     474:	8b ab       	std	Y+51, r24	; 0x33
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     476:	89 a9       	ldd	r24, Y+49	; 0x31
     478:	9a a9       	ldd	r25, Y+50	; 0x32
     47a:	01 97       	sbiw	r24, 0x01	; 1
     47c:	9a ab       	std	Y+50, r25	; 0x32
     47e:	89 ab       	std	Y+49, r24	; 0x31
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     480:	89 a9       	ldd	r24, Y+49	; 0x31
     482:	9a a9       	ldd	r25, Y+50	; 0x32
     484:	89 2b       	or	r24, r25
     486:	69 f7       	brne	.-38     	; 0x462 <__stack+0x3>
     488:	14 c0       	rjmp	.+40     	; 0x4b2 <__stack+0x53>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     48a:	6d a5       	ldd	r22, Y+45	; 0x2d
     48c:	7e a5       	ldd	r23, Y+46	; 0x2e
     48e:	8f a5       	ldd	r24, Y+47	; 0x2f
     490:	98 a9       	ldd	r25, Y+48	; 0x30
     492:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     496:	dc 01       	movw	r26, r24
     498:	cb 01       	movw	r24, r22
     49a:	9a ab       	std	Y+50, r25	; 0x32
     49c:	89 ab       	std	Y+49, r24	; 0x31
     49e:	89 a9       	ldd	r24, Y+49	; 0x31
     4a0:	9a a9       	ldd	r25, Y+50	; 0x32
     4a2:	9e ab       	std	Y+54, r25	; 0x36
     4a4:	8d ab       	std	Y+53, r24	; 0x35
     4a6:	8d a9       	ldd	r24, Y+53	; 0x35
     4a8:	9e a9       	ldd	r25, Y+54	; 0x36
     4aa:	01 97       	sbiw	r24, 0x01	; 1
     4ac:	f1 f7       	brne	.-4      	; 0x4aa <__stack+0x4b>
     4ae:	9e ab       	std	Y+54, r25	; 0x36
     4b0:	8d ab       	std	Y+53, r24	; 0x35
    	   	_delay_ms(10);
    		EEPROM_readString(0x0512, check_password_stored);
     4b2:	66 ec       	ldi	r22, 0xC6	; 198
     4b4:	70 e0       	ldi	r23, 0x00	; 0
     4b6:	82 e1       	ldi	r24, 0x12	; 18
     4b8:	95 e0       	ldi	r25, 0x05	; 5
     4ba:	0e 94 d3 06 	call	0xda6	; 0xda6 <EEPROM_readString>
     4be:	80 e0       	ldi	r24, 0x00	; 0
     4c0:	90 e0       	ldi	r25, 0x00	; 0
     4c2:	a0 e2       	ldi	r26, 0x20	; 32
     4c4:	b1 e4       	ldi	r27, 0x41	; 65
     4c6:	89 83       	std	Y+1, r24	; 0x01
     4c8:	9a 83       	std	Y+2, r25	; 0x02
     4ca:	ab 83       	std	Y+3, r26	; 0x03
     4cc:	bc 83       	std	Y+4, r27	; 0x04

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     4ce:	20 e0       	ldi	r18, 0x00	; 0
     4d0:	30 e0       	ldi	r19, 0x00	; 0
     4d2:	4a ef       	ldi	r20, 0xFA	; 250
     4d4:	54 e4       	ldi	r21, 0x44	; 68
     4d6:	69 81       	ldd	r22, Y+1	; 0x01
     4d8:	7a 81       	ldd	r23, Y+2	; 0x02
     4da:	8b 81       	ldd	r24, Y+3	; 0x03
     4dc:	9c 81       	ldd	r25, Y+4	; 0x04
     4de:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     4e2:	dc 01       	movw	r26, r24
     4e4:	cb 01       	movw	r24, r22
     4e6:	8b a3       	std	Y+35, r24	; 0x23
     4e8:	9c a3       	std	Y+36, r25	; 0x24
     4ea:	ad a3       	std	Y+37, r26	; 0x25
     4ec:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
     4ee:	20 e0       	ldi	r18, 0x00	; 0
     4f0:	30 e0       	ldi	r19, 0x00	; 0
     4f2:	40 e8       	ldi	r20, 0x80	; 128
     4f4:	5f e3       	ldi	r21, 0x3F	; 63
     4f6:	6b a1       	ldd	r22, Y+35	; 0x23
     4f8:	7c a1       	ldd	r23, Y+36	; 0x24
     4fa:	8d a1       	ldd	r24, Y+37	; 0x25
     4fc:	9e a1       	ldd	r25, Y+38	; 0x26
     4fe:	0e 94 c7 10 	call	0x218e	; 0x218e <__cmpsf2>
     502:	88 23       	and	r24, r24
     504:	2c f4       	brge	.+10     	; 0x510 <__stack+0xb1>
		__ticks = 1;
     506:	81 e0       	ldi	r24, 0x01	; 1
     508:	90 e0       	ldi	r25, 0x00	; 0
     50a:	98 a7       	std	Y+40, r25	; 0x28
     50c:	8f a3       	std	Y+39, r24	; 0x27
     50e:	3f c0       	rjmp	.+126    	; 0x58e <__stack+0x12f>
	else if (__tmp > 65535)
     510:	20 e0       	ldi	r18, 0x00	; 0
     512:	3f ef       	ldi	r19, 0xFF	; 255
     514:	4f e7       	ldi	r20, 0x7F	; 127
     516:	57 e4       	ldi	r21, 0x47	; 71
     518:	6b a1       	ldd	r22, Y+35	; 0x23
     51a:	7c a1       	ldd	r23, Y+36	; 0x24
     51c:	8d a1       	ldd	r24, Y+37	; 0x25
     51e:	9e a1       	ldd	r25, Y+38	; 0x26
     520:	0e 94 1f 12 	call	0x243e	; 0x243e <__gesf2>
     524:	18 16       	cp	r1, r24
     526:	4c f5       	brge	.+82     	; 0x57a <__stack+0x11b>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     528:	20 e0       	ldi	r18, 0x00	; 0
     52a:	30 e0       	ldi	r19, 0x00	; 0
     52c:	40 e2       	ldi	r20, 0x20	; 32
     52e:	51 e4       	ldi	r21, 0x41	; 65
     530:	69 81       	ldd	r22, Y+1	; 0x01
     532:	7a 81       	ldd	r23, Y+2	; 0x02
     534:	8b 81       	ldd	r24, Y+3	; 0x03
     536:	9c 81       	ldd	r25, Y+4	; 0x04
     538:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     53c:	dc 01       	movw	r26, r24
     53e:	cb 01       	movw	r24, r22
     540:	bc 01       	movw	r22, r24
     542:	cd 01       	movw	r24, r26
     544:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     548:	dc 01       	movw	r26, r24
     54a:	cb 01       	movw	r24, r22
     54c:	98 a7       	std	Y+40, r25	; 0x28
     54e:	8f a3       	std	Y+39, r24	; 0x27
     550:	0f c0       	rjmp	.+30     	; 0x570 <__stack+0x111>
     552:	88 ec       	ldi	r24, 0xC8	; 200
     554:	90 e0       	ldi	r25, 0x00	; 0
     556:	9a a7       	std	Y+42, r25	; 0x2a
     558:	89 a7       	std	Y+41, r24	; 0x29
     55a:	89 a5       	ldd	r24, Y+41	; 0x29
     55c:	9a a5       	ldd	r25, Y+42	; 0x2a
     55e:	01 97       	sbiw	r24, 0x01	; 1
     560:	f1 f7       	brne	.-4      	; 0x55e <__stack+0xff>
     562:	9a a7       	std	Y+42, r25	; 0x2a
     564:	89 a7       	std	Y+41, r24	; 0x29
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     566:	8f a1       	ldd	r24, Y+39	; 0x27
     568:	98 a5       	ldd	r25, Y+40	; 0x28
     56a:	01 97       	sbiw	r24, 0x01	; 1
     56c:	98 a7       	std	Y+40, r25	; 0x28
     56e:	8f a3       	std	Y+39, r24	; 0x27
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     570:	8f a1       	ldd	r24, Y+39	; 0x27
     572:	98 a5       	ldd	r25, Y+40	; 0x28
     574:	89 2b       	or	r24, r25
     576:	69 f7       	brne	.-38     	; 0x552 <__stack+0xf3>
     578:	14 c0       	rjmp	.+40     	; 0x5a2 <__stack+0x143>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     57a:	6b a1       	ldd	r22, Y+35	; 0x23
     57c:	7c a1       	ldd	r23, Y+36	; 0x24
     57e:	8d a1       	ldd	r24, Y+37	; 0x25
     580:	9e a1       	ldd	r25, Y+38	; 0x26
     582:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     586:	dc 01       	movw	r26, r24
     588:	cb 01       	movw	r24, r22
     58a:	98 a7       	std	Y+40, r25	; 0x28
     58c:	8f a3       	std	Y+39, r24	; 0x27
     58e:	8f a1       	ldd	r24, Y+39	; 0x27
     590:	98 a5       	ldd	r25, Y+40	; 0x28
     592:	9c a7       	std	Y+44, r25	; 0x2c
     594:	8b a7       	std	Y+43, r24	; 0x2b
     596:	8b a5       	ldd	r24, Y+43	; 0x2b
     598:	9c a5       	ldd	r25, Y+44	; 0x2c
     59a:	01 97       	sbiw	r24, 0x01	; 1
     59c:	f1 f7       	brne	.-4      	; 0x59a <__stack+0x13b>
     59e:	9c a7       	std	Y+44, r25	; 0x2c
     5a0:	8b a7       	std	Y+43, r24	; 0x2b
    	    		_delay_ms(10);
    		if(!strcmp(enter_password_stored,check_password_stored))
     5a2:	66 ec       	ldi	r22, 0xC6	; 198
     5a4:	70 e0       	ldi	r23, 0x00	; 0
     5a6:	8a ed       	ldi	r24, 0xDA	; 218
     5a8:	90 e0       	ldi	r25, 0x00	; 0
     5aa:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
     5ae:	89 2b       	or	r24, r25
     5b0:	b1 f4       	brne	.+44     	; 0x5de <__stack+0x17f>
    		{
        		UART_sendByte('w');
     5b2:	87 e7       	ldi	r24, 0x77	; 119
     5b4:	0e 94 a3 0f 	call	0x1f46	; 0x1f46 <UART_sendByte>
        		data_temp=UART_receiveByte();
     5b8:	0e 94 91 0f 	call	0x1f22	; 0x1f22 <UART_receiveByte>
     5bc:	80 93 0d 01 	sts	0x010D, r24	; 0x80010d <data_temp>
        		if(data_temp=='s')
     5c0:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <data_temp>
     5c4:	83 37       	cpi	r24, 0x73	; 115
     5c6:	21 f4       	brne	.+8      	; 0x5d0 <__stack+0x171>
        			force_set=1;
     5c8:	81 e0       	ldi	r24, 0x01	; 1
     5ca:	80 93 f0 00 	sts	0x00F0, r24	; 0x8000f0 <force_set>

    	    	UART_receiveString(enter_password_stored);
    	   	_delay_ms(10);
    		EEPROM_readString(0x0512, check_password_stored);
    	    		_delay_ms(10);
    		if(!strcmp(enter_password_stored,check_password_stored))
     5ce:	28 c0       	rjmp	.+80     	; 0x620 <__stack+0x1c1>
    		{
        		UART_sendByte('w');
        		data_temp=UART_receiveByte();
        		if(data_temp=='s')
        			force_set=1;
        		else if(data_temp=='o')
     5d0:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <data_temp>
     5d4:	8f 36       	cpi	r24, 0x6F	; 111
     5d6:	21 f5       	brne	.+72     	; 0x620 <__stack+0x1c1>
        		{
        			 motor_run();
     5d8:	0e 94 ae 04 	call	0x95c	; 0x95c <motor_run>

    	    	UART_receiveString(enter_password_stored);
    	   	_delay_ms(10);
    		EEPROM_readString(0x0512, check_password_stored);
    	    		_delay_ms(10);
    		if(!strcmp(enter_password_stored,check_password_stored))
     5dc:	21 c0       	rjmp	.+66     	; 0x620 <__stack+0x1c1>
        			 motor_run();
        		}
    		 }
    		else
    		{
    			UART_sendByte('u');
     5de:	85 e7       	ldi	r24, 0x75	; 117
     5e0:	0e 94 a3 0f 	call	0x1f46	; 0x1f46 <UART_sendByte>
    		        				i++;
     5e4:	80 91 f1 00 	lds	r24, 0x00F1	; 0x8000f1 <i>
     5e8:	8f 5f       	subi	r24, 0xFF	; 255
     5ea:	80 93 f1 00 	sts	0x00F1, r24	; 0x8000f1 <i>

    	    	UART_receiveString(enter_password_stored);
    	   	_delay_ms(10);
    		EEPROM_readString(0x0512, check_password_stored);
    	    		_delay_ms(10);
    		if(!strcmp(enter_password_stored,check_password_stored))
     5ee:	18 c0       	rjmp	.+48     	; 0x620 <__stack+0x1c1>
    		{
    			UART_sendByte('u');
    		        				i++;
    		}
    		 }
    	else if((password_stored_flag ==0xAA)&&(i>=3)&&(set_password_now_flag==0)&&block_buzzer_scope)
     5f0:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <password_stored_flag>
     5f4:	8a 3a       	cpi	r24, 0xAA	; 170
     5f6:	a9 f4       	brne	.+42     	; 0x622 <__stack+0x1c3>
     5f8:	80 91 f1 00 	lds	r24, 0x00F1	; 0x8000f1 <i>
     5fc:	83 30       	cpi	r24, 0x03	; 3
     5fe:	88 f0       	brcs	.+34     	; 0x622 <__stack+0x1c3>
     600:	80 91 ef 00 	lds	r24, 0x00EF	; 0x8000ef <set_password_now_flag>
     604:	88 23       	and	r24, r24
     606:	69 f4       	brne	.+26     	; 0x622 <__stack+0x1c3>
     608:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     60c:	88 23       	and	r24, r24
     60e:	49 f0       	breq	.+18     	; 0x622 <__stack+0x1c3>
    	{
    		UART_sendByte('B');
     610:	82 e4       	ldi	r24, 0x42	; 66
     612:	0e 94 a3 0f 	call	0x1f46	; 0x1f46 <UART_sendByte>
    		buzzer();
     616:	0e 94 18 05 	call	0xa30	; 0xa30 <buzzer>
    		block_buzzer_scope=0;
     61a:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__data_start>
     61e:	01 c0       	rjmp	.+2      	; 0x622 <__stack+0x1c3>

    	    	UART_receiveString(enter_password_stored);
    	   	_delay_ms(10);
    		EEPROM_readString(0x0512, check_password_stored);
    	    		_delay_ms(10);
    		if(!strcmp(enter_password_stored,check_password_stored))
     620:	00 00       	nop
    		UART_sendByte('B');
    		buzzer();
    		block_buzzer_scope=0;
    	}

    	if(((password_stored_flag !=0xAA)&&(set_password_now_flag==0))||force_set)
     622:	80 91 ee 00 	lds	r24, 0x00EE	; 0x8000ee <password_stored_flag>
     626:	8a 3a       	cpi	r24, 0xAA	; 170
     628:	21 f0       	breq	.+8      	; 0x632 <__stack+0x1d3>
     62a:	80 91 ef 00 	lds	r24, 0x00EF	; 0x8000ef <set_password_now_flag>
     62e:	88 23       	and	r24, r24
     630:	29 f0       	breq	.+10     	; 0x63c <__stack+0x1dd>
     632:	80 91 f0 00 	lds	r24, 0x00F0	; 0x8000f0 <force_set>
     636:	88 23       	and	r24, r24
     638:	09 f4       	brne	.+2      	; 0x63c <__stack+0x1dd>
     63a:	bd cd       	rjmp	.-1158   	; 0x1b6 <main+0xa2>
    	{
        	UART_sendByte('s');
     63c:	83 e7       	ldi	r24, 0x73	; 115
     63e:	0e 94 a3 0f 	call	0x1f46	; 0x1f46 <UART_sendByte>
    	UART_receiveString(password_stored);
     642:	89 ef       	ldi	r24, 0xF9	; 249
     644:	90 e0       	ldi	r25, 0x00	; 0
     646:	0e 94 f4 0f 	call	0x1fe8	; 0x1fe8 <UART_receiveString>
     64a:	80 e0       	ldi	r24, 0x00	; 0
     64c:	90 e0       	ldi	r25, 0x00	; 0
     64e:	a8 ec       	ldi	r26, 0xC8	; 200
     650:	b2 e4       	ldi	r27, 0x42	; 66
     652:	89 8b       	std	Y+17, r24	; 0x11
     654:	9a 8b       	std	Y+18, r25	; 0x12
     656:	ab 8b       	std	Y+19, r26	; 0x13
     658:	bc 8b       	std	Y+20, r27	; 0x14

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     65a:	8e 01       	movw	r16, r28
     65c:	05 5b       	subi	r16, 0xB5	; 181
     65e:	1f 4f       	sbci	r17, 0xFF	; 255
     660:	20 e0       	ldi	r18, 0x00	; 0
     662:	30 e0       	ldi	r19, 0x00	; 0
     664:	4a ef       	ldi	r20, 0xFA	; 250
     666:	54 e4       	ldi	r21, 0x44	; 68
     668:	69 89       	ldd	r22, Y+17	; 0x11
     66a:	7a 89       	ldd	r23, Y+18	; 0x12
     66c:	8b 89       	ldd	r24, Y+19	; 0x13
     66e:	9c 89       	ldd	r25, Y+20	; 0x14
     670:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     674:	dc 01       	movw	r26, r24
     676:	cb 01       	movw	r24, r22
     678:	f8 01       	movw	r30, r16
     67a:	80 83       	st	Z, r24
     67c:	91 83       	std	Z+1, r25	; 0x01
     67e:	a2 83       	std	Z+2, r26	; 0x02
     680:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     682:	ce 01       	movw	r24, r28
     684:	85 5b       	subi	r24, 0xB5	; 181
     686:	9f 4f       	sbci	r25, 0xFF	; 255
     688:	20 e0       	ldi	r18, 0x00	; 0
     68a:	30 e0       	ldi	r19, 0x00	; 0
     68c:	40 e8       	ldi	r20, 0x80	; 128
     68e:	5f e3       	ldi	r21, 0x3F	; 63
     690:	fc 01       	movw	r30, r24
     692:	60 81       	ld	r22, Z
     694:	71 81       	ldd	r23, Z+1	; 0x01
     696:	82 81       	ldd	r24, Z+2	; 0x02
     698:	93 81       	ldd	r25, Z+3	; 0x03
     69a:	0e 94 c7 10 	call	0x218e	; 0x218e <__cmpsf2>
     69e:	88 23       	and	r24, r24
     6a0:	4c f4       	brge	.+18     	; 0x6b4 <__stack+0x255>
		__ticks = 1;
     6a2:	ce 01       	movw	r24, r28
     6a4:	81 5b       	subi	r24, 0xB1	; 177
     6a6:	9f 4f       	sbci	r25, 0xFF	; 255
     6a8:	21 e0       	ldi	r18, 0x01	; 1
     6aa:	30 e0       	ldi	r19, 0x00	; 0
     6ac:	fc 01       	movw	r30, r24
     6ae:	31 83       	std	Z+1, r19	; 0x01
     6b0:	20 83       	st	Z, r18
     6b2:	69 c0       	rjmp	.+210    	; 0x786 <__stack+0x327>
	else if (__tmp > 65535)
     6b4:	ce 01       	movw	r24, r28
     6b6:	85 5b       	subi	r24, 0xB5	; 181
     6b8:	9f 4f       	sbci	r25, 0xFF	; 255
     6ba:	20 e0       	ldi	r18, 0x00	; 0
     6bc:	3f ef       	ldi	r19, 0xFF	; 255
     6be:	4f e7       	ldi	r20, 0x7F	; 127
     6c0:	57 e4       	ldi	r21, 0x47	; 71
     6c2:	fc 01       	movw	r30, r24
     6c4:	60 81       	ld	r22, Z
     6c6:	71 81       	ldd	r23, Z+1	; 0x01
     6c8:	82 81       	ldd	r24, Z+2	; 0x02
     6ca:	93 81       	ldd	r25, Z+3	; 0x03
     6cc:	0e 94 1f 12 	call	0x243e	; 0x243e <__gesf2>
     6d0:	18 16       	cp	r1, r24
     6d2:	0c f0       	brlt	.+2      	; 0x6d6 <__stack+0x277>
     6d4:	46 c0       	rjmp	.+140    	; 0x762 <__stack+0x303>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     6d6:	20 e0       	ldi	r18, 0x00	; 0
     6d8:	30 e0       	ldi	r19, 0x00	; 0
     6da:	40 e2       	ldi	r20, 0x20	; 32
     6dc:	51 e4       	ldi	r21, 0x41	; 65
     6de:	69 89       	ldd	r22, Y+17	; 0x11
     6e0:	7a 89       	ldd	r23, Y+18	; 0x12
     6e2:	8b 89       	ldd	r24, Y+19	; 0x13
     6e4:	9c 89       	ldd	r25, Y+20	; 0x14
     6e6:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     6ea:	dc 01       	movw	r26, r24
     6ec:	cb 01       	movw	r24, r22
     6ee:	8e 01       	movw	r16, r28
     6f0:	01 5b       	subi	r16, 0xB1	; 177
     6f2:	1f 4f       	sbci	r17, 0xFF	; 255
     6f4:	bc 01       	movw	r22, r24
     6f6:	cd 01       	movw	r24, r26
     6f8:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     6fc:	dc 01       	movw	r26, r24
     6fe:	cb 01       	movw	r24, r22
     700:	f8 01       	movw	r30, r16
     702:	91 83       	std	Z+1, r25	; 0x01
     704:	80 83       	st	Z, r24
     706:	24 c0       	rjmp	.+72     	; 0x750 <__stack+0x2f1>
     708:	ce 01       	movw	r24, r28
     70a:	8f 5a       	subi	r24, 0xAF	; 175
     70c:	9f 4f       	sbci	r25, 0xFF	; 255
     70e:	28 ec       	ldi	r18, 0xC8	; 200
     710:	30 e0       	ldi	r19, 0x00	; 0
     712:	fc 01       	movw	r30, r24
     714:	31 83       	std	Z+1, r19	; 0x01
     716:	20 83       	st	Z, r18
     718:	ce 01       	movw	r24, r28
     71a:	8f 5a       	subi	r24, 0xAF	; 175
     71c:	9f 4f       	sbci	r25, 0xFF	; 255
     71e:	fc 01       	movw	r30, r24
     720:	80 81       	ld	r24, Z
     722:	91 81       	ldd	r25, Z+1	; 0x01
     724:	01 97       	sbiw	r24, 0x01	; 1
     726:	f1 f7       	brne	.-4      	; 0x724 <__stack+0x2c5>
     728:	9e 01       	movw	r18, r28
     72a:	2f 5a       	subi	r18, 0xAF	; 175
     72c:	3f 4f       	sbci	r19, 0xFF	; 255
     72e:	f9 01       	movw	r30, r18
     730:	91 83       	std	Z+1, r25	; 0x01
     732:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     734:	ce 01       	movw	r24, r28
     736:	81 5b       	subi	r24, 0xB1	; 177
     738:	9f 4f       	sbci	r25, 0xFF	; 255
     73a:	9e 01       	movw	r18, r28
     73c:	21 5b       	subi	r18, 0xB1	; 177
     73e:	3f 4f       	sbci	r19, 0xFF	; 255
     740:	f9 01       	movw	r30, r18
     742:	20 81       	ld	r18, Z
     744:	31 81       	ldd	r19, Z+1	; 0x01
     746:	21 50       	subi	r18, 0x01	; 1
     748:	31 09       	sbc	r19, r1
     74a:	fc 01       	movw	r30, r24
     74c:	31 83       	std	Z+1, r19	; 0x01
     74e:	20 83       	st	Z, r18
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     750:	ce 01       	movw	r24, r28
     752:	81 5b       	subi	r24, 0xB1	; 177
     754:	9f 4f       	sbci	r25, 0xFF	; 255
     756:	fc 01       	movw	r30, r24
     758:	80 81       	ld	r24, Z
     75a:	91 81       	ldd	r25, Z+1	; 0x01
     75c:	89 2b       	or	r24, r25
     75e:	a1 f6       	brne	.-88     	; 0x708 <__stack+0x2a9>
     760:	2c c0       	rjmp	.+88     	; 0x7ba <__stack+0x35b>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     762:	8e 01       	movw	r16, r28
     764:	01 5b       	subi	r16, 0xB1	; 177
     766:	1f 4f       	sbci	r17, 0xFF	; 255
     768:	ce 01       	movw	r24, r28
     76a:	85 5b       	subi	r24, 0xB5	; 181
     76c:	9f 4f       	sbci	r25, 0xFF	; 255
     76e:	fc 01       	movw	r30, r24
     770:	60 81       	ld	r22, Z
     772:	71 81       	ldd	r23, Z+1	; 0x01
     774:	82 81       	ldd	r24, Z+2	; 0x02
     776:	93 81       	ldd	r25, Z+3	; 0x03
     778:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     77c:	dc 01       	movw	r26, r24
     77e:	cb 01       	movw	r24, r22
     780:	f8 01       	movw	r30, r16
     782:	91 83       	std	Z+1, r25	; 0x01
     784:	80 83       	st	Z, r24
     786:	ce 01       	movw	r24, r28
     788:	8d 5a       	subi	r24, 0xAD	; 173
     78a:	9f 4f       	sbci	r25, 0xFF	; 255
     78c:	9e 01       	movw	r18, r28
     78e:	21 5b       	subi	r18, 0xB1	; 177
     790:	3f 4f       	sbci	r19, 0xFF	; 255
     792:	f9 01       	movw	r30, r18
     794:	20 81       	ld	r18, Z
     796:	31 81       	ldd	r19, Z+1	; 0x01
     798:	fc 01       	movw	r30, r24
     79a:	31 83       	std	Z+1, r19	; 0x01
     79c:	20 83       	st	Z, r18
     79e:	ce 01       	movw	r24, r28
     7a0:	8d 5a       	subi	r24, 0xAD	; 173
     7a2:	9f 4f       	sbci	r25, 0xFF	; 255
     7a4:	fc 01       	movw	r30, r24
     7a6:	80 81       	ld	r24, Z
     7a8:	91 81       	ldd	r25, Z+1	; 0x01
     7aa:	01 97       	sbiw	r24, 0x01	; 1
     7ac:	f1 f7       	brne	.-4      	; 0x7aa <__stack+0x34b>
     7ae:	9e 01       	movw	r18, r28
     7b0:	2d 5a       	subi	r18, 0xAD	; 173
     7b2:	3f 4f       	sbci	r19, 0xFF	; 255
     7b4:	f9 01       	movw	r30, r18
     7b6:	91 83       	std	Z+1, r25	; 0x01
     7b8:	80 83       	st	Z, r24
        	_delay_ms(100);
    	EEPROM_writeString(0x0512,password_stored);
     7ba:	69 ef       	ldi	r22, 0xF9	; 249
     7bc:	70 e0       	ldi	r23, 0x00	; 0
     7be:	82 e1       	ldi	r24, 0x12	; 18
     7c0:	95 e0       	ldi	r25, 0x05	; 5
     7c2:	0e 94 1a 06 	call	0xc34	; 0xc34 <EEPROM_writeString>
     7c6:	80 e0       	ldi	r24, 0x00	; 0
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	a0 e2       	ldi	r26, 0x20	; 32
     7cc:	b1 e4       	ldi	r27, 0x41	; 65
     7ce:	8d 83       	std	Y+5, r24	; 0x05
     7d0:	9e 83       	std	Y+6, r25	; 0x06
     7d2:	af 83       	std	Y+7, r26	; 0x07
     7d4:	b8 87       	std	Y+8, r27	; 0x08

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     7d6:	8e 01       	movw	r16, r28
     7d8:	0f 5b       	subi	r16, 0xBF	; 191
     7da:	1f 4f       	sbci	r17, 0xFF	; 255
     7dc:	20 e0       	ldi	r18, 0x00	; 0
     7de:	30 e0       	ldi	r19, 0x00	; 0
     7e0:	4a ef       	ldi	r20, 0xFA	; 250
     7e2:	54 e4       	ldi	r21, 0x44	; 68
     7e4:	6d 81       	ldd	r22, Y+5	; 0x05
     7e6:	7e 81       	ldd	r23, Y+6	; 0x06
     7e8:	8f 81       	ldd	r24, Y+7	; 0x07
     7ea:	98 85       	ldd	r25, Y+8	; 0x08
     7ec:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     7f0:	dc 01       	movw	r26, r24
     7f2:	cb 01       	movw	r24, r22
     7f4:	f8 01       	movw	r30, r16
     7f6:	80 83       	st	Z, r24
     7f8:	91 83       	std	Z+1, r25	; 0x01
     7fa:	a2 83       	std	Z+2, r26	; 0x02
     7fc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
     7fe:	ce 01       	movw	r24, r28
     800:	8f 5b       	subi	r24, 0xBF	; 191
     802:	9f 4f       	sbci	r25, 0xFF	; 255
     804:	20 e0       	ldi	r18, 0x00	; 0
     806:	30 e0       	ldi	r19, 0x00	; 0
     808:	40 e8       	ldi	r20, 0x80	; 128
     80a:	5f e3       	ldi	r21, 0x3F	; 63
     80c:	fc 01       	movw	r30, r24
     80e:	60 81       	ld	r22, Z
     810:	71 81       	ldd	r23, Z+1	; 0x01
     812:	82 81       	ldd	r24, Z+2	; 0x02
     814:	93 81       	ldd	r25, Z+3	; 0x03
     816:	0e 94 c7 10 	call	0x218e	; 0x218e <__cmpsf2>
     81a:	88 23       	and	r24, r24
     81c:	4c f4       	brge	.+18     	; 0x830 <__stack+0x3d1>
		__ticks = 1;
     81e:	ce 01       	movw	r24, r28
     820:	8b 5b       	subi	r24, 0xBB	; 187
     822:	9f 4f       	sbci	r25, 0xFF	; 255
     824:	21 e0       	ldi	r18, 0x01	; 1
     826:	30 e0       	ldi	r19, 0x00	; 0
     828:	fc 01       	movw	r30, r24
     82a:	31 83       	std	Z+1, r19	; 0x01
     82c:	20 83       	st	Z, r18
     82e:	69 c0       	rjmp	.+210    	; 0x902 <__stack+0x4a3>
	else if (__tmp > 65535)
     830:	ce 01       	movw	r24, r28
     832:	8f 5b       	subi	r24, 0xBF	; 191
     834:	9f 4f       	sbci	r25, 0xFF	; 255
     836:	20 e0       	ldi	r18, 0x00	; 0
     838:	3f ef       	ldi	r19, 0xFF	; 255
     83a:	4f e7       	ldi	r20, 0x7F	; 127
     83c:	57 e4       	ldi	r21, 0x47	; 71
     83e:	fc 01       	movw	r30, r24
     840:	60 81       	ld	r22, Z
     842:	71 81       	ldd	r23, Z+1	; 0x01
     844:	82 81       	ldd	r24, Z+2	; 0x02
     846:	93 81       	ldd	r25, Z+3	; 0x03
     848:	0e 94 1f 12 	call	0x243e	; 0x243e <__gesf2>
     84c:	18 16       	cp	r1, r24
     84e:	0c f0       	brlt	.+2      	; 0x852 <__stack+0x3f3>
     850:	46 c0       	rjmp	.+140    	; 0x8de <__stack+0x47f>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     852:	20 e0       	ldi	r18, 0x00	; 0
     854:	30 e0       	ldi	r19, 0x00	; 0
     856:	40 e2       	ldi	r20, 0x20	; 32
     858:	51 e4       	ldi	r21, 0x41	; 65
     85a:	6d 81       	ldd	r22, Y+5	; 0x05
     85c:	7e 81       	ldd	r23, Y+6	; 0x06
     85e:	8f 81       	ldd	r24, Y+7	; 0x07
     860:	98 85       	ldd	r25, Y+8	; 0x08
     862:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     866:	dc 01       	movw	r26, r24
     868:	cb 01       	movw	r24, r22
     86a:	8e 01       	movw	r16, r28
     86c:	0b 5b       	subi	r16, 0xBB	; 187
     86e:	1f 4f       	sbci	r17, 0xFF	; 255
     870:	bc 01       	movw	r22, r24
     872:	cd 01       	movw	r24, r26
     874:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     878:	dc 01       	movw	r26, r24
     87a:	cb 01       	movw	r24, r22
     87c:	f8 01       	movw	r30, r16
     87e:	91 83       	std	Z+1, r25	; 0x01
     880:	80 83       	st	Z, r24
     882:	24 c0       	rjmp	.+72     	; 0x8cc <__stack+0x46d>
     884:	ce 01       	movw	r24, r28
     886:	89 5b       	subi	r24, 0xB9	; 185
     888:	9f 4f       	sbci	r25, 0xFF	; 255
     88a:	28 ec       	ldi	r18, 0xC8	; 200
     88c:	30 e0       	ldi	r19, 0x00	; 0
     88e:	fc 01       	movw	r30, r24
     890:	31 83       	std	Z+1, r19	; 0x01
     892:	20 83       	st	Z, r18
     894:	ce 01       	movw	r24, r28
     896:	89 5b       	subi	r24, 0xB9	; 185
     898:	9f 4f       	sbci	r25, 0xFF	; 255
     89a:	fc 01       	movw	r30, r24
     89c:	80 81       	ld	r24, Z
     89e:	91 81       	ldd	r25, Z+1	; 0x01
     8a0:	01 97       	sbiw	r24, 0x01	; 1
     8a2:	f1 f7       	brne	.-4      	; 0x8a0 <__stack+0x441>
     8a4:	9e 01       	movw	r18, r28
     8a6:	29 5b       	subi	r18, 0xB9	; 185
     8a8:	3f 4f       	sbci	r19, 0xFF	; 255
     8aa:	f9 01       	movw	r30, r18
     8ac:	91 83       	std	Z+1, r25	; 0x01
     8ae:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     8b0:	ce 01       	movw	r24, r28
     8b2:	8b 5b       	subi	r24, 0xBB	; 187
     8b4:	9f 4f       	sbci	r25, 0xFF	; 255
     8b6:	9e 01       	movw	r18, r28
     8b8:	2b 5b       	subi	r18, 0xBB	; 187
     8ba:	3f 4f       	sbci	r19, 0xFF	; 255
     8bc:	f9 01       	movw	r30, r18
     8be:	20 81       	ld	r18, Z
     8c0:	31 81       	ldd	r19, Z+1	; 0x01
     8c2:	21 50       	subi	r18, 0x01	; 1
     8c4:	31 09       	sbc	r19, r1
     8c6:	fc 01       	movw	r30, r24
     8c8:	31 83       	std	Z+1, r19	; 0x01
     8ca:	20 83       	st	Z, r18
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     8cc:	ce 01       	movw	r24, r28
     8ce:	8b 5b       	subi	r24, 0xBB	; 187
     8d0:	9f 4f       	sbci	r25, 0xFF	; 255
     8d2:	fc 01       	movw	r30, r24
     8d4:	80 81       	ld	r24, Z
     8d6:	91 81       	ldd	r25, Z+1	; 0x01
     8d8:	89 2b       	or	r24, r25
     8da:	a1 f6       	brne	.-88     	; 0x884 <__stack+0x425>
     8dc:	2c c0       	rjmp	.+88     	; 0x936 <__stack+0x4d7>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     8de:	8e 01       	movw	r16, r28
     8e0:	0b 5b       	subi	r16, 0xBB	; 187
     8e2:	1f 4f       	sbci	r17, 0xFF	; 255
     8e4:	ce 01       	movw	r24, r28
     8e6:	8f 5b       	subi	r24, 0xBF	; 191
     8e8:	9f 4f       	sbci	r25, 0xFF	; 255
     8ea:	fc 01       	movw	r30, r24
     8ec:	60 81       	ld	r22, Z
     8ee:	71 81       	ldd	r23, Z+1	; 0x01
     8f0:	82 81       	ldd	r24, Z+2	; 0x02
     8f2:	93 81       	ldd	r25, Z+3	; 0x03
     8f4:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     8f8:	dc 01       	movw	r26, r24
     8fa:	cb 01       	movw	r24, r22
     8fc:	f8 01       	movw	r30, r16
     8fe:	91 83       	std	Z+1, r25	; 0x01
     900:	80 83       	st	Z, r24
     902:	ce 01       	movw	r24, r28
     904:	87 5b       	subi	r24, 0xB7	; 183
     906:	9f 4f       	sbci	r25, 0xFF	; 255
     908:	9e 01       	movw	r18, r28
     90a:	2b 5b       	subi	r18, 0xBB	; 187
     90c:	3f 4f       	sbci	r19, 0xFF	; 255
     90e:	f9 01       	movw	r30, r18
     910:	20 81       	ld	r18, Z
     912:	31 81       	ldd	r19, Z+1	; 0x01
     914:	fc 01       	movw	r30, r24
     916:	31 83       	std	Z+1, r19	; 0x01
     918:	20 83       	st	Z, r18
     91a:	ce 01       	movw	r24, r28
     91c:	87 5b       	subi	r24, 0xB7	; 183
     91e:	9f 4f       	sbci	r25, 0xFF	; 255
     920:	fc 01       	movw	r30, r24
     922:	80 81       	ld	r24, Z
     924:	91 81       	ldd	r25, Z+1	; 0x01
     926:	01 97       	sbiw	r24, 0x01	; 1
     928:	f1 f7       	brne	.-4      	; 0x926 <__stack+0x4c7>
     92a:	9e 01       	movw	r18, r28
     92c:	27 5b       	subi	r18, 0xB7	; 183
     92e:	3f 4f       	sbci	r19, 0xFF	; 255
     930:	f9 01       	movw	r30, r18
     932:	91 83       	std	Z+1, r25	; 0x01
     934:	80 83       	st	Z, r24
    	_delay_ms(10);
    	EEPROM_writeByte(0X0011,0xAA);
     936:	6a ea       	ldi	r22, 0xAA	; 170
     938:	81 e1       	ldi	r24, 0x11	; 17
     93a:	90 e0       	ldi	r25, 0x00	; 0
     93c:	0e 94 7e 05 	call	0xafc	; 0xafc <EEPROM_writeByte>
    	password_stored_flag=0xAA;
     940:	8a ea       	ldi	r24, 0xAA	; 170
     942:	80 93 ee 00 	sts	0x00EE, r24	; 0x8000ee <password_stored_flag>
    	set_password_now_flag=0xAA;
     946:	8a ea       	ldi	r24, 0xAA	; 170
     948:	80 93 ef 00 	sts	0x00EF, r24	; 0x8000ef <set_password_now_flag>
    	if(UART_receiveByte()=='o')
     94c:	0e 94 91 0f 	call	0x1f22	; 0x1f22 <UART_receiveByte>
     950:	8f 36       	cpi	r24, 0x6F	; 111
     952:	09 f0       	breq	.+2      	; 0x956 <__stack+0x4f7>
     954:	30 cc       	rjmp	.-1952   	; 0x1b6 <main+0xa2>
    		 motor_run();
     956:	0e 94 ae 04 	call	0x95c	; 0x95c <motor_run>

    	}

    }
     95a:	2d cc       	rjmp	.-1958   	; 0x1b6 <main+0xa2>

0000095c <motor_run>:
}

void motor_run(void)
{
     95c:	cf 93       	push	r28
     95e:	df 93       	push	r29
     960:	cd b7       	in	r28, 0x3d	; 61
     962:	de b7       	in	r29, 0x3e	; 62

TIMER_setCompare(8000);
     964:	80 e4       	ldi	r24, 0x40	; 64
     966:	9f e1       	ldi	r25, 0x1F	; 31
     968:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <TIMER_setCompare>
TIMER_setCallBackPtr(change_motor_dirction);
     96c:	8e eb       	ldi	r24, 0xBE	; 190
     96e:	94 e0       	ldi	r25, 0x04	; 4
     970:	0e 94 c8 0d 	call	0x1b90	; 0x1b90 <TIMER_setCallBackPtr>


}
     974:	00 00       	nop
     976:	df 91       	pop	r29
     978:	cf 91       	pop	r28
     97a:	08 95       	ret

0000097c <change_motor_dirction>:
void change_motor_dirction(void)
{
     97c:	cf 93       	push	r28
     97e:	df 93       	push	r29
     980:	cd b7       	in	r28, 0x3d	; 61
     982:	de b7       	in	r29, 0x3e	; 62

	static uint8 count=0;
	if(count==0)
     984:	80 91 f3 00 	lds	r24, 0x00F3	; 0x8000f3 <count.1951>
     988:	88 23       	and	r24, r24
     98a:	29 f5       	brne	.+74     	; 0x9d6 <change_motor_dirction+0x5a>
	{
		DDRB|=(1<<0)|(1<<1);
     98c:	87 e3       	ldi	r24, 0x37	; 55
     98e:	90 e0       	ldi	r25, 0x00	; 0
     990:	27 e3       	ldi	r18, 0x37	; 55
     992:	30 e0       	ldi	r19, 0x00	; 0
     994:	f9 01       	movw	r30, r18
     996:	20 81       	ld	r18, Z
     998:	23 60       	ori	r18, 0x03	; 3
     99a:	fc 01       	movw	r30, r24
     99c:	20 83       	st	Z, r18
		PORTB&=~(1<<0)&~(1<<1);
     99e:	88 e3       	ldi	r24, 0x38	; 56
     9a0:	90 e0       	ldi	r25, 0x00	; 0
     9a2:	28 e3       	ldi	r18, 0x38	; 56
     9a4:	30 e0       	ldi	r19, 0x00	; 0
     9a6:	f9 01       	movw	r30, r18
     9a8:	20 81       	ld	r18, Z
     9aa:	2c 7f       	andi	r18, 0xFC	; 252
     9ac:	fc 01       	movw	r30, r24
     9ae:	20 83       	st	Z, r18
		CLEAR_BIT(PORTB,1);
     9b0:	88 e3       	ldi	r24, 0x38	; 56
     9b2:	90 e0       	ldi	r25, 0x00	; 0
     9b4:	28 e3       	ldi	r18, 0x38	; 56
     9b6:	30 e0       	ldi	r19, 0x00	; 0
     9b8:	f9 01       	movw	r30, r18
     9ba:	20 81       	ld	r18, Z
     9bc:	2d 7f       	andi	r18, 0xFD	; 253
     9be:	fc 01       	movw	r30, r24
     9c0:	20 83       	st	Z, r18
		SET_BIT(PORTB,0);
     9c2:	88 e3       	ldi	r24, 0x38	; 56
     9c4:	90 e0       	ldi	r25, 0x00	; 0
     9c6:	28 e3       	ldi	r18, 0x38	; 56
     9c8:	30 e0       	ldi	r19, 0x00	; 0
     9ca:	f9 01       	movw	r30, r18
     9cc:	20 81       	ld	r18, Z
     9ce:	21 60       	ori	r18, 0x01	; 1
     9d0:	fc 01       	movw	r30, r24
     9d2:	20 83       	st	Z, r18
     9d4:	24 c0       	rjmp	.+72     	; 0xa1e <change_motor_dirction+0xa2>
	}
	else if(count>=2)
     9d6:	80 91 f3 00 	lds	r24, 0x00F3	; 0x8000f3 <count.1951>
     9da:	82 30       	cpi	r24, 0x02	; 2
     9dc:	60 f0       	brcs	.+24     	; 0x9f6 <change_motor_dirction+0x7a>
{
	PORTB&=~(1<<0)&~(1<<1);
     9de:	88 e3       	ldi	r24, 0x38	; 56
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	28 e3       	ldi	r18, 0x38	; 56
     9e4:	30 e0       	ldi	r19, 0x00	; 0
     9e6:	f9 01       	movw	r30, r18
     9e8:	20 81       	ld	r18, Z
     9ea:	2c 7f       	andi	r18, 0xFC	; 252
     9ec:	fc 01       	movw	r30, r24
     9ee:	20 83       	st	Z, r18

	TIMER_stop();
     9f0:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <TIMER_stop>
     9f4:	14 c0       	rjmp	.+40     	; 0xa1e <change_motor_dirction+0xa2>
}
else
{
	TOGGLE_BIT(PORTB,1);
     9f6:	88 e3       	ldi	r24, 0x38	; 56
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	28 e3       	ldi	r18, 0x38	; 56
     9fc:	30 e0       	ldi	r19, 0x00	; 0
     9fe:	f9 01       	movw	r30, r18
     a00:	30 81       	ld	r19, Z
     a02:	22 e0       	ldi	r18, 0x02	; 2
     a04:	23 27       	eor	r18, r19
     a06:	fc 01       	movw	r30, r24
     a08:	20 83       	st	Z, r18
	TOGGLE_BIT(PORTB,0);
     a0a:	88 e3       	ldi	r24, 0x38	; 56
     a0c:	90 e0       	ldi	r25, 0x00	; 0
     a0e:	28 e3       	ldi	r18, 0x38	; 56
     a10:	30 e0       	ldi	r19, 0x00	; 0
     a12:	f9 01       	movw	r30, r18
     a14:	30 81       	ld	r19, Z
     a16:	21 e0       	ldi	r18, 0x01	; 1
     a18:	23 27       	eor	r18, r19
     a1a:	fc 01       	movw	r30, r24
     a1c:	20 83       	st	Z, r18
}
	count++;
     a1e:	80 91 f3 00 	lds	r24, 0x00F3	; 0x8000f3 <count.1951>
     a22:	8f 5f       	subi	r24, 0xFF	; 255
     a24:	80 93 f3 00 	sts	0x00F3, r24	; 0x8000f3 <count.1951>

}
     a28:	00 00       	nop
     a2a:	df 91       	pop	r29
     a2c:	cf 91       	pop	r28
     a2e:	08 95       	ret

00000a30 <buzzer>:
void buzzer(void)
{
     a30:	cf 93       	push	r28
     a32:	df 93       	push	r29
     a34:	cd b7       	in	r28, 0x3d	; 61
     a36:	de b7       	in	r29, 0x3e	; 62

	TIMER_setCompare(60000);
     a38:	80 e6       	ldi	r24, 0x60	; 96
     a3a:	9a ee       	ldi	r25, 0xEA	; 234
     a3c:	0e 94 1a 0d 	call	0x1a34	; 0x1a34 <TIMER_setCompare>
	TIMER_setCallBackPtr(buzzer_call);
     a40:	88 e2       	ldi	r24, 0x28	; 40
     a42:	95 e0       	ldi	r25, 0x05	; 5
     a44:	0e 94 c8 0d 	call	0x1b90	; 0x1b90 <TIMER_setCallBackPtr>
}
     a48:	00 00       	nop
     a4a:	df 91       	pop	r29
     a4c:	cf 91       	pop	r28
     a4e:	08 95       	ret

00000a50 <buzzer_call>:
void buzzer_call(void)
{	static uint8 count=0;
     a50:	cf 93       	push	r28
     a52:	df 93       	push	r29
     a54:	cd b7       	in	r28, 0x3d	; 61
     a56:	de b7       	in	r29, 0x3e	; 62
if(count==0)
     a58:	80 91 f4 00 	lds	r24, 0x00F4	; 0x8000f4 <count.1958>
     a5c:	88 23       	and	r24, r24
     a5e:	99 f4       	brne	.+38     	; 0xa86 <buzzer_call+0x36>
{
	SET_BIT(DDRC,5);
     a60:	84 e3       	ldi	r24, 0x34	; 52
     a62:	90 e0       	ldi	r25, 0x00	; 0
     a64:	24 e3       	ldi	r18, 0x34	; 52
     a66:	30 e0       	ldi	r19, 0x00	; 0
     a68:	f9 01       	movw	r30, r18
     a6a:	20 81       	ld	r18, Z
     a6c:	20 62       	ori	r18, 0x20	; 32
     a6e:	fc 01       	movw	r30, r24
     a70:	20 83       	st	Z, r18
		SET_BIT(PORTC,5);
     a72:	85 e3       	ldi	r24, 0x35	; 53
     a74:	90 e0       	ldi	r25, 0x00	; 0
     a76:	25 e3       	ldi	r18, 0x35	; 53
     a78:	30 e0       	ldi	r19, 0x00	; 0
     a7a:	f9 01       	movw	r30, r18
     a7c:	20 81       	ld	r18, Z
     a7e:	20 62       	ori	r18, 0x20	; 32
     a80:	fc 01       	movw	r30, r24
     a82:	20 83       	st	Z, r18
     a84:	15 c0       	rjmp	.+42     	; 0xab0 <buzzer_call+0x60>
}


else if(count==8)
     a86:	80 91 f4 00 	lds	r24, 0x00F4	; 0x8000f4 <count.1958>
     a8a:	88 30       	cpi	r24, 0x08	; 8
     a8c:	89 f4       	brne	.+34     	; 0xab0 <buzzer_call+0x60>
{
	CLEAR_BIT(PORTC,5);
     a8e:	85 e3       	ldi	r24, 0x35	; 53
     a90:	90 e0       	ldi	r25, 0x00	; 0
     a92:	25 e3       	ldi	r18, 0x35	; 53
     a94:	30 e0       	ldi	r19, 0x00	; 0
     a96:	f9 01       	movw	r30, r18
     a98:	20 81       	ld	r18, Z
     a9a:	2f 7d       	andi	r18, 0xDF	; 223
     a9c:	fc 01       	movw	r30, r24
     a9e:	20 83       	st	Z, r18
	buzzer_flag=1;
     aa0:	81 e0       	ldi	r24, 0x01	; 1
     aa2:	80 93 f2 00 	sts	0x00F2, r24	; 0x8000f2 <buzzer_flag>
	block_buzzer_scope=1;
     aa6:	81 e0       	ldi	r24, 0x01	; 1
     aa8:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_start>
	TIMER_stop();
     aac:	0e 94 db 0d 	call	0x1bb6	; 0x1bb6 <TIMER_stop>
}
count++;
     ab0:	80 91 f4 00 	lds	r24, 0x00F4	; 0x8000f4 <count.1958>
     ab4:	8f 5f       	subi	r24, 0xFF	; 255
     ab6:	80 93 f4 00 	sts	0x00F4, r24	; 0x8000f4 <count.1958>


}
     aba:	00 00       	nop
     abc:	df 91       	pop	r29
     abe:	cf 91       	pop	r28
     ac0:	08 95       	ret

00000ac2 <EEPROM_init>:
#include "i2c.h"
#include "external_eeprom.h"

TWI_configurationType TWI_config;
void EEPROM_init(void)
{
     ac2:	cf 93       	push	r28
     ac4:	df 93       	push	r29
     ac6:	cd b7       	in	r28, 0x3d	; 61
     ac8:	de b7       	in	r29, 0x3e	; 62
	TWI_config.baudRate=400000;
     aca:	80 e8       	ldi	r24, 0x80	; 128
     acc:	9a e1       	ldi	r25, 0x1A	; 26
     ace:	a6 e0       	ldi	r26, 0x06	; 6
     ad0:	b0 e0       	ldi	r27, 0x00	; 0
     ad2:	80 93 0e 01 	sts	0x010E, r24	; 0x80010e <TWI_config>
     ad6:	90 93 0f 01 	sts	0x010F, r25	; 0x80010f <TWI_config+0x1>
     ada:	a0 93 10 01 	sts	0x0110, r26	; 0x800110 <TWI_config+0x2>
     ade:	b0 93 11 01 	sts	0x0111, r27	; 0x800111 <TWI_config+0x3>
	TWI_config.prescasler=0;
     ae2:	10 92 12 01 	sts	0x0112, r1	; 0x800112 <TWI_config+0x4>
	TWI_config.slave_address=0b00001011;
     ae6:	8b e0       	ldi	r24, 0x0B	; 11
     ae8:	80 93 13 01 	sts	0x0113, r24	; 0x800113 <TWI_config+0x5>

TWI_init(&TWI_config);
     aec:	8e e0       	ldi	r24, 0x0E	; 14
     aee:	91 e0       	ldi	r25, 0x01	; 1
     af0:	0e 94 1d 07 	call	0xe3a	; 0xe3a <TWI_init>
}
     af4:	00 00       	nop
     af6:	df 91       	pop	r29
     af8:	cf 91       	pop	r28
     afa:	08 95       	ret

00000afc <EEPROM_writeByte>:

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
     afc:	cf 93       	push	r28
     afe:	df 93       	push	r29
     b00:	00 d0       	rcall	.+0      	; 0xb02 <EEPROM_writeByte+0x6>
     b02:	1f 92       	push	r1
     b04:	cd b7       	in	r28, 0x3d	; 61
     b06:	de b7       	in	r29, 0x3e	; 62
     b08:	9a 83       	std	Y+2, r25	; 0x02
     b0a:	89 83       	std	Y+1, r24	; 0x01
     b0c:	6b 83       	std	Y+3, r22	; 0x03

	TWI_start();
     b0e:	0e 94 a9 07 	call	0xf52	; 0xf52 <TWI_start>
	if(TWI_getStatus()!=TW_START)
     b12:	0e 94 14 08 	call	0x1028	; 0x1028 <TWI_getStatus>
     b16:	88 30       	cpi	r24, 0x08	; 8
     b18:	11 f0       	breq	.+4      	; 0xb1e <EEPROM_writeByte+0x22>
	return 1;
     b1a:	81 e0       	ldi	r24, 0x01	; 1
     b1c:	27 c0       	rjmp	.+78     	; 0xb6c <EEPROM_writeByte+0x70>

	TWI_write((uint8)(0xA0|((u16addr&0X0700)>>7)));
     b1e:	89 81       	ldd	r24, Y+1	; 0x01
     b20:	9a 81       	ldd	r25, Y+2	; 0x02
     b22:	88 27       	eor	r24, r24
     b24:	97 70       	andi	r25, 0x07	; 7
     b26:	88 0f       	add	r24, r24
     b28:	89 2f       	mov	r24, r25
     b2a:	88 1f       	adc	r24, r24
     b2c:	99 0b       	sbc	r25, r25
     b2e:	91 95       	neg	r25
     b30:	80 6a       	ori	r24, 0xA0	; 160
     b32:	0e 94 ca 07 	call	0xf94	; 0xf94 <TWI_write>
	if(TWI_getStatus()!=TW_MT_SLA_W_ACK)
     b36:	0e 94 14 08 	call	0x1028	; 0x1028 <TWI_getStatus>
     b3a:	88 31       	cpi	r24, 0x18	; 24
     b3c:	11 f0       	breq	.+4      	; 0xb42 <EEPROM_writeByte+0x46>
		return 2;
     b3e:	82 e0       	ldi	r24, 0x02	; 2
     b40:	15 c0       	rjmp	.+42     	; 0xb6c <EEPROM_writeByte+0x70>


	TWI_write((uint8)u16addr);
     b42:	89 81       	ldd	r24, Y+1	; 0x01
     b44:	0e 94 ca 07 	call	0xf94	; 0xf94 <TWI_write>
	if(TWI_getStatus()!=TW_MT_DATA_ACK)
     b48:	0e 94 14 08 	call	0x1028	; 0x1028 <TWI_getStatus>
     b4c:	88 32       	cpi	r24, 0x28	; 40
     b4e:	11 f0       	breq	.+4      	; 0xb54 <EEPROM_writeByte+0x58>
			return 0x80;
     b50:	80 e8       	ldi	r24, 0x80	; 128
     b52:	0c c0       	rjmp	.+24     	; 0xb6c <EEPROM_writeByte+0x70>


	TWI_write(u8data);
     b54:	8b 81       	ldd	r24, Y+3	; 0x03
     b56:	0e 94 ca 07 	call	0xf94	; 0xf94 <TWI_write>
	if(TWI_getStatus()!=TW_MT_DATA_ACK)
     b5a:	0e 94 14 08 	call	0x1028	; 0x1028 <TWI_getStatus>
     b5e:	88 32       	cpi	r24, 0x28	; 40
     b60:	11 f0       	breq	.+4      	; 0xb66 <EEPROM_writeByte+0x6a>
			return 4;
     b62:	84 e0       	ldi	r24, 0x04	; 4
     b64:	03 c0       	rjmp	.+6      	; 0xb6c <EEPROM_writeByte+0x70>

	TWI_stop();
     b66:	0e 94 bd 07 	call	0xf7a	; 0xf7a <TWI_stop>
	return 5;
     b6a:	85 e0       	ldi	r24, 0x05	; 5
}
     b6c:	0f 90       	pop	r0
     b6e:	0f 90       	pop	r0
     b70:	0f 90       	pop	r0
     b72:	df 91       	pop	r29
     b74:	cf 91       	pop	r28
     b76:	08 95       	ret

00000b78 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
     b78:	cf 93       	push	r28
     b7a:	df 93       	push	r29
     b7c:	00 d0       	rcall	.+0      	; 0xb7e <EEPROM_readByte+0x6>
     b7e:	00 d0       	rcall	.+0      	; 0xb80 <EEPROM_readByte+0x8>
     b80:	cd b7       	in	r28, 0x3d	; 61
     b82:	de b7       	in	r29, 0x3e	; 62
     b84:	9a 83       	std	Y+2, r25	; 0x02
     b86:	89 83       	std	Y+1, r24	; 0x01
     b88:	7c 83       	std	Y+4, r23	; 0x04
     b8a:	6b 83       	std	Y+3, r22	; 0x03
	TWI_start();
     b8c:	0e 94 a9 07 	call	0xf52	; 0xf52 <TWI_start>
		if(TWI_getStatus()!=TW_START)
     b90:	0e 94 14 08 	call	0x1028	; 0x1028 <TWI_getStatus>
     b94:	88 30       	cpi	r24, 0x08	; 8
     b96:	11 f0       	breq	.+4      	; 0xb9c <EEPROM_readByte+0x24>
		return ERROR;
     b98:	80 e0       	ldi	r24, 0x00	; 0
     b9a:	45 c0       	rjmp	.+138    	; 0xc26 <EEPROM_readByte+0xae>

		TWI_write((uint8)(0xA0|((u16addr&0X0700)>>7)));
     b9c:	89 81       	ldd	r24, Y+1	; 0x01
     b9e:	9a 81       	ldd	r25, Y+2	; 0x02
     ba0:	88 27       	eor	r24, r24
     ba2:	97 70       	andi	r25, 0x07	; 7
     ba4:	88 0f       	add	r24, r24
     ba6:	89 2f       	mov	r24, r25
     ba8:	88 1f       	adc	r24, r24
     baa:	99 0b       	sbc	r25, r25
     bac:	91 95       	neg	r25
     bae:	80 6a       	ori	r24, 0xA0	; 160
     bb0:	0e 94 ca 07 	call	0xf94	; 0xf94 <TWI_write>
		if(TWI_getStatus()!=TW_MT_SLA_W_ACK)
     bb4:	0e 94 14 08 	call	0x1028	; 0x1028 <TWI_getStatus>
     bb8:	88 31       	cpi	r24, 0x18	; 24
     bba:	11 f0       	breq	.+4      	; 0xbc0 <EEPROM_readByte+0x48>
			return ERROR;
     bbc:	80 e0       	ldi	r24, 0x00	; 0
     bbe:	33 c0       	rjmp	.+102    	; 0xc26 <EEPROM_readByte+0xae>


		TWI_write((uint8)u16addr);
     bc0:	89 81       	ldd	r24, Y+1	; 0x01
     bc2:	0e 94 ca 07 	call	0xf94	; 0xf94 <TWI_write>
		if(TWI_getStatus()!=TW_MT_DATA_ACK)
     bc6:	0e 94 14 08 	call	0x1028	; 0x1028 <TWI_getStatus>
     bca:	88 32       	cpi	r24, 0x28	; 40
     bcc:	11 f0       	breq	.+4      	; 0xbd2 <EEPROM_readByte+0x5a>
				return ERROR;
     bce:	80 e0       	ldi	r24, 0x00	; 0
     bd0:	2a c0       	rjmp	.+84     	; 0xc26 <EEPROM_readByte+0xae>


		//TWI_write(u8data);
		//if(TWI_getStatus()!=TW_MT_DATA_ACK)
			//	return ERROR;
		TWI_start();
     bd2:	0e 94 a9 07 	call	0xf52	; 0xf52 <TWI_start>
		if(TWI_getStatus()!=TW_REP_START)
     bd6:	0e 94 14 08 	call	0x1028	; 0x1028 <TWI_getStatus>
     bda:	80 31       	cpi	r24, 0x10	; 16
     bdc:	11 f0       	breq	.+4      	; 0xbe2 <EEPROM_readByte+0x6a>
						return ERROR;
     bde:	80 e0       	ldi	r24, 0x00	; 0
     be0:	22 c0       	rjmp	.+68     	; 0xc26 <EEPROM_readByte+0xae>

		TWI_write((uint8)((0xA0)|((u16addr&0X0700)>>7)|1));
     be2:	89 81       	ldd	r24, Y+1	; 0x01
     be4:	9a 81       	ldd	r25, Y+2	; 0x02
     be6:	88 27       	eor	r24, r24
     be8:	97 70       	andi	r25, 0x07	; 7
     bea:	88 0f       	add	r24, r24
     bec:	89 2f       	mov	r24, r25
     bee:	88 1f       	adc	r24, r24
     bf0:	99 0b       	sbc	r25, r25
     bf2:	91 95       	neg	r25
     bf4:	81 6a       	ori	r24, 0xA1	; 161
     bf6:	0e 94 ca 07 	call	0xf94	; 0xf94 <TWI_write>
		if(TWI_getStatus()!=TW_MT_SLA_R_ACK)
     bfa:	0e 94 14 08 	call	0x1028	; 0x1028 <TWI_getStatus>
     bfe:	80 34       	cpi	r24, 0x40	; 64
     c00:	11 f0       	breq	.+4      	; 0xc06 <EEPROM_readByte+0x8e>
						return ERROR;
     c02:	80 e0       	ldi	r24, 0x00	; 0
     c04:	10 c0       	rjmp	.+32     	; 0xc26 <EEPROM_readByte+0xae>


			*u8data=TWI_read_with_NACK();
     c06:	0e 94 fd 07 	call	0xffa	; 0xffa <TWI_read_with_NACK>
     c0a:	28 2f       	mov	r18, r24
     c0c:	8b 81       	ldd	r24, Y+3	; 0x03
     c0e:	9c 81       	ldd	r25, Y+4	; 0x04
     c10:	fc 01       	movw	r30, r24
     c12:	20 83       	st	Z, r18
			if(TWI_getStatus()!=TW_MR_DATA_NACK)
     c14:	0e 94 14 08 	call	0x1028	; 0x1028 <TWI_getStatus>
     c18:	88 35       	cpi	r24, 0x58	; 88
     c1a:	11 f0       	breq	.+4      	; 0xc20 <EEPROM_readByte+0xa8>
					return ERROR;
     c1c:	80 e0       	ldi	r24, 0x00	; 0
     c1e:	03 c0       	rjmp	.+6      	; 0xc26 <EEPROM_readByte+0xae>

			TWI_stop();
     c20:	0e 94 bd 07 	call	0xf7a	; 0xf7a <TWI_stop>
			return SUCCESS;
     c24:	81 e0       	ldi	r24, 0x01	; 1

}
     c26:	0f 90       	pop	r0
     c28:	0f 90       	pop	r0
     c2a:	0f 90       	pop	r0
     c2c:	0f 90       	pop	r0
     c2e:	df 91       	pop	r29
     c30:	cf 91       	pop	r28
     c32:	08 95       	ret

00000c34 <EEPROM_writeString>:
uint8 EEPROM_writeString(uint16 u16addr, uint8* str)
{
     c34:	cf 93       	push	r28
     c36:	df 93       	push	r29
     c38:	cd b7       	in	r28, 0x3d	; 61
     c3a:	de b7       	in	r29, 0x3e	; 62
     c3c:	63 97       	sbiw	r28, 0x13	; 19
     c3e:	0f b6       	in	r0, 0x3f	; 63
     c40:	f8 94       	cli
     c42:	de bf       	out	0x3e, r29	; 62
     c44:	0f be       	out	0x3f, r0	; 63
     c46:	cd bf       	out	0x3d, r28	; 61
     c48:	99 8b       	std	Y+17, r25	; 0x11
     c4a:	88 8b       	std	Y+16, r24	; 0x10
     c4c:	7b 8b       	std	Y+19, r23	; 0x13
     c4e:	6a 8b       	std	Y+18, r22	; 0x12

	uint8 i=0;
     c50:	19 82       	std	Y+1, r1	; 0x01
	for( i=0;str[i]!='\0';i++)
     c52:	19 82       	std	Y+1, r1	; 0x01
     c54:	88 c0       	rjmp	.+272    	; 0xd66 <EEPROM_writeString+0x132>
{


	EEPROM_writeByte(u16addr+i,str[i]);
     c56:	89 81       	ldd	r24, Y+1	; 0x01
     c58:	88 2f       	mov	r24, r24
     c5a:	90 e0       	ldi	r25, 0x00	; 0
     c5c:	2a 89       	ldd	r18, Y+18	; 0x12
     c5e:	3b 89       	ldd	r19, Y+19	; 0x13
     c60:	82 0f       	add	r24, r18
     c62:	93 1f       	adc	r25, r19
     c64:	fc 01       	movw	r30, r24
     c66:	40 81       	ld	r20, Z
     c68:	89 81       	ldd	r24, Y+1	; 0x01
     c6a:	28 2f       	mov	r18, r24
     c6c:	30 e0       	ldi	r19, 0x00	; 0
     c6e:	88 89       	ldd	r24, Y+16	; 0x10
     c70:	99 89       	ldd	r25, Y+17	; 0x11
     c72:	82 0f       	add	r24, r18
     c74:	93 1f       	adc	r25, r19
     c76:	64 2f       	mov	r22, r20
     c78:	0e 94 7e 05 	call	0xafc	; 0xafc <EEPROM_writeByte>
     c7c:	80 e0       	ldi	r24, 0x00	; 0
     c7e:	90 e0       	ldi	r25, 0x00	; 0
     c80:	a0 e2       	ldi	r26, 0x20	; 32
     c82:	b1 e4       	ldi	r27, 0x41	; 65
     c84:	8a 83       	std	Y+2, r24	; 0x02
     c86:	9b 83       	std	Y+3, r25	; 0x03
     c88:	ac 83       	std	Y+4, r26	; 0x04
     c8a:	bd 83       	std	Y+5, r27	; 0x05

	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint16_t __ticks;
	__tmp = ((F_CPU) / 4e3) * __ms;
     c8c:	20 e0       	ldi	r18, 0x00	; 0
     c8e:	30 e0       	ldi	r19, 0x00	; 0
     c90:	4a ef       	ldi	r20, 0xFA	; 250
     c92:	54 e4       	ldi	r21, 0x44	; 68
     c94:	6a 81       	ldd	r22, Y+2	; 0x02
     c96:	7b 81       	ldd	r23, Y+3	; 0x03
     c98:	8c 81       	ldd	r24, Y+4	; 0x04
     c9a:	9d 81       	ldd	r25, Y+5	; 0x05
     c9c:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     ca0:	dc 01       	movw	r26, r24
     ca2:	cb 01       	movw	r24, r22
     ca4:	8e 83       	std	Y+6, r24	; 0x06
     ca6:	9f 83       	std	Y+7, r25	; 0x07
     ca8:	a8 87       	std	Y+8, r26	; 0x08
     caa:	b9 87       	std	Y+9, r27	; 0x09
	if (__tmp < 1.0)
     cac:	20 e0       	ldi	r18, 0x00	; 0
     cae:	30 e0       	ldi	r19, 0x00	; 0
     cb0:	40 e8       	ldi	r20, 0x80	; 128
     cb2:	5f e3       	ldi	r21, 0x3F	; 63
     cb4:	6e 81       	ldd	r22, Y+6	; 0x06
     cb6:	7f 81       	ldd	r23, Y+7	; 0x07
     cb8:	88 85       	ldd	r24, Y+8	; 0x08
     cba:	99 85       	ldd	r25, Y+9	; 0x09
     cbc:	0e 94 c7 10 	call	0x218e	; 0x218e <__cmpsf2>
     cc0:	88 23       	and	r24, r24
     cc2:	2c f4       	brge	.+10     	; 0xcce <EEPROM_writeString+0x9a>
		__ticks = 1;
     cc4:	81 e0       	ldi	r24, 0x01	; 1
     cc6:	90 e0       	ldi	r25, 0x00	; 0
     cc8:	9b 87       	std	Y+11, r25	; 0x0b
     cca:	8a 87       	std	Y+10, r24	; 0x0a
     ccc:	3f c0       	rjmp	.+126    	; 0xd4c <EEPROM_writeString+0x118>
	else if (__tmp > 65535)
     cce:	20 e0       	ldi	r18, 0x00	; 0
     cd0:	3f ef       	ldi	r19, 0xFF	; 255
     cd2:	4f e7       	ldi	r20, 0x7F	; 127
     cd4:	57 e4       	ldi	r21, 0x47	; 71
     cd6:	6e 81       	ldd	r22, Y+6	; 0x06
     cd8:	7f 81       	ldd	r23, Y+7	; 0x07
     cda:	88 85       	ldd	r24, Y+8	; 0x08
     cdc:	99 85       	ldd	r25, Y+9	; 0x09
     cde:	0e 94 1f 12 	call	0x243e	; 0x243e <__gesf2>
     ce2:	18 16       	cp	r1, r24
     ce4:	4c f5       	brge	.+82     	; 0xd38 <EEPROM_writeString+0x104>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     ce6:	20 e0       	ldi	r18, 0x00	; 0
     ce8:	30 e0       	ldi	r19, 0x00	; 0
     cea:	40 e2       	ldi	r20, 0x20	; 32
     cec:	51 e4       	ldi	r21, 0x41	; 65
     cee:	6a 81       	ldd	r22, Y+2	; 0x02
     cf0:	7b 81       	ldd	r23, Y+3	; 0x03
     cf2:	8c 81       	ldd	r24, Y+4	; 0x04
     cf4:	9d 81       	ldd	r25, Y+5	; 0x05
     cf6:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
     cfa:	dc 01       	movw	r26, r24
     cfc:	cb 01       	movw	r24, r22
     cfe:	bc 01       	movw	r22, r24
     d00:	cd 01       	movw	r24, r26
     d02:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     d06:	dc 01       	movw	r26, r24
     d08:	cb 01       	movw	r24, r22
     d0a:	9b 87       	std	Y+11, r25	; 0x0b
     d0c:	8a 87       	std	Y+10, r24	; 0x0a
     d0e:	0f c0       	rjmp	.+30     	; 0xd2e <EEPROM_writeString+0xfa>
     d10:	88 ec       	ldi	r24, 0xC8	; 200
     d12:	90 e0       	ldi	r25, 0x00	; 0
     d14:	9d 87       	std	Y+13, r25	; 0x0d
     d16:	8c 87       	std	Y+12, r24	; 0x0c
     d18:	8c 85       	ldd	r24, Y+12	; 0x0c
     d1a:	9d 85       	ldd	r25, Y+13	; 0x0d
     d1c:	01 97       	sbiw	r24, 0x01	; 1
     d1e:	f1 f7       	brne	.-4      	; 0xd1c <EEPROM_writeString+0xe8>
     d20:	9d 87       	std	Y+13, r25	; 0x0d
     d22:	8c 87       	std	Y+12, r24	; 0x0c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     d24:	8a 85       	ldd	r24, Y+10	; 0x0a
     d26:	9b 85       	ldd	r25, Y+11	; 0x0b
     d28:	01 97       	sbiw	r24, 0x01	; 1
     d2a:	9b 87       	std	Y+11, r25	; 0x0b
     d2c:	8a 87       	std	Y+10, r24	; 0x0a
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     d2e:	8a 85       	ldd	r24, Y+10	; 0x0a
     d30:	9b 85       	ldd	r25, Y+11	; 0x0b
     d32:	89 2b       	or	r24, r25
     d34:	69 f7       	brne	.-38     	; 0xd10 <EEPROM_writeString+0xdc>
     d36:	14 c0       	rjmp	.+40     	; 0xd60 <EEPROM_writeString+0x12c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     d38:	6e 81       	ldd	r22, Y+6	; 0x06
     d3a:	7f 81       	ldd	r23, Y+7	; 0x07
     d3c:	88 85       	ldd	r24, Y+8	; 0x08
     d3e:	99 85       	ldd	r25, Y+9	; 0x09
     d40:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     d44:	dc 01       	movw	r26, r24
     d46:	cb 01       	movw	r24, r22
     d48:	9b 87       	std	Y+11, r25	; 0x0b
     d4a:	8a 87       	std	Y+10, r24	; 0x0a
     d4c:	8a 85       	ldd	r24, Y+10	; 0x0a
     d4e:	9b 85       	ldd	r25, Y+11	; 0x0b
     d50:	9f 87       	std	Y+15, r25	; 0x0f
     d52:	8e 87       	std	Y+14, r24	; 0x0e
     d54:	8e 85       	ldd	r24, Y+14	; 0x0e
     d56:	9f 85       	ldd	r25, Y+15	; 0x0f
     d58:	01 97       	sbiw	r24, 0x01	; 1
     d5a:	f1 f7       	brne	.-4      	; 0xd58 <EEPROM_writeString+0x124>
     d5c:	9f 87       	std	Y+15, r25	; 0x0f
     d5e:	8e 87       	std	Y+14, r24	; 0x0e
}
uint8 EEPROM_writeString(uint16 u16addr, uint8* str)
{

	uint8 i=0;
	for( i=0;str[i]!='\0';i++)
     d60:	89 81       	ldd	r24, Y+1	; 0x01
     d62:	8f 5f       	subi	r24, 0xFF	; 255
     d64:	89 83       	std	Y+1, r24	; 0x01
     d66:	89 81       	ldd	r24, Y+1	; 0x01
     d68:	88 2f       	mov	r24, r24
     d6a:	90 e0       	ldi	r25, 0x00	; 0
     d6c:	2a 89       	ldd	r18, Y+18	; 0x12
     d6e:	3b 89       	ldd	r19, Y+19	; 0x13
     d70:	82 0f       	add	r24, r18
     d72:	93 1f       	adc	r25, r19
     d74:	fc 01       	movw	r30, r24
     d76:	80 81       	ld	r24, Z
     d78:	88 23       	and	r24, r24
     d7a:	09 f0       	breq	.+2      	; 0xd7e <EEPROM_writeString+0x14a>
     d7c:	6c cf       	rjmp	.-296    	; 0xc56 <EEPROM_writeString+0x22>
	EEPROM_writeByte(u16addr+i,str[i]);
	_delay_ms(10);

}

	EEPROM_writeByte(u16addr+i,'\0');
     d7e:	89 81       	ldd	r24, Y+1	; 0x01
     d80:	28 2f       	mov	r18, r24
     d82:	30 e0       	ldi	r19, 0x00	; 0
     d84:	88 89       	ldd	r24, Y+16	; 0x10
     d86:	99 89       	ldd	r25, Y+17	; 0x11
     d88:	82 0f       	add	r24, r18
     d8a:	93 1f       	adc	r25, r19
     d8c:	60 e0       	ldi	r22, 0x00	; 0
     d8e:	0e 94 7e 05 	call	0xafc	; 0xafc <EEPROM_writeByte>


}
     d92:	00 00       	nop
     d94:	63 96       	adiw	r28, 0x13	; 19
     d96:	0f b6       	in	r0, 0x3f	; 63
     d98:	f8 94       	cli
     d9a:	de bf       	out	0x3e, r29	; 62
     d9c:	0f be       	out	0x3f, r0	; 63
     d9e:	cd bf       	out	0x3d, r28	; 61
     da0:	df 91       	pop	r29
     da2:	cf 91       	pop	r28
     da4:	08 95       	ret

00000da6 <EEPROM_readString>:
uint8 EEPROM_readString(uint16 u16addr, uint8 *str)
{
     da6:	cf 93       	push	r28
     da8:	df 93       	push	r29
     daa:	00 d0       	rcall	.+0      	; 0xdac <EEPROM_readString+0x6>
     dac:	00 d0       	rcall	.+0      	; 0xdae <EEPROM_readString+0x8>
     dae:	1f 92       	push	r1
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62
     db4:	9b 83       	std	Y+3, r25	; 0x03
     db6:	8a 83       	std	Y+2, r24	; 0x02
     db8:	7d 83       	std	Y+5, r23	; 0x05
     dba:	6c 83       	std	Y+4, r22	; 0x04

	uint8 i = 0;
     dbc:	19 82       	std	Y+1, r1	; 0x01
		EEPROM_readByte(u16addr, &str[i]);
     dbe:	89 81       	ldd	r24, Y+1	; 0x01
     dc0:	88 2f       	mov	r24, r24
     dc2:	90 e0       	ldi	r25, 0x00	; 0
     dc4:	2c 81       	ldd	r18, Y+4	; 0x04
     dc6:	3d 81       	ldd	r19, Y+5	; 0x05
     dc8:	28 0f       	add	r18, r24
     dca:	39 1f       	adc	r19, r25
     dcc:	8a 81       	ldd	r24, Y+2	; 0x02
     dce:	9b 81       	ldd	r25, Y+3	; 0x03
     dd0:	b9 01       	movw	r22, r18
     dd2:	0e 94 bc 05 	call	0xb78	; 0xb78 <EEPROM_readByte>
		while(str[i]!='\0')
     dd6:	14 c0       	rjmp	.+40     	; 0xe00 <EEPROM_readString+0x5a>
		{u16addr++;
     dd8:	8a 81       	ldd	r24, Y+2	; 0x02
     dda:	9b 81       	ldd	r25, Y+3	; 0x03
     ddc:	01 96       	adiw	r24, 0x01	; 1
     dde:	9b 83       	std	Y+3, r25	; 0x03
     de0:	8a 83       	std	Y+2, r24	; 0x02
			i++;
     de2:	89 81       	ldd	r24, Y+1	; 0x01
     de4:	8f 5f       	subi	r24, 0xFF	; 255
     de6:	89 83       	std	Y+1, r24	; 0x01
			EEPROM_readByte(u16addr, &str[i]);
     de8:	89 81       	ldd	r24, Y+1	; 0x01
     dea:	88 2f       	mov	r24, r24
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	2c 81       	ldd	r18, Y+4	; 0x04
     df0:	3d 81       	ldd	r19, Y+5	; 0x05
     df2:	28 0f       	add	r18, r24
     df4:	39 1f       	adc	r19, r25
     df6:	8a 81       	ldd	r24, Y+2	; 0x02
     df8:	9b 81       	ldd	r25, Y+3	; 0x03
     dfa:	b9 01       	movw	r22, r18
     dfc:	0e 94 bc 05 	call	0xb78	; 0xb78 <EEPROM_readByte>
uint8 EEPROM_readString(uint16 u16addr, uint8 *str)
{

	uint8 i = 0;
		EEPROM_readByte(u16addr, &str[i]);
		while(str[i]!='\0')
     e00:	89 81       	ldd	r24, Y+1	; 0x01
     e02:	88 2f       	mov	r24, r24
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	2c 81       	ldd	r18, Y+4	; 0x04
     e08:	3d 81       	ldd	r19, Y+5	; 0x05
     e0a:	82 0f       	add	r24, r18
     e0c:	93 1f       	adc	r25, r19
     e0e:	fc 01       	movw	r30, r24
     e10:	80 81       	ld	r24, Z
     e12:	88 23       	and	r24, r24
     e14:	09 f7       	brne	.-62     	; 0xdd8 <EEPROM_readString+0x32>
		{u16addr++;
			i++;
			EEPROM_readByte(u16addr, &str[i]);
		}
		str[i]='\0';
     e16:	89 81       	ldd	r24, Y+1	; 0x01
     e18:	88 2f       	mov	r24, r24
     e1a:	90 e0       	ldi	r25, 0x00	; 0
     e1c:	2c 81       	ldd	r18, Y+4	; 0x04
     e1e:	3d 81       	ldd	r19, Y+5	; 0x05
     e20:	82 0f       	add	r24, r18
     e22:	93 1f       	adc	r25, r19
     e24:	fc 01       	movw	r30, r24
     e26:	10 82       	st	Z, r1

}
     e28:	00 00       	nop
     e2a:	0f 90       	pop	r0
     e2c:	0f 90       	pop	r0
     e2e:	0f 90       	pop	r0
     e30:	0f 90       	pop	r0
     e32:	0f 90       	pop	r0
     e34:	df 91       	pop	r29
     e36:	cf 91       	pop	r28
     e38:	08 95       	ret

00000e3a <TWI_init>:
 *      Author: hesham
 */
#include"i2c.h"

void TWI_init(const TWI_configurationType *config)
{
     e3a:	cf 92       	push	r12
     e3c:	df 92       	push	r13
     e3e:	ef 92       	push	r14
     e40:	ff 92       	push	r15
     e42:	0f 93       	push	r16
     e44:	1f 93       	push	r17
     e46:	cf 93       	push	r28
     e48:	df 93       	push	r29
     e4a:	00 d0       	rcall	.+0      	; 0xe4c <TWI_init+0x12>
     e4c:	cd b7       	in	r28, 0x3d	; 61
     e4e:	de b7       	in	r29, 0x3e	; 62
     e50:	9a 83       	std	Y+2, r25	; 0x02
     e52:	89 83       	std	Y+1, r24	; 0x01
	//TWBR=0X02;//buad rate
	TWBR=((float)F_CPU/config->baudRate +16)/(2*pow(4,config->prescasler));
     e54:	00 e2       	ldi	r16, 0x20	; 32
     e56:	10 e0       	ldi	r17, 0x00	; 0
     e58:	89 81       	ldd	r24, Y+1	; 0x01
     e5a:	9a 81       	ldd	r25, Y+2	; 0x02
     e5c:	fc 01       	movw	r30, r24
     e5e:	80 81       	ld	r24, Z
     e60:	91 81       	ldd	r25, Z+1	; 0x01
     e62:	a2 81       	ldd	r26, Z+2	; 0x02
     e64:	b3 81       	ldd	r27, Z+3	; 0x03
     e66:	bc 01       	movw	r22, r24
     e68:	cd 01       	movw	r24, r26
     e6a:	0e 94 6d 11 	call	0x22da	; 0x22da <__floatunsisf>
     e6e:	dc 01       	movw	r26, r24
     e70:	cb 01       	movw	r24, r22
     e72:	9c 01       	movw	r18, r24
     e74:	ad 01       	movw	r20, r26
     e76:	60 e0       	ldi	r22, 0x00	; 0
     e78:	74 e2       	ldi	r23, 0x24	; 36
     e7a:	84 ef       	ldi	r24, 0xF4	; 244
     e7c:	9a e4       	ldi	r25, 0x4A	; 74
     e7e:	0e 94 cc 10 	call	0x2198	; 0x2198 <__divsf3>
     e82:	dc 01       	movw	r26, r24
     e84:	cb 01       	movw	r24, r22
     e86:	20 e0       	ldi	r18, 0x00	; 0
     e88:	30 e0       	ldi	r19, 0x00	; 0
     e8a:	40 e8       	ldi	r20, 0x80	; 128
     e8c:	51 e4       	ldi	r21, 0x41	; 65
     e8e:	bc 01       	movw	r22, r24
     e90:	cd 01       	movw	r24, r26
     e92:	0e 94 5b 10 	call	0x20b6	; 0x20b6 <__addsf3>
     e96:	dc 01       	movw	r26, r24
     e98:	cb 01       	movw	r24, r22
     e9a:	6c 01       	movw	r12, r24
     e9c:	7d 01       	movw	r14, r26
     e9e:	89 81       	ldd	r24, Y+1	; 0x01
     ea0:	9a 81       	ldd	r25, Y+2	; 0x02
     ea2:	fc 01       	movw	r30, r24
     ea4:	84 81       	ldd	r24, Z+4	; 0x04
     ea6:	88 2f       	mov	r24, r24
     ea8:	90 e0       	ldi	r25, 0x00	; 0
     eaa:	a0 e0       	ldi	r26, 0x00	; 0
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	bc 01       	movw	r22, r24
     eb0:	cd 01       	movw	r24, r26
     eb2:	0e 94 6d 11 	call	0x22da	; 0x22da <__floatunsisf>
     eb6:	dc 01       	movw	r26, r24
     eb8:	cb 01       	movw	r24, r22
     eba:	9c 01       	movw	r18, r24
     ebc:	ad 01       	movw	r20, r26
     ebe:	60 e0       	ldi	r22, 0x00	; 0
     ec0:	70 e0       	ldi	r23, 0x00	; 0
     ec2:	80 e8       	ldi	r24, 0x80	; 128
     ec4:	90 e4       	ldi	r25, 0x40	; 64
     ec6:	0e 94 91 12 	call	0x2522	; 0x2522 <pow>
     eca:	dc 01       	movw	r26, r24
     ecc:	cb 01       	movw	r24, r22
     ece:	9c 01       	movw	r18, r24
     ed0:	ad 01       	movw	r20, r26
     ed2:	bc 01       	movw	r22, r24
     ed4:	cd 01       	movw	r24, r26
     ed6:	0e 94 5b 10 	call	0x20b6	; 0x20b6 <__addsf3>
     eda:	dc 01       	movw	r26, r24
     edc:	cb 01       	movw	r24, r22
     ede:	9c 01       	movw	r18, r24
     ee0:	ad 01       	movw	r20, r26
     ee2:	c7 01       	movw	r24, r14
     ee4:	b6 01       	movw	r22, r12
     ee6:	0e 94 cc 10 	call	0x2198	; 0x2198 <__divsf3>
     eea:	dc 01       	movw	r26, r24
     eec:	cb 01       	movw	r24, r22
     eee:	bc 01       	movw	r22, r24
     ef0:	cd 01       	movw	r24, r26
     ef2:	0e 94 3e 11 	call	0x227c	; 0x227c <__fixunssfsi>
     ef6:	dc 01       	movw	r26, r24
     ef8:	cb 01       	movw	r24, r22
     efa:	f8 01       	movw	r30, r16
     efc:	80 83       	st	Z, r24
	TWSR=0X00; //prescaler
     efe:	81 e2       	ldi	r24, 0x21	; 33
     f00:	90 e0       	ldi	r25, 0x00	; 0
     f02:	fc 01       	movw	r30, r24
     f04:	10 82       	st	Z, r1
	TWSR=config->prescasler;
     f06:	81 e2       	ldi	r24, 0x21	; 33
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	29 81       	ldd	r18, Y+1	; 0x01
     f0c:	3a 81       	ldd	r19, Y+2	; 0x02
     f0e:	f9 01       	movw	r30, r18
     f10:	24 81       	ldd	r18, Z+4	; 0x04
     f12:	fc 01       	movw	r30, r24
     f14:	20 83       	st	Z, r18
	 TWAR=config->slave_address<<1;// adress+ other bit
     f16:	82 e2       	ldi	r24, 0x22	; 34
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	29 81       	ldd	r18, Y+1	; 0x01
     f1c:	3a 81       	ldd	r19, Y+2	; 0x02
     f1e:	f9 01       	movw	r30, r18
     f20:	25 81       	ldd	r18, Z+5	; 0x05
     f22:	22 0f       	add	r18, r18
     f24:	fc 01       	movw	r30, r24
     f26:	20 83       	st	Z, r18
	TWCR|=(1<<TWEN);// دائما فى الاخر
     f28:	86 e5       	ldi	r24, 0x56	; 86
     f2a:	90 e0       	ldi	r25, 0x00	; 0
     f2c:	26 e5       	ldi	r18, 0x56	; 86
     f2e:	30 e0       	ldi	r19, 0x00	; 0
     f30:	f9 01       	movw	r30, r18
     f32:	20 81       	ld	r18, Z
     f34:	24 60       	ori	r18, 0x04	; 4
     f36:	fc 01       	movw	r30, r24
     f38:	20 83       	st	Z, r18

}
     f3a:	00 00       	nop
     f3c:	0f 90       	pop	r0
     f3e:	0f 90       	pop	r0
     f40:	df 91       	pop	r29
     f42:	cf 91       	pop	r28
     f44:	1f 91       	pop	r17
     f46:	0f 91       	pop	r16
     f48:	ff 90       	pop	r15
     f4a:	ef 90       	pop	r14
     f4c:	df 90       	pop	r13
     f4e:	cf 90       	pop	r12
     f50:	08 95       	ret

00000f52 <TWI_start>:
void TWI_start(void)
{
     f52:	cf 93       	push	r28
     f54:	df 93       	push	r29
     f56:	cd b7       	in	r28, 0x3d	; 61
     f58:	de b7       	in	r29, 0x3e	; 62
	//make enable again to force other bits in the register to be zero
	//start bit and clear done flag
TWCR=(1<<TWINT)|(1<<TWSTA)|(1<<TWEN);
     f5a:	86 e5       	ldi	r24, 0x56	; 86
     f5c:	90 e0       	ldi	r25, 0x00	; 0
     f5e:	24 ea       	ldi	r18, 0xA4	; 164
     f60:	fc 01       	movw	r30, r24
     f62:	20 83       	st	Z, r18
while(BIT_IS_CLEAR(TWCR,TWINT));// WAIT acation done
     f64:	00 00       	nop
     f66:	86 e5       	ldi	r24, 0x56	; 86
     f68:	90 e0       	ldi	r25, 0x00	; 0
     f6a:	fc 01       	movw	r30, r24
     f6c:	80 81       	ld	r24, Z
     f6e:	88 23       	and	r24, r24
     f70:	d4 f7       	brge	.-12     	; 0xf66 <TWI_start+0x14>
}
     f72:	00 00       	nop
     f74:	df 91       	pop	r29
     f76:	cf 91       	pop	r28
     f78:	08 95       	ret

00000f7a <TWI_stop>:
void TWI_stop(void)
{
     f7a:	cf 93       	push	r28
     f7c:	df 93       	push	r29
     f7e:	cd b7       	in	r28, 0x3d	; 61
     f80:	de b7       	in	r29, 0x3e	; 62
TWCR=(1<<TWINT)|(1<<TWSTO)|(1<<TWEN);
     f82:	86 e5       	ldi	r24, 0x56	; 86
     f84:	90 e0       	ldi	r25, 0x00	; 0
     f86:	24 e9       	ldi	r18, 0x94	; 148
     f88:	fc 01       	movw	r30, r24
     f8a:	20 83       	st	Z, r18

//NO NEED TO WAIT twint flag
}
     f8c:	00 00       	nop
     f8e:	df 91       	pop	r29
     f90:	cf 91       	pop	r28
     f92:	08 95       	ret

00000f94 <TWI_write>:
void TWI_write(uint8 data)
{
     f94:	cf 93       	push	r28
     f96:	df 93       	push	r29
     f98:	1f 92       	push	r1
     f9a:	cd b7       	in	r28, 0x3d	; 61
     f9c:	de b7       	in	r29, 0x3e	; 62
     f9e:	89 83       	std	Y+1, r24	; 0x01

	TWDR=data;
     fa0:	83 e2       	ldi	r24, 0x23	; 35
     fa2:	90 e0       	ldi	r25, 0x00	; 0
     fa4:	29 81       	ldd	r18, Y+1	; 0x01
     fa6:	fc 01       	movw	r30, r24
     fa8:	20 83       	st	Z, r18

	TWCR=(1<<TWINT)|(1<<TWEN);
     faa:	86 e5       	ldi	r24, 0x56	; 86
     fac:	90 e0       	ldi	r25, 0x00	; 0
     fae:	24 e8       	ldi	r18, 0x84	; 132
     fb0:	fc 01       	movw	r30, r24
     fb2:	20 83       	st	Z, r18

	while(BIT_IS_CLEAR(TWCR,TWINT));
     fb4:	00 00       	nop
     fb6:	86 e5       	ldi	r24, 0x56	; 86
     fb8:	90 e0       	ldi	r25, 0x00	; 0
     fba:	fc 01       	movw	r30, r24
     fbc:	80 81       	ld	r24, Z
     fbe:	88 23       	and	r24, r24
     fc0:	d4 f7       	brge	.-12     	; 0xfb6 <TWI_write+0x22>

}
     fc2:	00 00       	nop
     fc4:	0f 90       	pop	r0
     fc6:	df 91       	pop	r29
     fc8:	cf 91       	pop	r28
     fca:	08 95       	ret

00000fcc <TWI_read_with_ACK>:
uint8 TWI_read_with_ACK(void)
{
     fcc:	cf 93       	push	r28
     fce:	df 93       	push	r29
     fd0:	cd b7       	in	r28, 0x3d	; 61
     fd2:	de b7       	in	r29, 0x3e	; 62
	TWCR=(1<<TWINT)|(1<<TWEA)|(1<<TWEN);
     fd4:	86 e5       	ldi	r24, 0x56	; 86
     fd6:	90 e0       	ldi	r25, 0x00	; 0
     fd8:	24 ec       	ldi	r18, 0xC4	; 196
     fda:	fc 01       	movw	r30, r24
     fdc:	20 83       	st	Z, r18
	while(BIT_IS_CLEAR(TWCR,TWINT));
     fde:	00 00       	nop
     fe0:	86 e5       	ldi	r24, 0x56	; 86
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	fc 01       	movw	r30, r24
     fe6:	80 81       	ld	r24, Z
     fe8:	88 23       	and	r24, r24
     fea:	d4 f7       	brge	.-12     	; 0xfe0 <TWI_read_with_ACK+0x14>
	//CLEAR flag before or after
	return TWDR;
     fec:	83 e2       	ldi	r24, 0x23	; 35
     fee:	90 e0       	ldi	r25, 0x00	; 0
     ff0:	fc 01       	movw	r30, r24
     ff2:	80 81       	ld	r24, Z
}
     ff4:	df 91       	pop	r29
     ff6:	cf 91       	pop	r28
     ff8:	08 95       	ret

00000ffa <TWI_read_with_NACK>:

uint8 TWI_read_with_NACK(void)
{
     ffa:	cf 93       	push	r28
     ffc:	df 93       	push	r29
     ffe:	cd b7       	in	r28, 0x3d	; 61
    1000:	de b7       	in	r29, 0x3e	; 62
	TWCR=(1<<TWINT)|(1<<TWEN);
    1002:	86 e5       	ldi	r24, 0x56	; 86
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	24 e8       	ldi	r18, 0x84	; 132
    1008:	fc 01       	movw	r30, r24
    100a:	20 83       	st	Z, r18
	while(BIT_IS_CLEAR(TWCR,TWINT));
    100c:	00 00       	nop
    100e:	86 e5       	ldi	r24, 0x56	; 86
    1010:	90 e0       	ldi	r25, 0x00	; 0
    1012:	fc 01       	movw	r30, r24
    1014:	80 81       	ld	r24, Z
    1016:	88 23       	and	r24, r24
    1018:	d4 f7       	brge	.-12     	; 0x100e <TWI_read_with_NACK+0x14>
	//CLEAR flag before or after
	return TWDR;
    101a:	83 e2       	ldi	r24, 0x23	; 35
    101c:	90 e0       	ldi	r25, 0x00	; 0
    101e:	fc 01       	movw	r30, r24
    1020:	80 81       	ld	r24, Z
}
    1022:	df 91       	pop	r29
    1024:	cf 91       	pop	r28
    1026:	08 95       	ret

00001028 <TWI_getStatus>:
uint8 TWI_getStatus()
{
    1028:	cf 93       	push	r28
    102a:	df 93       	push	r29
    102c:	cd b7       	in	r28, 0x3d	; 61
    102e:	de b7       	in	r29, 0x3e	; 62
	return TWSR&0XF8;
    1030:	81 e2       	ldi	r24, 0x21	; 33
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	fc 01       	movw	r30, r24
    1036:	80 81       	ld	r24, Z
    1038:	88 7f       	andi	r24, 0xF8	; 248
}
    103a:	df 91       	pop	r29
    103c:	cf 91       	pop	r28
    103e:	08 95       	ret

00001040 <__vector_19>:
/***************************************************************
 * 		Interrupt Service Routine functions definition 						*
 * *************************************************************
 */
/*ISR function work with timer 0 compare match mode */
ISR(TIMER0_COMP_vect) {
    1040:	1f 92       	push	r1
    1042:	0f 92       	push	r0
    1044:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    1048:	0f 92       	push	r0
    104a:	11 24       	eor	r1, r1
    104c:	2f 93       	push	r18
    104e:	3f 93       	push	r19
    1050:	4f 93       	push	r20
    1052:	5f 93       	push	r21
    1054:	6f 93       	push	r22
    1056:	7f 93       	push	r23
    1058:	8f 93       	push	r24
    105a:	9f 93       	push	r25
    105c:	af 93       	push	r26
    105e:	bf 93       	push	r27
    1060:	ef 93       	push	r30
    1062:	ff 93       	push	r31
    1064:	cf 93       	push	r28
    1066:	df 93       	push	r29
    1068:	cd b7       	in	r28, 0x3d	; 61
    106a:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR) /* check that callback function address is passed */
    106c:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    1070:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    1074:	89 2b       	or	r24, r25
    1076:	31 f0       	breq	.+12     	; 0x1084 <__vector_19+0x44>
		g_callBackPtr();/* point to callBack function */
    1078:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    107c:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    1080:	fc 01       	movw	r30, r24
    1082:	09 95       	icall

}
    1084:	00 00       	nop
    1086:	df 91       	pop	r29
    1088:	cf 91       	pop	r28
    108a:	ff 91       	pop	r31
    108c:	ef 91       	pop	r30
    108e:	bf 91       	pop	r27
    1090:	af 91       	pop	r26
    1092:	9f 91       	pop	r25
    1094:	8f 91       	pop	r24
    1096:	7f 91       	pop	r23
    1098:	6f 91       	pop	r22
    109a:	5f 91       	pop	r21
    109c:	4f 91       	pop	r20
    109e:	3f 91       	pop	r19
    10a0:	2f 91       	pop	r18
    10a2:	0f 90       	pop	r0
    10a4:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    10a8:	0f 90       	pop	r0
    10aa:	1f 90       	pop	r1
    10ac:	18 95       	reti

000010ae <__vector_9>:
/*ISR function work with timer 0 normal mode */
ISR(TIMER0_OVF_vect) {
    10ae:	1f 92       	push	r1
    10b0:	0f 92       	push	r0
    10b2:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    10b6:	0f 92       	push	r0
    10b8:	11 24       	eor	r1, r1
    10ba:	2f 93       	push	r18
    10bc:	3f 93       	push	r19
    10be:	4f 93       	push	r20
    10c0:	5f 93       	push	r21
    10c2:	6f 93       	push	r22
    10c4:	7f 93       	push	r23
    10c6:	8f 93       	push	r24
    10c8:	9f 93       	push	r25
    10ca:	af 93       	push	r26
    10cc:	bf 93       	push	r27
    10ce:	ef 93       	push	r30
    10d0:	ff 93       	push	r31
    10d2:	cf 93       	push	r28
    10d4:	df 93       	push	r29
    10d6:	cd b7       	in	r28, 0x3d	; 61
    10d8:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR)
    10da:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    10de:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    10e2:	89 2b       	or	r24, r25
    10e4:	31 f0       	breq	.+12     	; 0x10f2 <__vector_9+0x44>
		g_callBackPtr();
    10e6:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    10ea:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    10ee:	fc 01       	movw	r30, r24
    10f0:	09 95       	icall

}
    10f2:	00 00       	nop
    10f4:	df 91       	pop	r29
    10f6:	cf 91       	pop	r28
    10f8:	ff 91       	pop	r31
    10fa:	ef 91       	pop	r30
    10fc:	bf 91       	pop	r27
    10fe:	af 91       	pop	r26
    1100:	9f 91       	pop	r25
    1102:	8f 91       	pop	r24
    1104:	7f 91       	pop	r23
    1106:	6f 91       	pop	r22
    1108:	5f 91       	pop	r21
    110a:	4f 91       	pop	r20
    110c:	3f 91       	pop	r19
    110e:	2f 91       	pop	r18
    1110:	0f 90       	pop	r0
    1112:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    1116:	0f 90       	pop	r0
    1118:	1f 90       	pop	r1
    111a:	18 95       	reti

0000111c <__vector_8>:
/*ISR function work with timer 1 normal mode */
ISR(TIMER1_OVF_vect) {
    111c:	1f 92       	push	r1
    111e:	0f 92       	push	r0
    1120:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    1124:	0f 92       	push	r0
    1126:	11 24       	eor	r1, r1
    1128:	2f 93       	push	r18
    112a:	3f 93       	push	r19
    112c:	4f 93       	push	r20
    112e:	5f 93       	push	r21
    1130:	6f 93       	push	r22
    1132:	7f 93       	push	r23
    1134:	8f 93       	push	r24
    1136:	9f 93       	push	r25
    1138:	af 93       	push	r26
    113a:	bf 93       	push	r27
    113c:	ef 93       	push	r30
    113e:	ff 93       	push	r31
    1140:	cf 93       	push	r28
    1142:	df 93       	push	r29
    1144:	cd b7       	in	r28, 0x3d	; 61
    1146:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR)
    1148:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    114c:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    1150:	89 2b       	or	r24, r25
    1152:	31 f0       	breq	.+12     	; 0x1160 <__vector_8+0x44>
		g_callBackPtr();
    1154:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    1158:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    115c:	fc 01       	movw	r30, r24
    115e:	09 95       	icall

}
    1160:	00 00       	nop
    1162:	df 91       	pop	r29
    1164:	cf 91       	pop	r28
    1166:	ff 91       	pop	r31
    1168:	ef 91       	pop	r30
    116a:	bf 91       	pop	r27
    116c:	af 91       	pop	r26
    116e:	9f 91       	pop	r25
    1170:	8f 91       	pop	r24
    1172:	7f 91       	pop	r23
    1174:	6f 91       	pop	r22
    1176:	5f 91       	pop	r21
    1178:	4f 91       	pop	r20
    117a:	3f 91       	pop	r19
    117c:	2f 91       	pop	r18
    117e:	0f 90       	pop	r0
    1180:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    1184:	0f 90       	pop	r0
    1186:	1f 90       	pop	r1
    1188:	18 95       	reti

0000118a <__vector_6>:
/*ISR function work with timer 1A compare match mode */
ISR(TIMER1_COMPA_vect) {
    118a:	1f 92       	push	r1
    118c:	0f 92       	push	r0
    118e:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    1192:	0f 92       	push	r0
    1194:	11 24       	eor	r1, r1
    1196:	2f 93       	push	r18
    1198:	3f 93       	push	r19
    119a:	4f 93       	push	r20
    119c:	5f 93       	push	r21
    119e:	6f 93       	push	r22
    11a0:	7f 93       	push	r23
    11a2:	8f 93       	push	r24
    11a4:	9f 93       	push	r25
    11a6:	af 93       	push	r26
    11a8:	bf 93       	push	r27
    11aa:	ef 93       	push	r30
    11ac:	ff 93       	push	r31
    11ae:	cf 93       	push	r28
    11b0:	df 93       	push	r29
    11b2:	cd b7       	in	r28, 0x3d	; 61
    11b4:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR)
    11b6:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    11ba:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    11be:	89 2b       	or	r24, r25
    11c0:	31 f0       	breq	.+12     	; 0x11ce <__vector_6+0x44>
		g_callBackPtr();
    11c2:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    11c6:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    11ca:	fc 01       	movw	r30, r24
    11cc:	09 95       	icall
}
    11ce:	00 00       	nop
    11d0:	df 91       	pop	r29
    11d2:	cf 91       	pop	r28
    11d4:	ff 91       	pop	r31
    11d6:	ef 91       	pop	r30
    11d8:	bf 91       	pop	r27
    11da:	af 91       	pop	r26
    11dc:	9f 91       	pop	r25
    11de:	8f 91       	pop	r24
    11e0:	7f 91       	pop	r23
    11e2:	6f 91       	pop	r22
    11e4:	5f 91       	pop	r21
    11e6:	4f 91       	pop	r20
    11e8:	3f 91       	pop	r19
    11ea:	2f 91       	pop	r18
    11ec:	0f 90       	pop	r0
    11ee:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    11f2:	0f 90       	pop	r0
    11f4:	1f 90       	pop	r1
    11f6:	18 95       	reti

000011f8 <__vector_3>:
/*ISR function work with timer 2 compare match mode */
ISR(TIMER2_COMP_vect) {
    11f8:	1f 92       	push	r1
    11fa:	0f 92       	push	r0
    11fc:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    1200:	0f 92       	push	r0
    1202:	11 24       	eor	r1, r1
    1204:	2f 93       	push	r18
    1206:	3f 93       	push	r19
    1208:	4f 93       	push	r20
    120a:	5f 93       	push	r21
    120c:	6f 93       	push	r22
    120e:	7f 93       	push	r23
    1210:	8f 93       	push	r24
    1212:	9f 93       	push	r25
    1214:	af 93       	push	r26
    1216:	bf 93       	push	r27
    1218:	ef 93       	push	r30
    121a:	ff 93       	push	r31
    121c:	cf 93       	push	r28
    121e:	df 93       	push	r29
    1220:	cd b7       	in	r28, 0x3d	; 61
    1222:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR)
    1224:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    1228:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    122c:	89 2b       	or	r24, r25
    122e:	31 f0       	breq	.+12     	; 0x123c <__vector_3+0x44>
		g_callBackPtr();
    1230:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    1234:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    1238:	fc 01       	movw	r30, r24
    123a:	09 95       	icall

}
    123c:	00 00       	nop
    123e:	df 91       	pop	r29
    1240:	cf 91       	pop	r28
    1242:	ff 91       	pop	r31
    1244:	ef 91       	pop	r30
    1246:	bf 91       	pop	r27
    1248:	af 91       	pop	r26
    124a:	9f 91       	pop	r25
    124c:	8f 91       	pop	r24
    124e:	7f 91       	pop	r23
    1250:	6f 91       	pop	r22
    1252:	5f 91       	pop	r21
    1254:	4f 91       	pop	r20
    1256:	3f 91       	pop	r19
    1258:	2f 91       	pop	r18
    125a:	0f 90       	pop	r0
    125c:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    1260:	0f 90       	pop	r0
    1262:	1f 90       	pop	r1
    1264:	18 95       	reti

00001266 <__vector_4>:
/*ISR function work with timer 2 normal mode */
ISR(TIMER2_OVF_vect) {
    1266:	1f 92       	push	r1
    1268:	0f 92       	push	r0
    126a:	00 90 5f 00 	lds	r0, 0x005F	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    126e:	0f 92       	push	r0
    1270:	11 24       	eor	r1, r1
    1272:	2f 93       	push	r18
    1274:	3f 93       	push	r19
    1276:	4f 93       	push	r20
    1278:	5f 93       	push	r21
    127a:	6f 93       	push	r22
    127c:	7f 93       	push	r23
    127e:	8f 93       	push	r24
    1280:	9f 93       	push	r25
    1282:	af 93       	push	r26
    1284:	bf 93       	push	r27
    1286:	ef 93       	push	r30
    1288:	ff 93       	push	r31
    128a:	cf 93       	push	r28
    128c:	df 93       	push	r29
    128e:	cd b7       	in	r28, 0x3d	; 61
    1290:	de b7       	in	r29, 0x3e	; 62
	if (g_callBackPtr != NULL_PTR)
    1292:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    1296:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    129a:	89 2b       	or	r24, r25
    129c:	31 f0       	breq	.+12     	; 0x12aa <__vector_4+0x44>
		g_callBackPtr();
    129e:	80 91 f5 00 	lds	r24, 0x00F5	; 0x8000f5 <g_callBackPtr>
    12a2:	90 91 f6 00 	lds	r25, 0x00F6	; 0x8000f6 <g_callBackPtr+0x1>
    12a6:	fc 01       	movw	r30, r24
    12a8:	09 95       	icall
}
    12aa:	00 00       	nop
    12ac:	df 91       	pop	r29
    12ae:	cf 91       	pop	r28
    12b0:	ff 91       	pop	r31
    12b2:	ef 91       	pop	r30
    12b4:	bf 91       	pop	r27
    12b6:	af 91       	pop	r26
    12b8:	9f 91       	pop	r25
    12ba:	8f 91       	pop	r24
    12bc:	7f 91       	pop	r23
    12be:	6f 91       	pop	r22
    12c0:	5f 91       	pop	r21
    12c2:	4f 91       	pop	r20
    12c4:	3f 91       	pop	r19
    12c6:	2f 91       	pop	r18
    12c8:	0f 90       	pop	r0
    12ca:	00 92 5f 00 	sts	0x005F, r0	; 0x80005f <__TEXT_REGION_LENGTH__+0x7e005f>
    12ce:	0f 90       	pop	r0
    12d0:	1f 90       	pop	r1
    12d2:	18 95       	reti

000012d4 <TIMER_init>:
/***************************************************************
 * 					functions definition 						*
 * *************************************************************
 */
/* configurate by passing timer  configuration structure */
void TIMER_init(TIMER_configurationType *config) {
    12d4:	cf 93       	push	r28
    12d6:	df 93       	push	r29
    12d8:	00 d0       	rcall	.+0      	; 0x12da <TIMER_init+0x6>
    12da:	cd b7       	in	r28, 0x3d	; 61
    12dc:	de b7       	in	r29, 0x3e	; 62
    12de:	9a 83       	std	Y+2, r25	; 0x02
    12e0:	89 83       	std	Y+1, r24	; 0x01
	configPtr = config; /* make passed configuration global */
    12e2:	89 81       	ldd	r24, Y+1	; 0x01
    12e4:	9a 81       	ldd	r25, Y+2	; 0x02
    12e6:	90 93 f8 00 	sts	0x00F8, r25	; 0x8000f8 <configPtr+0x1>
    12ea:	80 93 f7 00 	sts	0x00F7, r24	; 0x8000f7 <configPtr>


/***************************************************************
* 						0	TIMER0								*
* *************************************************************/
	if (config->timerNumber == 0) {
    12ee:	89 81       	ldd	r24, Y+1	; 0x01
    12f0:	9a 81       	ldd	r25, Y+2	; 0x02
    12f2:	fc 01       	movw	r30, r24
    12f4:	80 81       	ld	r24, Z
    12f6:	88 23       	and	r24, r24
    12f8:	09 f0       	breq	.+2      	; 0x12fc <TIMER_init+0x28>
    12fa:	22 c1       	rjmp	.+580    	; 0x1540 <TIMER_init+0x26c>
		TCCR0 = 0; /* put zeros into all bits in the register */
    12fc:	83 e5       	ldi	r24, 0x53	; 83
    12fe:	90 e0       	ldi	r25, 0x00	; 0
    1300:	fc 01       	movw	r30, r24
    1302:	10 82       	st	Z, r1
		switch (config->prescaler) {
    1304:	89 81       	ldd	r24, Y+1	; 0x01
    1306:	9a 81       	ldd	r25, Y+2	; 0x02
    1308:	fc 01       	movw	r30, r24
    130a:	85 89       	ldd	r24, Z+21	; 0x15
    130c:	96 89       	ldd	r25, Z+22	; 0x16
    130e:	80 34       	cpi	r24, 0x40	; 64
    1310:	91 05       	cpc	r25, r1
    1312:	c1 f0       	breq	.+48     	; 0x1344 <TIMER_init+0x70>
    1314:	81 34       	cpi	r24, 0x41	; 65
    1316:	91 05       	cpc	r25, r1
    1318:	18 f4       	brcc	.+6      	; 0x1320 <TIMER_init+0x4c>
    131a:	08 97       	sbiw	r24, 0x08	; 8
    131c:	49 f0       	breq	.+18     	; 0x1330 <TIMER_init+0x5c>
    131e:	30 c0       	rjmp	.+96     	; 0x1380 <TIMER_init+0xac>
    1320:	81 15       	cp	r24, r1
    1322:	f1 e0       	ldi	r31, 0x01	; 1
    1324:	9f 07       	cpc	r25, r31
    1326:	c1 f0       	breq	.+48     	; 0x1358 <TIMER_init+0x84>
    1328:	81 15       	cp	r24, r1
    132a:	94 40       	sbci	r25, 0x04	; 4
    132c:	f9 f0       	breq	.+62     	; 0x136c <TIMER_init+0x98>
    132e:	28 c0       	rjmp	.+80     	; 0x1380 <TIMER_init+0xac>
		case 8:
			TCCR0 |= (1 << CS01); /*CS00=0  CS01=1 CS02=0  */
    1330:	83 e5       	ldi	r24, 0x53	; 83
    1332:	90 e0       	ldi	r25, 0x00	; 0
    1334:	23 e5       	ldi	r18, 0x53	; 83
    1336:	30 e0       	ldi	r19, 0x00	; 0
    1338:	f9 01       	movw	r30, r18
    133a:	20 81       	ld	r18, Z
    133c:	22 60       	ori	r18, 0x02	; 2
    133e:	fc 01       	movw	r30, r24
    1340:	20 83       	st	Z, r18
			break;
    1342:	27 c0       	rjmp	.+78     	; 0x1392 <TIMER_init+0xbe>
		case 64:
			TCCR0 |= (1 << CS00) | (1 << CS01); /*CS00=1  CS01=1 CS02=0  */
    1344:	83 e5       	ldi	r24, 0x53	; 83
    1346:	90 e0       	ldi	r25, 0x00	; 0
    1348:	23 e5       	ldi	r18, 0x53	; 83
    134a:	30 e0       	ldi	r19, 0x00	; 0
    134c:	f9 01       	movw	r30, r18
    134e:	20 81       	ld	r18, Z
    1350:	23 60       	ori	r18, 0x03	; 3
    1352:	fc 01       	movw	r30, r24
    1354:	20 83       	st	Z, r18
			break;
    1356:	1d c0       	rjmp	.+58     	; 0x1392 <TIMER_init+0xbe>
		case 256:
			TCCR0 |= (1 << CS02); /*CS00=0  CS01=0 CS02=02  */
    1358:	83 e5       	ldi	r24, 0x53	; 83
    135a:	90 e0       	ldi	r25, 0x00	; 0
    135c:	23 e5       	ldi	r18, 0x53	; 83
    135e:	30 e0       	ldi	r19, 0x00	; 0
    1360:	f9 01       	movw	r30, r18
    1362:	20 81       	ld	r18, Z
    1364:	24 60       	ori	r18, 0x04	; 4
    1366:	fc 01       	movw	r30, r24
    1368:	20 83       	st	Z, r18
			break;
    136a:	13 c0       	rjmp	.+38     	; 0x1392 <TIMER_init+0xbe>
		case 1024:
			TCCR0 |= (1 << CS00) | (1 << CS02); /*CS00=1  CS01=0 CS02=1  */
    136c:	83 e5       	ldi	r24, 0x53	; 83
    136e:	90 e0       	ldi	r25, 0x00	; 0
    1370:	23 e5       	ldi	r18, 0x53	; 83
    1372:	30 e0       	ldi	r19, 0x00	; 0
    1374:	f9 01       	movw	r30, r18
    1376:	20 81       	ld	r18, Z
    1378:	25 60       	ori	r18, 0x05	; 5
    137a:	fc 01       	movw	r30, r24
    137c:	20 83       	st	Z, r18
			break;
    137e:	09 c0       	rjmp	.+18     	; 0x1392 <TIMER_init+0xbe>
		default:/* the default case work scale 1:1 even the prescaler member not determine */
			TCCR0 |= (1 << CS00); /*CS00=1  CS01=0 CS02=0  */
    1380:	83 e5       	ldi	r24, 0x53	; 83
    1382:	90 e0       	ldi	r25, 0x00	; 0
    1384:	23 e5       	ldi	r18, 0x53	; 83
    1386:	30 e0       	ldi	r19, 0x00	; 0
    1388:	f9 01       	movw	r30, r18
    138a:	20 81       	ld	r18, Z
    138c:	21 60       	ori	r18, 0x01	; 1
    138e:	fc 01       	movw	r30, r24
    1390:	20 83       	st	Z, r18
		}
/***************************************************************
 * 					0-0 select the mode for TIMER0						*
* *************************************************************
*/
		if (!strcmp(config->mode, "compare"))
    1392:	89 81       	ldd	r24, Y+1	; 0x01
    1394:	9a 81       	ldd	r25, Y+2	; 0x02
    1396:	01 96       	adiw	r24, 0x01	; 1
    1398:	66 e7       	ldi	r22, 0x76	; 118
    139a:	70 e0       	ldi	r23, 0x00	; 0
    139c:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    13a0:	89 2b       	or	r24, r25
    13a2:	09 f0       	breq	.+2      	; 0x13a6 <TIMER_init+0xd2>
    13a4:	62 c0       	rjmp	.+196    	; 0x146a <TIMER_init+0x196>
		{
			TCCR0 |= (1 << FOC0) | (1 << WGM01);
    13a6:	83 e5       	ldi	r24, 0x53	; 83
    13a8:	90 e0       	ldi	r25, 0x00	; 0
    13aa:	23 e5       	ldi	r18, 0x53	; 83
    13ac:	30 e0       	ldi	r19, 0x00	; 0
    13ae:	f9 01       	movw	r30, r18
    13b0:	20 81       	ld	r18, Z
    13b2:	28 68       	ori	r18, 0x88	; 136
    13b4:	fc 01       	movw	r30, r24
    13b6:	20 83       	st	Z, r18
 * 		0-1 compare match output mode for TIMER0	*
 * ***************************************************
 */


				if (!strcmp(config->compareMatchMode, "toggle")) {
    13b8:	89 81       	ldd	r24, Y+1	; 0x01
    13ba:	9a 81       	ldd	r25, Y+2	; 0x02
    13bc:	47 96       	adiw	r24, 0x17	; 23
    13be:	6e e7       	ldi	r22, 0x7E	; 126
    13c0:	70 e0       	ldi	r23, 0x00	; 0
    13c2:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    13c6:	89 2b       	or	r24, r25
    13c8:	99 f4       	brne	.+38     	; 0x13f0 <TIMER_init+0x11c>
					TCCR0 |= (1 << COM00); /*COM00=1 AND COM01=0 */
    13ca:	83 e5       	ldi	r24, 0x53	; 83
    13cc:	90 e0       	ldi	r25, 0x00	; 0
    13ce:	23 e5       	ldi	r18, 0x53	; 83
    13d0:	30 e0       	ldi	r19, 0x00	; 0
    13d2:	f9 01       	movw	r30, r18
    13d4:	20 81       	ld	r18, Z
    13d6:	20 61       	ori	r18, 0x10	; 16
    13d8:	fc 01       	movw	r30, r24
    13da:	20 83       	st	Z, r18
					SET_BIT(DDRB, 3); /*make OCO AS OUTPUT BIT */
    13dc:	87 e3       	ldi	r24, 0x37	; 55
    13de:	90 e0       	ldi	r25, 0x00	; 0
    13e0:	27 e3       	ldi	r18, 0x37	; 55
    13e2:	30 e0       	ldi	r19, 0x00	; 0
    13e4:	f9 01       	movw	r30, r18
    13e6:	20 81       	ld	r18, Z
    13e8:	28 60       	ori	r18, 0x08	; 8
    13ea:	fc 01       	movw	r30, r24
    13ec:	20 83       	st	Z, r18
    13ee:	37 c0       	rjmp	.+110    	; 0x145e <TIMER_init+0x18a>
				} else if (!strcmp(config->compareMatchMode, "clear")) {
    13f0:	89 81       	ldd	r24, Y+1	; 0x01
    13f2:	9a 81       	ldd	r25, Y+2	; 0x02
    13f4:	47 96       	adiw	r24, 0x17	; 23
    13f6:	65 e8       	ldi	r22, 0x85	; 133
    13f8:	70 e0       	ldi	r23, 0x00	; 0
    13fa:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    13fe:	89 2b       	or	r24, r25
    1400:	99 f4       	brne	.+38     	; 0x1428 <TIMER_init+0x154>
					TCCR0 |= (1 << COM01); /*COM00=0 AND COM01=1 */
    1402:	83 e5       	ldi	r24, 0x53	; 83
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	23 e5       	ldi	r18, 0x53	; 83
    1408:	30 e0       	ldi	r19, 0x00	; 0
    140a:	f9 01       	movw	r30, r18
    140c:	20 81       	ld	r18, Z
    140e:	20 62       	ori	r18, 0x20	; 32
    1410:	fc 01       	movw	r30, r24
    1412:	20 83       	st	Z, r18
					SET_BIT(DDRB, 3);
    1414:	87 e3       	ldi	r24, 0x37	; 55
    1416:	90 e0       	ldi	r25, 0x00	; 0
    1418:	27 e3       	ldi	r18, 0x37	; 55
    141a:	30 e0       	ldi	r19, 0x00	; 0
    141c:	f9 01       	movw	r30, r18
    141e:	20 81       	ld	r18, Z
    1420:	28 60       	ori	r18, 0x08	; 8
    1422:	fc 01       	movw	r30, r24
    1424:	20 83       	st	Z, r18
    1426:	1b c0       	rjmp	.+54     	; 0x145e <TIMER_init+0x18a>
				} else if (!strcmp(config->compareMatchMode, "set")) {
    1428:	89 81       	ldd	r24, Y+1	; 0x01
    142a:	9a 81       	ldd	r25, Y+2	; 0x02
    142c:	47 96       	adiw	r24, 0x17	; 23
    142e:	6b e8       	ldi	r22, 0x8B	; 139
    1430:	70 e0       	ldi	r23, 0x00	; 0
    1432:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    1436:	89 2b       	or	r24, r25
    1438:	91 f4       	brne	.+36     	; 0x145e <TIMER_init+0x18a>
					TCCR0 |= (1 << COM01) | (1 << COM00); /*COM00=1 AND COM01=1 */
    143a:	83 e5       	ldi	r24, 0x53	; 83
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	23 e5       	ldi	r18, 0x53	; 83
    1440:	30 e0       	ldi	r19, 0x00	; 0
    1442:	f9 01       	movw	r30, r18
    1444:	20 81       	ld	r18, Z
    1446:	20 63       	ori	r18, 0x30	; 48
    1448:	fc 01       	movw	r30, r24
    144a:	20 83       	st	Z, r18
					SET_BIT(DDRB, 3);
    144c:	87 e3       	ldi	r24, 0x37	; 55
    144e:	90 e0       	ldi	r25, 0x00	; 0
    1450:	27 e3       	ldi	r18, 0x37	; 55
    1452:	30 e0       	ldi	r19, 0x00	; 0
    1454:	f9 01       	movw	r30, r18
    1456:	20 81       	ld	r18, Z
    1458:	28 60       	ori	r18, 0x08	; 8
    145a:	fc 01       	movw	r30, r24
    145c:	20 83       	st	Z, r18
				}
				/* the default case will be normal port operation OCO disconnected
				enable interrupt for compare mode */
				TIMSK = (1 << OCIE0);
    145e:	89 e5       	ldi	r24, 0x59	; 89
    1460:	90 e0       	ldi	r25, 0x00	; 0
    1462:	22 e0       	ldi	r18, 0x02	; 2
    1464:	fc 01       	movw	r30, r24
    1466:	20 83       	st	Z, r18
    1468:	6b c0       	rjmp	.+214    	; 0x1540 <TIMER_init+0x26c>
/****************************************************
 * 		0-2 normal  mode for TIMER0		             *
 * ***************************************************
 */

		else if (!strcmp(config->mode, "normal"))
    146a:	89 81       	ldd	r24, Y+1	; 0x01
    146c:	9a 81       	ldd	r25, Y+2	; 0x02
    146e:	01 96       	adiw	r24, 0x01	; 1
    1470:	6f e8       	ldi	r22, 0x8F	; 143
    1472:	70 e0       	ldi	r23, 0x00	; 0
    1474:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    1478:	89 2b       	or	r24, r25
    147a:	79 f4       	brne	.+30     	; 0x149a <TIMER_init+0x1c6>
			{
			/*
			 * FOC0=1 for non PWM mode
			 * select normal mode --->> WGM01=0 and WGM00=0
			 */
			TCCR0 |= (1 << FOC0);
    147c:	83 e5       	ldi	r24, 0x53	; 83
    147e:	90 e0       	ldi	r25, 0x00	; 0
    1480:	23 e5       	ldi	r18, 0x53	; 83
    1482:	30 e0       	ldi	r19, 0x00	; 0
    1484:	f9 01       	movw	r30, r18
    1486:	20 81       	ld	r18, Z
    1488:	20 68       	ori	r18, 0x80	; 128
    148a:	fc 01       	movw	r30, r24
    148c:	20 83       	st	Z, r18
			TIMSK = (1 << TOIE0);
    148e:	89 e5       	ldi	r24, 0x59	; 89
    1490:	90 e0       	ldi	r25, 0x00	; 0
    1492:	21 e0       	ldi	r18, 0x01	; 1
    1494:	fc 01       	movw	r30, r24
    1496:	20 83       	st	Z, r18
    1498:	53 c0       	rjmp	.+166    	; 0x1540 <TIMER_init+0x26c>
			}
/****************************************************
 * 			0-3 PWM  mode for TIMER0		             *
 * ***************************************************
								 */
		else if (!strcmp(config->mode, "pwm")) {
    149a:	89 81       	ldd	r24, Y+1	; 0x01
    149c:	9a 81       	ldd	r25, Y+2	; 0x02
    149e:	01 96       	adiw	r24, 0x01	; 1
    14a0:	66 e9       	ldi	r22, 0x96	; 150
    14a2:	70 e0       	ldi	r23, 0x00	; 0
    14a4:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    14a8:	89 2b       	or	r24, r25
    14aa:	09 f0       	breq	.+2      	; 0x14ae <TIMER_init+0x1da>
    14ac:	49 c0       	rjmp	.+146    	; 0x1540 <TIMER_init+0x26c>
			/*
			 * FOC0=0 for  PWM mode
			 * select PWM mode --->> WGM01=1 and WGM00=1
			 */
			TCCR0 |= (1 << WGM00) | (1 << WGM01);
    14ae:	83 e5       	ldi	r24, 0x53	; 83
    14b0:	90 e0       	ldi	r25, 0x00	; 0
    14b2:	23 e5       	ldi	r18, 0x53	; 83
    14b4:	30 e0       	ldi	r19, 0x00	; 0
    14b6:	f9 01       	movw	r30, r18
    14b8:	20 81       	ld	r18, Z
    14ba:	28 64       	ori	r18, 0x48	; 72
    14bc:	fc 01       	movw	r30, r24
    14be:	20 83       	st	Z, r18


			if (!strcmp(config->pwmMode, "inverting")) {
    14c0:	89 81       	ldd	r24, Y+1	; 0x01
    14c2:	9a 81       	ldd	r25, Y+2	; 0x02
    14c4:	8b 96       	adiw	r24, 0x2b	; 43
    14c6:	6a e9       	ldi	r22, 0x9A	; 154
    14c8:	70 e0       	ldi	r23, 0x00	; 0
    14ca:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    14ce:	89 2b       	or	r24, r25
    14d0:	e1 f4       	brne	.+56     	; 0x150a <TIMER_init+0x236>
				/* COM00=1 and COM01=1 */
				TCCR0 |= (1 << COM00);
    14d2:	83 e5       	ldi	r24, 0x53	; 83
    14d4:	90 e0       	ldi	r25, 0x00	; 0
    14d6:	23 e5       	ldi	r18, 0x53	; 83
    14d8:	30 e0       	ldi	r19, 0x00	; 0
    14da:	f9 01       	movw	r30, r18
    14dc:	20 81       	ld	r18, Z
    14de:	20 61       	ori	r18, 0x10	; 16
    14e0:	fc 01       	movw	r30, r24
    14e2:	20 83       	st	Z, r18
				TCCR0 |= (1 << COM01);
    14e4:	83 e5       	ldi	r24, 0x53	; 83
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	23 e5       	ldi	r18, 0x53	; 83
    14ea:	30 e0       	ldi	r19, 0x00	; 0
    14ec:	f9 01       	movw	r30, r18
    14ee:	20 81       	ld	r18, Z
    14f0:	20 62       	ori	r18, 0x20	; 32
    14f2:	fc 01       	movw	r30, r24
    14f4:	20 83       	st	Z, r18
				SET_BIT(DDRB, 3);/*make OCO AS OUTPUT BIT */
    14f6:	87 e3       	ldi	r24, 0x37	; 55
    14f8:	90 e0       	ldi	r25, 0x00	; 0
    14fa:	27 e3       	ldi	r18, 0x37	; 55
    14fc:	30 e0       	ldi	r19, 0x00	; 0
    14fe:	f9 01       	movw	r30, r18
    1500:	20 81       	ld	r18, Z
    1502:	28 60       	ori	r18, 0x08	; 8
    1504:	fc 01       	movw	r30, r24
    1506:	20 83       	st	Z, r18
    1508:	1b c0       	rjmp	.+54     	; 0x1540 <TIMER_init+0x26c>
			} else if (!strcmp(config->pwmMode, "non-inverting")) {
    150a:	89 81       	ldd	r24, Y+1	; 0x01
    150c:	9a 81       	ldd	r25, Y+2	; 0x02
    150e:	8b 96       	adiw	r24, 0x2b	; 43
    1510:	64 ea       	ldi	r22, 0xA4	; 164
    1512:	70 e0       	ldi	r23, 0x00	; 0
    1514:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    1518:	89 2b       	or	r24, r25
    151a:	91 f4       	brne	.+36     	; 0x1540 <TIMER_init+0x26c>
				/* COM00=0 and COM01=1 */
				TCCR0 |= (1 << COM01);
    151c:	83 e5       	ldi	r24, 0x53	; 83
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	23 e5       	ldi	r18, 0x53	; 83
    1522:	30 e0       	ldi	r19, 0x00	; 0
    1524:	f9 01       	movw	r30, r18
    1526:	20 81       	ld	r18, Z
    1528:	20 62       	ori	r18, 0x20	; 32
    152a:	fc 01       	movw	r30, r24
    152c:	20 83       	st	Z, r18
				SET_BIT(DDRB, 3);
    152e:	87 e3       	ldi	r24, 0x37	; 55
    1530:	90 e0       	ldi	r25, 0x00	; 0
    1532:	27 e3       	ldi	r18, 0x37	; 55
    1534:	30 e0       	ldi	r19, 0x00	; 0
    1536:	f9 01       	movw	r30, r18
    1538:	20 81       	ld	r18, Z
    153a:	28 60       	ori	r18, 0x08	; 8
    153c:	fc 01       	movw	r30, r24
    153e:	20 83       	st	Z, r18
*/

	if (config->timerNumber == 1) {
		/* put zeros into all bits in the registers */
	}
		TCCR1A = 0;
    1540:	8f e4       	ldi	r24, 0x4F	; 79
    1542:	90 e0       	ldi	r25, 0x00	; 0
    1544:	fc 01       	movw	r30, r24
    1546:	10 82       	st	Z, r1
		TCCR1B = 0;
    1548:	8e e4       	ldi	r24, 0x4E	; 78
    154a:	90 e0       	ldi	r25, 0x00	; 0
    154c:	fc 01       	movw	r30, r24
    154e:	10 82       	st	Z, r1

		switch (config->prescaler) {
    1550:	89 81       	ldd	r24, Y+1	; 0x01
    1552:	9a 81       	ldd	r25, Y+2	; 0x02
    1554:	fc 01       	movw	r30, r24
    1556:	85 89       	ldd	r24, Z+21	; 0x15
    1558:	96 89       	ldd	r25, Z+22	; 0x16
    155a:	80 34       	cpi	r24, 0x40	; 64
    155c:	91 05       	cpc	r25, r1
    155e:	c1 f0       	breq	.+48     	; 0x1590 <TIMER_init+0x2bc>
    1560:	81 34       	cpi	r24, 0x41	; 65
    1562:	91 05       	cpc	r25, r1
    1564:	18 f4       	brcc	.+6      	; 0x156c <TIMER_init+0x298>
    1566:	08 97       	sbiw	r24, 0x08	; 8
    1568:	49 f0       	breq	.+18     	; 0x157c <TIMER_init+0x2a8>
    156a:	30 c0       	rjmp	.+96     	; 0x15cc <TIMER_init+0x2f8>
    156c:	81 15       	cp	r24, r1
    156e:	f1 e0       	ldi	r31, 0x01	; 1
    1570:	9f 07       	cpc	r25, r31
    1572:	c1 f0       	breq	.+48     	; 0x15a4 <TIMER_init+0x2d0>
    1574:	81 15       	cp	r24, r1
    1576:	94 40       	sbci	r25, 0x04	; 4
    1578:	f9 f0       	breq	.+62     	; 0x15b8 <TIMER_init+0x2e4>
    157a:	28 c0       	rjmp	.+80     	; 0x15cc <TIMER_init+0x2f8>
		case 8:
			TCCR1B |= (1 << CS11);/*CS10=0  CS11=1 CS12=0  */
    157c:	8e e4       	ldi	r24, 0x4E	; 78
    157e:	90 e0       	ldi	r25, 0x00	; 0
    1580:	2e e4       	ldi	r18, 0x4E	; 78
    1582:	30 e0       	ldi	r19, 0x00	; 0
    1584:	f9 01       	movw	r30, r18
    1586:	20 81       	ld	r18, Z
    1588:	22 60       	ori	r18, 0x02	; 2
    158a:	fc 01       	movw	r30, r24
    158c:	20 83       	st	Z, r18
			break;
    158e:	27 c0       	rjmp	.+78     	; 0x15de <TIMER_init+0x30a>
		case 64:
			TCCR1B |= (1 << CS10) | (1 << CS11); /*CS10=1  CS11=1 CS12=0  */
    1590:	8e e4       	ldi	r24, 0x4E	; 78
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	2e e4       	ldi	r18, 0x4E	; 78
    1596:	30 e0       	ldi	r19, 0x00	; 0
    1598:	f9 01       	movw	r30, r18
    159a:	20 81       	ld	r18, Z
    159c:	23 60       	ori	r18, 0x03	; 3
    159e:	fc 01       	movw	r30, r24
    15a0:	20 83       	st	Z, r18
			break;
    15a2:	1d c0       	rjmp	.+58     	; 0x15de <TIMER_init+0x30a>
		case 256:
			TCCR1B |= (1 << CS12);/*CS10=0  CS11=0 CS12=1  */
    15a4:	8e e4       	ldi	r24, 0x4E	; 78
    15a6:	90 e0       	ldi	r25, 0x00	; 0
    15a8:	2e e4       	ldi	r18, 0x4E	; 78
    15aa:	30 e0       	ldi	r19, 0x00	; 0
    15ac:	f9 01       	movw	r30, r18
    15ae:	20 81       	ld	r18, Z
    15b0:	24 60       	ori	r18, 0x04	; 4
    15b2:	fc 01       	movw	r30, r24
    15b4:	20 83       	st	Z, r18
			break;
    15b6:	13 c0       	rjmp	.+38     	; 0x15de <TIMER_init+0x30a>
		case 1024:
			TCCR1B |= (1 << CS10) | (1 << CS12);/*CS10=1  CS11=1 CS12=1  */
    15b8:	8e e4       	ldi	r24, 0x4E	; 78
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	2e e4       	ldi	r18, 0x4E	; 78
    15be:	30 e0       	ldi	r19, 0x00	; 0
    15c0:	f9 01       	movw	r30, r18
    15c2:	20 81       	ld	r18, Z
    15c4:	25 60       	ori	r18, 0x05	; 5
    15c6:	fc 01       	movw	r30, r24
    15c8:	20 83       	st	Z, r18
			break;
    15ca:	09 c0       	rjmp	.+18     	; 0x15de <TIMER_init+0x30a>
		default:/* the default case work scale 1:1 even the prescaler member not determine */
			TCCR1B |= (1 << CS10); /*CS10=1  CS11=0 CS12=0  */
    15cc:	8e e4       	ldi	r24, 0x4E	; 78
    15ce:	90 e0       	ldi	r25, 0x00	; 0
    15d0:	2e e4       	ldi	r18, 0x4E	; 78
    15d2:	30 e0       	ldi	r19, 0x00	; 0
    15d4:	f9 01       	movw	r30, r18
    15d6:	20 81       	ld	r18, Z
    15d8:	21 60       	ori	r18, 0x01	; 1
    15da:	fc 01       	movw	r30, r24
    15dc:	20 83       	st	Z, r18

/****************************************************
* 		1-1 compare match output mode for TIMER1 A	*
* ***************************************************
*/
		if (!strcmp(config->mode, "compare")) {
    15de:	89 81       	ldd	r24, Y+1	; 0x01
    15e0:	9a 81       	ldd	r25, Y+2	; 0x02
    15e2:	01 96       	adiw	r24, 0x01	; 1
    15e4:	66 e7       	ldi	r22, 0x76	; 118
    15e6:	70 e0       	ldi	r23, 0x00	; 0
    15e8:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    15ec:	89 2b       	or	r24, r25
    15ee:	09 f0       	breq	.+2      	; 0x15f2 <TIMER_init+0x31e>
    15f0:	6b c0       	rjmp	.+214    	; 0x16c8 <TIMER_init+0x3f4>
			/*
			 * FOC1=1 for non PWM mode
			 * select compare mode --->> /* WGM10=0 ,  WGM11=0 , WGM12=1 and WGM13=0 */
			TCCR1A |= (1 << FOC1A);
    15f2:	8f e4       	ldi	r24, 0x4F	; 79
    15f4:	90 e0       	ldi	r25, 0x00	; 0
    15f6:	2f e4       	ldi	r18, 0x4F	; 79
    15f8:	30 e0       	ldi	r19, 0x00	; 0
    15fa:	f9 01       	movw	r30, r18
    15fc:	20 81       	ld	r18, Z
    15fe:	28 60       	ori	r18, 0x08	; 8
    1600:	fc 01       	movw	r30, r24
    1602:	20 83       	st	Z, r18
			TCCR1B |= (1 << WGM12);
    1604:	8e e4       	ldi	r24, 0x4E	; 78
    1606:	90 e0       	ldi	r25, 0x00	; 0
    1608:	2e e4       	ldi	r18, 0x4E	; 78
    160a:	30 e0       	ldi	r19, 0x00	; 0
    160c:	f9 01       	movw	r30, r18
    160e:	20 81       	ld	r18, Z
    1610:	28 60       	ori	r18, 0x08	; 8
    1612:	fc 01       	movw	r30, r24
    1614:	20 83       	st	Z, r18
			if (!strcmp(config->compareMatchMode, "toggle")) {
    1616:	89 81       	ldd	r24, Y+1	; 0x01
    1618:	9a 81       	ldd	r25, Y+2	; 0x02
    161a:	47 96       	adiw	r24, 0x17	; 23
    161c:	6e e7       	ldi	r22, 0x7E	; 126
    161e:	70 e0       	ldi	r23, 0x00	; 0
    1620:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    1624:	89 2b       	or	r24, r25
    1626:	99 f4       	brne	.+38     	; 0x164e <TIMER_init+0x37a>
				TCCR1A |= (1 << COM1A0); /*COM1A0=1 AND COM1A1=0 */
    1628:	8f e4       	ldi	r24, 0x4F	; 79
    162a:	90 e0       	ldi	r25, 0x00	; 0
    162c:	2f e4       	ldi	r18, 0x4F	; 79
    162e:	30 e0       	ldi	r19, 0x00	; 0
    1630:	f9 01       	movw	r30, r18
    1632:	20 81       	ld	r18, Z
    1634:	20 64       	ori	r18, 0x40	; 64
    1636:	fc 01       	movw	r30, r24
    1638:	20 83       	st	Z, r18
				SET_BIT(DDRD, 5);/*make OCO AS OUTPUT BIT */
    163a:	81 e3       	ldi	r24, 0x31	; 49
    163c:	90 e0       	ldi	r25, 0x00	; 0
    163e:	21 e3       	ldi	r18, 0x31	; 49
    1640:	30 e0       	ldi	r19, 0x00	; 0
    1642:	f9 01       	movw	r30, r18
    1644:	20 81       	ld	r18, Z
    1646:	20 62       	ori	r18, 0x20	; 32
    1648:	fc 01       	movw	r30, r24
    164a:	20 83       	st	Z, r18
    164c:	37 c0       	rjmp	.+110    	; 0x16bc <TIMER_init+0x3e8>
			} else if (!strcmp(config->compareMatchMode, "clear")) {
    164e:	89 81       	ldd	r24, Y+1	; 0x01
    1650:	9a 81       	ldd	r25, Y+2	; 0x02
    1652:	47 96       	adiw	r24, 0x17	; 23
    1654:	65 e8       	ldi	r22, 0x85	; 133
    1656:	70 e0       	ldi	r23, 0x00	; 0
    1658:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    165c:	89 2b       	or	r24, r25
    165e:	99 f4       	brne	.+38     	; 0x1686 <TIMER_init+0x3b2>
				TCCR1A |= (1 << COM1A1);/*COM1A0=0 AND COM1A1=1 */
    1660:	8f e4       	ldi	r24, 0x4F	; 79
    1662:	90 e0       	ldi	r25, 0x00	; 0
    1664:	2f e4       	ldi	r18, 0x4F	; 79
    1666:	30 e0       	ldi	r19, 0x00	; 0
    1668:	f9 01       	movw	r30, r18
    166a:	20 81       	ld	r18, Z
    166c:	20 68       	ori	r18, 0x80	; 128
    166e:	fc 01       	movw	r30, r24
    1670:	20 83       	st	Z, r18
				SET_BIT(DDRD, 5);
    1672:	81 e3       	ldi	r24, 0x31	; 49
    1674:	90 e0       	ldi	r25, 0x00	; 0
    1676:	21 e3       	ldi	r18, 0x31	; 49
    1678:	30 e0       	ldi	r19, 0x00	; 0
    167a:	f9 01       	movw	r30, r18
    167c:	20 81       	ld	r18, Z
    167e:	20 62       	ori	r18, 0x20	; 32
    1680:	fc 01       	movw	r30, r24
    1682:	20 83       	st	Z, r18
    1684:	1b c0       	rjmp	.+54     	; 0x16bc <TIMER_init+0x3e8>

			} else if (!strcmp(config->compareMatchMode, "set")) {
    1686:	89 81       	ldd	r24, Y+1	; 0x01
    1688:	9a 81       	ldd	r25, Y+2	; 0x02
    168a:	47 96       	adiw	r24, 0x17	; 23
    168c:	6b e8       	ldi	r22, 0x8B	; 139
    168e:	70 e0       	ldi	r23, 0x00	; 0
    1690:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    1694:	89 2b       	or	r24, r25
    1696:	91 f4       	brne	.+36     	; 0x16bc <TIMER_init+0x3e8>
				TCCR1A |= (1 << COM1A1) | (1 << COM1A0);/*COM1A0=1 AND COM1A1=1 */
    1698:	8f e4       	ldi	r24, 0x4F	; 79
    169a:	90 e0       	ldi	r25, 0x00	; 0
    169c:	2f e4       	ldi	r18, 0x4F	; 79
    169e:	30 e0       	ldi	r19, 0x00	; 0
    16a0:	f9 01       	movw	r30, r18
    16a2:	20 81       	ld	r18, Z
    16a4:	20 6c       	ori	r18, 0xC0	; 192
    16a6:	fc 01       	movw	r30, r24
    16a8:	20 83       	st	Z, r18
				SET_BIT(DDRD, 5);
    16aa:	81 e3       	ldi	r24, 0x31	; 49
    16ac:	90 e0       	ldi	r25, 0x00	; 0
    16ae:	21 e3       	ldi	r18, 0x31	; 49
    16b0:	30 e0       	ldi	r19, 0x00	; 0
    16b2:	f9 01       	movw	r30, r18
    16b4:	20 81       	ld	r18, Z
    16b6:	20 62       	ori	r18, 0x20	; 32
    16b8:	fc 01       	movw	r30, r24
    16ba:	20 83       	st	Z, r18

			}
			/* the default case will be normal port operation OCO disconnected
							enable interrupt for compare mode */
			TIMSK = (1 << OCIE1A);
    16bc:	89 e5       	ldi	r24, 0x59	; 89
    16be:	90 e0       	ldi	r25, 0x00	; 0
    16c0:	20 e1       	ldi	r18, 0x10	; 16
    16c2:	fc 01       	movw	r30, r24
    16c4:	20 83       	st	Z, r18
    16c6:	6b c0       	rjmp	.+214    	; 0x179e <TIMER_init+0x4ca>
/****************************************************
* 		1-2 normal  mode for TIMER1		             *
* ***************************************************
*/
		} else if (!strcmp(config->mode, "normal"))
    16c8:	89 81       	ldd	r24, Y+1	; 0x01
    16ca:	9a 81       	ldd	r25, Y+2	; 0x02
    16cc:	01 96       	adiw	r24, 0x01	; 1
    16ce:	6f e8       	ldi	r22, 0x8F	; 143
    16d0:	70 e0       	ldi	r23, 0x00	; 0
    16d2:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    16d6:	89 2b       	or	r24, r25
    16d8:	79 f4       	brne	.+30     	; 0x16f8 <TIMER_init+0x424>
		{
			/*
			 * FOC0=1 for non PWM mode
			 * select normal mode --->> WGM11=0 and WGM10=0
						 */
			TCCR1A |= (1 << FOC1A);
    16da:	8f e4       	ldi	r24, 0x4F	; 79
    16dc:	90 e0       	ldi	r25, 0x00	; 0
    16de:	2f e4       	ldi	r18, 0x4F	; 79
    16e0:	30 e0       	ldi	r19, 0x00	; 0
    16e2:	f9 01       	movw	r30, r18
    16e4:	20 81       	ld	r18, Z
    16e6:	28 60       	ori	r18, 0x08	; 8
    16e8:	fc 01       	movw	r30, r24
    16ea:	20 83       	st	Z, r18
			TIMSK = (1 << TOIE1);
    16ec:	89 e5       	ldi	r24, 0x59	; 89
    16ee:	90 e0       	ldi	r25, 0x00	; 0
    16f0:	24 e0       	ldi	r18, 0x04	; 4
    16f2:	fc 01       	movw	r30, r24
    16f4:	20 83       	st	Z, r18
    16f6:	53 c0       	rjmp	.+166    	; 0x179e <TIMER_init+0x4ca>


/****************************************************
 * 			1-3 PWM  mode for TIMER1 A		             *
 * ***************************************************/
		} else if (!strcmp(config->mode, "pwm")) {
    16f8:	89 81       	ldd	r24, Y+1	; 0x01
    16fa:	9a 81       	ldd	r25, Y+2	; 0x02
    16fc:	01 96       	adiw	r24, 0x01	; 1
    16fe:	66 e9       	ldi	r22, 0x96	; 150
    1700:	70 e0       	ldi	r23, 0x00	; 0
    1702:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    1706:	89 2b       	or	r24, r25
    1708:	09 f0       	breq	.+2      	; 0x170c <TIMER_init+0x438>
    170a:	49 c0       	rjmp	.+146    	; 0x179e <TIMER_init+0x4ca>
			/* WGM10=1 ,  WGM11=1 , WGM12=1 and WGM13=1 */
			TCCR0 |= (1 << WGM10) | (1 << WGM11)| (1 << WGM12)| (1 << WGM13);
    170c:	83 e5       	ldi	r24, 0x53	; 83
    170e:	90 e0       	ldi	r25, 0x00	; 0
    1710:	23 e5       	ldi	r18, 0x53	; 83
    1712:	30 e0       	ldi	r19, 0x00	; 0
    1714:	f9 01       	movw	r30, r18
    1716:	20 81       	ld	r18, Z
    1718:	2b 61       	ori	r18, 0x1B	; 27
    171a:	fc 01       	movw	r30, r24
    171c:	20 83       	st	Z, r18
			if (!strcmp(config->pwmMode, "inverting")) {
    171e:	89 81       	ldd	r24, Y+1	; 0x01
    1720:	9a 81       	ldd	r25, Y+2	; 0x02
    1722:	8b 96       	adiw	r24, 0x2b	; 43
    1724:	6a e9       	ldi	r22, 0x9A	; 154
    1726:	70 e0       	ldi	r23, 0x00	; 0
    1728:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    172c:	89 2b       	or	r24, r25
    172e:	e1 f4       	brne	.+56     	; 0x1768 <TIMER_init+0x494>
				TCCR0 |= (1 << COM1A0);/* COM1A0=1 and COM1A1=1 */
    1730:	83 e5       	ldi	r24, 0x53	; 83
    1732:	90 e0       	ldi	r25, 0x00	; 0
    1734:	23 e5       	ldi	r18, 0x53	; 83
    1736:	30 e0       	ldi	r19, 0x00	; 0
    1738:	f9 01       	movw	r30, r18
    173a:	20 81       	ld	r18, Z
    173c:	20 64       	ori	r18, 0x40	; 64
    173e:	fc 01       	movw	r30, r24
    1740:	20 83       	st	Z, r18
				TCCR0 |= (1 << COM1A1);
    1742:	83 e5       	ldi	r24, 0x53	; 83
    1744:	90 e0       	ldi	r25, 0x00	; 0
    1746:	23 e5       	ldi	r18, 0x53	; 83
    1748:	30 e0       	ldi	r19, 0x00	; 0
    174a:	f9 01       	movw	r30, r18
    174c:	20 81       	ld	r18, Z
    174e:	20 68       	ori	r18, 0x80	; 128
    1750:	fc 01       	movw	r30, r24
    1752:	20 83       	st	Z, r18
				SET_BIT(DDRB, 3);
    1754:	87 e3       	ldi	r24, 0x37	; 55
    1756:	90 e0       	ldi	r25, 0x00	; 0
    1758:	27 e3       	ldi	r18, 0x37	; 55
    175a:	30 e0       	ldi	r19, 0x00	; 0
    175c:	f9 01       	movw	r30, r18
    175e:	20 81       	ld	r18, Z
    1760:	28 60       	ori	r18, 0x08	; 8
    1762:	fc 01       	movw	r30, r24
    1764:	20 83       	st	Z, r18
    1766:	1b c0       	rjmp	.+54     	; 0x179e <TIMER_init+0x4ca>
			} else if (!strcmp(config->pwmMode, "non-inverting")) {
    1768:	89 81       	ldd	r24, Y+1	; 0x01
    176a:	9a 81       	ldd	r25, Y+2	; 0x02
    176c:	8b 96       	adiw	r24, 0x2b	; 43
    176e:	64 ea       	ldi	r22, 0xA4	; 164
    1770:	70 e0       	ldi	r23, 0x00	; 0
    1772:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    1776:	89 2b       	or	r24, r25
    1778:	91 f4       	brne	.+36     	; 0x179e <TIMER_init+0x4ca>
				TCCR0 |= (1 << COM1A1);/* COM1A0=0 and COM1A1=1 */
    177a:	83 e5       	ldi	r24, 0x53	; 83
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	23 e5       	ldi	r18, 0x53	; 83
    1780:	30 e0       	ldi	r19, 0x00	; 0
    1782:	f9 01       	movw	r30, r18
    1784:	20 81       	ld	r18, Z
    1786:	20 68       	ori	r18, 0x80	; 128
    1788:	fc 01       	movw	r30, r24
    178a:	20 83       	st	Z, r18
				SET_BIT(DDRB, 3);/*make OCO AS OUTPUT BIT */
    178c:	87 e3       	ldi	r24, 0x37	; 55
    178e:	90 e0       	ldi	r25, 0x00	; 0
    1790:	27 e3       	ldi	r18, 0x37	; 55
    1792:	30 e0       	ldi	r19, 0x00	; 0
    1794:	f9 01       	movw	r30, r18
    1796:	20 81       	ld	r18, Z
    1798:	28 60       	ori	r18, 0x08	; 8
    179a:	fc 01       	movw	r30, r24
    179c:	20 83       	st	Z, r18

		}
/***************************************************************
* 						2	TIMER2								*
 * *************************************************************/
		if (config->timerNumber == 2) {
    179e:	89 81       	ldd	r24, Y+1	; 0x01
    17a0:	9a 81       	ldd	r25, Y+2	; 0x02
    17a2:	fc 01       	movw	r30, r24
    17a4:	80 81       	ld	r24, Z
    17a6:	82 30       	cpi	r24, 0x02	; 2
    17a8:	09 f0       	breq	.+2      	; 0x17ac <TIMER_init+0x4d8>
    17aa:	3d c1       	rjmp	.+634    	; 0x1a26 <TIMER_init+0x752>
			TCCR2 = 0;/* put zeros into all bits in the register */
    17ac:	85 e4       	ldi	r24, 0x45	; 69
    17ae:	90 e0       	ldi	r25, 0x00	; 0
    17b0:	fc 01       	movw	r30, r24
    17b2:	10 82       	st	Z, r1
			switch (config->prescaler) {
    17b4:	89 81       	ldd	r24, Y+1	; 0x01
    17b6:	9a 81       	ldd	r25, Y+2	; 0x02
    17b8:	fc 01       	movw	r30, r24
    17ba:	85 89       	ldd	r24, Z+21	; 0x15
    17bc:	96 89       	ldd	r25, Z+22	; 0x16
    17be:	80 34       	cpi	r24, 0x40	; 64
    17c0:	91 05       	cpc	r25, r1
    17c2:	49 f1       	breq	.+82     	; 0x1816 <TIMER_init+0x542>
    17c4:	81 34       	cpi	r24, 0x41	; 65
    17c6:	91 05       	cpc	r25, r1
    17c8:	30 f4       	brcc	.+12     	; 0x17d6 <TIMER_init+0x502>
    17ca:	88 30       	cpi	r24, 0x08	; 8
    17cc:	91 05       	cpc	r25, r1
    17ce:	79 f0       	breq	.+30     	; 0x17ee <TIMER_init+0x51a>
    17d0:	80 97       	sbiw	r24, 0x20	; 32
    17d2:	b9 f0       	breq	.+46     	; 0x1802 <TIMER_init+0x52e>
    17d4:	48 c0       	rjmp	.+144    	; 0x1866 <TIMER_init+0x592>
    17d6:	81 15       	cp	r24, r1
    17d8:	f1 e0       	ldi	r31, 0x01	; 1
    17da:	9f 07       	cpc	r25, r31
    17dc:	81 f1       	breq	.+96     	; 0x183e <TIMER_init+0x56a>
    17de:	81 15       	cp	r24, r1
    17e0:	24 e0       	ldi	r18, 0x04	; 4
    17e2:	92 07       	cpc	r25, r18
    17e4:	b1 f1       	breq	.+108    	; 0x1852 <TIMER_init+0x57e>
    17e6:	80 38       	cpi	r24, 0x80	; 128
    17e8:	91 05       	cpc	r25, r1
    17ea:	f9 f0       	breq	.+62     	; 0x182a <TIMER_init+0x556>
    17ec:	3c c0       	rjmp	.+120    	; 0x1866 <TIMER_init+0x592>
			case 8:
				TCCR2 |= (1 << CS21);/*CS20=0  CS21=1 CS22=0  */
    17ee:	85 e4       	ldi	r24, 0x45	; 69
    17f0:	90 e0       	ldi	r25, 0x00	; 0
    17f2:	25 e4       	ldi	r18, 0x45	; 69
    17f4:	30 e0       	ldi	r19, 0x00	; 0
    17f6:	f9 01       	movw	r30, r18
    17f8:	20 81       	ld	r18, Z
    17fa:	22 60       	ori	r18, 0x02	; 2
    17fc:	fc 01       	movw	r30, r24
    17fe:	20 83       	st	Z, r18
				break;
    1800:	3b c0       	rjmp	.+118    	; 0x1878 <TIMER_init+0x5a4>
			case 32:
				TCCR2 |= (1 << CS20) | (1 << CS21);/*CS20=1  CS21=0 CS22=0  */
    1802:	85 e4       	ldi	r24, 0x45	; 69
    1804:	90 e0       	ldi	r25, 0x00	; 0
    1806:	25 e4       	ldi	r18, 0x45	; 69
    1808:	30 e0       	ldi	r19, 0x00	; 0
    180a:	f9 01       	movw	r30, r18
    180c:	20 81       	ld	r18, Z
    180e:	23 60       	ori	r18, 0x03	; 3
    1810:	fc 01       	movw	r30, r24
    1812:	20 83       	st	Z, r18
				break;
    1814:	31 c0       	rjmp	.+98     	; 0x1878 <TIMER_init+0x5a4>
			case 64:
				TCCR2 |= (1 << CS22);/*CS20=0  CS21=0 CS22=1  */
    1816:	85 e4       	ldi	r24, 0x45	; 69
    1818:	90 e0       	ldi	r25, 0x00	; 0
    181a:	25 e4       	ldi	r18, 0x45	; 69
    181c:	30 e0       	ldi	r19, 0x00	; 0
    181e:	f9 01       	movw	r30, r18
    1820:	20 81       	ld	r18, Z
    1822:	24 60       	ori	r18, 0x04	; 4
    1824:	fc 01       	movw	r30, r24
    1826:	20 83       	st	Z, r18
				break;
    1828:	27 c0       	rjmp	.+78     	; 0x1878 <TIMER_init+0x5a4>
			case 128:
				TCCR2 |= (1 << CS20) | (1 << CS22);/*CS20=1  CS21=0 CS22=1  */
    182a:	85 e4       	ldi	r24, 0x45	; 69
    182c:	90 e0       	ldi	r25, 0x00	; 0
    182e:	25 e4       	ldi	r18, 0x45	; 69
    1830:	30 e0       	ldi	r19, 0x00	; 0
    1832:	f9 01       	movw	r30, r18
    1834:	20 81       	ld	r18, Z
    1836:	25 60       	ori	r18, 0x05	; 5
    1838:	fc 01       	movw	r30, r24
    183a:	20 83       	st	Z, r18
				break;
    183c:	1d c0       	rjmp	.+58     	; 0x1878 <TIMER_init+0x5a4>
			case 256:
				TCCR2 |= (1 << CS21) | (1 << CS22);/*CS20=0  CS21=1 CS22=1  */
    183e:	85 e4       	ldi	r24, 0x45	; 69
    1840:	90 e0       	ldi	r25, 0x00	; 0
    1842:	25 e4       	ldi	r18, 0x45	; 69
    1844:	30 e0       	ldi	r19, 0x00	; 0
    1846:	f9 01       	movw	r30, r18
    1848:	20 81       	ld	r18, Z
    184a:	26 60       	ori	r18, 0x06	; 6
    184c:	fc 01       	movw	r30, r24
    184e:	20 83       	st	Z, r18
				break;
    1850:	13 c0       	rjmp	.+38     	; 0x1878 <TIMER_init+0x5a4>
			case 1024:
				TCCR2 |= (1 << CS20) | (1 << CS21) | (1 << CS22);/*CS20=1  CS21=1 CS22=1  */
    1852:	85 e4       	ldi	r24, 0x45	; 69
    1854:	90 e0       	ldi	r25, 0x00	; 0
    1856:	25 e4       	ldi	r18, 0x45	; 69
    1858:	30 e0       	ldi	r19, 0x00	; 0
    185a:	f9 01       	movw	r30, r18
    185c:	20 81       	ld	r18, Z
    185e:	27 60       	ori	r18, 0x07	; 7
    1860:	fc 01       	movw	r30, r24
    1862:	20 83       	st	Z, r18
				break;
    1864:	09 c0       	rjmp	.+18     	; 0x1878 <TIMER_init+0x5a4>
			default:/* the default case work scale 1:1 even the prescaler member not determine */
				TCCR2 |= (1 << CS20);/*CS20=1  CS21=0 CS22=0  */
    1866:	85 e4       	ldi	r24, 0x45	; 69
    1868:	90 e0       	ldi	r25, 0x00	; 0
    186a:	25 e4       	ldi	r18, 0x45	; 69
    186c:	30 e0       	ldi	r19, 0x00	; 0
    186e:	f9 01       	movw	r30, r18
    1870:	20 81       	ld	r18, Z
    1872:	21 60       	ori	r18, 0x01	; 1
    1874:	fc 01       	movw	r30, r24
    1876:	20 83       	st	Z, r18

/****************************************************
* 		2-1 compare match output mode for TIMER2	*
 * ***************************************************
					 */
			if (!strcmp(config->mode, "compare")) {
    1878:	89 81       	ldd	r24, Y+1	; 0x01
    187a:	9a 81       	ldd	r25, Y+2	; 0x02
    187c:	01 96       	adiw	r24, 0x01	; 1
    187e:	66 e7       	ldi	r22, 0x76	; 118
    1880:	70 e0       	ldi	r23, 0x00	; 0
    1882:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    1886:	89 2b       	or	r24, r25
    1888:	09 f0       	breq	.+2      	; 0x188c <TIMER_init+0x5b8>
    188a:	62 c0       	rjmp	.+196    	; 0x1950 <TIMER_init+0x67c>
				/*
				 * FOC2=1 for non PWM mode
				 * select compare mode --->> WGM21=1 and WGM20=0
				 */
				TCCR2 |= (1 << FOC2) | (1 << WGM21);
    188c:	85 e4       	ldi	r24, 0x45	; 69
    188e:	90 e0       	ldi	r25, 0x00	; 0
    1890:	25 e4       	ldi	r18, 0x45	; 69
    1892:	30 e0       	ldi	r19, 0x00	; 0
    1894:	f9 01       	movw	r30, r18
    1896:	20 81       	ld	r18, Z
    1898:	28 68       	ori	r18, 0x88	; 136
    189a:	fc 01       	movw	r30, r24
    189c:	20 83       	st	Z, r18

				if (!strcmp(config->compareMatchMode, "toggle")) {
    189e:	89 81       	ldd	r24, Y+1	; 0x01
    18a0:	9a 81       	ldd	r25, Y+2	; 0x02
    18a2:	47 96       	adiw	r24, 0x17	; 23
    18a4:	6e e7       	ldi	r22, 0x7E	; 126
    18a6:	70 e0       	ldi	r23, 0x00	; 0
    18a8:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    18ac:	89 2b       	or	r24, r25
    18ae:	99 f4       	brne	.+38     	; 0x18d6 <TIMER_init+0x602>
					TCCR2 |= (1 << COM20);/*COM20=1 AND COM21=0 */
    18b0:	85 e4       	ldi	r24, 0x45	; 69
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	25 e4       	ldi	r18, 0x45	; 69
    18b6:	30 e0       	ldi	r19, 0x00	; 0
    18b8:	f9 01       	movw	r30, r18
    18ba:	20 81       	ld	r18, Z
    18bc:	20 61       	ori	r18, 0x10	; 16
    18be:	fc 01       	movw	r30, r24
    18c0:	20 83       	st	Z, r18
					SET_BIT(DDRD, 7);/*make OCO AS OUTPUT BIT */
    18c2:	81 e3       	ldi	r24, 0x31	; 49
    18c4:	90 e0       	ldi	r25, 0x00	; 0
    18c6:	21 e3       	ldi	r18, 0x31	; 49
    18c8:	30 e0       	ldi	r19, 0x00	; 0
    18ca:	f9 01       	movw	r30, r18
    18cc:	20 81       	ld	r18, Z
    18ce:	20 68       	ori	r18, 0x80	; 128
    18d0:	fc 01       	movw	r30, r24
    18d2:	20 83       	st	Z, r18
    18d4:	37 c0       	rjmp	.+110    	; 0x1944 <TIMER_init+0x670>
				} else if (!strcmp(config->compareMatchMode, "clear")) {
    18d6:	89 81       	ldd	r24, Y+1	; 0x01
    18d8:	9a 81       	ldd	r25, Y+2	; 0x02
    18da:	47 96       	adiw	r24, 0x17	; 23
    18dc:	65 e8       	ldi	r22, 0x85	; 133
    18de:	70 e0       	ldi	r23, 0x00	; 0
    18e0:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    18e4:	89 2b       	or	r24, r25
    18e6:	99 f4       	brne	.+38     	; 0x190e <TIMER_init+0x63a>
					TCCR2 |= (1 << COM21);/*COM20=0 AND COM21=1 */
    18e8:	85 e4       	ldi	r24, 0x45	; 69
    18ea:	90 e0       	ldi	r25, 0x00	; 0
    18ec:	25 e4       	ldi	r18, 0x45	; 69
    18ee:	30 e0       	ldi	r19, 0x00	; 0
    18f0:	f9 01       	movw	r30, r18
    18f2:	20 81       	ld	r18, Z
    18f4:	20 62       	ori	r18, 0x20	; 32
    18f6:	fc 01       	movw	r30, r24
    18f8:	20 83       	st	Z, r18
					SET_BIT(DDRD, 7);
    18fa:	81 e3       	ldi	r24, 0x31	; 49
    18fc:	90 e0       	ldi	r25, 0x00	; 0
    18fe:	21 e3       	ldi	r18, 0x31	; 49
    1900:	30 e0       	ldi	r19, 0x00	; 0
    1902:	f9 01       	movw	r30, r18
    1904:	20 81       	ld	r18, Z
    1906:	20 68       	ori	r18, 0x80	; 128
    1908:	fc 01       	movw	r30, r24
    190a:	20 83       	st	Z, r18
    190c:	1b c0       	rjmp	.+54     	; 0x1944 <TIMER_init+0x670>

				} else if (!strcmp(config->compareMatchMode, "set")) {
    190e:	89 81       	ldd	r24, Y+1	; 0x01
    1910:	9a 81       	ldd	r25, Y+2	; 0x02
    1912:	47 96       	adiw	r24, 0x17	; 23
    1914:	6b e8       	ldi	r22, 0x8B	; 139
    1916:	70 e0       	ldi	r23, 0x00	; 0
    1918:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    191c:	89 2b       	or	r24, r25
    191e:	91 f4       	brne	.+36     	; 0x1944 <TIMER_init+0x670>
					TCCR2 |= (1 << COM21) | (1 << COM20);/*COM20=1 AND COM21=1 */
    1920:	85 e4       	ldi	r24, 0x45	; 69
    1922:	90 e0       	ldi	r25, 0x00	; 0
    1924:	25 e4       	ldi	r18, 0x45	; 69
    1926:	30 e0       	ldi	r19, 0x00	; 0
    1928:	f9 01       	movw	r30, r18
    192a:	20 81       	ld	r18, Z
    192c:	20 63       	ori	r18, 0x30	; 48
    192e:	fc 01       	movw	r30, r24
    1930:	20 83       	st	Z, r18
					SET_BIT(DDRD, 7);
    1932:	81 e3       	ldi	r24, 0x31	; 49
    1934:	90 e0       	ldi	r25, 0x00	; 0
    1936:	21 e3       	ldi	r18, 0x31	; 49
    1938:	30 e0       	ldi	r19, 0x00	; 0
    193a:	f9 01       	movw	r30, r18
    193c:	20 81       	ld	r18, Z
    193e:	20 68       	ori	r18, 0x80	; 128
    1940:	fc 01       	movw	r30, r24
    1942:	20 83       	st	Z, r18

				}
				/* the default case will be normal port operation OCO disconnected
											enable interrupt for compare mode */
				TIMSK = (1 << OCIE2);
    1944:	89 e5       	ldi	r24, 0x59	; 89
    1946:	90 e0       	ldi	r25, 0x00	; 0
    1948:	20 e8       	ldi	r18, 0x80	; 128
    194a:	fc 01       	movw	r30, r24
    194c:	20 83       	st	Z, r18
    194e:	6b c0       	rjmp	.+214    	; 0x1a26 <TIMER_init+0x752>

/****************************************************
* 		2-2 normal  mode for TIMER2		             *
 * ***************************************************
					 */
			else if (!strcmp(config->mode, "normal")) {
    1950:	89 81       	ldd	r24, Y+1	; 0x01
    1952:	9a 81       	ldd	r25, Y+2	; 0x02
    1954:	01 96       	adiw	r24, 0x01	; 1
    1956:	6f e8       	ldi	r22, 0x8F	; 143
    1958:	70 e0       	ldi	r23, 0x00	; 0
    195a:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    195e:	89 2b       	or	r24, r25
    1960:	79 f4       	brne	.+30     	; 0x1980 <TIMER_init+0x6ac>
				/*
				 * FOC2=1 for non PWM mode
				 * select normal mode --->> WGM21=0 and WGM20=0
				*/
				TCCR2 |= (1 << FOC2);
    1962:	85 e4       	ldi	r24, 0x45	; 69
    1964:	90 e0       	ldi	r25, 0x00	; 0
    1966:	25 e4       	ldi	r18, 0x45	; 69
    1968:	30 e0       	ldi	r19, 0x00	; 0
    196a:	f9 01       	movw	r30, r18
    196c:	20 81       	ld	r18, Z
    196e:	20 68       	ori	r18, 0x80	; 128
    1970:	fc 01       	movw	r30, r24
    1972:	20 83       	st	Z, r18
				TIMSK = (1 << TOIE2); /*enable interrupt for normal mode */
    1974:	89 e5       	ldi	r24, 0x59	; 89
    1976:	90 e0       	ldi	r25, 0x00	; 0
    1978:	20 e4       	ldi	r18, 0x40	; 64
    197a:	fc 01       	movw	r30, r24
    197c:	20 83       	st	Z, r18
    197e:	53 c0       	rjmp	.+166    	; 0x1a26 <TIMER_init+0x752>

/****************************************************
 * 			2-3 PWM  mode for TIMER2		          *
 * ***************************************************/

			} else if (!strcmp(config->mode, "pwm")) {
    1980:	89 81       	ldd	r24, Y+1	; 0x01
    1982:	9a 81       	ldd	r25, Y+2	; 0x02
    1984:	01 96       	adiw	r24, 0x01	; 1
    1986:	66 e9       	ldi	r22, 0x96	; 150
    1988:	70 e0       	ldi	r23, 0x00	; 0
    198a:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    198e:	89 2b       	or	r24, r25
    1990:	09 f0       	breq	.+2      	; 0x1994 <TIMER_init+0x6c0>
    1992:	49 c0       	rjmp	.+146    	; 0x1a26 <TIMER_init+0x752>
				/*
				 * FOC2=0 for  PWM mode
				 * select PWM mode --->> WGM21=1 and WGM20=1
				 */

				TCCR2 |= (1 << WGM20) | (1 << WGM21);
    1994:	85 e4       	ldi	r24, 0x45	; 69
    1996:	90 e0       	ldi	r25, 0x00	; 0
    1998:	25 e4       	ldi	r18, 0x45	; 69
    199a:	30 e0       	ldi	r19, 0x00	; 0
    199c:	f9 01       	movw	r30, r18
    199e:	20 81       	ld	r18, Z
    19a0:	28 64       	ori	r18, 0x48	; 72
    19a2:	fc 01       	movw	r30, r24
    19a4:	20 83       	st	Z, r18
				if (!strcmp(config->pwmMode, "inverting")) {
    19a6:	89 81       	ldd	r24, Y+1	; 0x01
    19a8:	9a 81       	ldd	r25, Y+2	; 0x02
    19aa:	8b 96       	adiw	r24, 0x2b	; 43
    19ac:	6a e9       	ldi	r22, 0x9A	; 154
    19ae:	70 e0       	ldi	r23, 0x00	; 0
    19b0:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    19b4:	89 2b       	or	r24, r25
    19b6:	e1 f4       	brne	.+56     	; 0x19f0 <TIMER_init+0x71c>
					/* COM20=1 and COM21=1 */
					TCCR2 |= (1 << COM20);
    19b8:	85 e4       	ldi	r24, 0x45	; 69
    19ba:	90 e0       	ldi	r25, 0x00	; 0
    19bc:	25 e4       	ldi	r18, 0x45	; 69
    19be:	30 e0       	ldi	r19, 0x00	; 0
    19c0:	f9 01       	movw	r30, r18
    19c2:	20 81       	ld	r18, Z
    19c4:	20 61       	ori	r18, 0x10	; 16
    19c6:	fc 01       	movw	r30, r24
    19c8:	20 83       	st	Z, r18
					TCCR2 |= (1 << COM21);
    19ca:	85 e4       	ldi	r24, 0x45	; 69
    19cc:	90 e0       	ldi	r25, 0x00	; 0
    19ce:	25 e4       	ldi	r18, 0x45	; 69
    19d0:	30 e0       	ldi	r19, 0x00	; 0
    19d2:	f9 01       	movw	r30, r18
    19d4:	20 81       	ld	r18, Z
    19d6:	20 62       	ori	r18, 0x20	; 32
    19d8:	fc 01       	movw	r30, r24
    19da:	20 83       	st	Z, r18
					SET_BIT(DDRD, 7);
    19dc:	81 e3       	ldi	r24, 0x31	; 49
    19de:	90 e0       	ldi	r25, 0x00	; 0
    19e0:	21 e3       	ldi	r18, 0x31	; 49
    19e2:	30 e0       	ldi	r19, 0x00	; 0
    19e4:	f9 01       	movw	r30, r18
    19e6:	20 81       	ld	r18, Z
    19e8:	20 68       	ori	r18, 0x80	; 128
    19ea:	fc 01       	movw	r30, r24
    19ec:	20 83       	st	Z, r18
    19ee:	1b c0       	rjmp	.+54     	; 0x1a26 <TIMER_init+0x752>
				} else if (!strcmp(config->pwmMode, "non-inverting")) {
    19f0:	89 81       	ldd	r24, Y+1	; 0x01
    19f2:	9a 81       	ldd	r25, Y+2	; 0x02
    19f4:	8b 96       	adiw	r24, 0x2b	; 43
    19f6:	64 ea       	ldi	r22, 0xA4	; 164
    19f8:	70 e0       	ldi	r23, 0x00	; 0
    19fa:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    19fe:	89 2b       	or	r24, r25
    1a00:	91 f4       	brne	.+36     	; 0x1a26 <TIMER_init+0x752>
					/* COM20=0 and COM21=1 */
					TCCR2 |= (1 << COM21);
    1a02:	85 e4       	ldi	r24, 0x45	; 69
    1a04:	90 e0       	ldi	r25, 0x00	; 0
    1a06:	25 e4       	ldi	r18, 0x45	; 69
    1a08:	30 e0       	ldi	r19, 0x00	; 0
    1a0a:	f9 01       	movw	r30, r18
    1a0c:	20 81       	ld	r18, Z
    1a0e:	20 62       	ori	r18, 0x20	; 32
    1a10:	fc 01       	movw	r30, r24
    1a12:	20 83       	st	Z, r18
					SET_BIT(DDRD, 7);/*make OCO AS OUTPUT BIT */
    1a14:	81 e3       	ldi	r24, 0x31	; 49
    1a16:	90 e0       	ldi	r25, 0x00	; 0
    1a18:	21 e3       	ldi	r18, 0x31	; 49
    1a1a:	30 e0       	ldi	r19, 0x00	; 0
    1a1c:	f9 01       	movw	r30, r18
    1a1e:	20 81       	ld	r18, Z
    1a20:	20 68       	ori	r18, 0x80	; 128
    1a22:	fc 01       	movw	r30, r24
    1a24:	20 83       	st	Z, r18

			}

		}
		/* global interrupt enable */
		sei();
    1a26:	78 94       	sei
	}
    1a28:	00 00       	nop
    1a2a:	0f 90       	pop	r0
    1a2c:	0f 90       	pop	r0
    1a2e:	df 91       	pop	r29
    1a30:	cf 91       	pop	r28
    1a32:	08 95       	ret

00001a34 <TIMER_setCompare>:
 * 			 setting functions definition 			*
 * *************************************************************
 */

/* function to set compare value for compare mode */
void TIMER_setCompare(uint16 compareValue) {
    1a34:	cf 93       	push	r28
    1a36:	df 93       	push	r29
    1a38:	00 d0       	rcall	.+0      	; 0x1a3a <TIMER_setCompare+0x6>
    1a3a:	cd b7       	in	r28, 0x3d	; 61
    1a3c:	de b7       	in	r29, 0x3e	; 62
    1a3e:	9a 83       	std	Y+2, r25	; 0x02
    1a40:	89 83       	std	Y+1, r24	; 0x01
	switch (configPtr->timerNumber) {
    1a42:	80 91 f7 00 	lds	r24, 0x00F7	; 0x8000f7 <configPtr>
    1a46:	90 91 f8 00 	lds	r25, 0x00F8	; 0x8000f8 <configPtr+0x1>
    1a4a:	fc 01       	movw	r30, r24
    1a4c:	80 81       	ld	r24, Z
    1a4e:	88 2f       	mov	r24, r24
    1a50:	90 e0       	ldi	r25, 0x00	; 0
    1a52:	81 30       	cpi	r24, 0x01	; 1
    1a54:	91 05       	cpc	r25, r1
    1a56:	81 f0       	breq	.+32     	; 0x1a78 <TIMER_setCompare+0x44>
    1a58:	82 30       	cpi	r24, 0x02	; 2
    1a5a:	91 05       	cpc	r25, r1
    1a5c:	d1 f0       	breq	.+52     	; 0x1a92 <TIMER_setCompare+0x5e>
    1a5e:	89 2b       	or	r24, r25
    1a60:	09 f0       	breq	.+2      	; 0x1a64 <TIMER_setCompare+0x30>
	case 2:
		TCNT2 = 0;
		OCR2 = compareValue;
		break;
	}
}
    1a62:	21 c0       	rjmp	.+66     	; 0x1aa6 <TIMER_setCompare+0x72>

/* function to set compare value for compare mode */
void TIMER_setCompare(uint16 compareValue) {
	switch (configPtr->timerNumber) {
	case 0:/* timer number*/
		TCNT0 = 0;/* initial value */
    1a64:	82 e5       	ldi	r24, 0x52	; 82
    1a66:	90 e0       	ldi	r25, 0x00	; 0
    1a68:	fc 01       	movw	r30, r24
    1a6a:	10 82       	st	Z, r1
		OCR0 = compareValue; /*compare value */
    1a6c:	8c e5       	ldi	r24, 0x5C	; 92
    1a6e:	90 e0       	ldi	r25, 0x00	; 0
    1a70:	29 81       	ldd	r18, Y+1	; 0x01
    1a72:	fc 01       	movw	r30, r24
    1a74:	20 83       	st	Z, r18
		break;
    1a76:	17 c0       	rjmp	.+46     	; 0x1aa6 <TIMER_setCompare+0x72>
	case 1:
		TCNT1 = 0;
    1a78:	8c e4       	ldi	r24, 0x4C	; 76
    1a7a:	90 e0       	ldi	r25, 0x00	; 0
    1a7c:	fc 01       	movw	r30, r24
    1a7e:	11 82       	std	Z+1, r1	; 0x01
    1a80:	10 82       	st	Z, r1
		OCR1A = compareValue;
    1a82:	8a e4       	ldi	r24, 0x4A	; 74
    1a84:	90 e0       	ldi	r25, 0x00	; 0
    1a86:	29 81       	ldd	r18, Y+1	; 0x01
    1a88:	3a 81       	ldd	r19, Y+2	; 0x02
    1a8a:	fc 01       	movw	r30, r24
    1a8c:	31 83       	std	Z+1, r19	; 0x01
    1a8e:	20 83       	st	Z, r18
		break;
    1a90:	0a c0       	rjmp	.+20     	; 0x1aa6 <TIMER_setCompare+0x72>
	case 2:
		TCNT2 = 0;
    1a92:	84 e4       	ldi	r24, 0x44	; 68
    1a94:	90 e0       	ldi	r25, 0x00	; 0
    1a96:	fc 01       	movw	r30, r24
    1a98:	10 82       	st	Z, r1
		OCR2 = compareValue;
    1a9a:	83 e4       	ldi	r24, 0x43	; 67
    1a9c:	90 e0       	ldi	r25, 0x00	; 0
    1a9e:	29 81       	ldd	r18, Y+1	; 0x01
    1aa0:	fc 01       	movw	r30, r24
    1aa2:	20 83       	st	Z, r18
		break;
    1aa4:	00 00       	nop
	}
}
    1aa6:	00 00       	nop
    1aa8:	0f 90       	pop	r0
    1aaa:	0f 90       	pop	r0
    1aac:	df 91       	pop	r29
    1aae:	cf 91       	pop	r28
    1ab0:	08 95       	ret

00001ab2 <TIMER_setNormal>:
/* function to set initial value in normal mode */
void TIMER_setNormal(uint8 initValue)
{
    1ab2:	cf 93       	push	r28
    1ab4:	df 93       	push	r29
    1ab6:	1f 92       	push	r1
    1ab8:	cd b7       	in	r28, 0x3d	; 61
    1aba:	de b7       	in	r29, 0x3e	; 62
    1abc:	89 83       	std	Y+1, r24	; 0x01
	switch (configPtr->timerNumber) {
    1abe:	80 91 f7 00 	lds	r24, 0x00F7	; 0x8000f7 <configPtr>
    1ac2:	90 91 f8 00 	lds	r25, 0x00F8	; 0x8000f8 <configPtr+0x1>
    1ac6:	fc 01       	movw	r30, r24
    1ac8:	80 81       	ld	r24, Z
    1aca:	88 2f       	mov	r24, r24
    1acc:	90 e0       	ldi	r25, 0x00	; 0
    1ace:	81 30       	cpi	r24, 0x01	; 1
    1ad0:	91 05       	cpc	r25, r1
    1ad2:	61 f0       	breq	.+24     	; 0x1aec <TIMER_setNormal+0x3a>
    1ad4:	82 30       	cpi	r24, 0x02	; 2
    1ad6:	91 05       	cpc	r25, r1
    1ad8:	91 f0       	breq	.+36     	; 0x1afe <TIMER_setNormal+0x4c>
    1ada:	89 2b       	or	r24, r25
    1adc:	09 f0       	breq	.+2      	; 0x1ae0 <TIMER_setNormal+0x2e>
		TCNT2 = initValue;
		break;

	}
	/* function to set duty cycle value in PWM mode */
}
    1ade:	15 c0       	rjmp	.+42     	; 0x1b0a <TIMER_setNormal+0x58>
/* function to set initial value in normal mode */
void TIMER_setNormal(uint8 initValue)
{
	switch (configPtr->timerNumber) {
	case 0:
		TCNT0 = initValue;
    1ae0:	82 e5       	ldi	r24, 0x52	; 82
    1ae2:	90 e0       	ldi	r25, 0x00	; 0
    1ae4:	29 81       	ldd	r18, Y+1	; 0x01
    1ae6:	fc 01       	movw	r30, r24
    1ae8:	20 83       	st	Z, r18
		break;
    1aea:	0f c0       	rjmp	.+30     	; 0x1b0a <TIMER_setNormal+0x58>
	case 1:
		TCNT1 = initValue;
    1aec:	8c e4       	ldi	r24, 0x4C	; 76
    1aee:	90 e0       	ldi	r25, 0x00	; 0
    1af0:	29 81       	ldd	r18, Y+1	; 0x01
    1af2:	22 2f       	mov	r18, r18
    1af4:	30 e0       	ldi	r19, 0x00	; 0
    1af6:	fc 01       	movw	r30, r24
    1af8:	31 83       	std	Z+1, r19	; 0x01
    1afa:	20 83       	st	Z, r18
		break;
    1afc:	06 c0       	rjmp	.+12     	; 0x1b0a <TIMER_setNormal+0x58>
	case 2:
		TCNT2 = initValue;
    1afe:	84 e4       	ldi	r24, 0x44	; 68
    1b00:	90 e0       	ldi	r25, 0x00	; 0
    1b02:	29 81       	ldd	r18, Y+1	; 0x01
    1b04:	fc 01       	movw	r30, r24
    1b06:	20 83       	st	Z, r18
		break;
    1b08:	00 00       	nop

	}
	/* function to set duty cycle value in PWM mode */
}
    1b0a:	00 00       	nop
    1b0c:	0f 90       	pop	r0
    1b0e:	df 91       	pop	r29
    1b10:	cf 91       	pop	r28
    1b12:	08 95       	ret

00001b14 <TIMER_setpwm>:
void TIMER_setpwm(uint8 dutyCycle) {
    1b14:	cf 93       	push	r28
    1b16:	df 93       	push	r29
    1b18:	1f 92       	push	r1
    1b1a:	cd b7       	in	r28, 0x3d	; 61
    1b1c:	de b7       	in	r29, 0x3e	; 62
    1b1e:	89 83       	std	Y+1, r24	; 0x01
	switch (configPtr->timerNumber) {
    1b20:	80 91 f7 00 	lds	r24, 0x00F7	; 0x8000f7 <configPtr>
    1b24:	90 91 f8 00 	lds	r25, 0x00F8	; 0x8000f8 <configPtr+0x1>
    1b28:	fc 01       	movw	r30, r24
    1b2a:	80 81       	ld	r24, Z
    1b2c:	88 2f       	mov	r24, r24
    1b2e:	90 e0       	ldi	r25, 0x00	; 0
    1b30:	81 30       	cpi	r24, 0x01	; 1
    1b32:	91 05       	cpc	r25, r1
    1b34:	81 f0       	breq	.+32     	; 0x1b56 <TIMER_setpwm+0x42>
    1b36:	82 30       	cpi	r24, 0x02	; 2
    1b38:	91 05       	cpc	r25, r1
    1b3a:	d9 f0       	breq	.+54     	; 0x1b72 <TIMER_setpwm+0x5e>
    1b3c:	89 2b       	or	r24, r25
    1b3e:	09 f0       	breq	.+2      	; 0x1b42 <TIMER_setpwm+0x2e>
	case 2:
		TCNT2 = 0;
		OCR2 = dutyCycle;
		break;
	}
}
    1b40:	22 c0       	rjmp	.+68     	; 0x1b86 <TIMER_setpwm+0x72>
}
void TIMER_setpwm(uint8 dutyCycle) {
	switch (configPtr->timerNumber) {

	case 0:
		TCNT0 = 0;
    1b42:	82 e5       	ldi	r24, 0x52	; 82
    1b44:	90 e0       	ldi	r25, 0x00	; 0
    1b46:	fc 01       	movw	r30, r24
    1b48:	10 82       	st	Z, r1
		OCR0 = dutyCycle;
    1b4a:	8c e5       	ldi	r24, 0x5C	; 92
    1b4c:	90 e0       	ldi	r25, 0x00	; 0
    1b4e:	29 81       	ldd	r18, Y+1	; 0x01
    1b50:	fc 01       	movw	r30, r24
    1b52:	20 83       	st	Z, r18
		break;
    1b54:	18 c0       	rjmp	.+48     	; 0x1b86 <TIMER_setpwm+0x72>
	case 1:
		TCNT1 = 0;
    1b56:	8c e4       	ldi	r24, 0x4C	; 76
    1b58:	90 e0       	ldi	r25, 0x00	; 0
    1b5a:	fc 01       	movw	r30, r24
    1b5c:	11 82       	std	Z+1, r1	; 0x01
    1b5e:	10 82       	st	Z, r1
		OCR1A = dutyCycle;
    1b60:	8a e4       	ldi	r24, 0x4A	; 74
    1b62:	90 e0       	ldi	r25, 0x00	; 0
    1b64:	29 81       	ldd	r18, Y+1	; 0x01
    1b66:	22 2f       	mov	r18, r18
    1b68:	30 e0       	ldi	r19, 0x00	; 0
    1b6a:	fc 01       	movw	r30, r24
    1b6c:	31 83       	std	Z+1, r19	; 0x01
    1b6e:	20 83       	st	Z, r18
		break;
    1b70:	0a c0       	rjmp	.+20     	; 0x1b86 <TIMER_setpwm+0x72>
	case 2:
		TCNT2 = 0;
    1b72:	84 e4       	ldi	r24, 0x44	; 68
    1b74:	90 e0       	ldi	r25, 0x00	; 0
    1b76:	fc 01       	movw	r30, r24
    1b78:	10 82       	st	Z, r1
		OCR2 = dutyCycle;
    1b7a:	83 e4       	ldi	r24, 0x43	; 67
    1b7c:	90 e0       	ldi	r25, 0x00	; 0
    1b7e:	29 81       	ldd	r18, Y+1	; 0x01
    1b80:	fc 01       	movw	r30, r24
    1b82:	20 83       	st	Z, r18
		break;
    1b84:	00 00       	nop
	}
}
    1b86:	00 00       	nop
    1b88:	0f 90       	pop	r0
    1b8a:	df 91       	pop	r29
    1b8c:	cf 91       	pop	r28
    1b8e:	08 95       	ret

00001b90 <TIMER_setCallBackPtr>:
/* function to get adress of call back funtion to passing it for ISR */
void TIMER_setCallBackPtr(void (*a_ptr)(void)) {
    1b90:	cf 93       	push	r28
    1b92:	df 93       	push	r29
    1b94:	00 d0       	rcall	.+0      	; 0x1b96 <TIMER_setCallBackPtr+0x6>
    1b96:	cd b7       	in	r28, 0x3d	; 61
    1b98:	de b7       	in	r29, 0x3e	; 62
    1b9a:	9a 83       	std	Y+2, r25	; 0x02
    1b9c:	89 83       	std	Y+1, r24	; 0x01
	g_callBackPtr = a_ptr; /*g_callBackPtr is shared global variable */
    1b9e:	89 81       	ldd	r24, Y+1	; 0x01
    1ba0:	9a 81       	ldd	r25, Y+2	; 0x02
    1ba2:	90 93 f6 00 	sts	0x00F6, r25	; 0x8000f6 <g_callBackPtr+0x1>
    1ba6:	80 93 f5 00 	sts	0x00F5, r24	; 0x8000f5 <g_callBackPtr>
}
    1baa:	00 00       	nop
    1bac:	0f 90       	pop	r0
    1bae:	0f 90       	pop	r0
    1bb0:	df 91       	pop	r29
    1bb2:	cf 91       	pop	r28
    1bb4:	08 95       	ret

00001bb6 <TIMER_stop>:
/* function to stop the running timer */
void TIMER_stop() {
    1bb6:	cf 93       	push	r28
    1bb8:	df 93       	push	r29
    1bba:	cd b7       	in	r28, 0x3d	; 61
    1bbc:	de b7       	in	r29, 0x3e	; 62
	switch (configPtr->timerNumber)
    1bbe:	80 91 f7 00 	lds	r24, 0x00F7	; 0x8000f7 <configPtr>
    1bc2:	90 91 f8 00 	lds	r25, 0x00F8	; 0x8000f8 <configPtr+0x1>
    1bc6:	fc 01       	movw	r30, r24
    1bc8:	80 81       	ld	r24, Z
    1bca:	88 2f       	mov	r24, r24
    1bcc:	90 e0       	ldi	r25, 0x00	; 0
    1bce:	81 30       	cpi	r24, 0x01	; 1
    1bd0:	91 05       	cpc	r25, r1
    1bd2:	81 f0       	breq	.+32     	; 0x1bf4 <TIMER_stop+0x3e>
    1bd4:	82 30       	cpi	r24, 0x02	; 2
    1bd6:	91 05       	cpc	r25, r1
    1bd8:	b9 f0       	breq	.+46     	; 0x1c08 <TIMER_stop+0x52>
    1bda:	89 2b       	or	r24, r25
    1bdc:	09 f0       	breq	.+2      	; 0x1be0 <TIMER_stop+0x2a>
		break;
	case 2:
		TCCR2 &= ~(1 << CS20) & ~(1 << CS21) & ~(1 << CS22);
		break;
	}
}
    1bde:	1e c0       	rjmp	.+60     	; 0x1c1c <TIMER_stop+0x66>
void TIMER_stop() {
	switch (configPtr->timerNumber)

	{
	case 0:
		TCCR0 &= ~(1 << CS00) & ~(1 << CS01) & ~(1 << CS02);
    1be0:	83 e5       	ldi	r24, 0x53	; 83
    1be2:	90 e0       	ldi	r25, 0x00	; 0
    1be4:	23 e5       	ldi	r18, 0x53	; 83
    1be6:	30 e0       	ldi	r19, 0x00	; 0
    1be8:	f9 01       	movw	r30, r18
    1bea:	20 81       	ld	r18, Z
    1bec:	28 7f       	andi	r18, 0xF8	; 248
    1bee:	fc 01       	movw	r30, r24
    1bf0:	20 83       	st	Z, r18
		break;
    1bf2:	14 c0       	rjmp	.+40     	; 0x1c1c <TIMER_stop+0x66>
	case 1:
		TCCR1B &= ~(1 << CS10) & ~(1 << CS11) & ~(1 << CS12);
    1bf4:	8e e4       	ldi	r24, 0x4E	; 78
    1bf6:	90 e0       	ldi	r25, 0x00	; 0
    1bf8:	2e e4       	ldi	r18, 0x4E	; 78
    1bfa:	30 e0       	ldi	r19, 0x00	; 0
    1bfc:	f9 01       	movw	r30, r18
    1bfe:	20 81       	ld	r18, Z
    1c00:	28 7f       	andi	r18, 0xF8	; 248
    1c02:	fc 01       	movw	r30, r24
    1c04:	20 83       	st	Z, r18
		break;
    1c06:	0a c0       	rjmp	.+20     	; 0x1c1c <TIMER_stop+0x66>
	case 2:
		TCCR2 &= ~(1 << CS20) & ~(1 << CS21) & ~(1 << CS22);
    1c08:	85 e4       	ldi	r24, 0x45	; 69
    1c0a:	90 e0       	ldi	r25, 0x00	; 0
    1c0c:	25 e4       	ldi	r18, 0x45	; 69
    1c0e:	30 e0       	ldi	r19, 0x00	; 0
    1c10:	f9 01       	movw	r30, r18
    1c12:	20 81       	ld	r18, Z
    1c14:	28 7f       	andi	r18, 0xF8	; 248
    1c16:	fc 01       	movw	r30, r24
    1c18:	20 83       	st	Z, r18
		break;
    1c1a:	00 00       	nop
	}
}
    1c1c:	00 00       	nop
    1c1e:	df 91       	pop	r29
    1c20:	cf 91       	pop	r28
    1c22:	08 95       	ret

00001c24 <UART_init>:
 *      Author: hesham
 */
#include"uart.h"

void UART_init(UART_configurationType * config)
{UCSRA=0;
    1c24:	0f 93       	push	r16
    1c26:	1f 93       	push	r17
    1c28:	cf 93       	push	r28
    1c2a:	df 93       	push	r29
    1c2c:	00 d0       	rcall	.+0      	; 0x1c2e <UART_init+0xa>
    1c2e:	cd b7       	in	r28, 0x3d	; 61
    1c30:	de b7       	in	r29, 0x3e	; 62
    1c32:	9a 83       	std	Y+2, r25	; 0x02
    1c34:	89 83       	std	Y+1, r24	; 0x01
    1c36:	8b e2       	ldi	r24, 0x2B	; 43
    1c38:	90 e0       	ldi	r25, 0x00	; 0
    1c3a:	fc 01       	movw	r30, r24
    1c3c:	10 82       	st	Z, r1
UCSRB=0;
    1c3e:	8a e2       	ldi	r24, 0x2A	; 42
    1c40:	90 e0       	ldi	r25, 0x00	; 0
    1c42:	fc 01       	movw	r30, r24
    1c44:	10 82       	st	Z, r1
UCSRC=0;
    1c46:	80 e4       	ldi	r24, 0x40	; 64
    1c48:	90 e0       	ldi	r25, 0x00	; 0
    1c4a:	fc 01       	movw	r30, r24
    1c4c:	10 82       	st	Z, r1
/* enables */
	if(!strcmp(config->mode,"normal"))
    1c4e:	89 81       	ldd	r24, Y+1	; 0x01
    1c50:	9a 81       	ldd	r25, Y+2	; 0x02
    1c52:	05 96       	adiw	r24, 0x05	; 5
    1c54:	62 eb       	ldi	r22, 0xB2	; 178
    1c56:	70 e0       	ldi	r23, 0x00	; 0
    1c58:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    1c5c:	89 2b       	or	r24, r25
    1c5e:	09 f0       	breq	.+2      	; 0x1c62 <UART_init+0x3e>
    1c60:	60 c0       	rjmp	.+192    	; 0x1d22 <UART_init+0xfe>
	{
CLEAR_BIT(UCSRA,U2X);
    1c62:	8b e2       	ldi	r24, 0x2B	; 43
    1c64:	90 e0       	ldi	r25, 0x00	; 0
    1c66:	2b e2       	ldi	r18, 0x2B	; 43
    1c68:	30 e0       	ldi	r19, 0x00	; 0
    1c6a:	f9 01       	movw	r30, r18
    1c6c:	20 81       	ld	r18, Z
    1c6e:	2d 7f       	andi	r18, 0xFD	; 253
    1c70:	fc 01       	movw	r30, r24
    1c72:	20 83       	st	Z, r18
UBRRL=((F_CPU /(16*config->buadRate))-1);
    1c74:	09 e2       	ldi	r16, 0x29	; 41
    1c76:	10 e0       	ldi	r17, 0x00	; 0
    1c78:	89 81       	ldd	r24, Y+1	; 0x01
    1c7a:	9a 81       	ldd	r25, Y+2	; 0x02
    1c7c:	fc 01       	movw	r30, r24
    1c7e:	81 81       	ldd	r24, Z+1	; 0x01
    1c80:	92 81       	ldd	r25, Z+2	; 0x02
    1c82:	a3 81       	ldd	r26, Z+3	; 0x03
    1c84:	b4 81       	ldd	r27, Z+4	; 0x04
    1c86:	88 0f       	add	r24, r24
    1c88:	99 1f       	adc	r25, r25
    1c8a:	aa 1f       	adc	r26, r26
    1c8c:	bb 1f       	adc	r27, r27
    1c8e:	88 0f       	add	r24, r24
    1c90:	99 1f       	adc	r25, r25
    1c92:	aa 1f       	adc	r26, r26
    1c94:	bb 1f       	adc	r27, r27
    1c96:	88 0f       	add	r24, r24
    1c98:	99 1f       	adc	r25, r25
    1c9a:	aa 1f       	adc	r26, r26
    1c9c:	bb 1f       	adc	r27, r27
    1c9e:	88 0f       	add	r24, r24
    1ca0:	99 1f       	adc	r25, r25
    1ca2:	aa 1f       	adc	r26, r26
    1ca4:	bb 1f       	adc	r27, r27
    1ca6:	9c 01       	movw	r18, r24
    1ca8:	ad 01       	movw	r20, r26
    1caa:	80 e0       	ldi	r24, 0x00	; 0
    1cac:	92 e1       	ldi	r25, 0x12	; 18
    1cae:	aa e7       	ldi	r26, 0x7A	; 122
    1cb0:	b0 e0       	ldi	r27, 0x00	; 0
    1cb2:	bc 01       	movw	r22, r24
    1cb4:	cd 01       	movw	r24, r26
    1cb6:	0e 94 38 10 	call	0x2070	; 0x2070 <__udivmodsi4>
    1cba:	da 01       	movw	r26, r20
    1cbc:	c9 01       	movw	r24, r18
    1cbe:	81 50       	subi	r24, 0x01	; 1
    1cc0:	f8 01       	movw	r30, r16
    1cc2:	80 83       	st	Z, r24
UBRRH=((F_CPU /(16*config->buadRate))-1)>>8;
    1cc4:	00 e4       	ldi	r16, 0x40	; 64
    1cc6:	10 e0       	ldi	r17, 0x00	; 0
    1cc8:	89 81       	ldd	r24, Y+1	; 0x01
    1cca:	9a 81       	ldd	r25, Y+2	; 0x02
    1ccc:	fc 01       	movw	r30, r24
    1cce:	81 81       	ldd	r24, Z+1	; 0x01
    1cd0:	92 81       	ldd	r25, Z+2	; 0x02
    1cd2:	a3 81       	ldd	r26, Z+3	; 0x03
    1cd4:	b4 81       	ldd	r27, Z+4	; 0x04
    1cd6:	88 0f       	add	r24, r24
    1cd8:	99 1f       	adc	r25, r25
    1cda:	aa 1f       	adc	r26, r26
    1cdc:	bb 1f       	adc	r27, r27
    1cde:	88 0f       	add	r24, r24
    1ce0:	99 1f       	adc	r25, r25
    1ce2:	aa 1f       	adc	r26, r26
    1ce4:	bb 1f       	adc	r27, r27
    1ce6:	88 0f       	add	r24, r24
    1ce8:	99 1f       	adc	r25, r25
    1cea:	aa 1f       	adc	r26, r26
    1cec:	bb 1f       	adc	r27, r27
    1cee:	88 0f       	add	r24, r24
    1cf0:	99 1f       	adc	r25, r25
    1cf2:	aa 1f       	adc	r26, r26
    1cf4:	bb 1f       	adc	r27, r27
    1cf6:	9c 01       	movw	r18, r24
    1cf8:	ad 01       	movw	r20, r26
    1cfa:	80 e0       	ldi	r24, 0x00	; 0
    1cfc:	92 e1       	ldi	r25, 0x12	; 18
    1cfe:	aa e7       	ldi	r26, 0x7A	; 122
    1d00:	b0 e0       	ldi	r27, 0x00	; 0
    1d02:	bc 01       	movw	r22, r24
    1d04:	cd 01       	movw	r24, r26
    1d06:	0e 94 38 10 	call	0x2070	; 0x2070 <__udivmodsi4>
    1d0a:	da 01       	movw	r26, r20
    1d0c:	c9 01       	movw	r24, r18
    1d0e:	01 97       	sbiw	r24, 0x01	; 1
    1d10:	a1 09       	sbc	r26, r1
    1d12:	b1 09       	sbc	r27, r1
    1d14:	89 2f       	mov	r24, r25
    1d16:	9a 2f       	mov	r25, r26
    1d18:	ab 2f       	mov	r26, r27
    1d1a:	bb 27       	eor	r27, r27
    1d1c:	f8 01       	movw	r30, r16
    1d1e:	80 83       	st	Z, r24
    1d20:	61 c0       	rjmp	.+194    	; 0x1de4 <UART_init+0x1c0>


	}
	else if(!strcmp(config->mode,"double speed"))
    1d22:	89 81       	ldd	r24, Y+1	; 0x01
    1d24:	9a 81       	ldd	r25, Y+2	; 0x02
    1d26:	05 96       	adiw	r24, 0x05	; 5
    1d28:	69 eb       	ldi	r22, 0xB9	; 185
    1d2a:	70 e0       	ldi	r23, 0x00	; 0
    1d2c:	0e 94 16 14 	call	0x282c	; 0x282c <strcmp>
    1d30:	89 2b       	or	r24, r25
    1d32:	09 f0       	breq	.+2      	; 0x1d36 <UART_init+0x112>
    1d34:	57 c0       	rjmp	.+174    	; 0x1de4 <UART_init+0x1c0>
	{
		SET_BIT(UCSRA,U2X);
    1d36:	8b e2       	ldi	r24, 0x2B	; 43
    1d38:	90 e0       	ldi	r25, 0x00	; 0
    1d3a:	2b e2       	ldi	r18, 0x2B	; 43
    1d3c:	30 e0       	ldi	r19, 0x00	; 0
    1d3e:	f9 01       	movw	r30, r18
    1d40:	20 81       	ld	r18, Z
    1d42:	22 60       	ori	r18, 0x02	; 2
    1d44:	fc 01       	movw	r30, r24
    1d46:	20 83       	st	Z, r18
		UBRRL=((F_CPU /(8*config->buadRate))-1);
    1d48:	09 e2       	ldi	r16, 0x29	; 41
    1d4a:	10 e0       	ldi	r17, 0x00	; 0
    1d4c:	89 81       	ldd	r24, Y+1	; 0x01
    1d4e:	9a 81       	ldd	r25, Y+2	; 0x02
    1d50:	fc 01       	movw	r30, r24
    1d52:	81 81       	ldd	r24, Z+1	; 0x01
    1d54:	92 81       	ldd	r25, Z+2	; 0x02
    1d56:	a3 81       	ldd	r26, Z+3	; 0x03
    1d58:	b4 81       	ldd	r27, Z+4	; 0x04
    1d5a:	88 0f       	add	r24, r24
    1d5c:	99 1f       	adc	r25, r25
    1d5e:	aa 1f       	adc	r26, r26
    1d60:	bb 1f       	adc	r27, r27
    1d62:	88 0f       	add	r24, r24
    1d64:	99 1f       	adc	r25, r25
    1d66:	aa 1f       	adc	r26, r26
    1d68:	bb 1f       	adc	r27, r27
    1d6a:	88 0f       	add	r24, r24
    1d6c:	99 1f       	adc	r25, r25
    1d6e:	aa 1f       	adc	r26, r26
    1d70:	bb 1f       	adc	r27, r27
    1d72:	9c 01       	movw	r18, r24
    1d74:	ad 01       	movw	r20, r26
    1d76:	80 e0       	ldi	r24, 0x00	; 0
    1d78:	92 e1       	ldi	r25, 0x12	; 18
    1d7a:	aa e7       	ldi	r26, 0x7A	; 122
    1d7c:	b0 e0       	ldi	r27, 0x00	; 0
    1d7e:	bc 01       	movw	r22, r24
    1d80:	cd 01       	movw	r24, r26
    1d82:	0e 94 38 10 	call	0x2070	; 0x2070 <__udivmodsi4>
    1d86:	da 01       	movw	r26, r20
    1d88:	c9 01       	movw	r24, r18
    1d8a:	81 50       	subi	r24, 0x01	; 1
    1d8c:	f8 01       	movw	r30, r16
    1d8e:	80 83       	st	Z, r24
		UBRRH=((F_CPU /(8*config->buadRate))-1)>>8;
    1d90:	00 e4       	ldi	r16, 0x40	; 64
    1d92:	10 e0       	ldi	r17, 0x00	; 0
    1d94:	89 81       	ldd	r24, Y+1	; 0x01
    1d96:	9a 81       	ldd	r25, Y+2	; 0x02
    1d98:	fc 01       	movw	r30, r24
    1d9a:	81 81       	ldd	r24, Z+1	; 0x01
    1d9c:	92 81       	ldd	r25, Z+2	; 0x02
    1d9e:	a3 81       	ldd	r26, Z+3	; 0x03
    1da0:	b4 81       	ldd	r27, Z+4	; 0x04
    1da2:	88 0f       	add	r24, r24
    1da4:	99 1f       	adc	r25, r25
    1da6:	aa 1f       	adc	r26, r26
    1da8:	bb 1f       	adc	r27, r27
    1daa:	88 0f       	add	r24, r24
    1dac:	99 1f       	adc	r25, r25
    1dae:	aa 1f       	adc	r26, r26
    1db0:	bb 1f       	adc	r27, r27
    1db2:	88 0f       	add	r24, r24
    1db4:	99 1f       	adc	r25, r25
    1db6:	aa 1f       	adc	r26, r26
    1db8:	bb 1f       	adc	r27, r27
    1dba:	9c 01       	movw	r18, r24
    1dbc:	ad 01       	movw	r20, r26
    1dbe:	80 e0       	ldi	r24, 0x00	; 0
    1dc0:	92 e1       	ldi	r25, 0x12	; 18
    1dc2:	aa e7       	ldi	r26, 0x7A	; 122
    1dc4:	b0 e0       	ldi	r27, 0x00	; 0
    1dc6:	bc 01       	movw	r22, r24
    1dc8:	cd 01       	movw	r24, r26
    1dca:	0e 94 38 10 	call	0x2070	; 0x2070 <__udivmodsi4>
    1dce:	da 01       	movw	r26, r20
    1dd0:	c9 01       	movw	r24, r18
    1dd2:	01 97       	sbiw	r24, 0x01	; 1
    1dd4:	a1 09       	sbc	r26, r1
    1dd6:	b1 09       	sbc	r27, r1
    1dd8:	89 2f       	mov	r24, r25
    1dda:	9a 2f       	mov	r25, r26
    1ddc:	ab 2f       	mov	r26, r27
    1dde:	bb 27       	eor	r27, r27
    1de0:	f8 01       	movw	r30, r16
    1de2:	80 83       	st	Z, r24

	}


/* TO enable writing on Register UCSRC (used for define the frame )as it has the same address with UBRR register */
SET_BIT(UCSRC,URSEL);
    1de4:	80 e4       	ldi	r24, 0x40	; 64
    1de6:	90 e0       	ldi	r25, 0x00	; 0
    1de8:	20 e4       	ldi	r18, 0x40	; 64
    1dea:	30 e0       	ldi	r19, 0x00	; 0
    1dec:	f9 01       	movw	r30, r18
    1dee:	20 81       	ld	r18, Z
    1df0:	20 68       	ori	r18, 0x80	; 128
    1df2:	fc 01       	movw	r30, r24
    1df4:	20 83       	st	Z, r18
/* the UART frame parameters*/
/* character size */
//SET_BIT(UCSRC,UCSZ0);
//SET_BIT(UCSRC,UCSZ1);
switch(config->character_size)
    1df6:	89 81       	ldd	r24, Y+1	; 0x01
    1df8:	9a 81       	ldd	r25, Y+2	; 0x02
    1dfa:	fc 01       	movw	r30, r24
    1dfc:	80 81       	ld	r24, Z
    1dfe:	88 2f       	mov	r24, r24
    1e00:	90 e0       	ldi	r25, 0x00	; 0
    1e02:	86 30       	cpi	r24, 0x06	; 6
    1e04:	91 05       	cpc	r25, r1
    1e06:	f9 f0       	breq	.+62     	; 0x1e46 <UART_init+0x222>
    1e08:	87 30       	cpi	r24, 0x07	; 7
    1e0a:	91 05       	cpc	r25, r1
    1e0c:	1c f4       	brge	.+6      	; 0x1e14 <UART_init+0x1f0>
    1e0e:	05 97       	sbiw	r24, 0x05	; 5
    1e10:	39 f0       	breq	.+14     	; 0x1e20 <UART_init+0x1fc>
    1e12:	5b c0       	rjmp	.+182    	; 0x1eca <UART_init+0x2a6>
    1e14:	87 30       	cpi	r24, 0x07	; 7
    1e16:	91 05       	cpc	r25, r1
    1e18:	49 f1       	breq	.+82     	; 0x1e6c <UART_init+0x248>
    1e1a:	09 97       	sbiw	r24, 0x09	; 9
    1e1c:	d1 f1       	breq	.+116    	; 0x1e92 <UART_init+0x26e>
    1e1e:	55 c0       	rjmp	.+170    	; 0x1eca <UART_init+0x2a6>
{
case 5:
	CLEAR_BIT(UCSRC,UCSZ0);
    1e20:	80 e4       	ldi	r24, 0x40	; 64
    1e22:	90 e0       	ldi	r25, 0x00	; 0
    1e24:	20 e4       	ldi	r18, 0x40	; 64
    1e26:	30 e0       	ldi	r19, 0x00	; 0
    1e28:	f9 01       	movw	r30, r18
    1e2a:	20 81       	ld	r18, Z
    1e2c:	2d 7f       	andi	r18, 0xFD	; 253
    1e2e:	fc 01       	movw	r30, r24
    1e30:	20 83       	st	Z, r18
	CLEAR_BIT(UCSRC,UCSZ1);
    1e32:	80 e4       	ldi	r24, 0x40	; 64
    1e34:	90 e0       	ldi	r25, 0x00	; 0
    1e36:	20 e4       	ldi	r18, 0x40	; 64
    1e38:	30 e0       	ldi	r19, 0x00	; 0
    1e3a:	f9 01       	movw	r30, r18
    1e3c:	20 81       	ld	r18, Z
    1e3e:	2b 7f       	andi	r18, 0xFB	; 251
    1e40:	fc 01       	movw	r30, r24
    1e42:	20 83       	st	Z, r18
	break;
    1e44:	54 c0       	rjmp	.+168    	; 0x1eee <UART_init+0x2ca>

case 6:
	CLEAR_BIT(UCSRC,UCSZ0);
    1e46:	80 e4       	ldi	r24, 0x40	; 64
    1e48:	90 e0       	ldi	r25, 0x00	; 0
    1e4a:	20 e4       	ldi	r18, 0x40	; 64
    1e4c:	30 e0       	ldi	r19, 0x00	; 0
    1e4e:	f9 01       	movw	r30, r18
    1e50:	20 81       	ld	r18, Z
    1e52:	2d 7f       	andi	r18, 0xFD	; 253
    1e54:	fc 01       	movw	r30, r24
    1e56:	20 83       	st	Z, r18
	SET_BIT(UCSRC,UCSZ1);
    1e58:	80 e4       	ldi	r24, 0x40	; 64
    1e5a:	90 e0       	ldi	r25, 0x00	; 0
    1e5c:	20 e4       	ldi	r18, 0x40	; 64
    1e5e:	30 e0       	ldi	r19, 0x00	; 0
    1e60:	f9 01       	movw	r30, r18
    1e62:	20 81       	ld	r18, Z
    1e64:	24 60       	ori	r18, 0x04	; 4
    1e66:	fc 01       	movw	r30, r24
    1e68:	20 83       	st	Z, r18
	break;
    1e6a:	41 c0       	rjmp	.+130    	; 0x1eee <UART_init+0x2ca>
case 7:
	CLEAR_BIT(UCSRC,UCSZ1);
    1e6c:	80 e4       	ldi	r24, 0x40	; 64
    1e6e:	90 e0       	ldi	r25, 0x00	; 0
    1e70:	20 e4       	ldi	r18, 0x40	; 64
    1e72:	30 e0       	ldi	r19, 0x00	; 0
    1e74:	f9 01       	movw	r30, r18
    1e76:	20 81       	ld	r18, Z
    1e78:	2b 7f       	andi	r18, 0xFB	; 251
    1e7a:	fc 01       	movw	r30, r24
    1e7c:	20 83       	st	Z, r18
	SET_BIT(UCSRC,UCSZ0);
    1e7e:	80 e4       	ldi	r24, 0x40	; 64
    1e80:	90 e0       	ldi	r25, 0x00	; 0
    1e82:	20 e4       	ldi	r18, 0x40	; 64
    1e84:	30 e0       	ldi	r19, 0x00	; 0
    1e86:	f9 01       	movw	r30, r18
    1e88:	20 81       	ld	r18, Z
    1e8a:	22 60       	ori	r18, 0x02	; 2
    1e8c:	fc 01       	movw	r30, r24
    1e8e:	20 83       	st	Z, r18
		break;
    1e90:	2e c0       	rjmp	.+92     	; 0x1eee <UART_init+0x2ca>
case 9:
	SET_BIT(UCSRC,UCSZ0);
    1e92:	80 e4       	ldi	r24, 0x40	; 64
    1e94:	90 e0       	ldi	r25, 0x00	; 0
    1e96:	20 e4       	ldi	r18, 0x40	; 64
    1e98:	30 e0       	ldi	r19, 0x00	; 0
    1e9a:	f9 01       	movw	r30, r18
    1e9c:	20 81       	ld	r18, Z
    1e9e:	22 60       	ori	r18, 0x02	; 2
    1ea0:	fc 01       	movw	r30, r24
    1ea2:	20 83       	st	Z, r18
	SET_BIT(UCSRC,UCSZ1);
    1ea4:	80 e4       	ldi	r24, 0x40	; 64
    1ea6:	90 e0       	ldi	r25, 0x00	; 0
    1ea8:	20 e4       	ldi	r18, 0x40	; 64
    1eaa:	30 e0       	ldi	r19, 0x00	; 0
    1eac:	f9 01       	movw	r30, r18
    1eae:	20 81       	ld	r18, Z
    1eb0:	24 60       	ori	r18, 0x04	; 4
    1eb2:	fc 01       	movw	r30, r24
    1eb4:	20 83       	st	Z, r18
	SET_BIT(UCSRC,UCSZ2);
    1eb6:	80 e4       	ldi	r24, 0x40	; 64
    1eb8:	90 e0       	ldi	r25, 0x00	; 0
    1eba:	20 e4       	ldi	r18, 0x40	; 64
    1ebc:	30 e0       	ldi	r19, 0x00	; 0
    1ebe:	f9 01       	movw	r30, r18
    1ec0:	20 81       	ld	r18, Z
    1ec2:	24 60       	ori	r18, 0x04	; 4
    1ec4:	fc 01       	movw	r30, r24
    1ec6:	20 83       	st	Z, r18


	break;
    1ec8:	12 c0       	rjmp	.+36     	; 0x1eee <UART_init+0x2ca>

default :
	//SET_BIT(UCSRC,URSEL);
	SET_BIT(UCSRC,UCSZ0);
    1eca:	80 e4       	ldi	r24, 0x40	; 64
    1ecc:	90 e0       	ldi	r25, 0x00	; 0
    1ece:	20 e4       	ldi	r18, 0x40	; 64
    1ed0:	30 e0       	ldi	r19, 0x00	; 0
    1ed2:	f9 01       	movw	r30, r18
    1ed4:	20 81       	ld	r18, Z
    1ed6:	22 60       	ori	r18, 0x02	; 2
    1ed8:	fc 01       	movw	r30, r24
    1eda:	20 83       	st	Z, r18
	SET_BIT(UCSRC,UCSZ1);
    1edc:	80 e4       	ldi	r24, 0x40	; 64
    1ede:	90 e0       	ldi	r25, 0x00	; 0
    1ee0:	20 e4       	ldi	r18, 0x40	; 64
    1ee2:	30 e0       	ldi	r19, 0x00	; 0
    1ee4:	f9 01       	movw	r30, r18
    1ee6:	20 81       	ld	r18, Z
    1ee8:	24 60       	ori	r18, 0x04	; 4
    1eea:	fc 01       	movw	r30, r24
    1eec:	20 83       	st	Z, r18
/* write on UBRR instead of ucsrc register */
//CLEAR_BIT(UCSRC,URSEL);//---------------------------------------<<<<
/* writing the baud rate prescaler */
//UBRRL=12;
//UBRRH=12>>8;
SET_BIT(UCSRB,RXEN);
    1eee:	8a e2       	ldi	r24, 0x2A	; 42
    1ef0:	90 e0       	ldi	r25, 0x00	; 0
    1ef2:	2a e2       	ldi	r18, 0x2A	; 42
    1ef4:	30 e0       	ldi	r19, 0x00	; 0
    1ef6:	f9 01       	movw	r30, r18
    1ef8:	20 81       	ld	r18, Z
    1efa:	20 61       	ori	r18, 0x10	; 16
    1efc:	fc 01       	movw	r30, r24
    1efe:	20 83       	st	Z, r18
SET_BIT(UCSRB,TXEN);
    1f00:	8a e2       	ldi	r24, 0x2A	; 42
    1f02:	90 e0       	ldi	r25, 0x00	; 0
    1f04:	2a e2       	ldi	r18, 0x2A	; 42
    1f06:	30 e0       	ldi	r19, 0x00	; 0
    1f08:	f9 01       	movw	r30, r18
    1f0a:	20 81       	ld	r18, Z
    1f0c:	28 60       	ori	r18, 0x08	; 8
    1f0e:	fc 01       	movw	r30, r24
    1f10:	20 83       	st	Z, r18
}
    1f12:	00 00       	nop
    1f14:	0f 90       	pop	r0
    1f16:	0f 90       	pop	r0
    1f18:	df 91       	pop	r29
    1f1a:	cf 91       	pop	r28
    1f1c:	1f 91       	pop	r17
    1f1e:	0f 91       	pop	r16
    1f20:	08 95       	ret

00001f22 <UART_receiveByte>:

uint8 UART_receiveByte(void)
{
    1f22:	cf 93       	push	r28
    1f24:	df 93       	push	r29
    1f26:	cd b7       	in	r28, 0x3d	; 61
    1f28:	de b7       	in	r29, 0x3e	; 62
	while(BIT_IS_CLEAR(UCSRA,RXC)); /* wait until RXC  flag be 1 it means that there is data not read */
    1f2a:	00 00       	nop
    1f2c:	8b e2       	ldi	r24, 0x2B	; 43
    1f2e:	90 e0       	ldi	r25, 0x00	; 0
    1f30:	fc 01       	movw	r30, r24
    1f32:	80 81       	ld	r24, Z
    1f34:	88 23       	and	r24, r24
    1f36:	d4 f7       	brge	.-12     	; 0x1f2c <UART_receiveByte+0xa>

	return UDR;/* read and return RXC flag to zero */
    1f38:	8c e2       	ldi	r24, 0x2C	; 44
    1f3a:	90 e0       	ldi	r25, 0x00	; 0
    1f3c:	fc 01       	movw	r30, r24
    1f3e:	80 81       	ld	r24, Z
}
    1f40:	df 91       	pop	r29
    1f42:	cf 91       	pop	r28
    1f44:	08 95       	ret

00001f46 <UART_sendByte>:
void UART_sendByte(const uint8 data)
{
    1f46:	cf 93       	push	r28
    1f48:	df 93       	push	r29
    1f4a:	1f 92       	push	r1
    1f4c:	cd b7       	in	r28, 0x3d	; 61
    1f4e:	de b7       	in	r29, 0x3e	; 62
    1f50:	89 83       	std	Y+1, r24	; 0x01
	UDR=data;
    1f52:	8c e2       	ldi	r24, 0x2C	; 44
    1f54:	90 e0       	ldi	r25, 0x00	; 0
    1f56:	29 81       	ldd	r18, Y+1	; 0x01
    1f58:	fc 01       	movw	r30, r24
    1f5a:	20 83       	st	Z, r18
	while(BIT_IS_CLEAR(UCSRA,TXC));//wait until send data txc =1;
    1f5c:	00 00       	nop
    1f5e:	8b e2       	ldi	r24, 0x2B	; 43
    1f60:	90 e0       	ldi	r25, 0x00	; 0
    1f62:	fc 01       	movw	r30, r24
    1f64:	80 81       	ld	r24, Z
    1f66:	88 2f       	mov	r24, r24
    1f68:	90 e0       	ldi	r25, 0x00	; 0
    1f6a:	80 74       	andi	r24, 0x40	; 64
    1f6c:	99 27       	eor	r25, r25
    1f6e:	89 2b       	or	r24, r25
    1f70:	b1 f3       	breq	.-20     	; 0x1f5e <UART_sendByte+0x18>
	SET_BIT(UCSRA,TXC); //clear the flag as it doesnt clear automatically as ISR
    1f72:	8b e2       	ldi	r24, 0x2B	; 43
    1f74:	90 e0       	ldi	r25, 0x00	; 0
    1f76:	2b e2       	ldi	r18, 0x2B	; 43
    1f78:	30 e0       	ldi	r19, 0x00	; 0
    1f7a:	f9 01       	movw	r30, r18
    1f7c:	20 81       	ld	r18, Z
    1f7e:	20 64       	ori	r18, 0x40	; 64
    1f80:	fc 01       	movw	r30, r24
    1f82:	20 83       	st	Z, r18
	//while(BIT_IS_CLEAR(UCSRA,UDRE)){}
		/* Put the required data in the UDR register and it also clear the UDRE flag as
		 * the UDR register is not empty now */
	//	UDR = data;
}
    1f84:	00 00       	nop
    1f86:	0f 90       	pop	r0
    1f88:	df 91       	pop	r29
    1f8a:	cf 91       	pop	r28
    1f8c:	08 95       	ret

00001f8e <UART_sendString>:
void UART_sendString(uint8 *str)
{
    1f8e:	cf 93       	push	r28
    1f90:	df 93       	push	r29
    1f92:	00 d0       	rcall	.+0      	; 0x1f94 <UART_sendString+0x6>
    1f94:	1f 92       	push	r1
    1f96:	cd b7       	in	r28, 0x3d	; 61
    1f98:	de b7       	in	r29, 0x3e	; 62
    1f9a:	9b 83       	std	Y+3, r25	; 0x03
    1f9c:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1f9e:	19 82       	std	Y+1, r1	; 0x01
		while(str[i] != '\0')
    1fa0:	0e c0       	rjmp	.+28     	; 0x1fbe <UART_sendString+0x30>
		{
			UART_sendByte(str[i]);
    1fa2:	89 81       	ldd	r24, Y+1	; 0x01
    1fa4:	88 2f       	mov	r24, r24
    1fa6:	90 e0       	ldi	r25, 0x00	; 0
    1fa8:	2a 81       	ldd	r18, Y+2	; 0x02
    1faa:	3b 81       	ldd	r19, Y+3	; 0x03
    1fac:	82 0f       	add	r24, r18
    1fae:	93 1f       	adc	r25, r19
    1fb0:	fc 01       	movw	r30, r24
    1fb2:	80 81       	ld	r24, Z
    1fb4:	0e 94 a3 0f 	call	0x1f46	; 0x1f46 <UART_sendByte>
			i++;
    1fb8:	89 81       	ldd	r24, Y+1	; 0x01
    1fba:	8f 5f       	subi	r24, 0xFF	; 255
    1fbc:	89 83       	std	Y+1, r24	; 0x01
	//	UDR = data;
}
void UART_sendString(uint8 *str)
{
	uint8 i = 0;
		while(str[i] != '\0')
    1fbe:	89 81       	ldd	r24, Y+1	; 0x01
    1fc0:	88 2f       	mov	r24, r24
    1fc2:	90 e0       	ldi	r25, 0x00	; 0
    1fc4:	2a 81       	ldd	r18, Y+2	; 0x02
    1fc6:	3b 81       	ldd	r19, Y+3	; 0x03
    1fc8:	82 0f       	add	r24, r18
    1fca:	93 1f       	adc	r25, r19
    1fcc:	fc 01       	movw	r30, r24
    1fce:	80 81       	ld	r24, Z
    1fd0:	88 23       	and	r24, r24
    1fd2:	39 f7       	brne	.-50     	; 0x1fa2 <UART_sendString+0x14>
		{
			UART_sendByte(str[i]);
			i++;
		}
	UART_sendByte('#');
    1fd4:	83 e2       	ldi	r24, 0x23	; 35
    1fd6:	0e 94 a3 0f 	call	0x1f46	; 0x1f46 <UART_sendByte>

}
    1fda:	00 00       	nop
    1fdc:	0f 90       	pop	r0
    1fde:	0f 90       	pop	r0
    1fe0:	0f 90       	pop	r0
    1fe2:	df 91       	pop	r29
    1fe4:	cf 91       	pop	r28
    1fe6:	08 95       	ret

00001fe8 <UART_receiveString>:
void UART_receiveString(uint8 *str)
{
    1fe8:	0f 93       	push	r16
    1fea:	1f 93       	push	r17
    1fec:	cf 93       	push	r28
    1fee:	df 93       	push	r29
    1ff0:	00 d0       	rcall	.+0      	; 0x1ff2 <UART_receiveString+0xa>
    1ff2:	1f 92       	push	r1
    1ff4:	cd b7       	in	r28, 0x3d	; 61
    1ff6:	de b7       	in	r29, 0x3e	; 62
    1ff8:	9b 83       	std	Y+3, r25	; 0x03
    1ffa:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    1ffc:	19 82       	std	Y+1, r1	; 0x01
		str[i] = UART_receiveByte();
    1ffe:	89 81       	ldd	r24, Y+1	; 0x01
    2000:	88 2f       	mov	r24, r24
    2002:	90 e0       	ldi	r25, 0x00	; 0
    2004:	2a 81       	ldd	r18, Y+2	; 0x02
    2006:	3b 81       	ldd	r19, Y+3	; 0x03
    2008:	89 01       	movw	r16, r18
    200a:	08 0f       	add	r16, r24
    200c:	19 1f       	adc	r17, r25
    200e:	0e 94 91 0f 	call	0x1f22	; 0x1f22 <UART_receiveByte>
    2012:	f8 01       	movw	r30, r16
    2014:	80 83       	st	Z, r24
		while(str[i] != '#')
    2016:	0f c0       	rjmp	.+30     	; 0x2036 <UART_receiveString+0x4e>
		{
			i++;
    2018:	89 81       	ldd	r24, Y+1	; 0x01
    201a:	8f 5f       	subi	r24, 0xFF	; 255
    201c:	89 83       	std	Y+1, r24	; 0x01
			str[i] = UART_receiveByte();
    201e:	89 81       	ldd	r24, Y+1	; 0x01
    2020:	88 2f       	mov	r24, r24
    2022:	90 e0       	ldi	r25, 0x00	; 0
    2024:	2a 81       	ldd	r18, Y+2	; 0x02
    2026:	3b 81       	ldd	r19, Y+3	; 0x03
    2028:	89 01       	movw	r16, r18
    202a:	08 0f       	add	r16, r24
    202c:	19 1f       	adc	r17, r25
    202e:	0e 94 91 0f 	call	0x1f22	; 0x1f22 <UART_receiveByte>
    2032:	f8 01       	movw	r30, r16
    2034:	80 83       	st	Z, r24
}
void UART_receiveString(uint8 *str)
{
	uint8 i = 0;
		str[i] = UART_receiveByte();
		while(str[i] != '#')
    2036:	89 81       	ldd	r24, Y+1	; 0x01
    2038:	88 2f       	mov	r24, r24
    203a:	90 e0       	ldi	r25, 0x00	; 0
    203c:	2a 81       	ldd	r18, Y+2	; 0x02
    203e:	3b 81       	ldd	r19, Y+3	; 0x03
    2040:	82 0f       	add	r24, r18
    2042:	93 1f       	adc	r25, r19
    2044:	fc 01       	movw	r30, r24
    2046:	80 81       	ld	r24, Z
    2048:	83 32       	cpi	r24, 0x23	; 35
    204a:	31 f7       	brne	.-52     	; 0x2018 <UART_receiveString+0x30>
		{
			i++;
			str[i] = UART_receiveByte();
		}
		str[i] = '\0';
    204c:	89 81       	ldd	r24, Y+1	; 0x01
    204e:	88 2f       	mov	r24, r24
    2050:	90 e0       	ldi	r25, 0x00	; 0
    2052:	2a 81       	ldd	r18, Y+2	; 0x02
    2054:	3b 81       	ldd	r19, Y+3	; 0x03
    2056:	82 0f       	add	r24, r18
    2058:	93 1f       	adc	r25, r19
    205a:	fc 01       	movw	r30, r24
    205c:	10 82       	st	Z, r1
}
    205e:	00 00       	nop
    2060:	0f 90       	pop	r0
    2062:	0f 90       	pop	r0
    2064:	0f 90       	pop	r0
    2066:	df 91       	pop	r29
    2068:	cf 91       	pop	r28
    206a:	1f 91       	pop	r17
    206c:	0f 91       	pop	r16
    206e:	08 95       	ret

00002070 <__udivmodsi4>:
    2070:	a1 e2       	ldi	r26, 0x21	; 33
    2072:	1a 2e       	mov	r1, r26
    2074:	aa 1b       	sub	r26, r26
    2076:	bb 1b       	sub	r27, r27
    2078:	fd 01       	movw	r30, r26
    207a:	0d c0       	rjmp	.+26     	; 0x2096 <__udivmodsi4_ep>

0000207c <__udivmodsi4_loop>:
    207c:	aa 1f       	adc	r26, r26
    207e:	bb 1f       	adc	r27, r27
    2080:	ee 1f       	adc	r30, r30
    2082:	ff 1f       	adc	r31, r31
    2084:	a2 17       	cp	r26, r18
    2086:	b3 07       	cpc	r27, r19
    2088:	e4 07       	cpc	r30, r20
    208a:	f5 07       	cpc	r31, r21
    208c:	20 f0       	brcs	.+8      	; 0x2096 <__udivmodsi4_ep>
    208e:	a2 1b       	sub	r26, r18
    2090:	b3 0b       	sbc	r27, r19
    2092:	e4 0b       	sbc	r30, r20
    2094:	f5 0b       	sbc	r31, r21

00002096 <__udivmodsi4_ep>:
    2096:	66 1f       	adc	r22, r22
    2098:	77 1f       	adc	r23, r23
    209a:	88 1f       	adc	r24, r24
    209c:	99 1f       	adc	r25, r25
    209e:	1a 94       	dec	r1
    20a0:	69 f7       	brne	.-38     	; 0x207c <__udivmodsi4_loop>
    20a2:	60 95       	com	r22
    20a4:	70 95       	com	r23
    20a6:	80 95       	com	r24
    20a8:	90 95       	com	r25
    20aa:	9b 01       	movw	r18, r22
    20ac:	ac 01       	movw	r20, r24
    20ae:	bd 01       	movw	r22, r26
    20b0:	cf 01       	movw	r24, r30
    20b2:	08 95       	ret

000020b4 <__subsf3>:
    20b4:	50 58       	subi	r21, 0x80	; 128

000020b6 <__addsf3>:
    20b6:	bb 27       	eor	r27, r27
    20b8:	aa 27       	eor	r26, r26
    20ba:	0e 94 72 10 	call	0x20e4	; 0x20e4 <__addsf3x>
    20be:	0c 94 e5 11 	jmp	0x23ca	; 0x23ca <__fp_round>
    20c2:	0e 94 d7 11 	call	0x23ae	; 0x23ae <__fp_pscA>
    20c6:	38 f0       	brcs	.+14     	; 0x20d6 <__addsf3+0x20>
    20c8:	0e 94 de 11 	call	0x23bc	; 0x23bc <__fp_pscB>
    20cc:	20 f0       	brcs	.+8      	; 0x20d6 <__addsf3+0x20>
    20ce:	39 f4       	brne	.+14     	; 0x20de <__addsf3+0x28>
    20d0:	9f 3f       	cpi	r25, 0xFF	; 255
    20d2:	19 f4       	brne	.+6      	; 0x20da <__addsf3+0x24>
    20d4:	26 f4       	brtc	.+8      	; 0x20de <__addsf3+0x28>
    20d6:	0c 94 d4 11 	jmp	0x23a8	; 0x23a8 <__fp_nan>
    20da:	0e f4       	brtc	.+2      	; 0x20de <__addsf3+0x28>
    20dc:	e0 95       	com	r30
    20de:	e7 fb       	bst	r30, 7
    20e0:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__fp_inf>

000020e4 <__addsf3x>:
    20e4:	e9 2f       	mov	r30, r25
    20e6:	0e 94 f6 11 	call	0x23ec	; 0x23ec <__fp_split3>
    20ea:	58 f3       	brcs	.-42     	; 0x20c2 <__addsf3+0xc>
    20ec:	ba 17       	cp	r27, r26
    20ee:	62 07       	cpc	r22, r18
    20f0:	73 07       	cpc	r23, r19
    20f2:	84 07       	cpc	r24, r20
    20f4:	95 07       	cpc	r25, r21
    20f6:	20 f0       	brcs	.+8      	; 0x2100 <__addsf3x+0x1c>
    20f8:	79 f4       	brne	.+30     	; 0x2118 <__addsf3x+0x34>
    20fa:	a6 f5       	brtc	.+104    	; 0x2164 <__addsf3x+0x80>
    20fc:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__fp_zero>
    2100:	0e f4       	brtc	.+2      	; 0x2104 <__addsf3x+0x20>
    2102:	e0 95       	com	r30
    2104:	0b 2e       	mov	r0, r27
    2106:	ba 2f       	mov	r27, r26
    2108:	a0 2d       	mov	r26, r0
    210a:	0b 01       	movw	r0, r22
    210c:	b9 01       	movw	r22, r18
    210e:	90 01       	movw	r18, r0
    2110:	0c 01       	movw	r0, r24
    2112:	ca 01       	movw	r24, r20
    2114:	a0 01       	movw	r20, r0
    2116:	11 24       	eor	r1, r1
    2118:	ff 27       	eor	r31, r31
    211a:	59 1b       	sub	r21, r25
    211c:	99 f0       	breq	.+38     	; 0x2144 <__addsf3x+0x60>
    211e:	59 3f       	cpi	r21, 0xF9	; 249
    2120:	50 f4       	brcc	.+20     	; 0x2136 <__addsf3x+0x52>
    2122:	50 3e       	cpi	r21, 0xE0	; 224
    2124:	68 f1       	brcs	.+90     	; 0x2180 <__addsf3x+0x9c>
    2126:	1a 16       	cp	r1, r26
    2128:	f0 40       	sbci	r31, 0x00	; 0
    212a:	a2 2f       	mov	r26, r18
    212c:	23 2f       	mov	r18, r19
    212e:	34 2f       	mov	r19, r20
    2130:	44 27       	eor	r20, r20
    2132:	58 5f       	subi	r21, 0xF8	; 248
    2134:	f3 cf       	rjmp	.-26     	; 0x211c <__addsf3x+0x38>
    2136:	46 95       	lsr	r20
    2138:	37 95       	ror	r19
    213a:	27 95       	ror	r18
    213c:	a7 95       	ror	r26
    213e:	f0 40       	sbci	r31, 0x00	; 0
    2140:	53 95       	inc	r21
    2142:	c9 f7       	brne	.-14     	; 0x2136 <__addsf3x+0x52>
    2144:	7e f4       	brtc	.+30     	; 0x2164 <__addsf3x+0x80>
    2146:	1f 16       	cp	r1, r31
    2148:	ba 0b       	sbc	r27, r26
    214a:	62 0b       	sbc	r22, r18
    214c:	73 0b       	sbc	r23, r19
    214e:	84 0b       	sbc	r24, r20
    2150:	ba f0       	brmi	.+46     	; 0x2180 <__addsf3x+0x9c>
    2152:	91 50       	subi	r25, 0x01	; 1
    2154:	a1 f0       	breq	.+40     	; 0x217e <__addsf3x+0x9a>
    2156:	ff 0f       	add	r31, r31
    2158:	bb 1f       	adc	r27, r27
    215a:	66 1f       	adc	r22, r22
    215c:	77 1f       	adc	r23, r23
    215e:	88 1f       	adc	r24, r24
    2160:	c2 f7       	brpl	.-16     	; 0x2152 <__addsf3x+0x6e>
    2162:	0e c0       	rjmp	.+28     	; 0x2180 <__addsf3x+0x9c>
    2164:	ba 0f       	add	r27, r26
    2166:	62 1f       	adc	r22, r18
    2168:	73 1f       	adc	r23, r19
    216a:	84 1f       	adc	r24, r20
    216c:	48 f4       	brcc	.+18     	; 0x2180 <__addsf3x+0x9c>
    216e:	87 95       	ror	r24
    2170:	77 95       	ror	r23
    2172:	67 95       	ror	r22
    2174:	b7 95       	ror	r27
    2176:	f7 95       	ror	r31
    2178:	9e 3f       	cpi	r25, 0xFE	; 254
    217a:	08 f0       	brcs	.+2      	; 0x217e <__addsf3x+0x9a>
    217c:	b0 cf       	rjmp	.-160    	; 0x20de <__addsf3+0x28>
    217e:	93 95       	inc	r25
    2180:	88 0f       	add	r24, r24
    2182:	08 f0       	brcs	.+2      	; 0x2186 <__addsf3x+0xa2>
    2184:	99 27       	eor	r25, r25
    2186:	ee 0f       	add	r30, r30
    2188:	97 95       	ror	r25
    218a:	87 95       	ror	r24
    218c:	08 95       	ret

0000218e <__cmpsf2>:
    218e:	0e 94 aa 11 	call	0x2354	; 0x2354 <__fp_cmp>
    2192:	08 f4       	brcc	.+2      	; 0x2196 <__cmpsf2+0x8>
    2194:	81 e0       	ldi	r24, 0x01	; 1
    2196:	08 95       	ret

00002198 <__divsf3>:
    2198:	0e 94 e0 10 	call	0x21c0	; 0x21c0 <__divsf3x>
    219c:	0c 94 e5 11 	jmp	0x23ca	; 0x23ca <__fp_round>
    21a0:	0e 94 de 11 	call	0x23bc	; 0x23bc <__fp_pscB>
    21a4:	58 f0       	brcs	.+22     	; 0x21bc <__divsf3+0x24>
    21a6:	0e 94 d7 11 	call	0x23ae	; 0x23ae <__fp_pscA>
    21aa:	40 f0       	brcs	.+16     	; 0x21bc <__divsf3+0x24>
    21ac:	29 f4       	brne	.+10     	; 0x21b8 <__divsf3+0x20>
    21ae:	5f 3f       	cpi	r21, 0xFF	; 255
    21b0:	29 f0       	breq	.+10     	; 0x21bc <__divsf3+0x24>
    21b2:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__fp_inf>
    21b6:	51 11       	cpse	r21, r1
    21b8:	0c 94 19 12 	jmp	0x2432	; 0x2432 <__fp_szero>
    21bc:	0c 94 d4 11 	jmp	0x23a8	; 0x23a8 <__fp_nan>

000021c0 <__divsf3x>:
    21c0:	0e 94 f6 11 	call	0x23ec	; 0x23ec <__fp_split3>
    21c4:	68 f3       	brcs	.-38     	; 0x21a0 <__divsf3+0x8>

000021c6 <__divsf3_pse>:
    21c6:	99 23       	and	r25, r25
    21c8:	b1 f3       	breq	.-20     	; 0x21b6 <__divsf3+0x1e>
    21ca:	55 23       	and	r21, r21
    21cc:	91 f3       	breq	.-28     	; 0x21b2 <__divsf3+0x1a>
    21ce:	95 1b       	sub	r25, r21
    21d0:	55 0b       	sbc	r21, r21
    21d2:	bb 27       	eor	r27, r27
    21d4:	aa 27       	eor	r26, r26
    21d6:	62 17       	cp	r22, r18
    21d8:	73 07       	cpc	r23, r19
    21da:	84 07       	cpc	r24, r20
    21dc:	38 f0       	brcs	.+14     	; 0x21ec <__divsf3_pse+0x26>
    21de:	9f 5f       	subi	r25, 0xFF	; 255
    21e0:	5f 4f       	sbci	r21, 0xFF	; 255
    21e2:	22 0f       	add	r18, r18
    21e4:	33 1f       	adc	r19, r19
    21e6:	44 1f       	adc	r20, r20
    21e8:	aa 1f       	adc	r26, r26
    21ea:	a9 f3       	breq	.-22     	; 0x21d6 <__divsf3_pse+0x10>
    21ec:	35 d0       	rcall	.+106    	; 0x2258 <__divsf3_pse+0x92>
    21ee:	0e 2e       	mov	r0, r30
    21f0:	3a f0       	brmi	.+14     	; 0x2200 <__divsf3_pse+0x3a>
    21f2:	e0 e8       	ldi	r30, 0x80	; 128
    21f4:	32 d0       	rcall	.+100    	; 0x225a <__divsf3_pse+0x94>
    21f6:	91 50       	subi	r25, 0x01	; 1
    21f8:	50 40       	sbci	r21, 0x00	; 0
    21fa:	e6 95       	lsr	r30
    21fc:	00 1c       	adc	r0, r0
    21fe:	ca f7       	brpl	.-14     	; 0x21f2 <__divsf3_pse+0x2c>
    2200:	2b d0       	rcall	.+86     	; 0x2258 <__divsf3_pse+0x92>
    2202:	fe 2f       	mov	r31, r30
    2204:	29 d0       	rcall	.+82     	; 0x2258 <__divsf3_pse+0x92>
    2206:	66 0f       	add	r22, r22
    2208:	77 1f       	adc	r23, r23
    220a:	88 1f       	adc	r24, r24
    220c:	bb 1f       	adc	r27, r27
    220e:	26 17       	cp	r18, r22
    2210:	37 07       	cpc	r19, r23
    2212:	48 07       	cpc	r20, r24
    2214:	ab 07       	cpc	r26, r27
    2216:	b0 e8       	ldi	r27, 0x80	; 128
    2218:	09 f0       	breq	.+2      	; 0x221c <__divsf3_pse+0x56>
    221a:	bb 0b       	sbc	r27, r27
    221c:	80 2d       	mov	r24, r0
    221e:	bf 01       	movw	r22, r30
    2220:	ff 27       	eor	r31, r31
    2222:	93 58       	subi	r25, 0x83	; 131
    2224:	5f 4f       	sbci	r21, 0xFF	; 255
    2226:	3a f0       	brmi	.+14     	; 0x2236 <__divsf3_pse+0x70>
    2228:	9e 3f       	cpi	r25, 0xFE	; 254
    222a:	51 05       	cpc	r21, r1
    222c:	78 f0       	brcs	.+30     	; 0x224c <__divsf3_pse+0x86>
    222e:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__fp_inf>
    2232:	0c 94 19 12 	jmp	0x2432	; 0x2432 <__fp_szero>
    2236:	5f 3f       	cpi	r21, 0xFF	; 255
    2238:	e4 f3       	brlt	.-8      	; 0x2232 <__divsf3_pse+0x6c>
    223a:	98 3e       	cpi	r25, 0xE8	; 232
    223c:	d4 f3       	brlt	.-12     	; 0x2232 <__divsf3_pse+0x6c>
    223e:	86 95       	lsr	r24
    2240:	77 95       	ror	r23
    2242:	67 95       	ror	r22
    2244:	b7 95       	ror	r27
    2246:	f7 95       	ror	r31
    2248:	9f 5f       	subi	r25, 0xFF	; 255
    224a:	c9 f7       	brne	.-14     	; 0x223e <__divsf3_pse+0x78>
    224c:	88 0f       	add	r24, r24
    224e:	91 1d       	adc	r25, r1
    2250:	96 95       	lsr	r25
    2252:	87 95       	ror	r24
    2254:	97 f9       	bld	r25, 7
    2256:	08 95       	ret
    2258:	e1 e0       	ldi	r30, 0x01	; 1
    225a:	66 0f       	add	r22, r22
    225c:	77 1f       	adc	r23, r23
    225e:	88 1f       	adc	r24, r24
    2260:	bb 1f       	adc	r27, r27
    2262:	62 17       	cp	r22, r18
    2264:	73 07       	cpc	r23, r19
    2266:	84 07       	cpc	r24, r20
    2268:	ba 07       	cpc	r27, r26
    226a:	20 f0       	brcs	.+8      	; 0x2274 <__divsf3_pse+0xae>
    226c:	62 1b       	sub	r22, r18
    226e:	73 0b       	sbc	r23, r19
    2270:	84 0b       	sbc	r24, r20
    2272:	ba 0b       	sbc	r27, r26
    2274:	ee 1f       	adc	r30, r30
    2276:	88 f7       	brcc	.-30     	; 0x225a <__divsf3_pse+0x94>
    2278:	e0 95       	com	r30
    227a:	08 95       	ret

0000227c <__fixunssfsi>:
    227c:	0e 94 fe 11 	call	0x23fc	; 0x23fc <__fp_splitA>
    2280:	88 f0       	brcs	.+34     	; 0x22a4 <__fixunssfsi+0x28>
    2282:	9f 57       	subi	r25, 0x7F	; 127
    2284:	98 f0       	brcs	.+38     	; 0x22ac <__fixunssfsi+0x30>
    2286:	b9 2f       	mov	r27, r25
    2288:	99 27       	eor	r25, r25
    228a:	b7 51       	subi	r27, 0x17	; 23
    228c:	b0 f0       	brcs	.+44     	; 0x22ba <__fixunssfsi+0x3e>
    228e:	e1 f0       	breq	.+56     	; 0x22c8 <__fixunssfsi+0x4c>
    2290:	66 0f       	add	r22, r22
    2292:	77 1f       	adc	r23, r23
    2294:	88 1f       	adc	r24, r24
    2296:	99 1f       	adc	r25, r25
    2298:	1a f0       	brmi	.+6      	; 0x22a0 <__fixunssfsi+0x24>
    229a:	ba 95       	dec	r27
    229c:	c9 f7       	brne	.-14     	; 0x2290 <__fixunssfsi+0x14>
    229e:	14 c0       	rjmp	.+40     	; 0x22c8 <__fixunssfsi+0x4c>
    22a0:	b1 30       	cpi	r27, 0x01	; 1
    22a2:	91 f0       	breq	.+36     	; 0x22c8 <__fixunssfsi+0x4c>
    22a4:	0e 94 18 12 	call	0x2430	; 0x2430 <__fp_zero>
    22a8:	b1 e0       	ldi	r27, 0x01	; 1
    22aa:	08 95       	ret
    22ac:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__fp_zero>
    22b0:	67 2f       	mov	r22, r23
    22b2:	78 2f       	mov	r23, r24
    22b4:	88 27       	eor	r24, r24
    22b6:	b8 5f       	subi	r27, 0xF8	; 248
    22b8:	39 f0       	breq	.+14     	; 0x22c8 <__fixunssfsi+0x4c>
    22ba:	b9 3f       	cpi	r27, 0xF9	; 249
    22bc:	cc f3       	brlt	.-14     	; 0x22b0 <__fixunssfsi+0x34>
    22be:	86 95       	lsr	r24
    22c0:	77 95       	ror	r23
    22c2:	67 95       	ror	r22
    22c4:	b3 95       	inc	r27
    22c6:	d9 f7       	brne	.-10     	; 0x22be <__fixunssfsi+0x42>
    22c8:	3e f4       	brtc	.+14     	; 0x22d8 <__fixunssfsi+0x5c>
    22ca:	90 95       	com	r25
    22cc:	80 95       	com	r24
    22ce:	70 95       	com	r23
    22d0:	61 95       	neg	r22
    22d2:	7f 4f       	sbci	r23, 0xFF	; 255
    22d4:	8f 4f       	sbci	r24, 0xFF	; 255
    22d6:	9f 4f       	sbci	r25, 0xFF	; 255
    22d8:	08 95       	ret

000022da <__floatunsisf>:
    22da:	e8 94       	clt
    22dc:	09 c0       	rjmp	.+18     	; 0x22f0 <__floatsisf+0x12>

000022de <__floatsisf>:
    22de:	97 fb       	bst	r25, 7
    22e0:	3e f4       	brtc	.+14     	; 0x22f0 <__floatsisf+0x12>
    22e2:	90 95       	com	r25
    22e4:	80 95       	com	r24
    22e6:	70 95       	com	r23
    22e8:	61 95       	neg	r22
    22ea:	7f 4f       	sbci	r23, 0xFF	; 255
    22ec:	8f 4f       	sbci	r24, 0xFF	; 255
    22ee:	9f 4f       	sbci	r25, 0xFF	; 255
    22f0:	99 23       	and	r25, r25
    22f2:	a9 f0       	breq	.+42     	; 0x231e <__floatsisf+0x40>
    22f4:	f9 2f       	mov	r31, r25
    22f6:	96 e9       	ldi	r25, 0x96	; 150
    22f8:	bb 27       	eor	r27, r27
    22fa:	93 95       	inc	r25
    22fc:	f6 95       	lsr	r31
    22fe:	87 95       	ror	r24
    2300:	77 95       	ror	r23
    2302:	67 95       	ror	r22
    2304:	b7 95       	ror	r27
    2306:	f1 11       	cpse	r31, r1
    2308:	f8 cf       	rjmp	.-16     	; 0x22fa <__floatsisf+0x1c>
    230a:	fa f4       	brpl	.+62     	; 0x234a <__floatsisf+0x6c>
    230c:	bb 0f       	add	r27, r27
    230e:	11 f4       	brne	.+4      	; 0x2314 <__floatsisf+0x36>
    2310:	60 ff       	sbrs	r22, 0
    2312:	1b c0       	rjmp	.+54     	; 0x234a <__floatsisf+0x6c>
    2314:	6f 5f       	subi	r22, 0xFF	; 255
    2316:	7f 4f       	sbci	r23, 0xFF	; 255
    2318:	8f 4f       	sbci	r24, 0xFF	; 255
    231a:	9f 4f       	sbci	r25, 0xFF	; 255
    231c:	16 c0       	rjmp	.+44     	; 0x234a <__floatsisf+0x6c>
    231e:	88 23       	and	r24, r24
    2320:	11 f0       	breq	.+4      	; 0x2326 <__floatsisf+0x48>
    2322:	96 e9       	ldi	r25, 0x96	; 150
    2324:	11 c0       	rjmp	.+34     	; 0x2348 <__floatsisf+0x6a>
    2326:	77 23       	and	r23, r23
    2328:	21 f0       	breq	.+8      	; 0x2332 <__floatsisf+0x54>
    232a:	9e e8       	ldi	r25, 0x8E	; 142
    232c:	87 2f       	mov	r24, r23
    232e:	76 2f       	mov	r23, r22
    2330:	05 c0       	rjmp	.+10     	; 0x233c <__floatsisf+0x5e>
    2332:	66 23       	and	r22, r22
    2334:	71 f0       	breq	.+28     	; 0x2352 <__floatsisf+0x74>
    2336:	96 e8       	ldi	r25, 0x86	; 134
    2338:	86 2f       	mov	r24, r22
    233a:	70 e0       	ldi	r23, 0x00	; 0
    233c:	60 e0       	ldi	r22, 0x00	; 0
    233e:	2a f0       	brmi	.+10     	; 0x234a <__floatsisf+0x6c>
    2340:	9a 95       	dec	r25
    2342:	66 0f       	add	r22, r22
    2344:	77 1f       	adc	r23, r23
    2346:	88 1f       	adc	r24, r24
    2348:	da f7       	brpl	.-10     	; 0x2340 <__floatsisf+0x62>
    234a:	88 0f       	add	r24, r24
    234c:	96 95       	lsr	r25
    234e:	87 95       	ror	r24
    2350:	97 f9       	bld	r25, 7
    2352:	08 95       	ret

00002354 <__fp_cmp>:
    2354:	99 0f       	add	r25, r25
    2356:	00 08       	sbc	r0, r0
    2358:	55 0f       	add	r21, r21
    235a:	aa 0b       	sbc	r26, r26
    235c:	e0 e8       	ldi	r30, 0x80	; 128
    235e:	fe ef       	ldi	r31, 0xFE	; 254
    2360:	16 16       	cp	r1, r22
    2362:	17 06       	cpc	r1, r23
    2364:	e8 07       	cpc	r30, r24
    2366:	f9 07       	cpc	r31, r25
    2368:	c0 f0       	brcs	.+48     	; 0x239a <__fp_cmp+0x46>
    236a:	12 16       	cp	r1, r18
    236c:	13 06       	cpc	r1, r19
    236e:	e4 07       	cpc	r30, r20
    2370:	f5 07       	cpc	r31, r21
    2372:	98 f0       	brcs	.+38     	; 0x239a <__fp_cmp+0x46>
    2374:	62 1b       	sub	r22, r18
    2376:	73 0b       	sbc	r23, r19
    2378:	84 0b       	sbc	r24, r20
    237a:	95 0b       	sbc	r25, r21
    237c:	39 f4       	brne	.+14     	; 0x238c <__fp_cmp+0x38>
    237e:	0a 26       	eor	r0, r26
    2380:	61 f0       	breq	.+24     	; 0x239a <__fp_cmp+0x46>
    2382:	23 2b       	or	r18, r19
    2384:	24 2b       	or	r18, r20
    2386:	25 2b       	or	r18, r21
    2388:	21 f4       	brne	.+8      	; 0x2392 <__fp_cmp+0x3e>
    238a:	08 95       	ret
    238c:	0a 26       	eor	r0, r26
    238e:	09 f4       	brne	.+2      	; 0x2392 <__fp_cmp+0x3e>
    2390:	a1 40       	sbci	r26, 0x01	; 1
    2392:	a6 95       	lsr	r26
    2394:	8f ef       	ldi	r24, 0xFF	; 255
    2396:	81 1d       	adc	r24, r1
    2398:	81 1d       	adc	r24, r1
    239a:	08 95       	ret

0000239c <__fp_inf>:
    239c:	97 f9       	bld	r25, 7
    239e:	9f 67       	ori	r25, 0x7F	; 127
    23a0:	80 e8       	ldi	r24, 0x80	; 128
    23a2:	70 e0       	ldi	r23, 0x00	; 0
    23a4:	60 e0       	ldi	r22, 0x00	; 0
    23a6:	08 95       	ret

000023a8 <__fp_nan>:
    23a8:	9f ef       	ldi	r25, 0xFF	; 255
    23aa:	80 ec       	ldi	r24, 0xC0	; 192
    23ac:	08 95       	ret

000023ae <__fp_pscA>:
    23ae:	00 24       	eor	r0, r0
    23b0:	0a 94       	dec	r0
    23b2:	16 16       	cp	r1, r22
    23b4:	17 06       	cpc	r1, r23
    23b6:	18 06       	cpc	r1, r24
    23b8:	09 06       	cpc	r0, r25
    23ba:	08 95       	ret

000023bc <__fp_pscB>:
    23bc:	00 24       	eor	r0, r0
    23be:	0a 94       	dec	r0
    23c0:	12 16       	cp	r1, r18
    23c2:	13 06       	cpc	r1, r19
    23c4:	14 06       	cpc	r1, r20
    23c6:	05 06       	cpc	r0, r21
    23c8:	08 95       	ret

000023ca <__fp_round>:
    23ca:	09 2e       	mov	r0, r25
    23cc:	03 94       	inc	r0
    23ce:	00 0c       	add	r0, r0
    23d0:	11 f4       	brne	.+4      	; 0x23d6 <__fp_round+0xc>
    23d2:	88 23       	and	r24, r24
    23d4:	52 f0       	brmi	.+20     	; 0x23ea <__fp_round+0x20>
    23d6:	bb 0f       	add	r27, r27
    23d8:	40 f4       	brcc	.+16     	; 0x23ea <__fp_round+0x20>
    23da:	bf 2b       	or	r27, r31
    23dc:	11 f4       	brne	.+4      	; 0x23e2 <__fp_round+0x18>
    23de:	60 ff       	sbrs	r22, 0
    23e0:	04 c0       	rjmp	.+8      	; 0x23ea <__fp_round+0x20>
    23e2:	6f 5f       	subi	r22, 0xFF	; 255
    23e4:	7f 4f       	sbci	r23, 0xFF	; 255
    23e6:	8f 4f       	sbci	r24, 0xFF	; 255
    23e8:	9f 4f       	sbci	r25, 0xFF	; 255
    23ea:	08 95       	ret

000023ec <__fp_split3>:
    23ec:	57 fd       	sbrc	r21, 7
    23ee:	90 58       	subi	r25, 0x80	; 128
    23f0:	44 0f       	add	r20, r20
    23f2:	55 1f       	adc	r21, r21
    23f4:	59 f0       	breq	.+22     	; 0x240c <__fp_splitA+0x10>
    23f6:	5f 3f       	cpi	r21, 0xFF	; 255
    23f8:	71 f0       	breq	.+28     	; 0x2416 <__fp_splitA+0x1a>
    23fa:	47 95       	ror	r20

000023fc <__fp_splitA>:
    23fc:	88 0f       	add	r24, r24
    23fe:	97 fb       	bst	r25, 7
    2400:	99 1f       	adc	r25, r25
    2402:	61 f0       	breq	.+24     	; 0x241c <__fp_splitA+0x20>
    2404:	9f 3f       	cpi	r25, 0xFF	; 255
    2406:	79 f0       	breq	.+30     	; 0x2426 <__fp_splitA+0x2a>
    2408:	87 95       	ror	r24
    240a:	08 95       	ret
    240c:	12 16       	cp	r1, r18
    240e:	13 06       	cpc	r1, r19
    2410:	14 06       	cpc	r1, r20
    2412:	55 1f       	adc	r21, r21
    2414:	f2 cf       	rjmp	.-28     	; 0x23fa <__fp_split3+0xe>
    2416:	46 95       	lsr	r20
    2418:	f1 df       	rcall	.-30     	; 0x23fc <__fp_splitA>
    241a:	08 c0       	rjmp	.+16     	; 0x242c <__fp_splitA+0x30>
    241c:	16 16       	cp	r1, r22
    241e:	17 06       	cpc	r1, r23
    2420:	18 06       	cpc	r1, r24
    2422:	99 1f       	adc	r25, r25
    2424:	f1 cf       	rjmp	.-30     	; 0x2408 <__fp_splitA+0xc>
    2426:	86 95       	lsr	r24
    2428:	71 05       	cpc	r23, r1
    242a:	61 05       	cpc	r22, r1
    242c:	08 94       	sec
    242e:	08 95       	ret

00002430 <__fp_zero>:
    2430:	e8 94       	clt

00002432 <__fp_szero>:
    2432:	bb 27       	eor	r27, r27
    2434:	66 27       	eor	r22, r22
    2436:	77 27       	eor	r23, r23
    2438:	cb 01       	movw	r24, r22
    243a:	97 f9       	bld	r25, 7
    243c:	08 95       	ret

0000243e <__gesf2>:
    243e:	0e 94 aa 11 	call	0x2354	; 0x2354 <__fp_cmp>
    2442:	08 f4       	brcc	.+2      	; 0x2446 <__gesf2+0x8>
    2444:	8f ef       	ldi	r24, 0xFF	; 255
    2446:	08 95       	ret

00002448 <__mulsf3>:
    2448:	0e 94 37 12 	call	0x246e	; 0x246e <__mulsf3x>
    244c:	0c 94 e5 11 	jmp	0x23ca	; 0x23ca <__fp_round>
    2450:	0e 94 d7 11 	call	0x23ae	; 0x23ae <__fp_pscA>
    2454:	38 f0       	brcs	.+14     	; 0x2464 <__mulsf3+0x1c>
    2456:	0e 94 de 11 	call	0x23bc	; 0x23bc <__fp_pscB>
    245a:	20 f0       	brcs	.+8      	; 0x2464 <__mulsf3+0x1c>
    245c:	95 23       	and	r25, r21
    245e:	11 f0       	breq	.+4      	; 0x2464 <__mulsf3+0x1c>
    2460:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__fp_inf>
    2464:	0c 94 d4 11 	jmp	0x23a8	; 0x23a8 <__fp_nan>
    2468:	11 24       	eor	r1, r1
    246a:	0c 94 19 12 	jmp	0x2432	; 0x2432 <__fp_szero>

0000246e <__mulsf3x>:
    246e:	0e 94 f6 11 	call	0x23ec	; 0x23ec <__fp_split3>
    2472:	70 f3       	brcs	.-36     	; 0x2450 <__mulsf3+0x8>

00002474 <__mulsf3_pse>:
    2474:	95 9f       	mul	r25, r21
    2476:	c1 f3       	breq	.-16     	; 0x2468 <__mulsf3+0x20>
    2478:	95 0f       	add	r25, r21
    247a:	50 e0       	ldi	r21, 0x00	; 0
    247c:	55 1f       	adc	r21, r21
    247e:	62 9f       	mul	r22, r18
    2480:	f0 01       	movw	r30, r0
    2482:	72 9f       	mul	r23, r18
    2484:	bb 27       	eor	r27, r27
    2486:	f0 0d       	add	r31, r0
    2488:	b1 1d       	adc	r27, r1
    248a:	63 9f       	mul	r22, r19
    248c:	aa 27       	eor	r26, r26
    248e:	f0 0d       	add	r31, r0
    2490:	b1 1d       	adc	r27, r1
    2492:	aa 1f       	adc	r26, r26
    2494:	64 9f       	mul	r22, r20
    2496:	66 27       	eor	r22, r22
    2498:	b0 0d       	add	r27, r0
    249a:	a1 1d       	adc	r26, r1
    249c:	66 1f       	adc	r22, r22
    249e:	82 9f       	mul	r24, r18
    24a0:	22 27       	eor	r18, r18
    24a2:	b0 0d       	add	r27, r0
    24a4:	a1 1d       	adc	r26, r1
    24a6:	62 1f       	adc	r22, r18
    24a8:	73 9f       	mul	r23, r19
    24aa:	b0 0d       	add	r27, r0
    24ac:	a1 1d       	adc	r26, r1
    24ae:	62 1f       	adc	r22, r18
    24b0:	83 9f       	mul	r24, r19
    24b2:	a0 0d       	add	r26, r0
    24b4:	61 1d       	adc	r22, r1
    24b6:	22 1f       	adc	r18, r18
    24b8:	74 9f       	mul	r23, r20
    24ba:	33 27       	eor	r19, r19
    24bc:	a0 0d       	add	r26, r0
    24be:	61 1d       	adc	r22, r1
    24c0:	23 1f       	adc	r18, r19
    24c2:	84 9f       	mul	r24, r20
    24c4:	60 0d       	add	r22, r0
    24c6:	21 1d       	adc	r18, r1
    24c8:	82 2f       	mov	r24, r18
    24ca:	76 2f       	mov	r23, r22
    24cc:	6a 2f       	mov	r22, r26
    24ce:	11 24       	eor	r1, r1
    24d0:	9f 57       	subi	r25, 0x7F	; 127
    24d2:	50 40       	sbci	r21, 0x00	; 0
    24d4:	9a f0       	brmi	.+38     	; 0x24fc <__mulsf3_pse+0x88>
    24d6:	f1 f0       	breq	.+60     	; 0x2514 <__mulsf3_pse+0xa0>
    24d8:	88 23       	and	r24, r24
    24da:	4a f0       	brmi	.+18     	; 0x24ee <__mulsf3_pse+0x7a>
    24dc:	ee 0f       	add	r30, r30
    24de:	ff 1f       	adc	r31, r31
    24e0:	bb 1f       	adc	r27, r27
    24e2:	66 1f       	adc	r22, r22
    24e4:	77 1f       	adc	r23, r23
    24e6:	88 1f       	adc	r24, r24
    24e8:	91 50       	subi	r25, 0x01	; 1
    24ea:	50 40       	sbci	r21, 0x00	; 0
    24ec:	a9 f7       	brne	.-22     	; 0x24d8 <__mulsf3_pse+0x64>
    24ee:	9e 3f       	cpi	r25, 0xFE	; 254
    24f0:	51 05       	cpc	r21, r1
    24f2:	80 f0       	brcs	.+32     	; 0x2514 <__mulsf3_pse+0xa0>
    24f4:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__fp_inf>
    24f8:	0c 94 19 12 	jmp	0x2432	; 0x2432 <__fp_szero>
    24fc:	5f 3f       	cpi	r21, 0xFF	; 255
    24fe:	e4 f3       	brlt	.-8      	; 0x24f8 <__mulsf3_pse+0x84>
    2500:	98 3e       	cpi	r25, 0xE8	; 232
    2502:	d4 f3       	brlt	.-12     	; 0x24f8 <__mulsf3_pse+0x84>
    2504:	86 95       	lsr	r24
    2506:	77 95       	ror	r23
    2508:	67 95       	ror	r22
    250a:	b7 95       	ror	r27
    250c:	f7 95       	ror	r31
    250e:	e7 95       	ror	r30
    2510:	9f 5f       	subi	r25, 0xFF	; 255
    2512:	c1 f7       	brne	.-16     	; 0x2504 <__mulsf3_pse+0x90>
    2514:	fe 2b       	or	r31, r30
    2516:	88 0f       	add	r24, r24
    2518:	91 1d       	adc	r25, r1
    251a:	96 95       	lsr	r25
    251c:	87 95       	ror	r24
    251e:	97 f9       	bld	r25, 7
    2520:	08 95       	ret

00002522 <pow>:
    2522:	fa 01       	movw	r30, r20
    2524:	ee 0f       	add	r30, r30
    2526:	ff 1f       	adc	r31, r31
    2528:	30 96       	adiw	r30, 0x00	; 0
    252a:	21 05       	cpc	r18, r1
    252c:	31 05       	cpc	r19, r1
    252e:	a1 f1       	breq	.+104    	; 0x2598 <pow+0x76>
    2530:	61 15       	cp	r22, r1
    2532:	71 05       	cpc	r23, r1
    2534:	61 f4       	brne	.+24     	; 0x254e <pow+0x2c>
    2536:	80 38       	cpi	r24, 0x80	; 128
    2538:	bf e3       	ldi	r27, 0x3F	; 63
    253a:	9b 07       	cpc	r25, r27
    253c:	49 f1       	breq	.+82     	; 0x2590 <pow+0x6e>
    253e:	68 94       	set
    2540:	90 38       	cpi	r25, 0x80	; 128
    2542:	81 05       	cpc	r24, r1
    2544:	61 f0       	breq	.+24     	; 0x255e <pow+0x3c>
    2546:	80 38       	cpi	r24, 0x80	; 128
    2548:	bf ef       	ldi	r27, 0xFF	; 255
    254a:	9b 07       	cpc	r25, r27
    254c:	41 f0       	breq	.+16     	; 0x255e <pow+0x3c>
    254e:	99 23       	and	r25, r25
    2550:	4a f5       	brpl	.+82     	; 0x25a4 <pow+0x82>
    2552:	ff 3f       	cpi	r31, 0xFF	; 255
    2554:	e1 05       	cpc	r30, r1
    2556:	31 05       	cpc	r19, r1
    2558:	21 05       	cpc	r18, r1
    255a:	19 f1       	breq	.+70     	; 0x25a2 <pow+0x80>
    255c:	e8 94       	clt
    255e:	08 94       	sec
    2560:	e7 95       	ror	r30
    2562:	d9 01       	movw	r26, r18
    2564:	aa 23       	and	r26, r26
    2566:	29 f4       	brne	.+10     	; 0x2572 <pow+0x50>
    2568:	ab 2f       	mov	r26, r27
    256a:	be 2f       	mov	r27, r30
    256c:	f8 5f       	subi	r31, 0xF8	; 248
    256e:	d0 f3       	brcs	.-12     	; 0x2564 <pow+0x42>
    2570:	10 c0       	rjmp	.+32     	; 0x2592 <pow+0x70>
    2572:	ff 5f       	subi	r31, 0xFF	; 255
    2574:	70 f4       	brcc	.+28     	; 0x2592 <pow+0x70>
    2576:	a6 95       	lsr	r26
    2578:	e0 f7       	brcc	.-8      	; 0x2572 <pow+0x50>
    257a:	f7 39       	cpi	r31, 0x97	; 151
    257c:	50 f0       	brcs	.+20     	; 0x2592 <pow+0x70>
    257e:	19 f0       	breq	.+6      	; 0x2586 <pow+0x64>
    2580:	ff 3a       	cpi	r31, 0xAF	; 175
    2582:	38 f4       	brcc	.+14     	; 0x2592 <pow+0x70>
    2584:	9f 77       	andi	r25, 0x7F	; 127
    2586:	9f 93       	push	r25
    2588:	0d d0       	rcall	.+26     	; 0x25a4 <pow+0x82>
    258a:	0f 90       	pop	r0
    258c:	07 fc       	sbrc	r0, 7
    258e:	90 58       	subi	r25, 0x80	; 128
    2590:	08 95       	ret
    2592:	46 f0       	brts	.+16     	; 0x25a4 <pow+0x82>
    2594:	0c 94 d4 11 	jmp	0x23a8	; 0x23a8 <__fp_nan>
    2598:	60 e0       	ldi	r22, 0x00	; 0
    259a:	70 e0       	ldi	r23, 0x00	; 0
    259c:	80 e8       	ldi	r24, 0x80	; 128
    259e:	9f e3       	ldi	r25, 0x3F	; 63
    25a0:	08 95       	ret
    25a2:	4f e7       	ldi	r20, 0x7F	; 127
    25a4:	9f 77       	andi	r25, 0x7F	; 127
    25a6:	5f 93       	push	r21
    25a8:	4f 93       	push	r20
    25aa:	3f 93       	push	r19
    25ac:	2f 93       	push	r18
    25ae:	0e 94 8c 13 	call	0x2718	; 0x2718 <log>
    25b2:	2f 91       	pop	r18
    25b4:	3f 91       	pop	r19
    25b6:	4f 91       	pop	r20
    25b8:	5f 91       	pop	r21
    25ba:	0e 94 24 12 	call	0x2448	; 0x2448 <__mulsf3>
    25be:	0c 94 e9 12 	jmp	0x25d2	; 0x25d2 <exp>
    25c2:	29 f4       	brne	.+10     	; 0x25ce <pow+0xac>
    25c4:	16 f0       	brts	.+4      	; 0x25ca <pow+0xa8>
    25c6:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__fp_inf>
    25ca:	0c 94 18 12 	jmp	0x2430	; 0x2430 <__fp_zero>
    25ce:	0c 94 d4 11 	jmp	0x23a8	; 0x23a8 <__fp_nan>

000025d2 <exp>:
    25d2:	0e 94 fe 11 	call	0x23fc	; 0x23fc <__fp_splitA>
    25d6:	a8 f3       	brcs	.-22     	; 0x25c2 <pow+0xa0>
    25d8:	96 38       	cpi	r25, 0x86	; 134
    25da:	a0 f7       	brcc	.-24     	; 0x25c4 <pow+0xa2>
    25dc:	07 f8       	bld	r0, 7
    25de:	0f 92       	push	r0
    25e0:	e8 94       	clt
    25e2:	2b e3       	ldi	r18, 0x3B	; 59
    25e4:	3a ea       	ldi	r19, 0xAA	; 170
    25e6:	48 eb       	ldi	r20, 0xB8	; 184
    25e8:	5f e7       	ldi	r21, 0x7F	; 127
    25ea:	0e 94 3a 12 	call	0x2474	; 0x2474 <__mulsf3_pse>
    25ee:	0f 92       	push	r0
    25f0:	0f 92       	push	r0
    25f2:	0f 92       	push	r0
    25f4:	4d b7       	in	r20, 0x3d	; 61
    25f6:	5e b7       	in	r21, 0x3e	; 62
    25f8:	0f 92       	push	r0
    25fa:	0e 94 d4 13 	call	0x27a8	; 0x27a8 <modf>
    25fe:	e4 e5       	ldi	r30, 0x54	; 84
    2600:	f0 e0       	ldi	r31, 0x00	; 0
    2602:	0e 94 1b 13 	call	0x2636	; 0x2636 <__fp_powser>
    2606:	4f 91       	pop	r20
    2608:	5f 91       	pop	r21
    260a:	ef 91       	pop	r30
    260c:	ff 91       	pop	r31
    260e:	e5 95       	asr	r30
    2610:	ee 1f       	adc	r30, r30
    2612:	ff 1f       	adc	r31, r31
    2614:	49 f0       	breq	.+18     	; 0x2628 <exp+0x56>
    2616:	fe 57       	subi	r31, 0x7E	; 126
    2618:	e0 68       	ori	r30, 0x80	; 128
    261a:	44 27       	eor	r20, r20
    261c:	ee 0f       	add	r30, r30
    261e:	44 1f       	adc	r20, r20
    2620:	fa 95       	dec	r31
    2622:	e1 f7       	brne	.-8      	; 0x261c <exp+0x4a>
    2624:	41 95       	neg	r20
    2626:	55 0b       	sbc	r21, r21
    2628:	0e 94 4e 13 	call	0x269c	; 0x269c <ldexp>
    262c:	0f 90       	pop	r0
    262e:	07 fe       	sbrs	r0, 7
    2630:	0c 94 42 13 	jmp	0x2684	; 0x2684 <inverse>
    2634:	08 95       	ret

00002636 <__fp_powser>:
    2636:	df 93       	push	r29
    2638:	cf 93       	push	r28
    263a:	1f 93       	push	r17
    263c:	0f 93       	push	r16
    263e:	ff 92       	push	r15
    2640:	ef 92       	push	r14
    2642:	df 92       	push	r13
    2644:	7b 01       	movw	r14, r22
    2646:	8c 01       	movw	r16, r24
    2648:	68 94       	set
    264a:	06 c0       	rjmp	.+12     	; 0x2658 <__fp_powser+0x22>
    264c:	da 2e       	mov	r13, r26
    264e:	ef 01       	movw	r28, r30
    2650:	0e 94 37 12 	call	0x246e	; 0x246e <__mulsf3x>
    2654:	fe 01       	movw	r30, r28
    2656:	e8 94       	clt
    2658:	a5 91       	lpm	r26, Z+
    265a:	25 91       	lpm	r18, Z+
    265c:	35 91       	lpm	r19, Z+
    265e:	45 91       	lpm	r20, Z+
    2660:	55 91       	lpm	r21, Z+
    2662:	a6 f3       	brts	.-24     	; 0x264c <__fp_powser+0x16>
    2664:	ef 01       	movw	r28, r30
    2666:	0e 94 72 10 	call	0x20e4	; 0x20e4 <__addsf3x>
    266a:	fe 01       	movw	r30, r28
    266c:	97 01       	movw	r18, r14
    266e:	a8 01       	movw	r20, r16
    2670:	da 94       	dec	r13
    2672:	69 f7       	brne	.-38     	; 0x264e <__fp_powser+0x18>
    2674:	df 90       	pop	r13
    2676:	ef 90       	pop	r14
    2678:	ff 90       	pop	r15
    267a:	0f 91       	pop	r16
    267c:	1f 91       	pop	r17
    267e:	cf 91       	pop	r28
    2680:	df 91       	pop	r29
    2682:	08 95       	ret

00002684 <inverse>:
    2684:	9b 01       	movw	r18, r22
    2686:	ac 01       	movw	r20, r24
    2688:	60 e0       	ldi	r22, 0x00	; 0
    268a:	70 e0       	ldi	r23, 0x00	; 0
    268c:	80 e8       	ldi	r24, 0x80	; 128
    268e:	9f e3       	ldi	r25, 0x3F	; 63
    2690:	0c 94 cc 10 	jmp	0x2198	; 0x2198 <__divsf3>
    2694:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__fp_inf>
    2698:	0c 94 08 14 	jmp	0x2810	; 0x2810 <__fp_mpack>

0000269c <ldexp>:
    269c:	0e 94 fe 11 	call	0x23fc	; 0x23fc <__fp_splitA>
    26a0:	d8 f3       	brcs	.-10     	; 0x2698 <inverse+0x14>
    26a2:	99 23       	and	r25, r25
    26a4:	c9 f3       	breq	.-14     	; 0x2698 <inverse+0x14>
    26a6:	94 0f       	add	r25, r20
    26a8:	51 1d       	adc	r21, r1
    26aa:	a3 f3       	brvs	.-24     	; 0x2694 <inverse+0x10>
    26ac:	91 50       	subi	r25, 0x01	; 1
    26ae:	50 40       	sbci	r21, 0x00	; 0
    26b0:	94 f0       	brlt	.+36     	; 0x26d6 <ldexp+0x3a>
    26b2:	59 f0       	breq	.+22     	; 0x26ca <ldexp+0x2e>
    26b4:	88 23       	and	r24, r24
    26b6:	32 f0       	brmi	.+12     	; 0x26c4 <ldexp+0x28>
    26b8:	66 0f       	add	r22, r22
    26ba:	77 1f       	adc	r23, r23
    26bc:	88 1f       	adc	r24, r24
    26be:	91 50       	subi	r25, 0x01	; 1
    26c0:	50 40       	sbci	r21, 0x00	; 0
    26c2:	c1 f7       	brne	.-16     	; 0x26b4 <ldexp+0x18>
    26c4:	9e 3f       	cpi	r25, 0xFE	; 254
    26c6:	51 05       	cpc	r21, r1
    26c8:	2c f7       	brge	.-54     	; 0x2694 <inverse+0x10>
    26ca:	88 0f       	add	r24, r24
    26cc:	91 1d       	adc	r25, r1
    26ce:	96 95       	lsr	r25
    26d0:	87 95       	ror	r24
    26d2:	97 f9       	bld	r25, 7
    26d4:	08 95       	ret
    26d6:	5f 3f       	cpi	r21, 0xFF	; 255
    26d8:	ac f0       	brlt	.+42     	; 0x2704 <ldexp+0x68>
    26da:	98 3e       	cpi	r25, 0xE8	; 232
    26dc:	9c f0       	brlt	.+38     	; 0x2704 <ldexp+0x68>
    26de:	bb 27       	eor	r27, r27
    26e0:	86 95       	lsr	r24
    26e2:	77 95       	ror	r23
    26e4:	67 95       	ror	r22
    26e6:	b7 95       	ror	r27
    26e8:	08 f4       	brcc	.+2      	; 0x26ec <ldexp+0x50>
    26ea:	b1 60       	ori	r27, 0x01	; 1
    26ec:	93 95       	inc	r25
    26ee:	c1 f7       	brne	.-16     	; 0x26e0 <ldexp+0x44>
    26f0:	bb 0f       	add	r27, r27
    26f2:	58 f7       	brcc	.-42     	; 0x26ca <ldexp+0x2e>
    26f4:	11 f4       	brne	.+4      	; 0x26fa <ldexp+0x5e>
    26f6:	60 ff       	sbrs	r22, 0
    26f8:	e8 cf       	rjmp	.-48     	; 0x26ca <ldexp+0x2e>
    26fa:	6f 5f       	subi	r22, 0xFF	; 255
    26fc:	7f 4f       	sbci	r23, 0xFF	; 255
    26fe:	8f 4f       	sbci	r24, 0xFF	; 255
    2700:	9f 4f       	sbci	r25, 0xFF	; 255
    2702:	e3 cf       	rjmp	.-58     	; 0x26ca <ldexp+0x2e>
    2704:	0c 94 19 12 	jmp	0x2432	; 0x2432 <__fp_szero>
    2708:	16 f0       	brts	.+4      	; 0x270e <ldexp+0x72>
    270a:	0c 94 08 14 	jmp	0x2810	; 0x2810 <__fp_mpack>
    270e:	0c 94 d4 11 	jmp	0x23a8	; 0x23a8 <__fp_nan>
    2712:	68 94       	set
    2714:	0c 94 ce 11 	jmp	0x239c	; 0x239c <__fp_inf>

00002718 <log>:
    2718:	0e 94 fe 11 	call	0x23fc	; 0x23fc <__fp_splitA>
    271c:	a8 f3       	brcs	.-22     	; 0x2708 <ldexp+0x6c>
    271e:	99 23       	and	r25, r25
    2720:	c1 f3       	breq	.-16     	; 0x2712 <ldexp+0x76>
    2722:	ae f3       	brts	.-22     	; 0x270e <ldexp+0x72>
    2724:	df 93       	push	r29
    2726:	cf 93       	push	r28
    2728:	1f 93       	push	r17
    272a:	0f 93       	push	r16
    272c:	ff 92       	push	r15
    272e:	c9 2f       	mov	r28, r25
    2730:	dd 27       	eor	r29, r29
    2732:	88 23       	and	r24, r24
    2734:	2a f0       	brmi	.+10     	; 0x2740 <log+0x28>
    2736:	21 97       	sbiw	r28, 0x01	; 1
    2738:	66 0f       	add	r22, r22
    273a:	77 1f       	adc	r23, r23
    273c:	88 1f       	adc	r24, r24
    273e:	da f7       	brpl	.-10     	; 0x2736 <log+0x1e>
    2740:	20 e0       	ldi	r18, 0x00	; 0
    2742:	30 e0       	ldi	r19, 0x00	; 0
    2744:	40 e8       	ldi	r20, 0x80	; 128
    2746:	5f eb       	ldi	r21, 0xBF	; 191
    2748:	9f e3       	ldi	r25, 0x3F	; 63
    274a:	88 39       	cpi	r24, 0x98	; 152
    274c:	20 f0       	brcs	.+8      	; 0x2756 <log+0x3e>
    274e:	80 3e       	cpi	r24, 0xE0	; 224
    2750:	38 f0       	brcs	.+14     	; 0x2760 <log+0x48>
    2752:	21 96       	adiw	r28, 0x01	; 1
    2754:	8f 77       	andi	r24, 0x7F	; 127
    2756:	0e 94 5b 10 	call	0x20b6	; 0x20b6 <__addsf3>
    275a:	ec e7       	ldi	r30, 0x7C	; 124
    275c:	f0 e0       	ldi	r31, 0x00	; 0
    275e:	04 c0       	rjmp	.+8      	; 0x2768 <log+0x50>
    2760:	0e 94 5b 10 	call	0x20b6	; 0x20b6 <__addsf3>
    2764:	e9 ea       	ldi	r30, 0xA9	; 169
    2766:	f0 e0       	ldi	r31, 0x00	; 0
    2768:	0e 94 1b 13 	call	0x2636	; 0x2636 <__fp_powser>
    276c:	8b 01       	movw	r16, r22
    276e:	be 01       	movw	r22, r28
    2770:	ec 01       	movw	r28, r24
    2772:	fb 2e       	mov	r15, r27
    2774:	6f 57       	subi	r22, 0x7F	; 127
    2776:	71 09       	sbc	r23, r1
    2778:	75 95       	asr	r23
    277a:	77 1f       	adc	r23, r23
    277c:	88 0b       	sbc	r24, r24
    277e:	99 0b       	sbc	r25, r25
    2780:	0e 94 6f 11 	call	0x22de	; 0x22de <__floatsisf>
    2784:	28 e1       	ldi	r18, 0x18	; 24
    2786:	32 e7       	ldi	r19, 0x72	; 114
    2788:	41 e3       	ldi	r20, 0x31	; 49
    278a:	5f e3       	ldi	r21, 0x3F	; 63
    278c:	0e 94 37 12 	call	0x246e	; 0x246e <__mulsf3x>
    2790:	af 2d       	mov	r26, r15
    2792:	98 01       	movw	r18, r16
    2794:	ae 01       	movw	r20, r28
    2796:	ff 90       	pop	r15
    2798:	0f 91       	pop	r16
    279a:	1f 91       	pop	r17
    279c:	cf 91       	pop	r28
    279e:	df 91       	pop	r29
    27a0:	0e 94 72 10 	call	0x20e4	; 0x20e4 <__addsf3x>
    27a4:	0c 94 e5 11 	jmp	0x23ca	; 0x23ca <__fp_round>

000027a8 <modf>:
    27a8:	fa 01       	movw	r30, r20
    27aa:	dc 01       	movw	r26, r24
    27ac:	aa 0f       	add	r26, r26
    27ae:	bb 1f       	adc	r27, r27
    27b0:	9b 01       	movw	r18, r22
    27b2:	ac 01       	movw	r20, r24
    27b4:	bf 57       	subi	r27, 0x7F	; 127
    27b6:	28 f4       	brcc	.+10     	; 0x27c2 <modf+0x1a>
    27b8:	22 27       	eor	r18, r18
    27ba:	33 27       	eor	r19, r19
    27bc:	44 27       	eor	r20, r20
    27be:	50 78       	andi	r21, 0x80	; 128
    27c0:	20 c0       	rjmp	.+64     	; 0x2802 <modf+0x5a>
    27c2:	b7 51       	subi	r27, 0x17	; 23
    27c4:	90 f4       	brcc	.+36     	; 0x27ea <modf+0x42>
    27c6:	ab 2f       	mov	r26, r27
    27c8:	00 24       	eor	r0, r0
    27ca:	46 95       	lsr	r20
    27cc:	37 95       	ror	r19
    27ce:	27 95       	ror	r18
    27d0:	01 1c       	adc	r0, r1
    27d2:	a3 95       	inc	r26
    27d4:	d2 f3       	brmi	.-12     	; 0x27ca <modf+0x22>
    27d6:	00 20       	and	r0, r0
    27d8:	71 f0       	breq	.+28     	; 0x27f6 <modf+0x4e>
    27da:	22 0f       	add	r18, r18
    27dc:	33 1f       	adc	r19, r19
    27de:	44 1f       	adc	r20, r20
    27e0:	b3 95       	inc	r27
    27e2:	da f3       	brmi	.-10     	; 0x27da <modf+0x32>
    27e4:	0e d0       	rcall	.+28     	; 0x2802 <modf+0x5a>
    27e6:	0c 94 5a 10 	jmp	0x20b4	; 0x20b4 <__subsf3>
    27ea:	61 30       	cpi	r22, 0x01	; 1
    27ec:	71 05       	cpc	r23, r1
    27ee:	a0 e8       	ldi	r26, 0x80	; 128
    27f0:	8a 07       	cpc	r24, r26
    27f2:	b9 46       	sbci	r27, 0x69	; 105
    27f4:	30 f4       	brcc	.+12     	; 0x2802 <modf+0x5a>
    27f6:	9b 01       	movw	r18, r22
    27f8:	ac 01       	movw	r20, r24
    27fa:	66 27       	eor	r22, r22
    27fc:	77 27       	eor	r23, r23
    27fe:	88 27       	eor	r24, r24
    2800:	90 78       	andi	r25, 0x80	; 128
    2802:	30 96       	adiw	r30, 0x00	; 0
    2804:	21 f0       	breq	.+8      	; 0x280e <modf+0x66>
    2806:	20 83       	st	Z, r18
    2808:	31 83       	std	Z+1, r19	; 0x01
    280a:	42 83       	std	Z+2, r20	; 0x02
    280c:	53 83       	std	Z+3, r21	; 0x03
    280e:	08 95       	ret

00002810 <__fp_mpack>:
    2810:	9f 3f       	cpi	r25, 0xFF	; 255
    2812:	31 f0       	breq	.+12     	; 0x2820 <__fp_mpack_finite+0xc>

00002814 <__fp_mpack_finite>:
    2814:	91 50       	subi	r25, 0x01	; 1
    2816:	20 f4       	brcc	.+8      	; 0x2820 <__fp_mpack_finite+0xc>
    2818:	87 95       	ror	r24
    281a:	77 95       	ror	r23
    281c:	67 95       	ror	r22
    281e:	b7 95       	ror	r27
    2820:	88 0f       	add	r24, r24
    2822:	91 1d       	adc	r25, r1
    2824:	96 95       	lsr	r25
    2826:	87 95       	ror	r24
    2828:	97 f9       	bld	r25, 7
    282a:	08 95       	ret

0000282c <strcmp>:
    282c:	fb 01       	movw	r30, r22
    282e:	dc 01       	movw	r26, r24
    2830:	8d 91       	ld	r24, X+
    2832:	01 90       	ld	r0, Z+
    2834:	80 19       	sub	r24, r0
    2836:	01 10       	cpse	r0, r1
    2838:	d9 f3       	breq	.-10     	; 0x2830 <strcmp+0x4>
    283a:	99 0b       	sbc	r25, r25
    283c:	08 95       	ret

0000283e <_exit>:
    283e:	f8 94       	cli

00002840 <__stop_program>:
    2840:	ff cf       	rjmp	.-2      	; 0x2840 <__stop_program>
