// Seed: 2726295232
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    output tri id_3,
    output tri0 id_4,
    output uwire id_5,
    output wor id_6,
    output uwire id_7,
    input wor id_8,
    output wire id_9,
    input supply1 id_10,
    output wor id_11,
    input wor id_12,
    output supply1 id_13
);
  wire id_15, id_16;
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1,
    input wire id_2,
    output wire id_3
);
  wire id_5;
  module_0(
      id_0, id_2, id_3, id_3, id_3, id_1, id_3, id_1, id_0, id_1, id_2, id_1, id_0, id_3
  );
  wire id_6;
endmodule
