// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1982\sampleModel1982_5_sub\Mysubsystem_18.v
// Created: 2024-08-16 08:09:00
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_18
// Source Path: sampleModel1982_5_sub/Subsystem/Mysubsystem_18
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_18
          (clk,
           reset,
           enb,
           U,
           In2,
           cfblk123,
           Out2,
           Out3);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] U;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] cfblk123;  // uint8
  output  [7:0] Out2;  // uint8
  output  [7:0] Out3;  // uint8


  wire cfblk2_out1;
  wire [31:0] dtc_out;  // ufix32
  wire [7:0] cfblk91_out1;  // uint8
  wire [31:0] cfblk40_add_temp;  // ufix32
  wire [31:0] cfblk40_1;  // ufix32
  wire [31:0] cfblk40_2;  // ufix32
  wire [7:0] cfblk40_out1;  // uint8


  cfblk2 u_cfblk2 (.clk(clk),
                   .reset(reset),
                   .enb(enb),
                   .U(U),  // uint8
                   .Y(cfblk2_out1)
                   );

  assign dtc_out = {31'b0, cfblk2_out1};



  assign cfblk91_out1 = dtc_out[7:0];



  assign cfblk123 = cfblk91_out1;

  assign cfblk40_1 = {24'b0, In2};
  assign cfblk40_2 = {31'b0, cfblk2_out1};
  assign cfblk40_add_temp = cfblk40_1 + cfblk40_2;
  assign cfblk40_out1 = cfblk40_add_temp[7:0];



  assign Out2 = cfblk40_out1;

  assign Out3 = cfblk91_out1;

endmodule  // Mysubsystem_18

