{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589363525466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589363525472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 13 17:52:05 2020 " "Processing started: Wed May 13 17:52:05 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589363525472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363525472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3 -c Lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363525472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589363526074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589363526074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "edge_detect.v" "" { Text "D:/QuartusCode/Lab3/edge_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589363541872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363541872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3 " "Found entity 1: Lab3" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589363541872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363541872 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "init.v(117) " "Verilog HDL information at init.v(117): always construct contains both blocking and non-blocking assignments" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1589363541892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init.v 1 1 " "Found 1 design units, including 1 entities, in source file init.v" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589363541893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363541893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select.v 1 1 " "Found 1 design units, including 1 entities, in source file select.v" { { "Info" "ISGN_ENTITY_NAME" "1 select " "Found entity 1: select" {  } { { "select.v" "" { Text "D:/QuartusCode/Lab3/select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589363541902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363541902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "switch.v 1 1 " "Found 1 design units, including 1 entities, in source file switch.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch " "Found entity 1: switch" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589363541902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363541902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wr_oper.v 1 1 " "Found 1 design units, including 1 entities, in source file wr_oper.v" { { "Info" "ISGN_ENTITY_NAME" "1 WR_Oper " "Found entity 1: WR_Oper" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589363541918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363541918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "show.v 1 1 " "Found 1 design units, including 1 entities, in source file show.v" { { "Info" "ISGN_ENTITY_NAME" "1 Show " "Found entity 1: Show" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589363541918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363541918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.v 1 1 " "Found 1 design units, including 1 entities, in source file ir.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.v" "" { Text "D:/QuartusCode/Lab3/IR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589363541935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363541935 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "flag_busy init.v(96) " "Verilog HDL Implicit Net warning at init.v(96): created implicit net for \"flag_busy\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 96 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589363541935 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "leader_in_range IR.v(40) " "Verilog HDL Implicit Net warning at IR.v(40): created implicit net for \"leader_in_range\"" {  } { { "IR.v" "" { Text "D:/QuartusCode/Lab3/IR.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589363541935 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "logic_in_range IR.v(43) " "Verilog HDL Implicit Net warning at IR.v(43): created implicit net for \"logic_in_range\"" {  } { { "IR.v" "" { Text "D:/QuartusCode/Lab3/IR.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589363541935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3 " "Elaborating entity \"Lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589363542031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init init:ini " "Elaborating entity \"init\" for hierarchy \"init:ini\"" {  } { { "Lab3.v" "ini" { Text "D:/QuartusCode/Lab3/Lab3.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589363542062 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 init.v(191) " "Verilog HDL assignment warning at init.v(191): truncated value with size 32 to match size of target (1)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "init.v(129) " "Verilog HDL Case Statement information at init.v(129): all case item expressions in this case statement are onehot" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ins init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"Ins\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RS init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"RS\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RW init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"RW\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_complete init.v(117) " "Verilog HDL Always Construct warning at init.v(117): inferring latch(es) for variable \"flag_complete\", which holds its previous value in one or more paths through the always construct" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW init.v(117) " "Inferred latch for \"RW\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS init.v(117) " "Inferred latch for \"RS\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[0\] init.v(117) " "Inferred latch for \"Ins\[0\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[1\] init.v(117) " "Inferred latch for \"Ins\[1\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[2\] init.v(117) " "Inferred latch for \"Ins\[2\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[3\] init.v(117) " "Inferred latch for \"Ins\[3\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[4\] init.v(117) " "Inferred latch for \"Ins\[4\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[5\] init.v(117) " "Inferred latch for \"Ins\[5\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[6\] init.v(117) " "Inferred latch for \"Ins\[6\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[7\] init.v(117) " "Inferred latch for \"Ins\[7\]\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S9 init.v(117) " "Inferred latch for \"next_state.S9\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S8 init.v(117) " "Inferred latch for \"next_state.S8\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S7 init.v(117) " "Inferred latch for \"next_state.S7\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S6 init.v(117) " "Inferred latch for \"next_state.S6\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S5 init.v(117) " "Inferred latch for \"next_state.S5\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4 init.v(117) " "Inferred latch for \"next_state.S4\" at init.v(117)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_complete init.v(127) " "Inferred latch for \"flag_complete\" at init.v(127)" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 "|Lab3|init:ini"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WR_Oper init:ini\|WR_Oper:WR_Oper1 " "Elaborating entity \"WR_Oper\" for hierarchy \"init:ini\|WR_Oper:WR_Oper1\"" {  } { { "init.v" "WR_Oper1" { Text "D:/QuartusCode/Lab3/init.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589363542082 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_DATA WR_Oper.v(35) " "Verilog HDL or VHDL warning at WR_Oper.v(35): object \"flag_DATA\" assigned a value but never read" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589363542097 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state WR_Oper.v(47) " "Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542097 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_EN WR_Oper.v(47) " "Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable \"flag_EN\", which holds its previous value in one or more paths through the always construct" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542097 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flag_RS_RW WR_Oper.v(47) " "Verilog HDL Always Construct warning at WR_Oper.v(47): inferring latch(es) for variable \"flag_RS_RW\", which holds its previous value in one or more paths through the always construct" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542097 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_RS_RW WR_Oper.v(47) " "Inferred latch for \"flag_RS_RW\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542097 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_EN WR_Oper.v(47) " "Inferred latch for \"flag_EN\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542097 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S001 WR_Oper.v(47) " "Inferred latch for \"next_state.S001\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542097 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S010 WR_Oper.v(47) " "Inferred latch for \"next_state.S010\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542097 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S100 WR_Oper.v(47) " "Inferred latch for \"next_state.S100\" at WR_Oper.v(47)" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542097 "|Lab3|init:ini|WR_Oper:WR_Oper1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Show Show:Show1 " "Elaborating entity \"Show\" for hierarchy \"Show:Show1\"" {  } { { "Lab3.v" "Show1" { Text "D:/QuartusCode/Lab3/Lab3.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589363542097 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next_state Show.v(76) " "Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable \"next_state\", which holds its previous value in one or more paths through the always construct" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RS Show.v(76) " "Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable \"RS\", which holds its previous value in one or more paths through the always construct" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RW Show.v(76) " "Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable \"RW\", which holds its previous value in one or more paths through the always construct" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Ins Show.v(76) " "Verilog HDL Always Construct warning at Show.v(76): inferring latch(es) for variable \"Ins\", which holds its previous value in one or more paths through the always construct" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[0\] Show.v(76) " "Inferred latch for \"Ins\[0\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[1\] Show.v(76) " "Inferred latch for \"Ins\[1\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[2\] Show.v(76) " "Inferred latch for \"Ins\[2\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[3\] Show.v(76) " "Inferred latch for \"Ins\[3\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[4\] Show.v(76) " "Inferred latch for \"Ins\[4\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[5\] Show.v(76) " "Inferred latch for \"Ins\[5\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[6\] Show.v(76) " "Inferred latch for \"Ins\[6\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ins\[7\] Show.v(76) " "Inferred latch for \"Ins\[7\]\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RW Show.v(76) " "Inferred latch for \"RW\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RS Show.v(76) " "Inferred latch for \"RS\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S20 Show.v(76) " "Inferred latch for \"next_state.S20\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S19 Show.v(76) " "Inferred latch for \"next_state.S19\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S18 Show.v(76) " "Inferred latch for \"next_state.S18\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S17 Show.v(76) " "Inferred latch for \"next_state.S17\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S16 Show.v(76) " "Inferred latch for \"next_state.S16\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S15 Show.v(76) " "Inferred latch for \"next_state.S15\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S14 Show.v(76) " "Inferred latch for \"next_state.S14\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S13 Show.v(76) " "Inferred latch for \"next_state.S13\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S12 Show.v(76) " "Inferred latch for \"next_state.S12\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S11 Show.v(76) " "Inferred latch for \"next_state.S11\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S10 Show.v(76) " "Inferred latch for \"next_state.S10\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S10_adr Show.v(76) " "Inferred latch for \"next_state.S10_adr\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S9 Show.v(76) " "Inferred latch for \"next_state.S9\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S8 Show.v(76) " "Inferred latch for \"next_state.S8\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S7 Show.v(76) " "Inferred latch for \"next_state.S7\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S6 Show.v(76) " "Inferred latch for \"next_state.S6\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S5 Show.v(76) " "Inferred latch for \"next_state.S5\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S4 Show.v(76) " "Inferred latch for \"next_state.S4\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S3 Show.v(76) " "Inferred latch for \"next_state.S3\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S2 Show.v(76) " "Inferred latch for \"next_state.S2\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S1 Show.v(76) " "Inferred latch for \"next_state.S1\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.00001 Show.v(76) " "Inferred latch for \"next_state.00001\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state.S0_adr Show.v(76) " "Inferred latch for \"next_state.S0_adr\" at Show.v(76)" {  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 "|Lab3|Show:Show1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select Show:Show1\|select:slect_8 " "Elaborating entity \"select\" for hierarchy \"Show:Show1\|select:slect_8\"" {  } { { "Show.v" "slect_8" { Text "D:/QuartusCode/Lab3/Show.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589363542113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:IR1 " "Elaborating entity \"IR\" for hierarchy \"IR:IR1\"" {  } { { "Lab3.v" "IR1" { Text "D:/QuartusCode/Lab3/Lab3.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589363542130 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 IR.v(148) " "Verilog HDL assignment warning at IR.v(148): truncated value with size 32 to match size of target (5)" {  } { { "IR.v" "" { Text "D:/QuartusCode/Lab3/IR.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1589363542146 "|Lab3|IR:IR1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect IR:IR1\|edge_detect:edge1 " "Elaborating entity \"edge_detect\" for hierarchy \"IR:IR1\|edge_detect:edge1\"" {  } { { "IR.v" "edge1" { Text "D:/QuartusCode/Lab3/IR.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589363542146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch switch:switch1 " "Elaborating entity \"switch\" for hierarchy \"switch:switch1\"" {  } { { "Lab3.v" "switch1" { Text "D:/QuartusCode/Lab3/Lab3.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589363542146 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|WR_Oper:WR_Oper1\|next_state.S001_627 init:ini\|WR_Oper:WR_Oper1\|flag_EN " "Duplicate LATCH primitive \"init:ini\|WR_Oper:WR_Oper1\|next_state.S001_627\" merged with LATCH primitive \"init:ini\|WR_Oper:WR_Oper1\|flag_EN\"" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589363544071 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Show:Show1\|WR_Oper:WR_Oper2\|next_state.S001_627 Show:Show1\|WR_Oper:WR_Oper2\|flag_EN " "Duplicate LATCH primitive \"Show:Show1\|WR_Oper:WR_Oper2\|next_state.S001_627\" merged with LATCH primitive \"Show:Show1\|WR_Oper:WR_Oper2\|flag_EN\"" {  } { { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 47 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589363544071 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|next_state.S6_782 init:ini\|Ins\[0\] " "Duplicate LATCH primitive \"init:ini\|next_state.S6_782\" merged with LATCH primitive \"init:ini\|Ins\[0\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589363544071 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|Ins\[2\] init:ini\|Ins\[1\] " "Duplicate LATCH primitive \"init:ini\|Ins\[2\]\" merged with LATCH primitive \"init:ini\|Ins\[1\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589363544071 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|next_state.S4_790 init:ini\|Ins\[4\] " "Duplicate LATCH primitive \"init:ini\|next_state.S4_790\" merged with LATCH primitive \"init:ini\|Ins\[4\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589363544071 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "init:ini\|Ins\[5\] init:ini\|Ins\[4\] " "Duplicate LATCH primitive \"init:ini\|Ins\[5\]\" merged with LATCH primitive \"init:ini\|Ins\[4\]\"" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 117 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589363544071 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1589363544071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Show:Show1\|Ins\[4\] " "Latch Show:Show1\|Ins\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589363544071 ""}  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589363544071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Show:Show1\|Ins\[5\] " "Latch Show:Show1\|Ins\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rst_n " "Ports D and ENA on the latch are fed by the same signal rst_n" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1589363544071 ""}  } { { "Show.v" "" { Text "D:/QuartusCode/Lab3/Show.v" 76 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1589363544071 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } } { "WR_Oper.v" "" { Text "D:/QuartusCode/Lab3/WR_Oper.v" 107 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1589363544071 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1589363544071 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_EN switch:switch1\|LCD_EN~_emulated switch:switch1\|LCD_EN~1 " "Register \"switch:switch1\|LCD_EN\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_EN~_emulated\" and latch \"switch:switch1\|LCD_EN~1\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 37 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589363544083 "|Lab3|switch:switch1|LCD_EN"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[0\] switch:switch1\|LCD_DATA\[0\]~_emulated switch:switch1\|LCD_DATA\[0\]~1 " "Register \"switch:switch1\|LCD_DATA\[0\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[0\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[0\]~1\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589363544083 "|Lab3|switch:switch1|LCD_DATA[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[1\] switch:switch1\|LCD_DATA\[1\]~_emulated switch:switch1\|LCD_DATA\[1\]~5 " "Register \"switch:switch1\|LCD_DATA\[1\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[1\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[1\]~5\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589363544083 "|Lab3|switch:switch1|LCD_DATA[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[2\] switch:switch1\|LCD_DATA\[2\]~_emulated switch:switch1\|LCD_DATA\[2\]~9 " "Register \"switch:switch1\|LCD_DATA\[2\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[2\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[2\]~9\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589363544083 "|Lab3|switch:switch1|LCD_DATA[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[3\] switch:switch1\|LCD_DATA\[3\]~_emulated switch:switch1\|LCD_DATA\[3\]~13 " "Register \"switch:switch1\|LCD_DATA\[3\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[3\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[3\]~13\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589363544083 "|Lab3|switch:switch1|LCD_DATA[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[4\] switch:switch1\|LCD_DATA\[4\]~_emulated switch:switch1\|LCD_DATA\[4\]~17 " "Register \"switch:switch1\|LCD_DATA\[4\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[4\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[4\]~17\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589363544083 "|Lab3|switch:switch1|LCD_DATA[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "switch:switch1\|LCD_DATA\[5\] switch:switch1\|LCD_DATA\[5\]~_emulated switch:switch1\|LCD_DATA\[5\]~21 " "Register \"switch:switch1\|LCD_DATA\[5\]\" is converted into an equivalent circuit using register \"switch:switch1\|LCD_DATA\[5\]~_emulated\" and latch \"switch:switch1\|LCD_DATA\[5\]~21\"" {  } { { "switch.v" "" { Text "D:/QuartusCode/Lab3/switch.v" 60 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1589363544083 "|Lab3|switch:switch1|LCD_DATA[5]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1589363544083 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589363544413 "|Lab3|LCD_RW"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589363544413 "|Lab3|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON GND " "Pin \"LCD_BLON\" is stuck at GND" {  } { { "Lab3.v" "" { Text "D:/QuartusCode/Lab3/Lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589363544413 "|Lab3|LCD_BLON"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589363544413 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589363544561 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "init:ini\|counter\[0\] High " "Register init:ini\|counter\[0\] will power up to High" {  } { { "init.v" "" { Text "D:/QuartusCode/Lab3/init.v" 61 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589363544723 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1589363544723 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "11 " "11 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589363545562 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusCode/Lab3/output_files/Lab3.map.smsg " "Generated suppressed messages file D:/QuartusCode/Lab3/output_files/Lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363545699 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589363545968 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589363545968 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "821 " "Implemented 821 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589363546252 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589363546252 ""} { "Info" "ICUT_CUT_TM_LCELLS" "804 " "Implemented 804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589363546252 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589363546252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589363546307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 13 17:52:26 2020 " "Processing ended: Wed May 13 17:52:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589363546307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589363546307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589363546307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589363546307 ""}
