// Seed: 3838263591
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always if (1) id_2 = 1'h0;
  assign id_4 = id_2 ? 1 : id_2.id_3;
  assign id_2 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9, id_10, id_11, id_12, id_13, id_14;
  module_0(
      id_3, id_11, id_13, id_9
  );
endmodule
