
F303VCT6_main.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ab7c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000540  0800ad08  0800ad08  0001ad08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800b248  0800b248  0001b248  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b24c  0800b24c  0001b24c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000074  20000000  0800b250  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
  7 .bss          000009a8  20000074  20000074  00020074  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000a1c  20000a1c  00020074  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 10 .debug_info   0003815f  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005662  00000000  00000000  00058203  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0001bd8a  00000000  00000000  0005d865  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000010d8  00000000  00000000  000795f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00003af8  00000000  00000000  0007a6c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000f3e4  00000000  00000000  0007e1c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005d97  00000000  00000000  0008d5a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0009333b  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004058  00000000  00000000  000933b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000074 	.word	0x20000074
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800acec 	.word	0x0800acec

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000078 	.word	0x20000078
 80001c4:	0800acec 	.word	0x0800acec

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpun>:
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	d102      	bne.n	8000a7c <__aeabi_dcmpun+0x10>
 8000a76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7a:	d10a      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x20>
 8000a86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8a:	d102      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	f04f 0001 	mov.w	r0, #1
 8000a96:	4770      	bx	lr

08000a98 <__aeabi_d2iz>:
 8000a98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa0:	d215      	bcs.n	8000ace <__aeabi_d2iz+0x36>
 8000aa2:	d511      	bpl.n	8000ac8 <__aeabi_d2iz+0x30>
 8000aa4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aa8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aac:	d912      	bls.n	8000ad4 <__aeabi_d2iz+0x3c>
 8000aae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ab6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	bf18      	it	ne
 8000ac4:	4240      	negne	r0, r0
 8000ac6:	4770      	bx	lr
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	4770      	bx	lr
 8000ace:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad2:	d105      	bne.n	8000ae0 <__aeabi_d2iz+0x48>
 8000ad4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ad8:	bf08      	it	eq
 8000ada:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_d2uiz>:
 8000ae8:	004a      	lsls	r2, r1, #1
 8000aea:	d211      	bcs.n	8000b10 <__aeabi_d2uiz+0x28>
 8000aec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000af0:	d211      	bcs.n	8000b16 <__aeabi_d2uiz+0x2e>
 8000af2:	d50d      	bpl.n	8000b10 <__aeabi_d2uiz+0x28>
 8000af4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000af8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000afc:	d40e      	bmi.n	8000b1c <__aeabi_d2uiz+0x34>
 8000afe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b1a:	d102      	bne.n	8000b22 <__aeabi_d2uiz+0x3a>
 8000b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b20:	4770      	bx	lr
 8000b22:	f04f 0000 	mov.w	r0, #0
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_d2f>:
 8000b28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b30:	bf24      	itt	cs
 8000b32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b3a:	d90d      	bls.n	8000b58 <__aeabi_d2f+0x30>
 8000b3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b50:	bf08      	it	eq
 8000b52:	f020 0001 	biceq.w	r0, r0, #1
 8000b56:	4770      	bx	lr
 8000b58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b5c:	d121      	bne.n	8000ba2 <__aeabi_d2f+0x7a>
 8000b5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b62:	bfbc      	itt	lt
 8000b64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	4770      	bxlt	lr
 8000b6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b72:	f1c2 0218 	rsb	r2, r2, #24
 8000b76:	f1c2 0c20 	rsb	ip, r2, #32
 8000b7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b82:	bf18      	it	ne
 8000b84:	f040 0001 	orrne.w	r0, r0, #1
 8000b88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b94:	ea40 000c 	orr.w	r0, r0, ip
 8000b98:	fa23 f302 	lsr.w	r3, r3, r2
 8000b9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba0:	e7cc      	b.n	8000b3c <__aeabi_d2f+0x14>
 8000ba2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ba6:	d107      	bne.n	8000bb8 <__aeabi_d2f+0x90>
 8000ba8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bac:	bf1e      	ittt	ne
 8000bae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bb6:	4770      	bxne	lr
 8000bb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bca:	4a0e      	ldr	r2, [pc, #56]	; (8000c04 <HAL_InitTick+0x3c>)
 8000bcc:	4b0e      	ldr	r3, [pc, #56]	; (8000c08 <HAL_InitTick+0x40>)
 8000bce:	7812      	ldrb	r2, [r2, #0]
 8000bd0:	681b      	ldr	r3, [r3, #0]
{
 8000bd2:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bd4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bd8:	fbb0 f0f2 	udiv	r0, r0, r2
 8000bdc:	fbb3 f0f0 	udiv	r0, r3, r0
 8000be0:	f000 fd4a 	bl	8001678 <HAL_SYSTICK_Config>
 8000be4:	b908      	cbnz	r0, 8000bea <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000be6:	2d0f      	cmp	r5, #15
 8000be8:	d901      	bls.n	8000bee <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000bea:	2001      	movs	r0, #1
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
}
 8000bec:	bd38      	pop	{r3, r4, r5, pc}
 8000bee:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	4629      	mov	r1, r5
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	f000 fcfc 	bl	80015f4 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000bfc:	4b03      	ldr	r3, [pc, #12]	; (8000c0c <HAL_InitTick+0x44>)
 8000bfe:	4620      	mov	r0, r4
 8000c00:	601d      	str	r5, [r3, #0]
 8000c02:	bd38      	pop	{r3, r4, r5, pc}
 8000c04:	20000000 	.word	0x20000000
 8000c08:	20000008 	.word	0x20000008
 8000c0c:	20000004 	.word	0x20000004

08000c10 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c10:	4a07      	ldr	r2, [pc, #28]	; (8000c30 <HAL_Init+0x20>)
{
 8000c12:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c14:	6813      	ldr	r3, [r2, #0]
 8000c16:	f043 0310 	orr.w	r3, r3, #16
 8000c1a:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c1c:	2003      	movs	r0, #3
 8000c1e:	f000 fcd7 	bl	80015d0 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c22:	2000      	movs	r0, #0
 8000c24:	f7ff ffd0 	bl	8000bc8 <HAL_InitTick>
  HAL_MspInit();
 8000c28:	f007 fb44 	bl	80082b4 <HAL_MspInit>
}
 8000c2c:	2000      	movs	r0, #0
 8000c2e:	bd08      	pop	{r3, pc}
 8000c30:	40022000 	.word	0x40022000

08000c34 <HAL_IncTick>:
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000c34:	4a03      	ldr	r2, [pc, #12]	; (8000c44 <HAL_IncTick+0x10>)
 8000c36:	4b04      	ldr	r3, [pc, #16]	; (8000c48 <HAL_IncTick+0x14>)
 8000c38:	6811      	ldr	r1, [r2, #0]
 8000c3a:	781b      	ldrb	r3, [r3, #0]
 8000c3c:	440b      	add	r3, r1
 8000c3e:	6013      	str	r3, [r2, #0]
 8000c40:	4770      	bx	lr
 8000c42:	bf00      	nop
 8000c44:	200000a0 	.word	0x200000a0
 8000c48:	20000000 	.word	0x20000000

08000c4c <HAL_GetTick>:
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;  
 8000c4c:	4b01      	ldr	r3, [pc, #4]	; (8000c54 <HAL_GetTick+0x8>)
 8000c4e:	6818      	ldr	r0, [r3, #0]
}
 8000c50:	4770      	bx	lr
 8000c52:	bf00      	nop
 8000c54:	200000a0 	.word	0x200000a0

08000c58 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c58:	b538      	push	{r3, r4, r5, lr}
 8000c5a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000c5c:	f7ff fff6 	bl	8000c4c <HAL_GetTick>
  uint32_t wait = Delay;
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c60:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8000c62:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8000c64:	d002      	beq.n	8000c6c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c66:	4b04      	ldr	r3, [pc, #16]	; (8000c78 <HAL_Delay+0x20>)
 8000c68:	781b      	ldrb	r3, [r3, #0]
 8000c6a:	441c      	add	r4, r3
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000c6c:	f7ff ffee 	bl	8000c4c <HAL_GetTick>
 8000c70:	1b40      	subs	r0, r0, r5
 8000c72:	4284      	cmp	r4, r0
 8000c74:	d8fa      	bhi.n	8000c6c <HAL_Delay+0x14>
  {
  }
}
 8000c76:	bd38      	pop	{r3, r4, r5, pc}
 8000c78:	20000000 	.word	0x20000000

08000c7c <HAL_ADC_ConvCpltCallback>:
 8000c7c:	4770      	bx	lr
 8000c7e:	bf00      	nop

08000c80 <HAL_ADC_ConvHalfCpltCallback>:
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop

08000c84 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <ADC_DMAError>:
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000c88:	6a40      	ldr	r0, [r0, #36]	; 0x24
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000c8a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000c8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000c90:	6443      	str	r3, [r0, #68]	; 0x44
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000c92:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8000c94:	f043 0304 	orr.w	r3, r3, #4
 8000c98:	6483      	str	r3, [r0, #72]	; 0x48
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000c9a:	f7ff bff3 	b.w	8000c84 <HAL_ADC_ErrorCallback>
 8000c9e:	bf00      	nop

08000ca0 <ADC_DMAHalfConvCplt>:
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000ca0:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000ca2:	f7ff bfed 	b.w	8000c80 <HAL_ADC_ConvHalfCpltCallback>
 8000ca6:	bf00      	nop

08000ca8 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000ca8:	6a43      	ldr	r3, [r0, #36]	; 0x24
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000caa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000cac:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000cb0:	d118      	bne.n	8000ce4 <ADC_DMAConvCplt+0x3c>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000cb2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000cb4:	6819      	ldr	r1, [r3, #0]
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000cb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000cba:	645a      	str	r2, [r3, #68]	; 0x44
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000cbc:	68ca      	ldr	r2, [r1, #12]
 8000cbe:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8000cc2:	d10c      	bne.n	8000cde <ADC_DMAConvCplt+0x36>
 8000cc4:	69da      	ldr	r2, [r3, #28]
 8000cc6:	b952      	cbnz	r2, 8000cde <ADC_DMAConvCplt+0x36>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000cc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000cca:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000cce:	645a      	str	r2, [r3, #68]	; 0x44
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000cd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000cd2:	04d2      	lsls	r2, r2, #19
 8000cd4:	d403      	bmi.n	8000cde <ADC_DMAConvCplt+0x36>
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000cd6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000cd8:	f042 0201 	orr.w	r2, r2, #1
 8000cdc:	645a      	str	r2, [r3, #68]	; 0x44
    HAL_ADC_ConvCpltCallback(hadc); 
 8000cde:	4618      	mov	r0, r3
 8000ce0:	f7ff bfcc 	b.w	8000c7c <HAL_ADC_ConvCpltCallback>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000ce4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ce6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce8:	4718      	bx	r3
 8000cea:	bf00      	nop

08000cec <HAL_ADC_Init>:
{
 8000cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000cee:	b083      	sub	sp, #12
  __IO uint32_t wait_loop_index = 0U;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	9301      	str	r3, [sp, #4]
  if(hadc == NULL)
 8000cf4:	2800      	cmp	r0, #0
 8000cf6:	f000 80a3 	beq.w	8000e40 <HAL_ADC_Init+0x154>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8000cfa:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000cfc:	f013 0310 	ands.w	r3, r3, #16
 8000d00:	4604      	mov	r4, r0
 8000d02:	d117      	bne.n	8000d34 <HAL_ADC_Init+0x48>
    if (hadc->State == HAL_ADC_STATE_RESET)
 8000d04:	6c45      	ldr	r5, [r0, #68]	; 0x44
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	f000 808d 	beq.w	8000e26 <HAL_ADC_Init+0x13a>
 8000d0c:	6802      	ldr	r2, [r0, #0]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000d0e:	6891      	ldr	r1, [r2, #8]
 8000d10:	00cd      	lsls	r5, r1, #3
 8000d12:	d57c      	bpl.n	8000e0e <HAL_ADC_Init+0x122>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 8000d14:	6891      	ldr	r1, [r2, #8]
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 8000d16:	0088      	lsls	r0, r1, #2
 8000d18:	d479      	bmi.n	8000e0e <HAL_ADC_Init+0x122>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d1a:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000d1c:	06c9      	lsls	r1, r1, #27
 8000d1e:	d400      	bmi.n	8000d22 <HAL_ADC_Init+0x36>
 8000d20:	b163      	cbz	r3, 8000d3c <HAL_ADC_Init+0x50>
    ADC_STATE_CLR_SET(hadc->State,
 8000d22:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000d24:	f023 0312 	bic.w	r3, r3, #18
 8000d28:	f043 0310 	orr.w	r3, r3, #16
    tmp_hal_status = HAL_ERROR; 
 8000d2c:	2001      	movs	r0, #1
    ADC_STATE_CLR_SET(hadc->State,
 8000d2e:	6463      	str	r3, [r4, #68]	; 0x44
}
 8000d30:	b003      	add	sp, #12
 8000d32:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000d34:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8000d36:	06da      	lsls	r2, r3, #27
 8000d38:	d4f3      	bmi.n	8000d22 <HAL_ADC_Init+0x36>
 8000d3a:	6802      	ldr	r2, [r0, #0]
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000d3c:	6890      	ldr	r0, [r2, #8]
      (tmp_hal_status == HAL_OK)                                &&
 8000d3e:	f010 0004 	ands.w	r0, r0, #4
 8000d42:	d1ee      	bne.n	8000d22 <HAL_ADC_Init+0x36>
    ADC_STATE_CLR_SET(hadc->State,
 8000d44:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000d46:	4b95      	ldr	r3, [pc, #596]	; (8000f9c <HAL_ADC_Init+0x2b0>)
 8000d48:	f421 7181 	bic.w	r1, r1, #258	; 0x102
 8000d4c:	f041 0102 	orr.w	r1, r1, #2
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000d50:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
    ADC_STATE_CLR_SET(hadc->State,
 8000d54:	6461      	str	r1, [r4, #68]	; 0x44
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000d56:	f000 80bd 	beq.w	8000ed4 <HAL_ADC_Init+0x1e8>
 8000d5a:	429a      	cmp	r2, r3
 8000d5c:	f000 80b8 	beq.w	8000ed0 <HAL_ADC_Init+0x1e4>
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8000d60:	4b8f      	ldr	r3, [pc, #572]	; (8000fa0 <HAL_ADC_Init+0x2b4>)
 8000d62:	429a      	cmp	r2, r3
 8000d64:	f000 80c6 	beq.w	8000ef4 <HAL_ADC_Init+0x208>
 8000d68:	498e      	ldr	r1, [pc, #568]	; (8000fa4 <HAL_ADC_Init+0x2b8>)
 8000d6a:	428a      	cmp	r2, r1
 8000d6c:	f000 80c3 	beq.w	8000ef6 <HAL_ADC_Init+0x20a>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000d70:	6893      	ldr	r3, [r2, #8]
 8000d72:	f003 0303 	and.w	r3, r3, #3
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d165      	bne.n	8000e46 <HAL_ADC_Init+0x15a>
 8000d7a:	6813      	ldr	r3, [r2, #0]
 8000d7c:	07db      	lsls	r3, r3, #31
 8000d7e:	d562      	bpl.n	8000e46 <HAL_ADC_Init+0x15a>
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8000d80:	6ba7      	ldr	r7, [r4, #56]	; 0x38
 8000d82:	68e1      	ldr	r1, [r4, #12]
 8000d84:	68a3      	ldr	r3, [r4, #8]
 8000d86:	69e6      	ldr	r6, [r4, #28]
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d88:	6a65      	ldr	r5, [r4, #36]	; 0x24
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8000d8a:	2f01      	cmp	r7, #1
 8000d8c:	ea43 0301 	orr.w	r3, r3, r1
 8000d90:	bf18      	it	ne
 8000d92:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8000d96:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000d9a:	2d01      	cmp	r5, #1
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS(hadc->Init.ContinuousConvMode) |
 8000d9c:	ea43 0300 	orr.w	r3, r3, r0
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000da0:	f000 808e 	beq.w	8000ec0 <HAL_ADC_Init+0x1d4>
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000da4:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8000da6:	2901      	cmp	r1, #1
 8000da8:	d00b      	beq.n	8000dc2 <HAL_ADC_Init+0xd6>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000daa:	487d      	ldr	r0, [pc, #500]	; (8000fa0 <HAL_ADC_Init+0x2b4>)
 8000dac:	4282      	cmp	r2, r0
 8000dae:	f000 80a4 	beq.w	8000efa <HAL_ADC_Init+0x20e>
 8000db2:	f500 7080 	add.w	r0, r0, #256	; 0x100
 8000db6:	4282      	cmp	r2, r0
 8000db8:	f000 809f 	beq.w	8000efa <HAL_ADC_Init+0x20e>
 8000dbc:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8000dbe:	4303      	orrs	r3, r0
 8000dc0:	430b      	orrs	r3, r1
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8000dc2:	6891      	ldr	r1, [r2, #8]
 8000dc4:	f011 0f0c 	tst.w	r1, #12
 8000dc8:	d10b      	bne.n	8000de2 <HAL_ADC_Init+0xf6>
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000dca:	68d0      	ldr	r0, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8000dcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8000dce:	69a5      	ldr	r5, [r4, #24]
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000dd0:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8000dd4:	0049      	lsls	r1, r1, #1
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000dd6:	f020 0002 	bic.w	r0, r0, #2
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8000dda:	ea41 3185 	orr.w	r1, r1, r5, lsl #14
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8000dde:	60d0      	str	r0, [r2, #12]
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT(hadc->Init.LowPowerAutoWait)       |
 8000de0:	430b      	orrs	r3, r1
    MODIFY_REG(hadc->Instance->CFGR,
 8000de2:	68d5      	ldr	r5, [r2, #12]
 8000de4:	4970      	ldr	r1, [pc, #448]	; (8000fa8 <HAL_ADC_Init+0x2bc>)
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000de6:	6920      	ldr	r0, [r4, #16]
    MODIFY_REG(hadc->Instance->CFGR,
 8000de8:	4029      	ands	r1, r5
 8000dea:	430b      	orrs	r3, r1
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000dec:	2801      	cmp	r0, #1
    MODIFY_REG(hadc->Instance->CFGR,
 8000dee:	60d3      	str	r3, [r2, #12]
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8000df0:	d05e      	beq.n	8000eb0 <HAL_ADC_Init+0x1c4>
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8000df2:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8000df4:	f023 030f 	bic.w	r3, r3, #15
 8000df8:	6313      	str	r3, [r2, #48]	; 0x30
    ADC_CLEAR_ERRORCODE(hadc);
 8000dfa:	2000      	movs	r0, #0
 8000dfc:	64a0      	str	r0, [r4, #72]	; 0x48
    ADC_STATE_CLR_SET(hadc->State,
 8000dfe:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000e00:	f023 0303 	bic.w	r3, r3, #3
 8000e04:	f043 0301 	orr.w	r3, r3, #1
 8000e08:	6463      	str	r3, [r4, #68]	; 0x44
}
 8000e0a:	b003      	add	sp, #12
 8000e0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      ADC_STATE_CLR_SET(hadc->State,
 8000e0e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000e10:	f023 0312 	bic.w	r3, r3, #18
 8000e14:	f043 0310 	orr.w	r3, r3, #16
 8000e18:	6463      	str	r3, [r4, #68]	; 0x44
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000e1a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000e1c:	f043 0301 	orr.w	r3, r3, #1
 8000e20:	64a3      	str	r3, [r4, #72]	; 0x48
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e22:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000e24:	e77d      	b.n	8000d22 <HAL_ADC_Init+0x36>
      ADC_CLEAR_ERRORCODE(hadc);
 8000e26:	6485      	str	r5, [r0, #72]	; 0x48
      hadc->InjectionConfig.ChannelCount = 0U;
 8000e28:	6505      	str	r5, [r0, #80]	; 0x50
      hadc->InjectionConfig.ContextQueue = 0U;
 8000e2a:	64c5      	str	r5, [r0, #76]	; 0x4c
      hadc->Lock = HAL_UNLOCKED;
 8000e2c:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
      HAL_ADC_MspInit(hadc);
 8000e30:	f003 fc94 	bl	800475c <HAL_ADC_MspInit>
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8000e34:	6822      	ldr	r2, [r4, #0]
 8000e36:	6893      	ldr	r3, [r2, #8]
 8000e38:	00db      	lsls	r3, r3, #3
 8000e3a:	d50c      	bpl.n	8000e56 <HAL_ADC_Init+0x16a>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	e766      	b.n	8000d0e <HAL_ADC_Init+0x22>
    return HAL_ERROR;
 8000e40:	2001      	movs	r0, #1
}
 8000e42:	b003      	add	sp, #12
 8000e44:	bdf0      	pop	{r4, r5, r6, r7, pc}
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000e46:	4d59      	ldr	r5, [pc, #356]	; (8000fac <HAL_ADC_Init+0x2c0>)
      MODIFY_REG(tmpADC_Common->CCR       ,
 8000e48:	68ab      	ldr	r3, [r5, #8]
 8000e4a:	6861      	ldr	r1, [r4, #4]
 8000e4c:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8000e50:	430b      	orrs	r3, r1
 8000e52:	60ab      	str	r3, [r5, #8]
 8000e54:	e794      	b.n	8000d80 <HAL_ADC_Init+0x94>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000e56:	6893      	ldr	r3, [r2, #8]
 8000e58:	f003 0303 	and.w	r3, r3, #3
 8000e5c:	2b01      	cmp	r3, #1
 8000e5e:	d063      	beq.n	8000f28 <HAL_ADC_Init+0x23c>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000e60:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000e62:	06de      	lsls	r6, r3, #27
 8000e64:	d4ea      	bmi.n	8000e3c <HAL_ADC_Init+0x150>
          ADC_STATE_CLR_SET(hadc->State,
 8000e66:	6c61      	ldr	r1, [r4, #68]	; 0x44
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e68:	4b51      	ldr	r3, [pc, #324]	; (8000fb0 <HAL_ADC_Init+0x2c4>)
 8000e6a:	4852      	ldr	r0, [pc, #328]	; (8000fb4 <HAL_ADC_Init+0x2c8>)
 8000e6c:	681b      	ldr	r3, [r3, #0]
          ADC_STATE_CLR_SET(hadc->State,
 8000e6e:	f421 5188 	bic.w	r1, r1, #4352	; 0x1100
 8000e72:	f021 0102 	bic.w	r1, r1, #2
 8000e76:	f041 0102 	orr.w	r1, r1, #2
 8000e7a:	6461      	str	r1, [r4, #68]	; 0x44
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8000e7c:	6891      	ldr	r1, [r2, #8]
 8000e7e:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8000e82:	6091      	str	r1, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e84:	fba0 1303 	umull	r1, r3, r0, r3
 8000e88:	0c9b      	lsrs	r3, r3, #18
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000e8a:	6891      	ldr	r1, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e8c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8000e90:	005b      	lsls	r3, r3, #1
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8000e92:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8000e96:	6091      	str	r1, [r2, #8]
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000e98:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000e9a:	9b01      	ldr	r3, [sp, #4]
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	f43f af36 	beq.w	8000d0e <HAL_ADC_Init+0x22>
            wait_loop_index--;
 8000ea2:	9b01      	ldr	r3, [sp, #4]
 8000ea4:	3b01      	subs	r3, #1
 8000ea6:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000ea8:	9b01      	ldr	r3, [sp, #4]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d1f9      	bne.n	8000ea2 <HAL_ADC_Init+0x1b6>
 8000eae:	e72e      	b.n	8000d0e <HAL_ADC_Init+0x22>
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8000eb0:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8000eb2:	6a23      	ldr	r3, [r4, #32]
 8000eb4:	f021 010f 	bic.w	r1, r1, #15
 8000eb8:	3b01      	subs	r3, #1
 8000eba:	430b      	orrs	r3, r1
 8000ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ebe:	e79c      	b.n	8000dfa <HAL_ADC_Init+0x10e>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000ec0:	bb3e      	cbnz	r6, 8000f12 <HAL_ADC_Init+0x226>
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8000ec2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8000ec4:	3901      	subs	r1, #1
 8000ec6:	ea43 4341 	orr.w	r3, r3, r1, lsl #17
 8000eca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000ece:	e769      	b.n	8000da4 <HAL_ADC_Init+0xb8>
 8000ed0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ed4:	4d38      	ldr	r5, [pc, #224]	; (8000fb8 <HAL_ADC_Init+0x2cc>)
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000ed6:	6891      	ldr	r1, [r2, #8]
 8000ed8:	f001 0103 	and.w	r1, r1, #3
 8000edc:	2901      	cmp	r1, #1
 8000ede:	d058      	beq.n	8000f92 <HAL_ADC_Init+0x2a6>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8000ee0:	6899      	ldr	r1, [r3, #8]
 8000ee2:	f001 0103 	and.w	r1, r1, #3
 8000ee6:	2901      	cmp	r1, #1
 8000ee8:	d1ae      	bne.n	8000e48 <HAL_ADC_Init+0x15c>
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	07de      	lsls	r6, r3, #31
 8000eee:	f53f af47 	bmi.w	8000d80 <HAL_ADC_Init+0x94>
 8000ef2:	e7a9      	b.n	8000e48 <HAL_ADC_Init+0x15c>
 8000ef4:	4b2b      	ldr	r3, [pc, #172]	; (8000fa4 <HAL_ADC_Init+0x2b8>)
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8000ef6:	4d2d      	ldr	r5, [pc, #180]	; (8000fac <HAL_ADC_Init+0x2c0>)
 8000ef8:	e7ed      	b.n	8000ed6 <HAL_ADC_Init+0x1ea>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000efa:	f5b1 7f30 	cmp.w	r1, #704	; 0x2c0
 8000efe:	d026      	beq.n	8000f4e <HAL_ADC_Init+0x262>
 8000f00:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8000f04:	d03f      	beq.n	8000f86 <HAL_ADC_Init+0x29a>
 8000f06:	f5b1 7fe0 	cmp.w	r1, #448	; 0x1c0
 8000f0a:	bf08      	it	eq
 8000f0c:	f44f 7180 	moveq.w	r1, #256	; 0x100
 8000f10:	e754      	b.n	8000dbc <HAL_ADC_Init+0xd0>
        ADC_STATE_CLR_SET(hadc->State,
 8000f12:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000f14:	f021 0122 	bic.w	r1, r1, #34	; 0x22
 8000f18:	f041 0120 	orr.w	r1, r1, #32
 8000f1c:	6461      	str	r1, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f1e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8000f20:	f041 0101 	orr.w	r1, r1, #1
 8000f24:	64a1      	str	r1, [r4, #72]	; 0x48
 8000f26:	e73d      	b.n	8000da4 <HAL_ADC_Init+0xb8>
  if (ADC_IS_ENABLE(hadc) != RESET )
 8000f28:	6813      	ldr	r3, [r2, #0]
 8000f2a:	07df      	lsls	r7, r3, #31
 8000f2c:	d598      	bpl.n	8000e60 <HAL_ADC_Init+0x174>
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 8000f2e:	6893      	ldr	r3, [r2, #8]
 8000f30:	f003 030d 	and.w	r3, r3, #13
 8000f34:	2b01      	cmp	r3, #1
 8000f36:	d00d      	beq.n	8000f54 <HAL_ADC_Init+0x268>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f38:	6c63      	ldr	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f3a:	f043 0310 	orr.w	r3, r3, #16
 8000f3e:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000f40:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8000f42:	f043 0301 	orr.w	r3, r3, #1
 8000f46:	64a3      	str	r3, [r4, #72]	; 0x48
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f48:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e6df      	b.n	8000d0e <HAL_ADC_Init+0x22>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000f4e:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8000f52:	e733      	b.n	8000dbc <HAL_ADC_Init+0xd0>
      __HAL_ADC_DISABLE(hadc);
 8000f54:	6893      	ldr	r3, [r2, #8]
 8000f56:	2103      	movs	r1, #3
 8000f58:	f043 0302 	orr.w	r3, r3, #2
 8000f5c:	6093      	str	r3, [r2, #8]
 8000f5e:	6011      	str	r1, [r2, #0]
    tickstart = HAL_GetTick();
 8000f60:	f7ff fe74 	bl	8000c4c <HAL_GetTick>
 8000f64:	4605      	mov	r5, r0
 8000f66:	e004      	b.n	8000f72 <HAL_ADC_Init+0x286>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000f68:	f7ff fe70 	bl	8000c4c <HAL_GetTick>
 8000f6c:	1b40      	subs	r0, r0, r5
 8000f6e:	2802      	cmp	r0, #2
 8000f70:	d80c      	bhi.n	8000f8c <HAL_ADC_Init+0x2a0>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8000f72:	6822      	ldr	r2, [r4, #0]
 8000f74:	6893      	ldr	r3, [r2, #8]
 8000f76:	f013 0301 	ands.w	r3, r3, #1
 8000f7a:	d1f5      	bne.n	8000f68 <HAL_ADC_Init+0x27c>
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000f7c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8000f7e:	06c9      	lsls	r1, r1, #27
 8000f80:	f53f aec5 	bmi.w	8000d0e <HAL_ADC_Init+0x22>
 8000f84:	e76f      	b.n	8000e66 <HAL_ADC_Init+0x17a>
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 8000f86:	f44f 7130 	mov.w	r1, #704	; 0x2c0
 8000f8a:	e717      	b.n	8000dbc <HAL_ADC_Init+0xd0>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000f8c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000f8e:	6822      	ldr	r2, [r4, #0]
 8000f90:	e7d3      	b.n	8000f3a <HAL_ADC_Init+0x24e>
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8000f92:	6811      	ldr	r1, [r2, #0]
 8000f94:	07cf      	lsls	r7, r1, #31
 8000f96:	f53f aef3 	bmi.w	8000d80 <HAL_ADC_Init+0x94>
 8000f9a:	e7a1      	b.n	8000ee0 <HAL_ADC_Init+0x1f4>
 8000f9c:	50000100 	.word	0x50000100
 8000fa0:	50000400 	.word	0x50000400
 8000fa4:	50000500 	.word	0x50000500
 8000fa8:	fff0c007 	.word	0xfff0c007
 8000fac:	50000700 	.word	0x50000700
 8000fb0:	20000008 	.word	0x20000008
 8000fb4:	431bde83 	.word	0x431bde83
 8000fb8:	50000300 	.word	0x50000300

08000fbc <HAL_ADC_Start_DMA>:
{
 8000fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000fc0:	6805      	ldr	r5, [r0, #0]
 8000fc2:	68ac      	ldr	r4, [r5, #8]
 8000fc4:	0767      	lsls	r7, r4, #29
 8000fc6:	d502      	bpl.n	8000fce <HAL_ADC_Start_DMA+0x12>
    tmp_hal_status = HAL_BUSY;
 8000fc8:	2002      	movs	r0, #2
 8000fca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hadc);
 8000fce:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d0f8      	beq.n	8000fc8 <HAL_ADC_Start_DMA+0xc>
 8000fd6:	2301      	movs	r3, #1
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8000fd8:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
    __HAL_LOCK(hadc);
 8000fdc:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 8000fe0:	d025      	beq.n	800102e <HAL_ADC_Start_DMA+0x72>
 8000fe2:	4b54      	ldr	r3, [pc, #336]	; (8001134 <HAL_ADC_Start_DMA+0x178>)
 8000fe4:	429d      	cmp	r5, r3
 8000fe6:	d022      	beq.n	800102e <HAL_ADC_Start_DMA+0x72>
 8000fe8:	4b53      	ldr	r3, [pc, #332]	; (8001138 <HAL_ADC_Start_DMA+0x17c>)
 8000fea:	689b      	ldr	r3, [r3, #8]
 8000fec:	f013 0f1f 	tst.w	r3, #31
 8000ff0:	bf0c      	ite	eq
 8000ff2:	2301      	moveq	r3, #1
 8000ff4:	2300      	movne	r3, #0
 8000ff6:	4690      	mov	r8, r2
 8000ff8:	460f      	mov	r7, r1
 8000ffa:	4604      	mov	r4, r0
 8000ffc:	b92b      	cbnz	r3, 800100a <HAL_ADC_Start_DMA+0x4e>
      __HAL_UNLOCK(hadc);
 8000ffe:	2300      	movs	r3, #0
 8001000:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      tmp_hal_status = HAL_ERROR;
 8001004:	2001      	movs	r0, #1
 8001006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (ADC_IS_ENABLE(hadc) == RESET)
 800100a:	68ab      	ldr	r3, [r5, #8]
 800100c:	f003 0303 	and.w	r3, r3, #3
 8001010:	2b01      	cmp	r3, #1
 8001012:	d014      	beq.n	800103e <HAL_ADC_Start_DMA+0x82>
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 8001014:	68aa      	ldr	r2, [r5, #8]
 8001016:	4b49      	ldr	r3, [pc, #292]	; (800113c <HAL_ADC_Start_DMA+0x180>)
 8001018:	421a      	tst	r2, r3
 800101a:	d06b      	beq.n	80010f4 <HAL_ADC_Start_DMA+0x138>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800101c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800101e:	f043 0310 	orr.w	r3, r3, #16
 8001022:	6463      	str	r3, [r4, #68]	; 0x44
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001024:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001026:	f043 0301 	orr.w	r3, r3, #1
 800102a:	64a3      	str	r3, [r4, #72]	; 0x48
 800102c:	e7e7      	b.n	8000ffe <HAL_ADC_Start_DMA+0x42>
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 800102e:	4b44      	ldr	r3, [pc, #272]	; (8001140 <HAL_ADC_Start_DMA+0x184>)
 8001030:	689b      	ldr	r3, [r3, #8]
 8001032:	f013 0f1f 	tst.w	r3, #31
 8001036:	bf0c      	ite	eq
 8001038:	2301      	moveq	r3, #1
 800103a:	2300      	movne	r3, #0
 800103c:	e7db      	b.n	8000ff6 <HAL_ADC_Start_DMA+0x3a>
  if (ADC_IS_ENABLE(hadc) == RESET)
 800103e:	682b      	ldr	r3, [r5, #0]
 8001040:	07de      	lsls	r6, r3, #31
 8001042:	d5e7      	bpl.n	8001014 <HAL_ADC_Start_DMA+0x58>
        ADC_STATE_CLR_SET(hadc->State,
 8001044:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001046:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800104a:	f023 0301 	bic.w	r3, r3, #1
 800104e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001052:	f1b5 4fa0 	cmp.w	r5, #1342177280	; 0x50000000
        ADC_STATE_CLR_SET(hadc->State,
 8001056:	6463      	str	r3, [r4, #68]	; 0x44
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001058:	d042      	beq.n	80010e0 <HAL_ADC_Start_DMA+0x124>
 800105a:	4b36      	ldr	r3, [pc, #216]	; (8001134 <HAL_ADC_Start_DMA+0x178>)
 800105c:	429d      	cmp	r5, r3
 800105e:	d05b      	beq.n	8001118 <HAL_ADC_Start_DMA+0x15c>
 8001060:	f503 63c0 	add.w	r3, r3, #1536	; 0x600
 8001064:	689b      	ldr	r3, [r3, #8]
 8001066:	06d9      	lsls	r1, r3, #27
 8001068:	d03c      	beq.n	80010e4 <HAL_ADC_Start_DMA+0x128>
 800106a:	4a36      	ldr	r2, [pc, #216]	; (8001144 <HAL_ADC_Start_DMA+0x188>)
 800106c:	4295      	cmp	r5, r2
 800106e:	d039      	beq.n	80010e4 <HAL_ADC_Start_DMA+0x128>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001070:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001072:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001076:	6463      	str	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001078:	68d3      	ldr	r3, [r2, #12]
 800107a:	f3c3 6340 	ubfx	r3, r3, #25, #1
 800107e:	b12b      	cbz	r3, 800108c <HAL_ADC_Start_DMA+0xd0>
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001080:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001082:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001086:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800108a:	6463      	str	r3, [r4, #68]	; 0x44
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800108c:	6c63      	ldr	r3, [r4, #68]	; 0x44
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800108e:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8001090:	492d      	ldr	r1, [pc, #180]	; (8001148 <HAL_ADC_Start_DMA+0x18c>)
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001092:	4a2e      	ldr	r2, [pc, #184]	; (800114c <HAL_ADC_Start_DMA+0x190>)
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001094:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001098:	bf1c      	itt	ne
 800109a:	6ca3      	ldrne	r3, [r4, #72]	; 0x48
 800109c:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80010a0:	64a3      	str	r3, [r4, #72]	; 0x48
        __HAL_UNLOCK(hadc);
 80010a2:	2600      	movs	r6, #0
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80010a4:	4b2a      	ldr	r3, [pc, #168]	; (8001150 <HAL_ADC_Start_DMA+0x194>)
        __HAL_UNLOCK(hadc);
 80010a6:	f884 6040 	strb.w	r6, [r4, #64]	; 0x40
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80010aa:	62c3      	str	r3, [r0, #44]	; 0x2c
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80010ac:	231c      	movs	r3, #28
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80010ae:	6281      	str	r1, [r0, #40]	; 0x28
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80010b0:	6302      	str	r2, [r0, #48]	; 0x30
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80010b2:	602b      	str	r3, [r5, #0]
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80010b4:	686b      	ldr	r3, [r5, #4]
 80010b6:	f043 0310 	orr.w	r3, r3, #16
 80010ba:	606b      	str	r3, [r5, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80010bc:	68e9      	ldr	r1, [r5, #12]
 80010be:	f041 0101 	orr.w	r1, r1, #1
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80010c2:	4643      	mov	r3, r8
 80010c4:	463a      	mov	r2, r7
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80010c6:	60e9      	str	r1, [r5, #12]
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80010c8:	f105 0140 	add.w	r1, r5, #64	; 0x40
 80010cc:	f000 fb46 	bl	800175c <HAL_DMA_Start_IT>
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 80010d0:	6822      	ldr	r2, [r4, #0]
 80010d2:	6893      	ldr	r3, [r2, #8]
 80010d4:	f043 0304 	orr.w	r3, r3, #4
 80010d8:	4630      	mov	r0, r6
 80010da:	6093      	str	r3, [r2, #8]
 80010dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80010e0:	4b17      	ldr	r3, [pc, #92]	; (8001140 <HAL_ADC_Start_DMA+0x184>)
 80010e2:	689b      	ldr	r3, [r3, #8]
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80010e4:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80010e6:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80010ea:	6463      	str	r3, [r4, #68]	; 0x44
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 80010ec:	68eb      	ldr	r3, [r5, #12]
 80010ee:	019a      	lsls	r2, r3, #6
 80010f0:	d5cc      	bpl.n	800108c <HAL_ADC_Start_DMA+0xd0>
 80010f2:	e7c5      	b.n	8001080 <HAL_ADC_Start_DMA+0xc4>
    __HAL_ADC_ENABLE(hadc);
 80010f4:	68ab      	ldr	r3, [r5, #8]
 80010f6:	f043 0301 	orr.w	r3, r3, #1
 80010fa:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();  
 80010fc:	f7ff fda6 	bl	8000c4c <HAL_GetTick>
 8001100:	4606      	mov	r6, r0
 8001102:	e004      	b.n	800110e <HAL_ADC_Start_DMA+0x152>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001104:	f7ff fda2 	bl	8000c4c <HAL_GetTick>
 8001108:	1b80      	subs	r0, r0, r6
 800110a:	2802      	cmp	r0, #2
 800110c:	d886      	bhi.n	800101c <HAL_ADC_Start_DMA+0x60>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800110e:	6825      	ldr	r5, [r4, #0]
 8001110:	682b      	ldr	r3, [r5, #0]
 8001112:	07d8      	lsls	r0, r3, #31
 8001114:	d5f6      	bpl.n	8001104 <HAL_ADC_Start_DMA+0x148>
 8001116:	e795      	b.n	8001044 <HAL_ADC_Start_DMA+0x88>
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001118:	4b09      	ldr	r3, [pc, #36]	; (8001140 <HAL_ADC_Start_DMA+0x184>)
 800111a:	689b      	ldr	r3, [r3, #8]
 800111c:	06db      	lsls	r3, r3, #27
 800111e:	d0e1      	beq.n	80010e4 <HAL_ADC_Start_DMA+0x128>
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001120:	6c63      	ldr	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001122:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001126:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800112a:	6463      	str	r3, [r4, #68]	; 0x44
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800112c:	68d3      	ldr	r3, [r2, #12]
 800112e:	f3c3 6340 	ubfx	r3, r3, #25, #1
 8001132:	e7a4      	b.n	800107e <HAL_ADC_Start_DMA+0xc2>
 8001134:	50000100 	.word	0x50000100
 8001138:	50000700 	.word	0x50000700
 800113c:	8000003f 	.word	0x8000003f
 8001140:	50000300 	.word	0x50000300
 8001144:	50000400 	.word	0x50000400
 8001148:	08000ca9 	.word	0x08000ca9
 800114c:	08000c89 	.word	0x08000c89
 8001150:	08000ca1 	.word	0x08000ca1

08001154 <HAL_ADC_ConfigChannel>:
{
 8001154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001156:	4603      	mov	r3, r0
 8001158:	b083      	sub	sp, #12
  __HAL_LOCK(hadc);
 800115a:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
  __IO uint32_t wait_loop_index = 0U;
 800115e:	2000      	movs	r0, #0
  __HAL_LOCK(hadc);
 8001160:	2a01      	cmp	r2, #1
  __IO uint32_t wait_loop_index = 0U;
 8001162:	9001      	str	r0, [sp, #4]
  __HAL_LOCK(hadc);
 8001164:	d047      	beq.n	80011f6 <HAL_ADC_ConfigChannel+0xa2>
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001166:	681a      	ldr	r2, [r3, #0]
  if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001168:	68cc      	ldr	r4, [r1, #12]
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800116a:	6895      	ldr	r5, [r2, #8]
  __HAL_LOCK(hadc);
 800116c:	2001      	movs	r0, #1
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 800116e:	076f      	lsls	r7, r5, #29
  __HAL_LOCK(hadc);
 8001170:	f883 0040 	strb.w	r0, [r3, #64]	; 0x40
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001174:	d508      	bpl.n	8001188 <HAL_ADC_ConfigChannel+0x34>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001176:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001178:	f042 0220 	orr.w	r2, r2, #32
 800117c:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_UNLOCK(hadc);
 800117e:	2200      	movs	r2, #0
 8001180:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8001184:	b003      	add	sp, #12
 8001186:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if (sConfig->Rank < 5U)
 8001188:	6848      	ldr	r0, [r1, #4]
 800118a:	2804      	cmp	r0, #4
 800118c:	d936      	bls.n	80011fc <HAL_ADC_ConfigChannel+0xa8>
    else if (sConfig->Rank < 10U)
 800118e:	2809      	cmp	r0, #9
 8001190:	d87b      	bhi.n	800128a <HAL_ADC_ConfigChannel+0x136>
      MODIFY_REG(hadc->Instance->SQR2,
 8001192:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001196:	0040      	lsls	r0, r0, #1
 8001198:	381e      	subs	r0, #30
 800119a:	6b56      	ldr	r6, [r2, #52]	; 0x34
 800119c:	680d      	ldr	r5, [r1, #0]
 800119e:	271f      	movs	r7, #31
 80011a0:	4087      	lsls	r7, r0
 80011a2:	ea26 0607 	bic.w	r6, r6, r7
 80011a6:	fa05 f000 	lsl.w	r0, r5, r0
 80011aa:	4330      	orrs	r0, r6
 80011ac:	6350      	str	r0, [r2, #52]	; 0x34
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80011ae:	6890      	ldr	r0, [r2, #8]
 80011b0:	f010 0f0c 	tst.w	r0, #12
 80011b4:	d133      	bne.n	800121e <HAL_ADC_ConfigChannel+0xca>
    if (sConfig->Channel >= ADC_CHANNEL_10)
 80011b6:	2d09      	cmp	r5, #9
 80011b8:	d959      	bls.n	800126e <HAL_ADC_ConfigChannel+0x11a>
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 80011ba:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 80011be:	3f1e      	subs	r7, #30
 80011c0:	6990      	ldr	r0, [r2, #24]
 80011c2:	688e      	ldr	r6, [r1, #8]
 80011c4:	f04f 0e07 	mov.w	lr, #7
 80011c8:	fa0e fe07 	lsl.w	lr, lr, r7
 80011cc:	ea20 000e 	bic.w	r0, r0, lr
 80011d0:	40be      	lsls	r6, r7
 80011d2:	4330      	orrs	r0, r6
 80011d4:	6190      	str	r0, [r2, #24]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80011d6:	68d0      	ldr	r0, [r2, #12]
    switch (sConfig->OffsetNumber)
 80011d8:	690e      	ldr	r6, [r1, #16]
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80011da:	694f      	ldr	r7, [r1, #20]
 80011dc:	f3c0 00c1 	ubfx	r0, r0, #3, #2
 80011e0:	0040      	lsls	r0, r0, #1
    switch (sConfig->OffsetNumber)
 80011e2:	3e01      	subs	r6, #1
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 80011e4:	fa07 f000 	lsl.w	r0, r7, r0
    switch (sConfig->OffsetNumber)
 80011e8:	2e03      	cmp	r6, #3
 80011ea:	f200 80d2 	bhi.w	8001392 <HAL_ADC_ConfigChannel+0x23e>
 80011ee:	e8df f006 	tbb	[pc, r6]
 80011f2:	7e88      	.short	0x7e88
 80011f4:	6a74      	.short	0x6a74
  __HAL_LOCK(hadc);
 80011f6:	2002      	movs	r0, #2
}
 80011f8:	b003      	add	sp, #12
 80011fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
      MODIFY_REG(hadc->Instance->SQR1,
 80011fc:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001200:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8001202:	680d      	ldr	r5, [r1, #0]
 8001204:	0040      	lsls	r0, r0, #1
 8001206:	271f      	movs	r7, #31
 8001208:	4087      	lsls	r7, r0
 800120a:	ea26 0607 	bic.w	r6, r6, r7
 800120e:	fa05 f000 	lsl.w	r0, r5, r0
 8001212:	4330      	orrs	r0, r6
 8001214:	6310      	str	r0, [r2, #48]	; 0x30
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001216:	6890      	ldr	r0, [r2, #8]
 8001218:	f010 0f0c 	tst.w	r0, #12
 800121c:	d0cb      	beq.n	80011b6 <HAL_ADC_ConfigChannel+0x62>
  if (ADC_IS_ENABLE(hadc) == RESET)
 800121e:	6890      	ldr	r0, [r2, #8]
 8001220:	f000 0003 	and.w	r0, r0, #3
 8001224:	2801      	cmp	r0, #1
 8001226:	d01e      	beq.n	8001266 <HAL_ADC_ConfigChannel+0x112>
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001228:	2c01      	cmp	r4, #1
 800122a:	f000 8093 	beq.w	8001354 <HAL_ADC_ConfigChannel+0x200>
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800122e:	f8d2 10b0 	ldr.w	r1, [r2, #176]	; 0xb0
 8001232:	2001      	movs	r0, #1
 8001234:	40a8      	lsls	r0, r5
 8001236:	ea21 0100 	bic.w	r1, r1, r0
 800123a:	f8c2 10b0 	str.w	r1, [r2, #176]	; 0xb0
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800123e:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8001242:	f000 80d9 	beq.w	80013f8 <HAL_ADC_ConfigChannel+0x2a4>
 8001246:	4c96      	ldr	r4, [pc, #600]	; (80014a0 <HAL_ADC_ConfigChannel+0x34c>)
 8001248:	4996      	ldr	r1, [pc, #600]	; (80014a4 <HAL_ADC_ConfigChannel+0x350>)
 800124a:	4897      	ldr	r0, [pc, #604]	; (80014a8 <HAL_ADC_ConfigChannel+0x354>)
 800124c:	42a2      	cmp	r2, r4
 800124e:	bf08      	it	eq
 8001250:	4601      	moveq	r1, r0
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001252:	2d10      	cmp	r5, #16
 8001254:	f000 8095 	beq.w	8001382 <HAL_ADC_ConfigChannel+0x22e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001258:	2d11      	cmp	r5, #17
 800125a:	f000 8096 	beq.w	800138a <HAL_ADC_ConfigChannel+0x236>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800125e:	2d12      	cmp	r5, #18
 8001260:	d059      	beq.n	8001316 <HAL_ADC_ConfigChannel+0x1c2>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001262:	2000      	movs	r0, #0
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001264:	e78b      	b.n	800117e <HAL_ADC_ConfigChannel+0x2a>
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001266:	6810      	ldr	r0, [r2, #0]
 8001268:	07c6      	lsls	r6, r0, #31
 800126a:	d5dd      	bpl.n	8001228 <HAL_ADC_ConfigChannel+0xd4>
 800126c:	e7f9      	b.n	8001262 <HAL_ADC_ConfigChannel+0x10e>
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 800126e:	eb05 0e45 	add.w	lr, r5, r5, lsl #1
 8001272:	6950      	ldr	r0, [r2, #20]
 8001274:	688e      	ldr	r6, [r1, #8]
 8001276:	2707      	movs	r7, #7
 8001278:	fa07 f70e 	lsl.w	r7, r7, lr
 800127c:	ea20 0007 	bic.w	r0, r0, r7
 8001280:	fa06 f60e 	lsl.w	r6, r6, lr
 8001284:	4330      	orrs	r0, r6
 8001286:	6150      	str	r0, [r2, #20]
 8001288:	e7a5      	b.n	80011d6 <HAL_ADC_ConfigChannel+0x82>
    else if (sConfig->Rank < 15U)
 800128a:	280e      	cmp	r0, #14
      MODIFY_REG(hadc->Instance->SQR3                        ,
 800128c:	eb00 0040 	add.w	r0, r0, r0, lsl #1
 8001290:	ea4f 0040 	mov.w	r0, r0, lsl #1
    else if (sConfig->Rank < 15U)
 8001294:	d80b      	bhi.n	80012ae <HAL_ADC_ConfigChannel+0x15a>
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001296:	383c      	subs	r0, #60	; 0x3c
 8001298:	6b96      	ldr	r6, [r2, #56]	; 0x38
 800129a:	680d      	ldr	r5, [r1, #0]
 800129c:	271f      	movs	r7, #31
 800129e:	4087      	lsls	r7, r0
 80012a0:	ea26 0607 	bic.w	r6, r6, r7
 80012a4:	fa05 f000 	lsl.w	r0, r5, r0
 80012a8:	4330      	orrs	r0, r6
 80012aa:	6390      	str	r0, [r2, #56]	; 0x38
 80012ac:	e77f      	b.n	80011ae <HAL_ADC_ConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->SQR4                        ,
 80012ae:	385a      	subs	r0, #90	; 0x5a
 80012b0:	6bd6      	ldr	r6, [r2, #60]	; 0x3c
 80012b2:	680d      	ldr	r5, [r1, #0]
 80012b4:	271f      	movs	r7, #31
 80012b6:	4087      	lsls	r7, r0
 80012b8:	ea26 0607 	bic.w	r6, r6, r7
 80012bc:	fa05 f000 	lsl.w	r0, r5, r0
 80012c0:	4330      	orrs	r0, r6
 80012c2:	63d0      	str	r0, [r2, #60]	; 0x3c
 80012c4:	e773      	b.n	80011ae <HAL_ADC_ConfigChannel+0x5a>
      MODIFY_REG(hadc->Instance->OFR4               ,
 80012c6:	6ed7      	ldr	r7, [r2, #108]	; 0x6c
 80012c8:	4e78      	ldr	r6, [pc, #480]	; (80014ac <HAL_ADC_ConfigChannel+0x358>)
 80012ca:	403e      	ands	r6, r7
 80012cc:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 80012d0:	4330      	orrs	r0, r6
 80012d2:	ea40 6085 	orr.w	r0, r0, r5, lsl #26
 80012d6:	66d0      	str	r0, [r2, #108]	; 0x6c
      break;
 80012d8:	e7a1      	b.n	800121e <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR3               ,
 80012da:	6e97      	ldr	r7, [r2, #104]	; 0x68
 80012dc:	4e73      	ldr	r6, [pc, #460]	; (80014ac <HAL_ADC_ConfigChannel+0x358>)
 80012de:	403e      	ands	r6, r7
 80012e0:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 80012e4:	4330      	orrs	r0, r6
 80012e6:	ea40 6085 	orr.w	r0, r0, r5, lsl #26
 80012ea:	6690      	str	r0, [r2, #104]	; 0x68
      break;
 80012ec:	e797      	b.n	800121e <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR2               ,
 80012ee:	6e57      	ldr	r7, [r2, #100]	; 0x64
 80012f0:	4e6e      	ldr	r6, [pc, #440]	; (80014ac <HAL_ADC_ConfigChannel+0x358>)
 80012f2:	403e      	ands	r6, r7
 80012f4:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 80012f8:	4330      	orrs	r0, r6
 80012fa:	ea40 6085 	orr.w	r0, r0, r5, lsl #26
 80012fe:	6650      	str	r0, [r2, #100]	; 0x64
      break;
 8001300:	e78d      	b.n	800121e <HAL_ADC_ConfigChannel+0xca>
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001302:	6e17      	ldr	r7, [r2, #96]	; 0x60
 8001304:	4e69      	ldr	r6, [pc, #420]	; (80014ac <HAL_ADC_ConfigChannel+0x358>)
 8001306:	403e      	ands	r6, r7
 8001308:	f046 4600 	orr.w	r6, r6, #2147483648	; 0x80000000
 800130c:	4330      	orrs	r0, r6
 800130e:	ea40 6085 	orr.w	r0, r0, r5, lsl #26
 8001312:	6610      	str	r0, [r2, #96]	; 0x60
      break;
 8001314:	e783      	b.n	800121e <HAL_ADC_ConfigChannel+0xca>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 8001316:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8001318:	0247      	lsls	r7, r0, #9
 800131a:	d4a2      	bmi.n	8001262 <HAL_ADC_ConfigChannel+0x10e>
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800131c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8001320:	485f      	ldr	r0, [pc, #380]	; (80014a0 <HAL_ADC_ConfigChannel+0x34c>)
 8001322:	d052      	beq.n	80013ca <HAL_ADC_ConfigChannel+0x276>
 8001324:	4282      	cmp	r2, r0
 8001326:	f000 8089 	beq.w	800143c <HAL_ADC_ConfigChannel+0x2e8>
 800132a:	f500 7040 	add.w	r0, r0, #768	; 0x300
 800132e:	4282      	cmp	r2, r0
 8001330:	d04a      	beq.n	80013c8 <HAL_ADC_ConfigChannel+0x274>
 8001332:	4c5f      	ldr	r4, [pc, #380]	; (80014b0 <HAL_ADC_ConfigChannel+0x35c>)
 8001334:	42a2      	cmp	r2, r4
 8001336:	d048      	beq.n	80013ca <HAL_ADC_ConfigChannel+0x276>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001338:	6890      	ldr	r0, [r2, #8]
 800133a:	f000 0003 	and.w	r0, r0, #3
 800133e:	2801      	cmp	r0, #1
 8001340:	d179      	bne.n	8001436 <HAL_ADC_ConfigChannel+0x2e2>
 8001342:	6810      	ldr	r0, [r2, #0]
 8001344:	07c0      	lsls	r0, r0, #31
 8001346:	d54a      	bpl.n	80013de <HAL_ADC_ConfigChannel+0x28a>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001348:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800134a:	f042 0220 	orr.w	r2, r2, #32
 800134e:	645a      	str	r2, [r3, #68]	; 0x44
        tmp_hal_status = HAL_ERROR;
 8001350:	2001      	movs	r0, #1
 8001352:	e714      	b.n	800117e <HAL_ADC_ConfigChannel+0x2a>
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001354:	f8d2 00b0 	ldr.w	r0, [r2, #176]	; 0xb0
 8001358:	40ac      	lsls	r4, r5
 800135a:	4304      	orrs	r4, r0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 800135c:	2d09      	cmp	r5, #9
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 800135e:	f8c2 40b0 	str.w	r4, [r2, #176]	; 0xb0
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001362:	d94b      	bls.n	80013fc <HAL_ADC_ConfigChannel+0x2a8>
        MODIFY_REG(hadc->Instance->SMPR2,
 8001364:	eb05 0045 	add.w	r0, r5, r5, lsl #1
 8001368:	688e      	ldr	r6, [r1, #8]
 800136a:	6994      	ldr	r4, [r2, #24]
 800136c:	f1a0 011b 	sub.w	r1, r0, #27
 8001370:	2707      	movs	r7, #7
 8001372:	408f      	lsls	r7, r1
 8001374:	fa06 f001 	lsl.w	r0, r6, r1
 8001378:	ea24 0107 	bic.w	r1, r4, r7
 800137c:	4301      	orrs	r1, r0
 800137e:	6191      	str	r1, [r2, #24]
 8001380:	e75d      	b.n	800123e <HAL_ADC_ConfigChannel+0xea>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8001382:	6888      	ldr	r0, [r1, #8]
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001384:	0204      	lsls	r4, r0, #8
 8001386:	d5c9      	bpl.n	800131c <HAL_ADC_ConfigChannel+0x1c8>
 8001388:	e76b      	b.n	8001262 <HAL_ADC_ConfigChannel+0x10e>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 800138a:	6888      	ldr	r0, [r1, #8]
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 800138c:	01c0      	lsls	r0, r0, #7
 800138e:	d5c5      	bpl.n	800131c <HAL_ADC_ConfigChannel+0x1c8>
 8001390:	e767      	b.n	8001262 <HAL_ADC_ConfigChannel+0x10e>
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001392:	6e16      	ldr	r6, [r2, #96]	; 0x60
 8001394:	06a8      	lsls	r0, r5, #26
 8001396:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 800139a:	4286      	cmp	r6, r0
 800139c:	d046      	beq.n	800142c <HAL_ADC_ConfigChannel+0x2d8>
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 800139e:	6e56      	ldr	r6, [r2, #100]	; 0x64
 80013a0:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80013a4:	42b0      	cmp	r0, r6
 80013a6:	d03c      	beq.n	8001422 <HAL_ADC_ConfigChannel+0x2ce>
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80013a8:	6e96      	ldr	r6, [r2, #104]	; 0x68
 80013aa:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80013ae:	42b0      	cmp	r0, r6
 80013b0:	d032      	beq.n	8001418 <HAL_ADC_ConfigChannel+0x2c4>
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 80013b2:	6ed6      	ldr	r6, [r2, #108]	; 0x6c
 80013b4:	f006 46f8 	and.w	r6, r6, #2080374784	; 0x7c000000
 80013b8:	42b0      	cmp	r0, r6
 80013ba:	f47f af30 	bne.w	800121e <HAL_ADC_ConfigChannel+0xca>
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 80013be:	6ed0      	ldr	r0, [r2, #108]	; 0x6c
 80013c0:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80013c4:	66d0      	str	r0, [r2, #108]	; 0x6c
 80013c6:	e72a      	b.n	800121e <HAL_ADC_ConfigChannel+0xca>
 80013c8:	4839      	ldr	r0, [pc, #228]	; (80014b0 <HAL_ADC_ConfigChannel+0x35c>)
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80013ca:	6894      	ldr	r4, [r2, #8]
 80013cc:	f004 0403 	and.w	r4, r4, #3
 80013d0:	2c01      	cmp	r4, #1
 80013d2:	d060      	beq.n	8001496 <HAL_ADC_ConfigChannel+0x342>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80013d4:	6884      	ldr	r4, [r0, #8]
 80013d6:	f004 0403 	and.w	r4, r4, #3
 80013da:	2c01      	cmp	r4, #1
 80013dc:	d031      	beq.n	8001442 <HAL_ADC_ConfigChannel+0x2ee>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80013de:	2d10      	cmp	r5, #16
 80013e0:	d03d      	beq.n	800145e <HAL_ADC_ConfigChannel+0x30a>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 80013e2:	2d11      	cmp	r5, #17
 80013e4:	d032      	beq.n	800144c <HAL_ADC_ConfigChannel+0x2f8>
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80013e6:	2d12      	cmp	r5, #18
 80013e8:	f47f af3b 	bne.w	8001262 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 80013ec:	688a      	ldr	r2, [r1, #8]
 80013ee:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80013f2:	608a      	str	r2, [r1, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80013f4:	2000      	movs	r0, #0
 80013f6:	e6c2      	b.n	800117e <HAL_ADC_ConfigChannel+0x2a>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80013f8:	492b      	ldr	r1, [pc, #172]	; (80014a8 <HAL_ADC_ConfigChannel+0x354>)
 80013fa:	e72a      	b.n	8001252 <HAL_ADC_ConfigChannel+0xfe>
        MODIFY_REG(hadc->Instance->SMPR1,
 80013fc:	1c68      	adds	r0, r5, #1
 80013fe:	688e      	ldr	r6, [r1, #8]
 8001400:	6954      	ldr	r4, [r2, #20]
 8001402:	eb00 0140 	add.w	r1, r0, r0, lsl #1
 8001406:	2707      	movs	r7, #7
 8001408:	408f      	lsls	r7, r1
 800140a:	fa06 f001 	lsl.w	r0, r6, r1
 800140e:	ea24 0107 	bic.w	r1, r4, r7
 8001412:	4301      	orrs	r1, r0
 8001414:	6151      	str	r1, [r2, #20]
 8001416:	e712      	b.n	800123e <HAL_ADC_ConfigChannel+0xea>
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001418:	6e96      	ldr	r6, [r2, #104]	; 0x68
 800141a:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 800141e:	6696      	str	r6, [r2, #104]	; 0x68
 8001420:	e7c7      	b.n	80013b2 <HAL_ADC_ConfigChannel+0x25e>
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001422:	6e56      	ldr	r6, [r2, #100]	; 0x64
 8001424:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 8001428:	6656      	str	r6, [r2, #100]	; 0x64
 800142a:	e7bd      	b.n	80013a8 <HAL_ADC_ConfigChannel+0x254>
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 800142c:	6e16      	ldr	r6, [r2, #96]	; 0x60
 800142e:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
 8001432:	6616      	str	r6, [r2, #96]	; 0x60
 8001434:	e7b3      	b.n	800139e <HAL_ADC_ConfigChannel+0x24a>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8001436:	2d10      	cmp	r5, #16
 8001438:	d1d3      	bne.n	80013e2 <HAL_ADC_ConfigChannel+0x28e>
 800143a:	e712      	b.n	8001262 <HAL_ADC_ConfigChannel+0x10e>
 800143c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001440:	e7c3      	b.n	80013ca <HAL_ADC_ConfigChannel+0x276>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 8001442:	6800      	ldr	r0, [r0, #0]
 8001444:	07c4      	lsls	r4, r0, #31
 8001446:	f53f af7f 	bmi.w	8001348 <HAL_ADC_ConfigChannel+0x1f4>
 800144a:	e7c8      	b.n	80013de <HAL_ADC_ConfigChannel+0x28a>
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 800144c:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8001450:	f47f af07 	bne.w	8001262 <HAL_ADC_ConfigChannel+0x10e>
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8001454:	688a      	ldr	r2, [r1, #8]
 8001456:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 800145a:	608a      	str	r2, [r1, #8]
 800145c:	e701      	b.n	8001262 <HAL_ADC_ConfigChannel+0x10e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 800145e:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8001462:	f47f aefe 	bne.w	8001262 <HAL_ADC_ConfigChannel+0x10e>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001466:	4a13      	ldr	r2, [pc, #76]	; (80014b4 <HAL_ADC_ConfigChannel+0x360>)
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001468:	6888      	ldr	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800146a:	6812      	ldr	r2, [r2, #0]
 800146c:	4c12      	ldr	r4, [pc, #72]	; (80014b8 <HAL_ADC_ConfigChannel+0x364>)
 800146e:	fbb2 f4f4 	udiv	r4, r2, r4
 8001472:	220a      	movs	r2, #10
 8001474:	fb02 f204 	mul.w	r2, r2, r4
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8001478:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800147c:	6088      	str	r0, [r1, #8]
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800147e:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 8001480:	9a01      	ldr	r2, [sp, #4]
 8001482:	2a00      	cmp	r2, #0
 8001484:	f43f aeed 	beq.w	8001262 <HAL_ADC_ConfigChannel+0x10e>
            wait_loop_index--;
 8001488:	9a01      	ldr	r2, [sp, #4]
 800148a:	3a01      	subs	r2, #1
 800148c:	9201      	str	r2, [sp, #4]
          while(wait_loop_index != 0U)
 800148e:	9a01      	ldr	r2, [sp, #4]
 8001490:	2a00      	cmp	r2, #0
 8001492:	d1f9      	bne.n	8001488 <HAL_ADC_ConfigChannel+0x334>
 8001494:	e6e5      	b.n	8001262 <HAL_ADC_ConfigChannel+0x10e>
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 8001496:	6814      	ldr	r4, [r2, #0]
 8001498:	07e6      	lsls	r6, r4, #31
 800149a:	f53f af55 	bmi.w	8001348 <HAL_ADC_ConfigChannel+0x1f4>
 800149e:	e799      	b.n	80013d4 <HAL_ADC_ConfigChannel+0x280>
 80014a0:	50000100 	.word	0x50000100
 80014a4:	50000700 	.word	0x50000700
 80014a8:	50000300 	.word	0x50000300
 80014ac:	83fff000 	.word	0x83fff000
 80014b0:	50000500 	.word	0x50000500
 80014b4:	20000008 	.word	0x20000008
 80014b8:	000f4240 	.word	0x000f4240

080014bc <HAL_ADCEx_MultiModeConfigChannel>:
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80014bc:	6803      	ldr	r3, [r0, #0]
 80014be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 80014c2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80014c4:	4602      	mov	r2, r0
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80014c6:	d04e      	beq.n	8001566 <HAL_ADCEx_MultiModeConfigChannel+0xaa>
 80014c8:	483d      	ldr	r0, [pc, #244]	; (80015c0 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 80014ca:	4283      	cmp	r3, r0
 80014cc:	d04d      	beq.n	800156a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80014ce:	f500 7040 	add.w	r0, r0, #768	; 0x300
 80014d2:	4283      	cmp	r3, r0
 80014d4:	4c3b      	ldr	r4, [pc, #236]	; (80015c4 <HAL_ADCEx_MultiModeConfigChannel+0x108>)
 80014d6:	d004      	beq.n	80014e2 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 80014d8:	42a3      	cmp	r3, r4
 80014da:	d001      	beq.n	80014e0 <HAL_ADCEx_MultiModeConfigChannel+0x24>
    return HAL_ERROR;
 80014dc:	2001      	movs	r0, #1
 80014de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014e0:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80014e2:	f892 0040 	ldrb.w	r0, [r2, #64]	; 0x40
 80014e6:	2801      	cmp	r0, #1
 80014e8:	d03b      	beq.n	8001562 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80014ea:	6898      	ldr	r0, [r3, #8]
  __HAL_LOCK(hadc);
 80014ec:	2501      	movs	r5, #1
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80014ee:	0740      	lsls	r0, r0, #29
  __HAL_LOCK(hadc);
 80014f0:	f882 5040 	strb.w	r5, [r2, #64]	; 0x40
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 80014f4:	d508      	bpl.n	8001508 <HAL_ADCEx_MultiModeConfigChannel+0x4c>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014f6:	6c53      	ldr	r3, [r2, #68]	; 0x44
 80014f8:	f043 0320 	orr.w	r3, r3, #32
 80014fc:	6453      	str	r3, [r2, #68]	; 0x44
    tmp_hal_status = HAL_ERROR;
 80014fe:	2001      	movs	r0, #1
  __HAL_UNLOCK(hadc);
 8001500:	2300      	movs	r3, #0
 8001502:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
  return tmp_hal_status;
 8001506:	bdf0      	pop	{r4, r5, r6, r7, pc}
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8001508:	68a0      	ldr	r0, [r4, #8]
 800150a:	0747      	lsls	r7, r0, #29
 800150c:	d4f3      	bmi.n	80014f6 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800150e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001512:	d053      	beq.n	80015bc <HAL_ADCEx_MultiModeConfigChannel+0x100>
 8001514:	4e2a      	ldr	r6, [pc, #168]	; (80015c0 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 8001516:	482c      	ldr	r0, [pc, #176]	; (80015c8 <HAL_ADCEx_MultiModeConfigChannel+0x10c>)
 8001518:	4d2c      	ldr	r5, [pc, #176]	; (80015cc <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 800151a:	42b3      	cmp	r3, r6
 800151c:	bf08      	it	eq
 800151e:	4628      	moveq	r0, r5
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8001520:	680d      	ldr	r5, [r1, #0]
 8001522:	b32d      	cbz	r5, 8001570 <HAL_ADCEx_MultiModeConfigChannel+0xb4>
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8001524:	6887      	ldr	r7, [r0, #8]
 8001526:	684e      	ldr	r6, [r1, #4]
 8001528:	f427 4e60 	bic.w	lr, r7, #57344	; 0xe000
 800152c:	6b57      	ldr	r7, [r2, #52]	; 0x34
 800152e:	ea46 3647 	orr.w	r6, r6, r7, lsl #13
 8001532:	ea46 060e 	orr.w	r6, r6, lr
 8001536:	6086      	str	r6, [r0, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001538:	689e      	ldr	r6, [r3, #8]
 800153a:	f006 0603 	and.w	r6, r6, #3
 800153e:	2e01      	cmp	r6, #1
 8001540:	d030      	beq.n	80015a4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001542:	68a3      	ldr	r3, [r4, #8]
 8001544:	f003 0303 	and.w	r3, r3, #3
 8001548:	2b01      	cmp	r3, #1
 800154a:	d02f      	beq.n	80015ac <HAL_ADCEx_MultiModeConfigChannel+0xf0>
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 800154c:	6883      	ldr	r3, [r0, #8]
 800154e:	6889      	ldr	r1, [r1, #8]
 8001550:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001554:	430d      	orrs	r5, r1
 8001556:	f023 030f 	bic.w	r3, r3, #15
 800155a:	431d      	orrs	r5, r3
 800155c:	6085      	str	r5, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800155e:	2000      	movs	r0, #0
 8001560:	e7ce      	b.n	8001500 <HAL_ADCEx_MultiModeConfigChannel+0x44>
  __HAL_LOCK(hadc);
 8001562:	2002      	movs	r0, #2
 8001564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001566:	4c16      	ldr	r4, [pc, #88]	; (80015c0 <HAL_ADCEx_MultiModeConfigChannel+0x104>)
 8001568:	e7bb      	b.n	80014e2 <HAL_ADCEx_MultiModeConfigChannel+0x26>
 800156a:	f04f 44a0 	mov.w	r4, #1342177280	; 0x50000000
 800156e:	e7b8      	b.n	80014e2 <HAL_ADCEx_MultiModeConfigChannel+0x26>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8001570:	6881      	ldr	r1, [r0, #8]
 8001572:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8001576:	6081      	str	r1, [r0, #8]
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8001578:	6899      	ldr	r1, [r3, #8]
 800157a:	f001 0103 	and.w	r1, r1, #3
 800157e:	2901      	cmp	r1, #1
 8001580:	d00c      	beq.n	800159c <HAL_ADCEx_MultiModeConfigChannel+0xe0>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 8001582:	68a3      	ldr	r3, [r4, #8]
 8001584:	f003 0303 	and.w	r3, r3, #3
 8001588:	2b01      	cmp	r3, #1
 800158a:	d013      	beq.n	80015b4 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800158c:	6883      	ldr	r3, [r0, #8]
 800158e:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8001592:	f023 030f 	bic.w	r3, r3, #15
 8001596:	6083      	str	r3, [r0, #8]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001598:	2000      	movs	r0, #0
 800159a:	e7b1      	b.n	8001500 <HAL_ADCEx_MultiModeConfigChannel+0x44>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	07d9      	lsls	r1, r3, #31
 80015a0:	d4dd      	bmi.n	800155e <HAL_ADCEx_MultiModeConfigChannel+0xa2>
 80015a2:	e7ee      	b.n	8001582 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	07de      	lsls	r6, r3, #31
 80015a8:	d5cb      	bpl.n	8001542 <HAL_ADCEx_MultiModeConfigChannel+0x86>
 80015aa:	e7d8      	b.n	800155e <HAL_ADCEx_MultiModeConfigChannel+0xa2>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80015ac:	6823      	ldr	r3, [r4, #0]
 80015ae:	07dc      	lsls	r4, r3, #31
 80015b0:	d4d5      	bmi.n	800155e <HAL_ADCEx_MultiModeConfigChannel+0xa2>
 80015b2:	e7cb      	b.n	800154c <HAL_ADCEx_MultiModeConfigChannel+0x90>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80015b4:	6823      	ldr	r3, [r4, #0]
 80015b6:	07db      	lsls	r3, r3, #31
 80015b8:	d4d1      	bmi.n	800155e <HAL_ADCEx_MultiModeConfigChannel+0xa2>
 80015ba:	e7e7      	b.n	800158c <HAL_ADCEx_MultiModeConfigChannel+0xd0>
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015bc:	4803      	ldr	r0, [pc, #12]	; (80015cc <HAL_ADCEx_MultiModeConfigChannel+0x110>)
 80015be:	e7af      	b.n	8001520 <HAL_ADCEx_MultiModeConfigChannel+0x64>
 80015c0:	50000100 	.word	0x50000100
 80015c4:	50000500 	.word	0x50000500
 80015c8:	50000700 	.word	0x50000700
 80015cc:	50000300 	.word	0x50000300

080015d0 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015d0:	4a07      	ldr	r2, [pc, #28]	; (80015f0 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80015d2:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015d4:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 80015d8:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80015da:	0200      	lsls	r0, r0, #8
 80015dc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015e0:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 80015e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80015e8:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80015ea:	60d3      	str	r3, [r2, #12]
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	e000ed00 	.word	0xe000ed00

080015f4 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015f4:	4b18      	ldr	r3, [pc, #96]	; (8001658 <HAL_NVIC_SetPriority+0x64>)
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015f6:	b470      	push	{r4, r5, r6}
 80015f8:	68dc      	ldr	r4, [r3, #12]
 80015fa:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015fe:	f1c4 0607 	rsb	r6, r4, #7
 8001602:	2e04      	cmp	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001604:	f104 0304 	add.w	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001608:	bf28      	it	cs
 800160a:	2604      	movcs	r6, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800160c:	2b06      	cmp	r3, #6
 800160e:	d917      	bls.n	8001640 <HAL_NVIC_SetPriority+0x4c>
 8001610:	3c03      	subs	r4, #3
 8001612:	2501      	movs	r5, #1
 8001614:	40a5      	lsls	r5, r4
 8001616:	3d01      	subs	r5, #1
 8001618:	402a      	ands	r2, r5

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800161a:	2301      	movs	r3, #1
 800161c:	40b3      	lsls	r3, r6
 800161e:	3b01      	subs	r3, #1
 8001620:	4019      	ands	r1, r3
 8001622:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) < 0)
 8001624:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001626:	ea41 0102 	orr.w	r1, r1, r2
  if ((int32_t)(IRQn) < 0)
 800162a:	db0c      	blt.n	8001646 <HAL_NVIC_SetPriority+0x52>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800162c:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001630:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001634:	0109      	lsls	r1, r1, #4
 8001636:	b2c9      	uxtb	r1, r1
 8001638:	f880 1300 	strb.w	r1, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800163c:	bc70      	pop	{r4, r5, r6}
 800163e:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001640:	2200      	movs	r2, #0
 8001642:	4614      	mov	r4, r2
 8001644:	e7e9      	b.n	800161a <HAL_NVIC_SetPriority+0x26>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001646:	4b05      	ldr	r3, [pc, #20]	; (800165c <HAL_NVIC_SetPriority+0x68>)
 8001648:	f000 000f 	and.w	r0, r0, #15
 800164c:	0109      	lsls	r1, r1, #4
 800164e:	4403      	add	r3, r0
 8001650:	b2c9      	uxtb	r1, r1
 8001652:	7619      	strb	r1, [r3, #24]
 8001654:	bc70      	pop	{r4, r5, r6}
 8001656:	4770      	bx	lr
 8001658:	e000ed00 	.word	0xe000ed00
 800165c:	e000ecfc 	.word	0xe000ecfc

08001660 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001660:	f000 011f 	and.w	r1, r0, #31
 8001664:	2301      	movs	r3, #1
 8001666:	0940      	lsrs	r0, r0, #5
 8001668:	4a02      	ldr	r2, [pc, #8]	; (8001674 <HAL_NVIC_EnableIRQ+0x14>)
 800166a:	408b      	lsls	r3, r1
 800166c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	e000e100 	.word	0xe000e100

08001678 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001678:	3801      	subs	r0, #1
 800167a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800167e:	d20e      	bcs.n	800169e <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001680:	4b08      	ldr	r3, [pc, #32]	; (80016a4 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001682:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001684:	4c08      	ldr	r4, [pc, #32]	; (80016a8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001686:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001688:	20f0      	movs	r0, #240	; 0xf0
 800168a:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800168e:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001690:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001692:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001694:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001696:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 8001698:	f85d 4b04 	ldr.w	r4, [sp], #4
 800169c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800169e:	2001      	movs	r0, #1
   return SysTick_Config(TicksNumb);
 80016a0:	4770      	bx	lr
 80016a2:	bf00      	nop
 80016a4:	e000e010 	.word	0xe000e010
 80016a8:	e000ed00 	.word	0xe000ed00

080016ac <HAL_SYSTICK_CLKSourceConfig>:
{
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80016ac:	4a04      	ldr	r2, [pc, #16]	; (80016c0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 80016ae:	6813      	ldr	r3, [r2, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80016b0:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80016b2:	bf0c      	ite	eq
 80016b4:	f043 0304 	orreq.w	r3, r3, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80016b8:	f023 0304 	bicne.w	r3, r3, #4
 80016bc:	6013      	str	r3, [r2, #0]
 80016be:	4770      	bx	lr
 80016c0:	e000e010 	.word	0xe000e010

080016c4 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80016c4:	4770      	bx	lr
 80016c6:	bf00      	nop

080016c8 <HAL_SYSTICK_IRQHandler>:
{
 80016c8:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80016ca:	f7ff fffb 	bl	80016c4 <HAL_SYSTICK_Callback>
 80016ce:	bd08      	pop	{r3, pc}

080016d0 <HAL_DMA_Init>:
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
  uint32_t tmp = 0U;
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80016d0:	2800      	cmp	r0, #0
 80016d2:	d035      	beq.n	8001740 <HAL_DMA_Init+0x70>
{ 
 80016d4:	b4f0      	push	{r4, r5, r6, r7}
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80016d6:	6843      	ldr	r3, [r0, #4]
 80016d8:	6887      	ldr	r7, [r0, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016da:	68c6      	ldr	r6, [r0, #12]
 80016dc:	6905      	ldr	r5, [r0, #16]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016de:	6944      	ldr	r4, [r0, #20]
  tmp = hdma->Instance->CCR;
 80016e0:	6801      	ldr	r1, [r0, #0]
  tmp |=  hdma->Init.Direction        |
 80016e2:	433b      	orrs	r3, r7
 80016e4:	4602      	mov	r2, r0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80016e6:	4333      	orrs	r3, r6
 80016e8:	432b      	orrs	r3, r5
  tmp = hdma->Instance->CCR;
 80016ea:	6808      	ldr	r0, [r1, #0]
          hdma->Init.Mode                | hdma->Init.Priority;
 80016ec:	69d5      	ldr	r5, [r2, #28]
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80016ee:	4f15      	ldr	r7, [pc, #84]	; (8001744 <HAL_DMA_Init+0x74>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016f0:	4323      	orrs	r3, r4
 80016f2:	6994      	ldr	r4, [r2, #24]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016f4:	f420 507f 	bic.w	r0, r0, #16320	; 0x3fc0
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80016f8:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 80016fa:	432b      	orrs	r3, r5
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80016fc:	f020 0030 	bic.w	r0, r0, #48	; 0x30
  tmp |=  hdma->Init.Direction        |
 8001700:	4303      	orrs	r3, r0
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001702:	42b9      	cmp	r1, r7
  hdma->Instance->CCR = tmp;  
 8001704:	600b      	str	r3, [r1, #0]
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001706:	d912      	bls.n	800172e <HAL_DMA_Init+0x5e>
    hdma->DmaBaseAddress = DMA1;
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001708:	4b0f      	ldr	r3, [pc, #60]	; (8001748 <HAL_DMA_Init+0x78>)
 800170a:	4810      	ldr	r0, [pc, #64]	; (800174c <HAL_DMA_Init+0x7c>)
    hdma->DmaBaseAddress = DMA2;
 800170c:	4c10      	ldr	r4, [pc, #64]	; (8001750 <HAL_DMA_Init+0x80>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800170e:	440b      	add	r3, r1
 8001710:	fba0 1303 	umull	r1, r3, r0, r3
 8001714:	091b      	lsrs	r3, r3, #4
 8001716:	009b      	lsls	r3, r3, #2
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001718:	2000      	movs	r0, #0
  hdma->State = HAL_DMA_STATE_READY;
 800171a:	2101      	movs	r1, #1
 800171c:	63d4      	str	r4, [r2, #60]	; 0x3c
 800171e:	6413      	str	r3, [r2, #64]	; 0x40
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001720:	6390      	str	r0, [r2, #56]	; 0x38
  hdma->Lock = HAL_UNLOCKED;
 8001722:	f882 0020 	strb.w	r0, [r2, #32]
  hdma->State = HAL_DMA_STATE_READY;
 8001726:	f882 1021 	strb.w	r1, [r2, #33]	; 0x21
}  
 800172a:	bcf0      	pop	{r4, r5, r6, r7}
 800172c:	4770      	bx	lr
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800172e:	4b09      	ldr	r3, [pc, #36]	; (8001754 <HAL_DMA_Init+0x84>)
 8001730:	4806      	ldr	r0, [pc, #24]	; (800174c <HAL_DMA_Init+0x7c>)
    hdma->DmaBaseAddress = DMA1;
 8001732:	4c09      	ldr	r4, [pc, #36]	; (8001758 <HAL_DMA_Init+0x88>)
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001734:	440b      	add	r3, r1
 8001736:	fba0 1303 	umull	r1, r3, r0, r3
 800173a:	091b      	lsrs	r3, r3, #4
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	e7eb      	b.n	8001718 <HAL_DMA_Init+0x48>
    return HAL_ERROR;
 8001740:	2001      	movs	r0, #1
 8001742:	4770      	bx	lr
 8001744:	40020407 	.word	0x40020407
 8001748:	bffdfbf8 	.word	0xbffdfbf8
 800174c:	cccccccd 	.word	0xcccccccd
 8001750:	40020400 	.word	0x40020400
 8001754:	bffdfff8 	.word	0xbffdfff8
 8001758:	40020000 	.word	0x40020000

0800175c <HAL_DMA_Start_IT>:
{
 800175c:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_LOCK(hdma);
 800175e:	f890 4020 	ldrb.w	r4, [r0, #32]
 8001762:	2c01      	cmp	r4, #1
 8001764:	d00b      	beq.n	800177e <HAL_DMA_Start_IT+0x22>
  if(HAL_DMA_STATE_READY == hdma->State)
 8001766:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 800176a:	2501      	movs	r5, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 800176c:	42ac      	cmp	r4, r5
  __HAL_LOCK(hdma);
 800176e:	f880 5020 	strb.w	r5, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 8001772:	d006      	beq.n	8001782 <HAL_DMA_Start_IT+0x26>
    __HAL_UNLOCK(hdma); 
 8001774:	2300      	movs	r3, #0
 8001776:	f880 3020 	strb.w	r3, [r0, #32]
    status = HAL_BUSY;
 800177a:	2002      	movs	r0, #2
 800177c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  __HAL_LOCK(hdma);
 800177e:	2002      	movs	r0, #2
} 
 8001780:	bdf0      	pop	{r4, r5, r6, r7, pc}
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001782:	6805      	ldr	r5, [r0, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001784:	6c07      	ldr	r7, [r0, #64]	; 0x40
 8001786:	f8d0 e03c 	ldr.w	lr, [r0, #60]	; 0x3c
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800178a:	2600      	movs	r6, #0
 800178c:	6386      	str	r6, [r0, #56]	; 0x38
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 800178e:	682e      	ldr	r6, [r5, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001790:	40bc      	lsls	r4, r7
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001792:	f026 0601 	bic.w	r6, r6, #1
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001796:	6847      	ldr	r7, [r0, #4]
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001798:	f04f 0c02 	mov.w	ip, #2
 800179c:	f880 c021 	strb.w	ip, [r0, #33]	; 0x21
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80017a0:	602e      	str	r6, [r5, #0]
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80017a2:	f8ce 4004 	str.w	r4, [lr, #4]
  hdma->Instance->CNDTR = DataLength;
 80017a6:	606b      	str	r3, [r5, #4]
    if(NULL != hdma->XferHalfCpltCallback )
 80017a8:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80017aa:	2f10      	cmp	r7, #16
    hdma->Instance->CPAR = DstAddress;
 80017ac:	bf0b      	itete	eq
 80017ae:	60aa      	streq	r2, [r5, #8]
    hdma->Instance->CPAR = SrcAddress;
 80017b0:	60a9      	strne	r1, [r5, #8]
    hdma->Instance->CMAR = SrcAddress;
 80017b2:	60e9      	streq	r1, [r5, #12]
    hdma->Instance->CMAR = DstAddress;
 80017b4:	60ea      	strne	r2, [r5, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 80017b6:	b14b      	cbz	r3, 80017cc <HAL_DMA_Start_IT+0x70>
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 80017b8:	682b      	ldr	r3, [r5, #0]
 80017ba:	f043 030e 	orr.w	r3, r3, #14
 80017be:	602b      	str	r3, [r5, #0]
  	hdma->Instance->CCR |= DMA_CCR_EN;
 80017c0:	682b      	ldr	r3, [r5, #0]
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	602b      	str	r3, [r5, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80017c8:	2000      	movs	r0, #0
 80017ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 80017cc:	682b      	ldr	r3, [r5, #0]
 80017ce:	f043 030a 	orr.w	r3, r3, #10
 80017d2:	602b      	str	r3, [r5, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80017d4:	682b      	ldr	r3, [r5, #0]
 80017d6:	f023 0304 	bic.w	r3, r3, #4
 80017da:	602b      	str	r3, [r5, #0]
 80017dc:	e7f0      	b.n	80017c0 <HAL_DMA_Start_IT+0x64>
 80017de:	bf00      	nop

080017e0 <HAL_DMA_IRQHandler>:
{
 80017e0:	b4f0      	push	{r4, r5, r6, r7}
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017e2:	6bc5      	ldr	r5, [r0, #60]	; 0x3c
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80017e4:	6c02      	ldr	r2, [r0, #64]	; 0x40
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80017e6:	6829      	ldr	r1, [r5, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80017e8:	6804      	ldr	r4, [r0, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80017ea:	2304      	movs	r3, #4
 80017ec:	4093      	lsls	r3, r2
 80017ee:	4219      	tst	r1, r3
  uint32_t source_it = hdma->Instance->CCR;
 80017f0:	6826      	ldr	r6, [r4, #0]
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 80017f2:	d00d      	beq.n	8001810 <HAL_DMA_IRQHandler+0x30>
 80017f4:	0777      	lsls	r7, r6, #29
 80017f6:	d50b      	bpl.n	8001810 <HAL_DMA_IRQHandler+0x30>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80017f8:	6822      	ldr	r2, [r4, #0]
 80017fa:	0692      	lsls	r2, r2, #26
 80017fc:	d403      	bmi.n	8001806 <HAL_DMA_IRQHandler+0x26>
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 80017fe:	6822      	ldr	r2, [r4, #0]
 8001800:	f022 0204 	bic.w	r2, r2, #4
 8001804:	6022      	str	r2, [r4, #0]
  	if(hdma->XferHalfCpltCallback != NULL)
 8001806:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001808:	606b      	str	r3, [r5, #4]
  	if(hdma->XferHalfCpltCallback != NULL)
 800180a:	b1c2      	cbz	r2, 800183e <HAL_DMA_IRQHandler+0x5e>
}  
 800180c:	bcf0      	pop	{r4, r5, r6, r7}
  		hdma->XferCpltCallback(hdma);
 800180e:	4710      	bx	r2
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001810:	2302      	movs	r3, #2
 8001812:	4093      	lsls	r3, r2
 8001814:	4219      	tst	r1, r3
 8001816:	d014      	beq.n	8001842 <HAL_DMA_IRQHandler+0x62>
 8001818:	07b7      	lsls	r7, r6, #30
 800181a:	d512      	bpl.n	8001842 <HAL_DMA_IRQHandler+0x62>
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800181c:	6822      	ldr	r2, [r4, #0]
 800181e:	0692      	lsls	r2, r2, #26
 8001820:	d406      	bmi.n	8001830 <HAL_DMA_IRQHandler+0x50>
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001822:	6822      	ldr	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 8001824:	2101      	movs	r1, #1
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001826:	f022 020a 	bic.w	r2, r2, #10
 800182a:	6022      	str	r2, [r4, #0]
  		hdma->State = HAL_DMA_STATE_READY;
 800182c:	f880 1021 	strb.w	r1, [r0, #33]	; 0x21
  	if(hdma->XferCpltCallback != NULL)
 8001830:	6a82      	ldr	r2, [r0, #40]	; 0x28
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001832:	606b      	str	r3, [r5, #4]
  	__HAL_UNLOCK(hdma);
 8001834:	2300      	movs	r3, #0
 8001836:	f880 3020 	strb.w	r3, [r0, #32]
  	if(hdma->XferCpltCallback != NULL)
 800183a:	2a00      	cmp	r2, #0
 800183c:	d1e6      	bne.n	800180c <HAL_DMA_IRQHandler+0x2c>
}  
 800183e:	bcf0      	pop	{r4, r5, r6, r7}
 8001840:	4770      	bx	lr
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001842:	2308      	movs	r3, #8
 8001844:	4093      	lsls	r3, r2
 8001846:	420b      	tst	r3, r1
 8001848:	d0f9      	beq.n	800183e <HAL_DMA_IRQHandler+0x5e>
 800184a:	0733      	lsls	r3, r6, #28
 800184c:	d5f7      	bpl.n	800183e <HAL_DMA_IRQHandler+0x5e>
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800184e:	6821      	ldr	r1, [r4, #0]
    if(hdma->XferErrorCallback != NULL)
 8001850:	6b06      	ldr	r6, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001852:	2301      	movs	r3, #1
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001854:	f021 010e 	bic.w	r1, r1, #14
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001858:	fa03 f202 	lsl.w	r2, r3, r2
    __HAL_UNLOCK(hdma); 
 800185c:	2700      	movs	r7, #0
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 800185e:	6021      	str	r1, [r4, #0]
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001860:	606a      	str	r2, [r5, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001862:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;    
 8001864:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma); 
 8001868:	f880 7020 	strb.w	r7, [r0, #32]
    if(hdma->XferErrorCallback != NULL)
 800186c:	2e00      	cmp	r6, #0
 800186e:	d0e6      	beq.n	800183e <HAL_DMA_IRQHandler+0x5e>
    	hdma->XferErrorCallback(hdma);
 8001870:	4633      	mov	r3, r6
}  
 8001872:	bcf0      	pop	{r4, r5, r6, r7}
    	hdma->XferErrorCallback(hdma);
 8001874:	4718      	bx	r3
 8001876:	bf00      	nop

08001878 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001878:	468c      	mov	ip, r1
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 800187a:	6809      	ldr	r1, [r1, #0]
 800187c:	2900      	cmp	r1, #0
 800187e:	f000 80dc 	beq.w	8001a3a <HAL_GPIO_Init+0x1c2>
{
 8001882:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001886:	f8df e1c8 	ldr.w	lr, [pc, #456]	; 8001a50 <HAL_GPIO_Init+0x1d8>
{
 800188a:	b083      	sub	sp, #12
  while (((GPIO_Init->Pin) >> position) != RESET)
 800188c:	2500      	movs	r5, #0
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800188e:	f04f 0801 	mov.w	r8, #1
 8001892:	e079      	b.n	8001988 <HAL_GPIO_Init+0x110>
 8001894:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001898:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 800189a:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800189e:	fa03 f309 	lsl.w	r3, r3, r9
 80018a2:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018a4:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80018a8:	ea0b 0b03 	and.w	fp, fp, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018ac:	fa06 f609 	lsl.w	r6, r6, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018b0:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80018b4:	ea46 060b 	orr.w	r6, r6, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018b8:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 80018bc:	6006      	str	r6, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018be:	f240 8098 	bls.w	80019f2 <HAL_GPIO_Init+0x17a>
      temp = GPIOx->PUPDR;
 80018c2:	68c6      	ldr	r6, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018c4:	f8dc 2008 	ldr.w	r2, [ip, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80018c8:	4033      	ands	r3, r6
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80018ca:	fa02 f209 	lsl.w	r2, r2, r9
 80018ce:	431a      	orrs	r2, r3
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018d0:	00e3      	lsls	r3, r4, #3
      GPIOx->PUPDR = temp;
 80018d2:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80018d4:	d554      	bpl.n	8001980 <HAL_GPIO_Init+0x108>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018d6:	4b59      	ldr	r3, [pc, #356]	; (8001a3c <HAL_GPIO_Init+0x1c4>)
 80018d8:	4a58      	ldr	r2, [pc, #352]	; (8001a3c <HAL_GPIO_Init+0x1c4>)
 80018da:	699b      	ldr	r3, [r3, #24]
 80018dc:	f043 0301 	orr.w	r3, r3, #1
 80018e0:	6193      	str	r3, [r2, #24]
 80018e2:	6993      	ldr	r3, [r2, #24]
 80018e4:	f025 0903 	bic.w	r9, r5, #3
 80018e8:	f109 4980 	add.w	r9, r9, #1073741824	; 0x40000000
 80018ec:	f003 0301 	and.w	r3, r3, #1
 80018f0:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80018f4:	9301      	str	r3, [sp, #4]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 80018f6:	f005 0303 	and.w	r3, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018fa:	9a01      	ldr	r2, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2];
 80018fc:	f8d9 2008 	ldr.w	r2, [r9, #8]
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 8001900:	009b      	lsls	r3, r3, #2
 8001902:	260f      	movs	r6, #15
 8001904:	409e      	lsls	r6, r3
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001906:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~((0x0FU) << (4U * (position & 0x03U)));
 800190a:	ea22 0206 	bic.w	r2, r2, r6
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800190e:	f000 8087 	beq.w	8001a20 <HAL_GPIO_Init+0x1a8>
 8001912:	4e4b      	ldr	r6, [pc, #300]	; (8001a40 <HAL_GPIO_Init+0x1c8>)
 8001914:	42b0      	cmp	r0, r6
 8001916:	f000 8085 	beq.w	8001a24 <HAL_GPIO_Init+0x1ac>
 800191a:	4e4a      	ldr	r6, [pc, #296]	; (8001a44 <HAL_GPIO_Init+0x1cc>)
 800191c:	42b0      	cmp	r0, r6
 800191e:	f000 8084 	beq.w	8001a2a <HAL_GPIO_Init+0x1b2>
 8001922:	4e49      	ldr	r6, [pc, #292]	; (8001a48 <HAL_GPIO_Init+0x1d0>)
 8001924:	42b0      	cmp	r0, r6
 8001926:	f000 8084 	beq.w	8001a32 <HAL_GPIO_Init+0x1ba>
 800192a:	4e48      	ldr	r6, [pc, #288]	; (8001a4c <HAL_GPIO_Init+0x1d4>)
 800192c:	42b0      	cmp	r0, r6
 800192e:	bf0c      	ite	eq
 8001930:	2604      	moveq	r6, #4
 8001932:	2605      	movne	r6, #5
 8001934:	fa06 f303 	lsl.w	r3, r6, r3
 8001938:	4313      	orrs	r3, r2
        SYSCFG->EXTICR[position >> 2] = temp;
 800193a:	f8c9 3008 	str.w	r3, [r9, #8]
        temp = EXTI->IMR;
 800193e:	f8de 3000 	ldr.w	r3, [lr]
        temp &= ~((uint32_t)iocurrent);
 8001942:	43fa      	mvns	r2, r7
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001944:	03e6      	lsls	r6, r4, #15
        temp &= ~((uint32_t)iocurrent);
 8001946:	bf54      	ite	pl
 8001948:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 800194a:	433b      	orrmi	r3, r7
        }
        EXTI->IMR = temp;
 800194c:	f8ce 3000 	str.w	r3, [lr]

        temp = EXTI->EMR;
 8001950:	f8de 3004 	ldr.w	r3, [lr, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001954:	03a6      	lsls	r6, r4, #14
        temp &= ~((uint32_t)iocurrent);
 8001956:	bf54      	ite	pl
 8001958:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 800195a:	433b      	orrmi	r3, r7
        }
        EXTI->EMR = temp;
 800195c:	f8ce 3004 	str.w	r3, [lr, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001960:	f8de 3008 	ldr.w	r3, [lr, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001964:	02e6      	lsls	r6, r4, #11
        temp &= ~((uint32_t)iocurrent);
 8001966:	bf54      	ite	pl
 8001968:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 800196a:	433b      	orrmi	r3, r7
        }
        EXTI->RTSR = temp;
 800196c:	f8ce 3008 	str.w	r3, [lr, #8]

        temp = EXTI->FTSR;
 8001970:	f8de 300c 	ldr.w	r3, [lr, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001974:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001976:	bf54      	ite	pl
 8001978:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 800197a:	433b      	orrmi	r3, r7
        }
        EXTI->FTSR = temp;
 800197c:	f8ce 300c 	str.w	r3, [lr, #12]
      }
    }
    
    position++;
 8001980:	3501      	adds	r5, #1
  while (((GPIO_Init->Pin) >> position) != RESET)
 8001982:	fa31 f305 	lsrs.w	r3, r1, r5
 8001986:	d048      	beq.n	8001a1a <HAL_GPIO_Init+0x1a2>
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001988:	fa08 f205 	lsl.w	r2, r8, r5
    if(iocurrent)
 800198c:	ea12 0701 	ands.w	r7, r2, r1
 8001990:	d0f6      	beq.n	8001980 <HAL_GPIO_Init+0x108>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001992:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8001996:	f024 0a10 	bic.w	sl, r4, #16
 800199a:	f1ba 0f02 	cmp.w	sl, #2
 800199e:	f47f af79 	bne.w	8001894 <HAL_GPIO_Init+0x1c>
        temp = GPIOx->AFR[position >> 3];
 80019a2:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 80019a6:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019aa:	f005 0307 	and.w	r3, r5, #7
        temp = GPIOx->AFR[position >> 3];
 80019ae:	f8d9 6020 	ldr.w	r6, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80019b2:	009b      	lsls	r3, r3, #2
 80019b4:	f04f 0a0f 	mov.w	sl, #15
 80019b8:	fa0a fb03 	lsl.w	fp, sl, r3
 80019bc:	ea26 0a0b 	bic.w	sl, r6, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80019c0:	f8dc 6010 	ldr.w	r6, [ip, #16]
 80019c4:	fa06 f303 	lsl.w	r3, r6, r3
 80019c8:	ea43 030a 	orr.w	r3, r3, sl
        GPIOx->AFR[position >> 3] = temp;
 80019cc:	f8c9 3020 	str.w	r3, [r9, #32]
 80019d0:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019d4:	2303      	movs	r3, #3
      temp = GPIOx->MODER;
 80019d6:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019da:	fa03 f309 	lsl.w	r3, r3, r9
 80019de:	43db      	mvns	r3, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019e0:	f004 0603 	and.w	r6, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019e4:	ea0a 0a03 	and.w	sl, sl, r3
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019e8:	fa06 f609 	lsl.w	r6, r6, r9
 80019ec:	ea46 060a 	orr.w	r6, r6, sl
      GPIOx->MODER = temp;
 80019f0:	6006      	str	r6, [r0, #0]
        temp = GPIOx->OSPEEDR;
 80019f2:	6886      	ldr	r6, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019f4:	ea06 0a03 	and.w	sl, r6, r3
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019f8:	f8dc 600c 	ldr.w	r6, [ip, #12]
 80019fc:	fa06 f609 	lsl.w	r6, r6, r9
 8001a00:	ea46 060a 	orr.w	r6, r6, sl
        GPIOx->OSPEEDR = temp;
 8001a04:	6086      	str	r6, [r0, #8]
        temp = GPIOx->OTYPER;
 8001a06:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a0a:	f3c4 1600 	ubfx	r6, r4, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001a0e:	ea2a 0202 	bic.w	r2, sl, r2
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001a12:	40ae      	lsls	r6, r5
 8001a14:	4316      	orrs	r6, r2
        GPIOx->OTYPER = temp;
 8001a16:	6046      	str	r6, [r0, #4]
 8001a18:	e753      	b.n	80018c2 <HAL_GPIO_Init+0x4a>
  }
}
 8001a1a:	b003      	add	sp, #12
 8001a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001a20:	2300      	movs	r3, #0
 8001a22:	e789      	b.n	8001938 <HAL_GPIO_Init+0xc0>
 8001a24:	fa08 f303 	lsl.w	r3, r8, r3
 8001a28:	e786      	b.n	8001938 <HAL_GPIO_Init+0xc0>
 8001a2a:	2602      	movs	r6, #2
 8001a2c:	fa06 f303 	lsl.w	r3, r6, r3
 8001a30:	e782      	b.n	8001938 <HAL_GPIO_Init+0xc0>
 8001a32:	2603      	movs	r6, #3
 8001a34:	fa06 f303 	lsl.w	r3, r6, r3
 8001a38:	e77e      	b.n	8001938 <HAL_GPIO_Init+0xc0>
 8001a3a:	4770      	bx	lr
 8001a3c:	40021000 	.word	0x40021000
 8001a40:	48000400 	.word	0x48000400
 8001a44:	48000800 	.word	0x48000800
 8001a48:	48000c00 	.word	0x48000c00
 8001a4c:	48001000 	.word	0x48001000
 8001a50:	40010400 	.word	0x40010400

08001a54 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a54:	6903      	ldr	r3, [r0, #16]
 8001a56:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001a58:	bf14      	ite	ne
 8001a5a:	2001      	movne	r0, #1
 8001a5c:	2000      	moveq	r0, #0
 8001a5e:	4770      	bx	lr

08001a60 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a60:	b90a      	cbnz	r2, 8001a66 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001a62:	6281      	str	r1, [r0, #40]	; 0x28
 8001a64:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001a66:	6181      	str	r1, [r0, #24]
 8001a68:	4770      	bx	lr
 8001a6a:	bf00      	nop

08001a6c <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001a6c:	6943      	ldr	r3, [r0, #20]
 8001a6e:	4059      	eors	r1, r3
 8001a70:	6141      	str	r1, [r0, #20]
 8001a72:	4770      	bx	lr

08001a74 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8001a74:	b570      	push	{r4, r5, r6, lr}
 8001a76:	4604      	mov	r4, r0
 8001a78:	460d      	mov	r5, r1
 8001a7a:	4616      	mov	r6, r2
 8001a7c:	1c6b      	adds	r3, r5, #1
 8001a7e:	6822      	ldr	r2, [r4, #0]
 8001a80:	d128      	bne.n	8001ad4 <I2C_WaitOnTXISFlagUntilTimeout+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001a82:	6993      	ldr	r3, [r2, #24]
 8001a84:	0798      	lsls	r0, r3, #30
 8001a86:	d428      	bmi.n	8001ada <I2C_WaitOnTXISFlagUntilTimeout+0x66>
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001a88:	6993      	ldr	r3, [r2, #24]
 8001a8a:	06d9      	lsls	r1, r3, #27
 8001a8c:	d5f9      	bpl.n	8001a82 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001a8e:	6993      	ldr	r3, [r2, #24]
 8001a90:	069d      	lsls	r5, r3, #26
 8001a92:	d5fc      	bpl.n	8001a8e <I2C_WaitOnTXISFlagUntilTimeout+0x1a>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a94:	2110      	movs	r1, #16

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a96:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001a98:	61d1      	str	r1, [r2, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001a9a:	61d3      	str	r3, [r2, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001a9c:	6993      	ldr	r3, [r2, #24]
 8001a9e:	0798      	lsls	r0, r3, #30
    hi2c->Instance->TXDR = 0x00U;
 8001aa0:	bf44      	itt	mi
 8001aa2:	2300      	movmi	r3, #0
 8001aa4:	6293      	strmi	r3, [r2, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001aa6:	6993      	ldr	r3, [r2, #24]
 8001aa8:	07d9      	lsls	r1, r3, #31
 8001aaa:	d403      	bmi.n	8001ab4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001aac:	6993      	ldr	r3, [r2, #24]
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	6193      	str	r3, [r2, #24]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8001ab4:	6853      	ldr	r3, [r2, #4]
 8001ab6:	491f      	ldr	r1, [pc, #124]	; (8001b34 <I2C_WaitOnTXISFlagUntilTimeout+0xc0>)

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001ab8:	2604      	movs	r6, #4
    I2C_RESET_CR2(hi2c);
 8001aba:	400b      	ands	r3, r1
    hi2c->State = HAL_I2C_STATE_READY;
 8001abc:	2520      	movs	r5, #32
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001abe:	2100      	movs	r1, #0
    I2C_RESET_CR2(hi2c);
 8001ac0:	6053      	str	r3, [r2, #4]
      return HAL_ERROR;
 8001ac2:	2001      	movs	r0, #1
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001ac4:	6466      	str	r6, [r4, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001ac6:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8001aca:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ace:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001ad2:	bd70      	pop	{r4, r5, r6, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8001ad4:	6993      	ldr	r3, [r2, #24]
 8001ad6:	079b      	lsls	r3, r3, #30
 8001ad8:	d501      	bpl.n	8001ade <I2C_WaitOnTXISFlagUntilTimeout+0x6a>
  return HAL_OK;
 8001ada:	2000      	movs	r0, #0
}
 8001adc:	bd70      	pop	{r4, r5, r6, pc}
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001ade:	6993      	ldr	r3, [r2, #24]
 8001ae0:	06d9      	lsls	r1, r3, #27
 8001ae2:	d419      	bmi.n	8001b18 <I2C_WaitOnTXISFlagUntilTimeout+0xa4>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001ae4:	b125      	cbz	r5, 8001af0 <I2C_WaitOnTXISFlagUntilTimeout+0x7c>
 8001ae6:	f7ff f8b1 	bl	8000c4c <HAL_GetTick>
 8001aea:	1b80      	subs	r0, r0, r6
 8001aec:	4285      	cmp	r5, r0
 8001aee:	d2c5      	bcs.n	8001a7c <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001af0:	6c63      	ldr	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001af2:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001af4:	2200      	movs	r2, #0
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001af6:	430b      	orrs	r3, r1
 8001af8:	6463      	str	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8001afa:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
      hi2c->State = HAL_I2C_STATE_READY;
 8001afe:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 8001b02:	2003      	movs	r0, #3
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b04:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001b08:	bd70      	pop	{r4, r5, r6, pc}
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b0a:	b14d      	cbz	r5, 8001b20 <I2C_WaitOnTXISFlagUntilTimeout+0xac>
 8001b0c:	f7ff f89e 	bl	8000c4c <HAL_GetTick>
 8001b10:	1b80      	subs	r0, r0, r6
 8001b12:	4285      	cmp	r5, r0
 8001b14:	d304      	bcc.n	8001b20 <I2C_WaitOnTXISFlagUntilTimeout+0xac>
 8001b16:	6822      	ldr	r2, [r4, #0]
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b18:	6993      	ldr	r3, [r2, #24]
 8001b1a:	069b      	lsls	r3, r3, #26
 8001b1c:	d5f5      	bpl.n	8001b0a <I2C_WaitOnTXISFlagUntilTimeout+0x96>
 8001b1e:	e7b9      	b.n	8001a94 <I2C_WaitOnTXISFlagUntilTimeout+0x20>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b20:	2300      	movs	r3, #0
          hi2c->State = HAL_I2C_STATE_READY;
 8001b22:	2220      	movs	r2, #32
 8001b24:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
          __HAL_UNLOCK(hi2c);
 8001b28:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b2c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      return HAL_ERROR;
 8001b30:	2001      	movs	r0, #1
 8001b32:	bd70      	pop	{r4, r5, r6, pc}
 8001b34:	fe00e800 	.word	0xfe00e800

08001b38 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8001b38:	b570      	push	{r4, r5, r6, lr}
 8001b3a:	4604      	mov	r4, r0
 8001b3c:	4616      	mov	r6, r2
 8001b3e:	460d      	mov	r5, r1
 8001b40:	b929      	cbnz	r1, 8001b4e <I2C_WaitOnSTOPFlagUntilTimeout+0x16>
 8001b42:	e03b      	b.n	8001bbc <I2C_WaitOnSTOPFlagUntilTimeout+0x84>
    if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001b44:	f7ff f882 	bl	8000c4c <HAL_GetTick>
 8001b48:	1b80      	subs	r0, r0, r6
 8001b4a:	4285      	cmp	r5, r0
 8001b4c:	d33d      	bcc.n	8001bca <I2C_WaitOnSTOPFlagUntilTimeout+0x92>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b4e:	6822      	ldr	r2, [r4, #0]
 8001b50:	6993      	ldr	r3, [r2, #24]
 8001b52:	0698      	lsls	r0, r3, #26
 8001b54:	d446      	bmi.n	8001be4 <I2C_WaitOnSTOPFlagUntilTimeout+0xac>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001b56:	6993      	ldr	r3, [r2, #24]
 8001b58:	06d9      	lsls	r1, r3, #27
 8001b5a:	d5f3      	bpl.n	8001b44 <I2C_WaitOnSTOPFlagUntilTimeout+0xc>
 8001b5c:	1c68      	adds	r0, r5, #1
 8001b5e:	d122      	bne.n	8001ba6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001b60:	6993      	ldr	r3, [r2, #24]
 8001b62:	0699      	lsls	r1, r3, #26
 8001b64:	d5fc      	bpl.n	8001b60 <I2C_WaitOnSTOPFlagUntilTimeout+0x28>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b66:	2110      	movs	r1, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b68:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001b6a:	61d1      	str	r1, [r2, #28]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001b6c:	61d3      	str	r3, [r2, #28]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8001b6e:	6993      	ldr	r3, [r2, #24]
 8001b70:	0798      	lsls	r0, r3, #30
    hi2c->Instance->TXDR = 0x00U;
 8001b72:	bf44      	itt	mi
 8001b74:	2300      	movmi	r3, #0
 8001b76:	6293      	strmi	r3, [r2, #40]	; 0x28
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001b78:	6993      	ldr	r3, [r2, #24]
 8001b7a:	07d9      	lsls	r1, r3, #31
 8001b7c:	d403      	bmi.n	8001b86 <I2C_WaitOnSTOPFlagUntilTimeout+0x4e>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8001b7e:	6993      	ldr	r3, [r2, #24]
 8001b80:	f043 0301 	orr.w	r3, r3, #1
 8001b84:	6193      	str	r3, [r2, #24]
    I2C_RESET_CR2(hi2c);
 8001b86:	6853      	ldr	r3, [r2, #4]
 8001b88:	491c      	ldr	r1, [pc, #112]	; (8001bfc <I2C_WaitOnSTOPFlagUntilTimeout+0xc4>)
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001b8a:	2604      	movs	r6, #4
    I2C_RESET_CR2(hi2c);
 8001b8c:	400b      	ands	r3, r1
    hi2c->State = HAL_I2C_STATE_READY;
 8001b8e:	2520      	movs	r5, #32
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b90:	2100      	movs	r1, #0
    I2C_RESET_CR2(hi2c);
 8001b92:	6053      	str	r3, [r2, #4]
      return HAL_ERROR;
 8001b94:	2001      	movs	r0, #1
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001b96:	6466      	str	r6, [r4, #68]	; 0x44
    __HAL_UNLOCK(hi2c);
 8001b98:	f884 1040 	strb.w	r1, [r4, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8001b9c:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001ba0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001ba4:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001ba6:	6993      	ldr	r3, [r2, #24]
 8001ba8:	069b      	lsls	r3, r3, #26
 8001baa:	d4dc      	bmi.n	8001b66 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
        if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001bac:	b1e5      	cbz	r5, 8001be8 <I2C_WaitOnSTOPFlagUntilTimeout+0xb0>
 8001bae:	f7ff f84d 	bl	8000c4c <HAL_GetTick>
 8001bb2:	1b80      	subs	r0, r0, r6
 8001bb4:	4285      	cmp	r5, r0
 8001bb6:	d317      	bcc.n	8001be8 <I2C_WaitOnSTOPFlagUntilTimeout+0xb0>
 8001bb8:	6822      	ldr	r2, [r4, #0]
 8001bba:	e7cf      	b.n	8001b5c <I2C_WaitOnSTOPFlagUntilTimeout+0x24>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8001bbc:	6802      	ldr	r2, [r0, #0]
 8001bbe:	6993      	ldr	r3, [r2, #24]
 8001bc0:	069b      	lsls	r3, r3, #26
 8001bc2:	d40f      	bmi.n	8001be4 <I2C_WaitOnSTOPFlagUntilTimeout+0xac>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001bc4:	6993      	ldr	r3, [r2, #24]
 8001bc6:	06db      	lsls	r3, r3, #27
 8001bc8:	d4c8      	bmi.n	8001b5c <I2C_WaitOnSTOPFlagUntilTimeout+0x24>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bca:	6c63      	ldr	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8001bcc:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bce:	2200      	movs	r2, #0
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001bd0:	430b      	orrs	r3, r1
 8001bd2:	6463      	str	r3, [r4, #68]	; 0x44
      __HAL_UNLOCK(hi2c);
 8001bd4:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
      hi2c->State = HAL_I2C_STATE_READY;
 8001bd8:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
      __HAL_UNLOCK(hi2c);
 8001bdc:	2003      	movs	r0, #3
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bde:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001be2:	bd70      	pop	{r4, r5, r6, pc}
  return HAL_OK;
 8001be4:	2000      	movs	r0, #0
}
 8001be6:	bd70      	pop	{r4, r5, r6, pc}
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001be8:	2300      	movs	r3, #0
          hi2c->State = HAL_I2C_STATE_READY;
 8001bea:	2220      	movs	r2, #32
 8001bec:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
          __HAL_UNLOCK(hi2c);
 8001bf0:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8001bf4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      return HAL_ERROR;
 8001bf8:	2001      	movs	r0, #1
 8001bfa:	bd70      	pop	{r4, r5, r6, pc}
 8001bfc:	fe00e800 	.word	0xfe00e800

08001c00 <I2C_RequestMemoryRead>:
{
 8001c00:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001c04:	f8d0 e000 	ldr.w	lr, [r0]
 8001c08:	f8df c0a4 	ldr.w	ip, [pc, #164]	; 8001cb0 <I2C_RequestMemoryRead+0xb0>
 8001c0c:	f8de 4004 	ldr.w	r4, [lr, #4]
{
 8001c10:	9e06      	ldr	r6, [sp, #24]
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001c12:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8001c16:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
 8001c1a:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 8001c1e:	ea04 040c 	and.w	r4, r4, ip
{
 8001c22:	461f      	mov	r7, r3
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001c24:	4321      	orrs	r1, r4
 8001c26:	b2db      	uxtb	r3, r3
 8001c28:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
{
 8001c2c:	4690      	mov	r8, r2
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001c2e:	f8ce 1004 	str.w	r1, [lr, #4]
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c32:	9a07      	ldr	r2, [sp, #28]
 8001c34:	4631      	mov	r1, r6
{
 8001c36:	4605      	mov	r5, r0
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c38:	f7ff ff1c 	bl	8001a74 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c3c:	b960      	cbnz	r0, 8001c58 <I2C_RequestMemoryRead+0x58>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8001c3e:	2f01      	cmp	r7, #1
 8001c40:	4604      	mov	r4, r0
 8001c42:	d010      	beq.n	8001c66 <I2C_RequestMemoryRead+0x66>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8001c44:	682b      	ldr	r3, [r5, #0]
 8001c46:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8001c4a:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8001c4c:	4631      	mov	r1, r6
 8001c4e:	9a07      	ldr	r2, [sp, #28]
 8001c50:	4628      	mov	r0, r5
 8001c52:	f7ff ff0f 	bl	8001a74 <I2C_WaitOnTXISFlagUntilTimeout>
 8001c56:	b130      	cbz	r0, 8001c66 <I2C_RequestMemoryRead+0x66>
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001c58:	6c6b      	ldr	r3, [r5, #68]	; 0x44
 8001c5a:	2b04      	cmp	r3, #4
 8001c5c:	d01b      	beq.n	8001c96 <I2C_RequestMemoryRead+0x96>
    return HAL_TIMEOUT;
 8001c5e:	2403      	movs	r4, #3
}
 8001c60:	4620      	mov	r0, r4
 8001c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8001c66:	6829      	ldr	r1, [r5, #0]
 8001c68:	fa5f f388 	uxtb.w	r3, r8
 8001c6c:	628b      	str	r3, [r1, #40]	; 0x28
 8001c6e:	1c70      	adds	r0, r6, #1
 8001c70:	d105      	bne.n	8001c7e <I2C_RequestMemoryRead+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c72:	698b      	ldr	r3, [r1, #24]
 8001c74:	065a      	lsls	r2, r3, #25
 8001c76:	d5fc      	bpl.n	8001c72 <I2C_RequestMemoryRead+0x72>
}
 8001c78:	4620      	mov	r0, r4
 8001c7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001c7e:	698b      	ldr	r3, [r1, #24]
 8001c80:	065b      	lsls	r3, r3, #25
 8001c82:	d4ed      	bmi.n	8001c60 <I2C_RequestMemoryRead+0x60>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c84:	b15e      	cbz	r6, 8001c9e <I2C_RequestMemoryRead+0x9e>
 8001c86:	f7fe ffe1 	bl	8000c4c <HAL_GetTick>
 8001c8a:	9b07      	ldr	r3, [sp, #28]
 8001c8c:	1ac0      	subs	r0, r0, r3
 8001c8e:	4286      	cmp	r6, r0
 8001c90:	d305      	bcc.n	8001c9e <I2C_RequestMemoryRead+0x9e>
 8001c92:	6829      	ldr	r1, [r5, #0]
 8001c94:	e7eb      	b.n	8001c6e <I2C_RequestMemoryRead+0x6e>
      return HAL_ERROR;
 8001c96:	2401      	movs	r4, #1
}
 8001c98:	4620      	mov	r0, r4
 8001c9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c9e:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8001ca0:	2220      	movs	r2, #32
 8001ca2:	f885 2041 	strb.w	r2, [r5, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 8001ca6:	f885 3040 	strb.w	r3, [r5, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001caa:	f885 3042 	strb.w	r3, [r5, #66]	; 0x42
 8001cae:	e7d6      	b.n	8001c5e <I2C_RequestMemoryRead+0x5e>
 8001cb0:	fc009800 	.word	0xfc009800

08001cb4 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8001cb4:	2800      	cmp	r0, #0
 8001cb6:	d051      	beq.n	8001d5c <HAL_I2C_Init+0xa8>
{
 8001cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cba:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001cbe:	4604      	mov	r4, r0
 8001cc0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d040      	beq.n	8001d4a <HAL_I2C_Init+0x96>
  __HAL_I2C_DISABLE(hi2c);
 8001cc8:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cca:	68e0      	ldr	r0, [r4, #12]
  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ccc:	2224      	movs	r2, #36	; 0x24
 8001cce:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8001cd2:	6819      	ldr	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001cd4:	6862      	ldr	r2, [r4, #4]
  __HAL_I2C_DISABLE(hi2c);
 8001cd6:	f021 0101 	bic.w	r1, r1, #1
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001cda:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
  __HAL_I2C_DISABLE(hi2c);
 8001cde:	6019      	str	r1, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001ce0:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ce2:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001ce4:	2801      	cmp	r0, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001ce6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001cea:	609a      	str	r2, [r3, #8]
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001cec:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001cee:	d031      	beq.n	8001d54 <HAL_I2C_Init+0xa0>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cf0:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001cf4:	2802      	cmp	r0, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001cf6:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001cf8:	bf04      	itt	eq
 8001cfa:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001cfe:	605a      	streq	r2, [r3, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d00:	6859      	ldr	r1, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001d02:	6922      	ldr	r2, [r4, #16]
 8001d04:	f8d4 e014 	ldr.w	lr, [r4, #20]
 8001d08:	69a7      	ldr	r7, [r4, #24]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d0a:	69e0      	ldr	r0, [r4, #28]
 8001d0c:	6a26      	ldr	r6, [r4, #32]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d0e:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
 8001d12:	f441 4100 	orr.w	r1, r1, #32768	; 0x8000
 8001d16:	6059      	str	r1, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d18:	68dd      	ldr	r5, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001d1a:	ea42 020e 	orr.w	r2, r2, lr
 8001d1e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d22:	4330      	orrs	r0, r6
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d24:	f425 4500 	bic.w	r5, r5, #32768	; 0x8000
 8001d28:	60dd      	str	r5, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001d2a:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d2c:	6018      	str	r0, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8001d2e:	6819      	ldr	r1, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d30:	2200      	movs	r2, #0
  __HAL_I2C_ENABLE(hi2c);
 8001d32:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 8001d36:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 8001d38:	6019      	str	r1, [r3, #0]
  return HAL_OK;
 8001d3a:	4610      	mov	r0, r2
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d3c:	6462      	str	r2, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d3e:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d42:	6322      	str	r2, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d44:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
  return HAL_OK;
 8001d48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8001d4a:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8001d4e:	f002 ff7b 	bl	8004c48 <HAL_I2C_MspInit>
 8001d52:	e7b9      	b.n	8001cc8 <HAL_I2C_Init+0x14>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d58:	609a      	str	r2, [r3, #8]
 8001d5a:	e7d1      	b.n	8001d00 <HAL_I2C_Init+0x4c>
    return HAL_ERROR;
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	4770      	bx	lr

08001d60 <HAL_I2C_Master_Transmit>:
{
 8001d60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d64:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001d68:	2c20      	cmp	r4, #32
 8001d6a:	d002      	beq.n	8001d72 <HAL_I2C_Master_Transmit+0x12>
    return HAL_BUSY;
 8001d6c:	2002      	movs	r0, #2
 8001d6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_LOCK(hi2c);
 8001d72:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8001d76:	2c01      	cmp	r4, #1
 8001d78:	d0f8      	beq.n	8001d6c <HAL_I2C_Master_Transmit+0xc>
 8001d7a:	4698      	mov	r8, r3
 8001d7c:	2301      	movs	r3, #1
 8001d7e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8001d82:	4617      	mov	r7, r2
 8001d84:	460d      	mov	r5, r1
 8001d86:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8001d88:	f7fe ff60 	bl	8000c4c <HAL_GetTick>
 8001d8c:	4606      	mov	r6, r0
 8001d8e:	e004      	b.n	8001d9a <HAL_I2C_Master_Transmit+0x3a>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d90:	f7fe ff5c 	bl	8000c4c <HAL_GetTick>
 8001d94:	1b80      	subs	r0, r0, r6
 8001d96:	2819      	cmp	r0, #25
 8001d98:	d862      	bhi.n	8001e60 <HAL_I2C_Master_Transmit+0x100>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001d9a:	6823      	ldr	r3, [r4, #0]
 8001d9c:	6998      	ldr	r0, [r3, #24]
 8001d9e:	f410 4000 	ands.w	r0, r0, #32768	; 0x8000
 8001da2:	d1f5      	bne.n	8001d90 <HAL_I2C_Master_Transmit+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001da4:	2221      	movs	r2, #33	; 0x21
 8001da6:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001daa:	2210      	movs	r2, #16
 8001dac:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001db0:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->XferCount = Size;
 8001db2:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001db6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr  = pData;
 8001db8:	6267      	str	r7, [r4, #36]	; 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001dba:	b292      	uxth	r2, r2
 8001dbc:	2aff      	cmp	r2, #255	; 0xff
    hi2c->XferISR   = NULL;
 8001dbe:	6360      	str	r0, [r4, #52]	; 0x34
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001dc0:	d96d      	bls.n	8001e9e <HAL_I2C_Master_Transmit+0x13e>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001dc2:	685a      	ldr	r2, [r3, #4]
 8001dc4:	4948      	ldr	r1, [pc, #288]	; (8001ee8 <HAL_I2C_Master_Transmit+0x188>)
 8001dc6:	4849      	ldr	r0, [pc, #292]	; (8001eec <HAL_I2C_Master_Transmit+0x18c>)
 8001dc8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8001dcc:	4329      	orrs	r1, r5
 8001dce:	4002      	ands	r2, r0
 8001dd0:	430a      	orrs	r2, r1
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001dd2:	21ff      	movs	r1, #255	; 0xff
 8001dd4:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001dd6:	605a      	str	r2, [r3, #4]
 8001dd8:	f045 77ff 	orr.w	r7, r5, #33423360	; 0x1fe0000
 8001ddc:	f8df 8114 	ldr.w	r8, [pc, #276]	; 8001ef4 <HAL_I2C_Master_Transmit+0x194>
 8001de0:	f447 3780 	orr.w	r7, r7, #65536	; 0x10000
    while (hi2c->XferCount > 0U)
 8001de4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001de6:	9906      	ldr	r1, [sp, #24]
    while (hi2c->XferCount > 0U)
 8001de8:	b29b      	uxth	r3, r3
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001dea:	4632      	mov	r2, r6
 8001dec:	4620      	mov	r0, r4
    while (hi2c->XferCount > 0U)
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d067      	beq.n	8001ec2 <HAL_I2C_Master_Transmit+0x162>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001df2:	f7ff fe3f 	bl	8001a74 <I2C_WaitOnTXISFlagUntilTimeout>
 8001df6:	2800      	cmp	r0, #0
 8001df8:	d14b      	bne.n	8001e92 <HAL_I2C_Master_Transmit+0x132>
      hi2c->Instance->TXDR = (*hi2c->pBuffPtr++);
 8001dfa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001dfc:	6821      	ldr	r1, [r4, #0]
 8001dfe:	1c5a      	adds	r2, r3, #1
 8001e00:	6262      	str	r2, [r4, #36]	; 0x24
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	628b      	str	r3, [r1, #40]	; 0x28
      hi2c->XferCount--;
 8001e06:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001e08:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8001e0a:	3a01      	subs	r2, #1
      hi2c->XferSize--;
 8001e0c:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 8001e0e:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 8001e10:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 8001e12:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8001e14:	8523      	strh	r3, [r4, #40]	; 0x28
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d1e4      	bne.n	8001de4 <HAL_I2C_Master_Transmit+0x84>
 8001e1a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e1c:	b29b      	uxth	r3, r3
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d0e0      	beq.n	8001de4 <HAL_I2C_Master_Transmit+0x84>
 8001e22:	9b06      	ldr	r3, [sp, #24]
 8001e24:	3301      	adds	r3, #1
 8001e26:	d10e      	bne.n	8001e46 <HAL_I2C_Master_Transmit+0xe6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e28:	698b      	ldr	r3, [r1, #24]
 8001e2a:	061a      	lsls	r2, r3, #24
 8001e2c:	d5fc      	bpl.n	8001e28 <HAL_I2C_Master_Transmit+0xc8>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001e2e:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e30:	b29b      	uxth	r3, r3
 8001e32:	2bff      	cmp	r3, #255	; 0xff
 8001e34:	d91f      	bls.n	8001e76 <HAL_I2C_Master_Transmit+0x116>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001e36:	684b      	ldr	r3, [r1, #4]
 8001e38:	ea03 0308 	and.w	r3, r3, r8
 8001e3c:	433b      	orrs	r3, r7
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8001e3e:	22ff      	movs	r2, #255	; 0xff
 8001e40:	8522      	strh	r2, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001e42:	604b      	str	r3, [r1, #4]
 8001e44:	e7ce      	b.n	8001de4 <HAL_I2C_Master_Transmit+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001e46:	698b      	ldr	r3, [r1, #24]
 8001e48:	061b      	lsls	r3, r3, #24
 8001e4a:	d4f0      	bmi.n	8001e2e <HAL_I2C_Master_Transmit+0xce>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001e4c:	9b06      	ldr	r3, [sp, #24]
 8001e4e:	b13b      	cbz	r3, 8001e60 <HAL_I2C_Master_Transmit+0x100>
 8001e50:	f7fe fefc 	bl	8000c4c <HAL_GetTick>
 8001e54:	9b06      	ldr	r3, [sp, #24]
 8001e56:	1b80      	subs	r0, r0, r6
 8001e58:	4283      	cmp	r3, r0
 8001e5a:	d301      	bcc.n	8001e60 <HAL_I2C_Master_Transmit+0x100>
 8001e5c:	6821      	ldr	r1, [r4, #0]
 8001e5e:	e7e1      	b.n	8001e24 <HAL_I2C_Master_Transmit+0xc4>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e60:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8001e62:	2220      	movs	r2, #32
 8001e64:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 8001e68:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e6c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          return HAL_TIMEOUT;
 8001e70:	2003      	movs	r0, #3
 8001e72:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
          hi2c->XferSize = hi2c->XferCount;
 8001e76:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001e78:	6848      	ldr	r0, [r1, #4]
          hi2c->XferSize = hi2c->XferCount;
 8001e7a:	b292      	uxth	r2, r2
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001e7c:	b2d3      	uxtb	r3, r2
 8001e7e:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 8001e82:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e86:	ea00 0008 	and.w	r0, r0, r8
 8001e8a:	4303      	orrs	r3, r0
          hi2c->XferSize = hi2c->XferCount;
 8001e8c:	8522      	strh	r2, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001e8e:	604b      	str	r3, [r1, #4]
 8001e90:	e7a8      	b.n	8001de4 <HAL_I2C_Master_Transmit+0x84>
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001e92:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001e94:	2b04      	cmp	r3, #4
 8001e96:	d1eb      	bne.n	8001e70 <HAL_I2C_Master_Transmit+0x110>
          return HAL_ERROR;
 8001e98:	2001      	movs	r0, #1
 8001e9a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      hi2c->XferSize = hi2c->XferCount;
 8001e9e:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001ea0:	4f12      	ldr	r7, [pc, #72]	; (8001eec <HAL_I2C_Master_Transmit+0x18c>)
 8001ea2:	6858      	ldr	r0, [r3, #4]
 8001ea4:	f3c5 0509 	ubfx	r5, r5, #0, #10
      hi2c->XferSize = hi2c->XferCount;
 8001ea8:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001eaa:	f045 4202 	orr.w	r2, r5, #2181038080	; 0x82000000
 8001eae:	4038      	ands	r0, r7
 8001eb0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001eb4:	b2cf      	uxtb	r7, r1
 8001eb6:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8001eba:	4302      	orrs	r2, r0
      hi2c->XferSize = hi2c->XferCount;
 8001ebc:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001ebe:	605a      	str	r2, [r3, #4]
 8001ec0:	e78a      	b.n	8001dd8 <HAL_I2C_Master_Transmit+0x78>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ec2:	f7ff fe39 	bl	8001b38 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001ec6:	2800      	cmp	r0, #0
 8001ec8:	d1e3      	bne.n	8001e92 <HAL_I2C_Master_Transmit+0x132>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001eca:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 8001ecc:	4d08      	ldr	r5, [pc, #32]	; (8001ef0 <HAL_I2C_Master_Transmit+0x190>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001ece:	2120      	movs	r1, #32
 8001ed0:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8001ed2:	685a      	ldr	r2, [r3, #4]
 8001ed4:	402a      	ands	r2, r5
 8001ed6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8001ed8:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001edc:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8001ee0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8001ee4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001ee8:	81ff2000 	.word	0x81ff2000
 8001eec:	fc009800 	.word	0xfc009800
 8001ef0:	fe00e800 	.word	0xfe00e800
 8001ef4:	fc009c00 	.word	0xfc009c00

08001ef8 <HAL_I2C_Mem_Read>:
{
 8001ef8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001efc:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
{
 8001f00:	b082      	sub	sp, #8
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f02:	2c20      	cmp	r4, #32
{
 8001f04:	f8bd 502c 	ldrh.w	r5, [sp, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001f08:	d003      	beq.n	8001f12 <HAL_I2C_Mem_Read+0x1a>
    return HAL_BUSY;
 8001f0a:	2002      	movs	r0, #2
}
 8001f0c:	b002      	add	sp, #8
 8001f0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    if ((pData == NULL) || (Size == 0U))
 8001f12:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8001f14:	2c00      	cmp	r4, #0
 8001f16:	d045      	beq.n	8001fa4 <HAL_I2C_Mem_Read+0xac>
 8001f18:	2d00      	cmp	r5, #0
 8001f1a:	d043      	beq.n	8001fa4 <HAL_I2C_Mem_Read+0xac>
    __HAL_LOCK(hi2c);
 8001f1c:	f890 4040 	ldrb.w	r4, [r0, #64]	; 0x40
 8001f20:	2c01      	cmp	r4, #1
 8001f22:	d0f2      	beq.n	8001f0a <HAL_I2C_Mem_Read+0x12>
 8001f24:	461f      	mov	r7, r3
 8001f26:	2301      	movs	r3, #1
 8001f28:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 8001f2c:	4690      	mov	r8, r2
 8001f2e:	460e      	mov	r6, r1
 8001f30:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8001f32:	f7fe fe8b 	bl	8000c4c <HAL_GetTick>
 8001f36:	4681      	mov	r9, r0
 8001f38:	e005      	b.n	8001f46 <HAL_I2C_Mem_Read+0x4e>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001f3a:	f7fe fe87 	bl	8000c4c <HAL_GetTick>
 8001f3e:	eba0 0009 	sub.w	r0, r0, r9
 8001f42:	2819      	cmp	r0, #25
 8001f44:	d83c      	bhi.n	8001fc0 <HAL_I2C_Mem_Read+0xc8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001f46:	6823      	ldr	r3, [r4, #0]
 8001f48:	699b      	ldr	r3, [r3, #24]
 8001f4a:	f413 4a00 	ands.w	sl, r3, #32768	; 0x8000
 8001f4e:	d1f4      	bne.n	8001f3a <HAL_I2C_Mem_Read+0x42>
    hi2c->pBuffPtr  = pData;
 8001f50:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001f52:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001f54:	2022      	movs	r0, #34	; 0x22
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f56:	2140      	movs	r1, #64	; 0x40
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    hi2c->XferISR   = NULL;
 8001f5a:	f8c4 a034 	str.w	sl, [r4, #52]	; 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f5e:	4642      	mov	r2, r8
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	f8cd 9004 	str.w	r9, [sp, #4]
 8001f66:	463b      	mov	r3, r7
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001f68:	f884 0041 	strb.w	r0, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001f6c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f70:	4620      	mov	r0, r4
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001f72:	f8c4 a044 	str.w	sl, [r4, #68]	; 0x44
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f76:	4631      	mov	r1, r6
    hi2c->XferCount = Size;
 8001f78:	8565      	strh	r5, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001f7a:	f7ff fe41 	bl	8001c00 <I2C_RequestMemoryRead>
 8001f7e:	b348      	cbz	r0, 8001fd4 <HAL_I2C_Mem_Read+0xdc>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f80:	6c63      	ldr	r3, [r4, #68]	; 0x44
        __HAL_UNLOCK(hi2c);
 8001f82:	f884 a040 	strb.w	sl, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d00c      	beq.n	8001fa4 <HAL_I2C_Mem_Read+0xac>
        return HAL_TIMEOUT;
 8001f8a:	2003      	movs	r0, #3
 8001f8c:	e7be      	b.n	8001f0c <HAL_I2C_Mem_Read+0x14>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001f8e:	464a      	mov	r2, r9
 8001f90:	990c      	ldr	r1, [sp, #48]	; 0x30
 8001f92:	4620      	mov	r0, r4
 8001f94:	f7ff fdd0 	bl	8001b38 <I2C_WaitOnSTOPFlagUntilTimeout>
 8001f98:	2800      	cmp	r0, #0
 8001f9a:	f000 808e 	beq.w	80020ba <HAL_I2C_Mem_Read+0x1c2>
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f9e:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001fa0:	2b04      	cmp	r3, #4
 8001fa2:	d1f2      	bne.n	8001f8a <HAL_I2C_Mem_Read+0x92>
        return HAL_ERROR;
 8001fa4:	2001      	movs	r0, #1
 8001fa6:	e7b1      	b.n	8001f0c <HAL_I2C_Mem_Read+0x14>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8001fa8:	6993      	ldr	r3, [r2, #24]
 8001faa:	061b      	lsls	r3, r3, #24
 8001fac:	d45b      	bmi.n	8002066 <HAL_I2C_Mem_Read+0x16e>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001fae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001fb0:	b133      	cbz	r3, 8001fc0 <HAL_I2C_Mem_Read+0xc8>
 8001fb2:	f7fe fe4b 	bl	8000c4c <HAL_GetTick>
 8001fb6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001fb8:	eba0 0009 	sub.w	r0, r0, r9
 8001fbc:	4283      	cmp	r3, r0
 8001fbe:	d24c      	bcs.n	800205a <HAL_I2C_Mem_Read+0x162>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fc0:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 8001fc2:	2220      	movs	r2, #32
 8001fc4:	f884 2041 	strb.w	r2, [r4, #65]	; 0x41
        __HAL_UNLOCK(hi2c);
 8001fc8:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fcc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
          return HAL_TIMEOUT;
 8001fd0:	2003      	movs	r0, #3
 8001fd2:	e79b      	b.n	8001f0c <HAL_I2C_Mem_Read+0x14>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fd4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001fd6:	6822      	ldr	r2, [r4, #0]
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8001fd8:	b29b      	uxth	r3, r3
 8001fda:	2bff      	cmp	r3, #255	; 0xff
 8001fdc:	d95b      	bls.n	8002096 <HAL_I2C_Mem_Read+0x19e>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001fde:	6853      	ldr	r3, [r2, #4]
 8001fe0:	483d      	ldr	r0, [pc, #244]	; (80020d8 <HAL_I2C_Mem_Read+0x1e0>)
 8001fe2:	493e      	ldr	r1, [pc, #248]	; (80020dc <HAL_I2C_Mem_Read+0x1e4>)
 8001fe4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8001fe8:	4331      	orrs	r1, r6
 8001fea:	4003      	ands	r3, r0
 8001fec:	430b      	orrs	r3, r1
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8001fee:	21ff      	movs	r1, #255	; 0xff
 8001ff0:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8001ff2:	6053      	str	r3, [r2, #4]
 8001ff4:	f046 75ff 	orr.w	r5, r6, #33423360	; 0x1fe0000
 8001ff8:	4f39      	ldr	r7, [pc, #228]	; (80020e0 <HAL_I2C_Mem_Read+0x1e8>)
 8001ffa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001ffc:	f445 3580 	orr.w	r5, r5, #65536	; 0x10000
 8002000:	3301      	adds	r3, #1
 8002002:	d11a      	bne.n	800203a <HAL_I2C_Mem_Read+0x142>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002004:	6993      	ldr	r3, [r2, #24]
 8002006:	075b      	lsls	r3, r3, #29
 8002008:	d5fc      	bpl.n	8002004 <HAL_I2C_Mem_Read+0x10c>
      (*hi2c->pBuffPtr++) = hi2c->Instance->RXDR;
 800200a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800200c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800200e:	1c59      	adds	r1, r3, #1
 8002010:	6261      	str	r1, [r4, #36]	; 0x24
 8002012:	701a      	strb	r2, [r3, #0]
      hi2c->XferSize--;
 8002014:	8d23      	ldrh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002016:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8002018:	3b01      	subs	r3, #1
      hi2c->XferCount--;
 800201a:	3a01      	subs	r2, #1
      hi2c->XferSize--;
 800201c:	b29b      	uxth	r3, r3
      hi2c->XferCount--;
 800201e:	b292      	uxth	r2, r2
      hi2c->XferSize--;
 8002020:	8523      	strh	r3, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8002022:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((hi2c->XferSize == 0U) && (hi2c->XferCount != 0U))
 8002024:	b913      	cbnz	r3, 800202c <HAL_I2C_Mem_Read+0x134>
 8002026:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002028:	b29b      	uxth	r3, r3
 800202a:	b9ab      	cbnz	r3, 8002058 <HAL_I2C_Mem_Read+0x160>
    while (hi2c->XferCount > 0U);
 800202c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800202e:	b29b      	uxth	r3, r3
 8002030:	2b00      	cmp	r3, #0
 8002032:	d0ac      	beq.n	8001f8e <HAL_I2C_Mem_Read+0x96>
 8002034:	6822      	ldr	r2, [r4, #0]
 8002036:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002038:	e7e2      	b.n	8002000 <HAL_I2C_Mem_Read+0x108>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800203a:	6993      	ldr	r3, [r2, #24]
 800203c:	0758      	lsls	r0, r3, #29
 800203e:	d4e4      	bmi.n	800200a <HAL_I2C_Mem_Read+0x112>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002040:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8002042:	2b00      	cmp	r3, #0
 8002044:	d0bc      	beq.n	8001fc0 <HAL_I2C_Mem_Read+0xc8>
 8002046:	f7fe fe01 	bl	8000c4c <HAL_GetTick>
 800204a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800204c:	eba0 0009 	sub.w	r0, r0, r9
 8002050:	4283      	cmp	r3, r0
 8002052:	d3b5      	bcc.n	8001fc0 <HAL_I2C_Mem_Read+0xc8>
 8002054:	6822      	ldr	r2, [r4, #0]
 8002056:	e7d3      	b.n	8002000 <HAL_I2C_Mem_Read+0x108>
 8002058:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800205a:	6822      	ldr	r2, [r4, #0]
 800205c:	3301      	adds	r3, #1
 800205e:	d1a3      	bne.n	8001fa8 <HAL_I2C_Mem_Read+0xb0>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002060:	6993      	ldr	r3, [r2, #24]
 8002062:	0619      	lsls	r1, r3, #24
 8002064:	d5fc      	bpl.n	8002060 <HAL_I2C_Mem_Read+0x168>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002066:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8002068:	b29b      	uxth	r3, r3
 800206a:	2bff      	cmp	r3, #255	; 0xff
 800206c:	d906      	bls.n	800207c <HAL_I2C_Mem_Read+0x184>
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800206e:	6853      	ldr	r3, [r2, #4]
 8002070:	403b      	ands	r3, r7
 8002072:	432b      	orrs	r3, r5
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002074:	21ff      	movs	r1, #255	; 0xff
 8002076:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002078:	6053      	str	r3, [r2, #4]
 800207a:	e7d7      	b.n	800202c <HAL_I2C_Mem_Read+0x134>
          hi2c->XferSize = hi2c->XferCount;
 800207c:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800207e:	6850      	ldr	r0, [r2, #4]
          hi2c->XferSize = hi2c->XferCount;
 8002080:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002082:	b2cb      	uxtb	r3, r1
 8002084:	ea46 4303 	orr.w	r3, r6, r3, lsl #16
 8002088:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800208c:	4038      	ands	r0, r7
 800208e:	4303      	orrs	r3, r0
          hi2c->XferSize = hi2c->XferCount;
 8002090:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002092:	6053      	str	r3, [r2, #4]
 8002094:	e7ca      	b.n	800202c <HAL_I2C_Mem_Read+0x134>
      hi2c->XferSize = hi2c->XferCount;
 8002096:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8002098:	4d0f      	ldr	r5, [pc, #60]	; (80020d8 <HAL_I2C_Mem_Read+0x1e0>)
 800209a:	6853      	ldr	r3, [r2, #4]
 800209c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 80020a0:	f046 4002 	orr.w	r0, r6, #2181038080	; 0x82000000
      hi2c->XferSize = hi2c->XferCount;
 80020a4:	b289      	uxth	r1, r1
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80020a6:	402b      	ands	r3, r5
 80020a8:	f440 5010 	orr.w	r0, r0, #9216	; 0x2400
 80020ac:	b2cd      	uxtb	r5, r1
 80020ae:	4303      	orrs	r3, r0
 80020b0:	ea43 4305 	orr.w	r3, r3, r5, lsl #16
      hi2c->XferSize = hi2c->XferCount;
 80020b4:	8521      	strh	r1, [r4, #40]	; 0x28
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 80020b6:	6053      	str	r3, [r2, #4]
 80020b8:	e79c      	b.n	8001ff4 <HAL_I2C_Mem_Read+0xfc>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020ba:	6823      	ldr	r3, [r4, #0]
    I2C_RESET_CR2(hi2c);
 80020bc:	4d09      	ldr	r5, [pc, #36]	; (80020e4 <HAL_I2C_Mem_Read+0x1ec>)
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80020be:	2120      	movs	r1, #32
 80020c0:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 80020c2:	685a      	ldr	r2, [r3, #4]
 80020c4:	402a      	ands	r2, r5
 80020c6:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 80020c8:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80020cc:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80020d0:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 80020d4:	e71a      	b.n	8001f0c <HAL_I2C_Mem_Read+0x14>
 80020d6:	bf00      	nop
 80020d8:	fc009800 	.word	0xfc009800
 80020dc:	81ff2400 	.word	0x81ff2400
 80020e0:	fc009c00 	.word	0xfc009c00
 80020e4:	fe00e800 	.word	0xfe00e800

080020e8 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80020e8:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80020ec:	b2db      	uxtb	r3, r3
 80020ee:	2b20      	cmp	r3, #32
 80020f0:	d001      	beq.n	80020f6 <HAL_I2CEx_ConfigAnalogFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80020f2:	2002      	movs	r0, #2
 80020f4:	4770      	bx	lr
 80020f6:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 80020f8:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 80020fc:	2801      	cmp	r0, #1
 80020fe:	d0f8      	beq.n	80020f2 <HAL_I2CEx_ConfigAnalogFilter+0xa>
{
 8002100:	b410      	push	{r4}
    __HAL_I2C_DISABLE(hi2c);
 8002102:	6810      	ldr	r0, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002104:	2424      	movs	r4, #36	; 0x24
 8002106:	f882 4041 	strb.w	r4, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800210a:	6804      	ldr	r4, [r0, #0]
 800210c:	f024 0401 	bic.w	r4, r4, #1
 8002110:	6004      	str	r4, [r0, #0]
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002112:	6804      	ldr	r4, [r0, #0]
 8002114:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8002118:	6004      	str	r4, [r0, #0]
    hi2c->Instance->CR1 |= AnalogFilter;
 800211a:	6804      	ldr	r4, [r0, #0]
 800211c:	4321      	orrs	r1, r4
 800211e:	6001      	str	r1, [r0, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002120:	6801      	ldr	r1, [r0, #0]
    __HAL_UNLOCK(hi2c);
 8002122:	2400      	movs	r4, #0
    __HAL_I2C_ENABLE(hi2c);
 8002124:	f041 0101 	orr.w	r1, r1, #1
 8002128:	6001      	str	r1, [r0, #0]
    return HAL_OK;
 800212a:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 800212c:	f882 4040 	strb.w	r4, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8002130:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 8002134:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002138:	4770      	bx	lr
 800213a:	bf00      	nop

0800213c <HAL_I2CEx_ConfigDigitalFilter>:

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800213c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8002140:	b2db      	uxtb	r3, r3
 8002142:	2b20      	cmp	r3, #32
 8002144:	d001      	beq.n	800214a <HAL_I2CEx_ConfigDigitalFilter+0xe>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002146:	2002      	movs	r0, #2
 8002148:	4770      	bx	lr
 800214a:	4602      	mov	r2, r0
    __HAL_LOCK(hi2c);
 800214c:	f890 0040 	ldrb.w	r0, [r0, #64]	; 0x40
 8002150:	2801      	cmp	r0, #1
 8002152:	d0f8      	beq.n	8002146 <HAL_I2CEx_ConfigDigitalFilter+0xa>
{
 8002154:	b410      	push	{r4}
    __HAL_I2C_DISABLE(hi2c);
 8002156:	6810      	ldr	r0, [r2, #0]
    hi2c->State = HAL_I2C_STATE_BUSY;
 8002158:	2424      	movs	r4, #36	; 0x24
 800215a:	f882 4041 	strb.w	r4, [r2, #65]	; 0x41
    __HAL_I2C_DISABLE(hi2c);
 800215e:	6804      	ldr	r4, [r0, #0]
 8002160:	f024 0401 	bic.w	r4, r4, #1
 8002164:	6004      	str	r4, [r0, #0]
    tmpreg = hi2c->Instance->CR1;
 8002166:	6804      	ldr	r4, [r0, #0]
    tmpreg &= ~(I2C_CR1_DNF);
 8002168:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
    tmpreg |= DigitalFilter << 8U;
 800216c:	ea44 2101 	orr.w	r1, r4, r1, lsl #8
    hi2c->Instance->CR1 = tmpreg;
 8002170:	6001      	str	r1, [r0, #0]
    __HAL_I2C_ENABLE(hi2c);
 8002172:	6801      	ldr	r1, [r0, #0]
    __HAL_UNLOCK(hi2c);
 8002174:	2400      	movs	r4, #0
    __HAL_I2C_ENABLE(hi2c);
 8002176:	f041 0101 	orr.w	r1, r1, #1
 800217a:	6001      	str	r1, [r0, #0]
    return HAL_OK;
 800217c:	4620      	mov	r0, r4
    __HAL_UNLOCK(hi2c);
 800217e:	f882 4040 	strb.w	r4, [r2, #64]	; 0x40
    hi2c->State = HAL_I2C_STATE_READY;
 8002182:	f882 3041 	strb.w	r3, [r2, #65]	; 0x41
  }
}
 8002186:	f85d 4b04 	ldr.w	r4, [sp], #4
 800218a:	4770      	bx	lr

0800218c <HAL_RCC_OscConfig>:
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800218c:	2800      	cmp	r0, #0
 800218e:	f000 82cb 	beq.w	8002728 <HAL_RCC_OscConfig+0x59c>
{
 8002192:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002196:	6803      	ldr	r3, [r0, #0]
 8002198:	07d9      	lsls	r1, r3, #31
{
 800219a:	b083      	sub	sp, #12
 800219c:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800219e:	d543      	bpl.n	8002228 <HAL_RCC_OscConfig+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80021a0:	49b7      	ldr	r1, [pc, #732]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
 80021a2:	684a      	ldr	r2, [r1, #4]
 80021a4:	f002 020c 	and.w	r2, r2, #12
 80021a8:	2a04      	cmp	r2, #4
 80021aa:	f000 81b0 	beq.w	800250e <HAL_RCC_OscConfig+0x382>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021ae:	684a      	ldr	r2, [r1, #4]
 80021b0:	f002 020c 	and.w	r2, r2, #12
 80021b4:	2a08      	cmp	r2, #8
 80021b6:	f000 81a6 	beq.w	8002506 <HAL_RCC_OscConfig+0x37a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021ba:	6863      	ldr	r3, [r4, #4]
 80021bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021c0:	f000 8218 	beq.w	80025f4 <HAL_RCC_OscConfig+0x468>
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	f000 8161 	beq.w	800248c <HAL_RCC_OscConfig+0x300>
 80021ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80021ce:	f000 829e 	beq.w	800270e <HAL_RCC_OscConfig+0x582>
 80021d2:	4bab      	ldr	r3, [pc, #684]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
 80021d4:	681a      	ldr	r2, [r3, #0]
 80021d6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80021da:	601a      	str	r2, [r3, #0]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80021e2:	601a      	str	r2, [r3, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80021e4:	4da6      	ldr	r5, [pc, #664]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
 80021e6:	68a2      	ldr	r2, [r4, #8]
 80021e8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80021ea:	f023 030f 	bic.w	r3, r3, #15
 80021ee:	4313      	orrs	r3, r2
 80021f0:	62eb      	str	r3, [r5, #44]	; 0x2c

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021f2:	f7fe fd2b 	bl	8000c4c <HAL_GetTick>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021f6:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 80021fa:	4607      	mov	r7, r0
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021fc:	2601      	movs	r6, #1
 80021fe:	e005      	b.n	800220c <HAL_RCC_OscConfig+0x80>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002200:	f7fe fd24 	bl	8000c4c <HAL_GetTick>
 8002204:	1bc0      	subs	r0, r0, r7
 8002206:	2864      	cmp	r0, #100	; 0x64
 8002208:	f200 8179 	bhi.w	80024fe <HAL_RCC_OscConfig+0x372>
 800220c:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002210:	682a      	ldr	r2, [r5, #0]
 8002212:	fa98 f3a8 	rbit	r3, r8
 8002216:	fab3 f383 	clz	r3, r3
 800221a:	f003 031f 	and.w	r3, r3, #31
 800221e:	fa06 f303 	lsl.w	r3, r6, r3
 8002222:	4213      	tst	r3, r2
 8002224:	d0ec      	beq.n	8002200 <HAL_RCC_OscConfig+0x74>
 8002226:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002228:	079f      	lsls	r7, r3, #30
 800222a:	d542      	bpl.n	80022b2 <HAL_RCC_OscConfig+0x126>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800222c:	4a94      	ldr	r2, [pc, #592]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
 800222e:	6851      	ldr	r1, [r2, #4]
 8002230:	f011 0f0c 	tst.w	r1, #12
 8002234:	f000 80c9 	beq.w	80023ca <HAL_RCC_OscConfig+0x23e>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002238:	6851      	ldr	r1, [r2, #4]
 800223a:	f001 010c 	and.w	r1, r1, #12
 800223e:	2908      	cmp	r1, #8
 8002240:	f000 80bf 	beq.w	80023c2 <HAL_RCC_OscConfig+0x236>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002244:	6922      	ldr	r2, [r4, #16]
 8002246:	2a00      	cmp	r2, #0
 8002248:	f000 81ae 	beq.w	80025a8 <HAL_RCC_OscConfig+0x41c>
 800224c:	2201      	movs	r2, #1
 800224e:	fa92 f3a2 	rbit	r3, r2
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002252:	fab3 f383 	clz	r3, r3
 8002256:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800225a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800225e:	009b      	lsls	r3, r3, #2
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002260:	4616      	mov	r6, r2
        __HAL_RCC_HSI_ENABLE();
 8002262:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002264:	f7fe fcf2 	bl	8000c4c <HAL_GetTick>
 8002268:	f04f 0802 	mov.w	r8, #2
 800226c:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800226e:	4d84      	ldr	r5, [pc, #528]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
 8002270:	e005      	b.n	800227e <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002272:	f7fe fceb 	bl	8000c4c <HAL_GetTick>
 8002276:	1bc0      	subs	r0, r0, r7
 8002278:	2802      	cmp	r0, #2
 800227a:	f200 8140 	bhi.w	80024fe <HAL_RCC_OscConfig+0x372>
 800227e:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002282:	682a      	ldr	r2, [r5, #0]
 8002284:	fa98 f3a8 	rbit	r3, r8
 8002288:	fab3 f383 	clz	r3, r3
 800228c:	f003 031f 	and.w	r3, r3, #31
 8002290:	fa06 f303 	lsl.w	r3, r6, r3
 8002294:	4213      	tst	r3, r2
 8002296:	d0ec      	beq.n	8002272 <HAL_RCC_OscConfig+0xe6>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002298:	6829      	ldr	r1, [r5, #0]
 800229a:	22f8      	movs	r2, #248	; 0xf8
 800229c:	fa92 f2a2 	rbit	r2, r2
 80022a0:	6963      	ldr	r3, [r4, #20]
 80022a2:	fab2 f282 	clz	r2, r2
 80022a6:	f021 01f8 	bic.w	r1, r1, #248	; 0xf8
 80022aa:	4093      	lsls	r3, r2
 80022ac:	430b      	orrs	r3, r1
 80022ae:	602b      	str	r3, [r5, #0]
 80022b0:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80022b2:	071d      	lsls	r5, r3, #28
 80022b4:	d421      	bmi.n	80022fa <HAL_RCC_OscConfig+0x16e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022b6:	0758      	lsls	r0, r3, #29
 80022b8:	d54d      	bpl.n	8002356 <HAL_RCC_OscConfig+0x1ca>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022ba:	4b71      	ldr	r3, [pc, #452]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
 80022bc:	69da      	ldr	r2, [r3, #28]
 80022be:	00d1      	lsls	r1, r2, #3
 80022c0:	f140 80c1 	bpl.w	8002446 <HAL_RCC_OscConfig+0x2ba>
    FlagStatus       pwrclkchanged = RESET;
 80022c4:	f04f 0800 	mov.w	r8, #0
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80022c8:	4d6e      	ldr	r5, [pc, #440]	; (8002484 <HAL_RCC_OscConfig+0x2f8>)
 80022ca:	682b      	ldr	r3, [r5, #0]
 80022cc:	05da      	lsls	r2, r3, #23
 80022ce:	f140 8106 	bpl.w	80024de <HAL_RCC_OscConfig+0x352>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022d2:	68e3      	ldr	r3, [r4, #12]
 80022d4:	2b01      	cmp	r3, #1
 80022d6:	f000 8193 	beq.w	8002600 <HAL_RCC_OscConfig+0x474>
 80022da:	2b00      	cmp	r3, #0
 80022dc:	f000 812e 	beq.w	800253c <HAL_RCC_OscConfig+0x3b0>
 80022e0:	2b05      	cmp	r3, #5
 80022e2:	4b67      	ldr	r3, [pc, #412]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
 80022e4:	6a1a      	ldr	r2, [r3, #32]
 80022e6:	f000 81b5 	beq.w	8002654 <HAL_RCC_OscConfig+0x4c8>
 80022ea:	f022 0201 	bic.w	r2, r2, #1
 80022ee:	621a      	str	r2, [r3, #32]
 80022f0:	6a1a      	ldr	r2, [r3, #32]
 80022f2:	f022 0204 	bic.w	r2, r2, #4
 80022f6:	621a      	str	r2, [r3, #32]
 80022f8:	e187      	b.n	800260a <HAL_RCC_OscConfig+0x47e>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80022fa:	69a2      	ldr	r2, [r4, #24]
 80022fc:	2a00      	cmp	r2, #0
 80022fe:	d07b      	beq.n	80023f8 <HAL_RCC_OscConfig+0x26c>
 8002300:	2201      	movs	r2, #1
 8002302:	fa92 f1a2 	rbit	r1, r2
      __HAL_RCC_LSI_ENABLE();
 8002306:	4b60      	ldr	r3, [pc, #384]	; (8002488 <HAL_RCC_OscConfig+0x2fc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002308:	4e5d      	ldr	r6, [pc, #372]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
      __HAL_RCC_LSI_ENABLE();
 800230a:	fab1 f181 	clz	r1, r1
 800230e:	440b      	add	r3, r1
 8002310:	009b      	lsls	r3, r3, #2
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002312:	4615      	mov	r5, r2
      __HAL_RCC_LSI_ENABLE();
 8002314:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002316:	f7fe fc99 	bl	8000c4c <HAL_GetTick>
 800231a:	f04f 0802 	mov.w	r8, #2
 800231e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002320:	e005      	b.n	800232e <HAL_RCC_OscConfig+0x1a2>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002322:	f7fe fc93 	bl	8000c4c <HAL_GetTick>
 8002326:	1bc0      	subs	r0, r0, r7
 8002328:	2802      	cmp	r0, #2
 800232a:	f200 80e8 	bhi.w	80024fe <HAL_RCC_OscConfig+0x372>
 800232e:	fa98 f3a8 	rbit	r3, r8
 8002332:	fa98 f3a8 	rbit	r3, r8
 8002336:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800233a:	6a72      	ldr	r2, [r6, #36]	; 0x24
 800233c:	fa98 f3a8 	rbit	r3, r8
 8002340:	fab3 f383 	clz	r3, r3
 8002344:	f003 031f 	and.w	r3, r3, #31
 8002348:	fa05 f303 	lsl.w	r3, r5, r3
 800234c:	4213      	tst	r3, r2
 800234e:	d0e8      	beq.n	8002322 <HAL_RCC_OscConfig+0x196>
 8002350:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002352:	0758      	lsls	r0, r3, #29
 8002354:	d4b1      	bmi.n	80022ba <HAL_RCC_OscConfig+0x12e>
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002356:	69e3      	ldr	r3, [r4, #28]
 8002358:	b37b      	cbz	r3, 80023ba <HAL_RCC_OscConfig+0x22e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800235a:	4d49      	ldr	r5, [pc, #292]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
 800235c:	686a      	ldr	r2, [r5, #4]
 800235e:	f002 020c 	and.w	r2, r2, #12
 8002362:	2a08      	cmp	r2, #8
 8002364:	d044      	beq.n	80023f0 <HAL_RCC_OscConfig+0x264>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002366:	2b02      	cmp	r3, #2
 8002368:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800236c:	f000 817a 	beq.w	8002664 <HAL_RCC_OscConfig+0x4d8>
 8002370:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002374:	fab3 f383 	clz	r3, r3
 8002378:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800237c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002380:	009b      	lsls	r3, r3, #2
 8002382:	2200      	movs	r2, #0
 8002384:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002386:	f7fe fc61 	bl	8000c4c <HAL_GetTick>
 800238a:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 800238e:	4607      	mov	r7, r0
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002390:	2601      	movs	r6, #1
 8002392:	e005      	b.n	80023a0 <HAL_RCC_OscConfig+0x214>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002394:	f7fe fc5a 	bl	8000c4c <HAL_GetTick>
 8002398:	1bc0      	subs	r0, r0, r7
 800239a:	2802      	cmp	r0, #2
 800239c:	f200 80af 	bhi.w	80024fe <HAL_RCC_OscConfig+0x372>
 80023a0:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80023a4:	682a      	ldr	r2, [r5, #0]
 80023a6:	fa94 f3a4 	rbit	r3, r4
 80023aa:	fab3 f383 	clz	r3, r3
 80023ae:	f003 031f 	and.w	r3, r3, #31
 80023b2:	fa06 f303 	lsl.w	r3, r6, r3
 80023b6:	4213      	tst	r3, r2
 80023b8:	d1ec      	bne.n	8002394 <HAL_RCC_OscConfig+0x208>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80023ba:	2000      	movs	r0, #0
}
 80023bc:	b003      	add	sp, #12
 80023be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80023c2:	6852      	ldr	r2, [r2, #4]
 80023c4:	03d6      	lsls	r6, r2, #15
 80023c6:	f53f af3d 	bmi.w	8002244 <HAL_RCC_OscConfig+0xb8>
 80023ca:	2202      	movs	r2, #2
 80023cc:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023d0:	492b      	ldr	r1, [pc, #172]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
 80023d2:	6808      	ldr	r0, [r1, #0]
 80023d4:	fa92 f2a2 	rbit	r2, r2
 80023d8:	fab2 f282 	clz	r2, r2
 80023dc:	f002 021f 	and.w	r2, r2, #31
 80023e0:	2101      	movs	r1, #1
 80023e2:	fa01 f202 	lsl.w	r2, r1, r2
 80023e6:	4202      	tst	r2, r0
 80023e8:	d039      	beq.n	800245e <HAL_RCC_OscConfig+0x2d2>
 80023ea:	6922      	ldr	r2, [r4, #16]
 80023ec:	428a      	cmp	r2, r1
 80023ee:	d036      	beq.n	800245e <HAL_RCC_OscConfig+0x2d2>
    return HAL_ERROR;
 80023f0:	2001      	movs	r0, #1
}
 80023f2:	b003      	add	sp, #12
 80023f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80023f8:	2501      	movs	r5, #1
 80023fa:	fa95 f1a5 	rbit	r1, r5
      __HAL_RCC_LSI_DISABLE();
 80023fe:	4b22      	ldr	r3, [pc, #136]	; (8002488 <HAL_RCC_OscConfig+0x2fc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002400:	4e1f      	ldr	r6, [pc, #124]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
      __HAL_RCC_LSI_DISABLE();
 8002402:	fab1 f181 	clz	r1, r1
 8002406:	440b      	add	r3, r1
 8002408:	009b      	lsls	r3, r3, #2
 800240a:	f04f 0802 	mov.w	r8, #2
 800240e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8002410:	f7fe fc1c 	bl	8000c4c <HAL_GetTick>
 8002414:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002416:	e004      	b.n	8002422 <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002418:	f7fe fc18 	bl	8000c4c <HAL_GetTick>
 800241c:	1bc0      	subs	r0, r0, r7
 800241e:	2802      	cmp	r0, #2
 8002420:	d86d      	bhi.n	80024fe <HAL_RCC_OscConfig+0x372>
 8002422:	fa98 f3a8 	rbit	r3, r8
 8002426:	fa98 f3a8 	rbit	r3, r8
 800242a:	fa98 f3a8 	rbit	r3, r8
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800242e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8002430:	fa98 f3a8 	rbit	r3, r8
 8002434:	fab3 f383 	clz	r3, r3
 8002438:	f003 031f 	and.w	r3, r3, #31
 800243c:	fa05 f303 	lsl.w	r3, r5, r3
 8002440:	4213      	tst	r3, r2
 8002442:	d1e9      	bne.n	8002418 <HAL_RCC_OscConfig+0x28c>
 8002444:	e784      	b.n	8002350 <HAL_RCC_OscConfig+0x1c4>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002446:	69da      	ldr	r2, [r3, #28]
 8002448:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800244c:	61da      	str	r2, [r3, #28]
 800244e:	69db      	ldr	r3, [r3, #28]
 8002450:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002454:	9301      	str	r3, [sp, #4]
 8002456:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002458:	f04f 0801 	mov.w	r8, #1
 800245c:	e734      	b.n	80022c8 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800245e:	4d08      	ldr	r5, [pc, #32]	; (8002480 <HAL_RCC_OscConfig+0x2f4>)
 8002460:	21f8      	movs	r1, #248	; 0xf8
 8002462:	6828      	ldr	r0, [r5, #0]
 8002464:	fa91 f1a1 	rbit	r1, r1
 8002468:	6962      	ldr	r2, [r4, #20]
 800246a:	fab1 f181 	clz	r1, r1
 800246e:	f020 00f8 	bic.w	r0, r0, #248	; 0xf8
 8002472:	408a      	lsls	r2, r1
 8002474:	4302      	orrs	r2, r0
 8002476:	602a      	str	r2, [r5, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002478:	071d      	lsls	r5, r3, #28
 800247a:	f57f af1c 	bpl.w	80022b6 <HAL_RCC_OscConfig+0x12a>
 800247e:	e73c      	b.n	80022fa <HAL_RCC_OscConfig+0x16e>
 8002480:	40021000 	.word	0x40021000
 8002484:	40007000 	.word	0x40007000
 8002488:	10908120 	.word	0x10908120
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800248c:	4da7      	ldr	r5, [pc, #668]	; (800272c <HAL_RCC_OscConfig+0x5a0>)
 800248e:	682b      	ldr	r3, [r5, #0]
 8002490:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002494:	602b      	str	r3, [r5, #0]
 8002496:	682b      	ldr	r3, [r5, #0]
 8002498:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800249c:	602b      	str	r3, [r5, #0]
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800249e:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80024a0:	68a2      	ldr	r2, [r4, #8]
 80024a2:	f023 030f 	bic.w	r3, r3, #15
 80024a6:	4313      	orrs	r3, r2
 80024a8:	62eb      	str	r3, [r5, #44]	; 0x2c
        tickstart = HAL_GetTick();
 80024aa:	f7fe fbcf 	bl	8000c4c <HAL_GetTick>
 80024ae:	f44f 3800 	mov.w	r8, #131072	; 0x20000
 80024b2:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024b4:	2601      	movs	r6, #1
 80024b6:	e004      	b.n	80024c2 <HAL_RCC_OscConfig+0x336>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80024b8:	f7fe fbc8 	bl	8000c4c <HAL_GetTick>
 80024bc:	1bc0      	subs	r0, r0, r7
 80024be:	2864      	cmp	r0, #100	; 0x64
 80024c0:	d81d      	bhi.n	80024fe <HAL_RCC_OscConfig+0x372>
 80024c2:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024c6:	682a      	ldr	r2, [r5, #0]
 80024c8:	fa98 f3a8 	rbit	r3, r8
 80024cc:	fab3 f383 	clz	r3, r3
 80024d0:	f003 031f 	and.w	r3, r3, #31
 80024d4:	fa06 f303 	lsl.w	r3, r6, r3
 80024d8:	4213      	tst	r3, r2
 80024da:	d1ed      	bne.n	80024b8 <HAL_RCC_OscConfig+0x32c>
 80024dc:	e6a3      	b.n	8002226 <HAL_RCC_OscConfig+0x9a>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024de:	682b      	ldr	r3, [r5, #0]
 80024e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024e4:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80024e6:	f7fe fbb1 	bl	8000c4c <HAL_GetTick>
 80024ea:	4606      	mov	r6, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ec:	682b      	ldr	r3, [r5, #0]
 80024ee:	05db      	lsls	r3, r3, #23
 80024f0:	f53f aeef 	bmi.w	80022d2 <HAL_RCC_OscConfig+0x146>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024f4:	f7fe fbaa 	bl	8000c4c <HAL_GetTick>
 80024f8:	1b80      	subs	r0, r0, r6
 80024fa:	2864      	cmp	r0, #100	; 0x64
 80024fc:	d9f6      	bls.n	80024ec <HAL_RCC_OscConfig+0x360>
            return HAL_TIMEOUT;
 80024fe:	2003      	movs	r0, #3
}
 8002500:	b003      	add	sp, #12
 8002502:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002506:	684a      	ldr	r2, [r1, #4]
 8002508:	03d2      	lsls	r2, r2, #15
 800250a:	f57f ae56 	bpl.w	80021ba <HAL_RCC_OscConfig+0x2e>
 800250e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002512:	fa92 f1a2 	rbit	r1, r2
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002516:	4985      	ldr	r1, [pc, #532]	; (800272c <HAL_RCC_OscConfig+0x5a0>)
 8002518:	6808      	ldr	r0, [r1, #0]
 800251a:	fa92 f2a2 	rbit	r2, r2
 800251e:	fab2 f282 	clz	r2, r2
 8002522:	f002 021f 	and.w	r2, r2, #31
 8002526:	2101      	movs	r1, #1
 8002528:	fa01 f202 	lsl.w	r2, r1, r2
 800252c:	4202      	tst	r2, r0
 800252e:	f43f ae7b 	beq.w	8002228 <HAL_RCC_OscConfig+0x9c>
 8002532:	6862      	ldr	r2, [r4, #4]
 8002534:	2a00      	cmp	r2, #0
 8002536:	f47f ae77 	bne.w	8002228 <HAL_RCC_OscConfig+0x9c>
 800253a:	e759      	b.n	80023f0 <HAL_RCC_OscConfig+0x264>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800253c:	4d7b      	ldr	r5, [pc, #492]	; (800272c <HAL_RCC_OscConfig+0x5a0>)
 800253e:	6a2b      	ldr	r3, [r5, #32]
 8002540:	f023 0301 	bic.w	r3, r3, #1
 8002544:	622b      	str	r3, [r5, #32]
 8002546:	6a2b      	ldr	r3, [r5, #32]
 8002548:	f023 0304 	bic.w	r3, r3, #4
 800254c:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800254e:	f7fe fb7d 	bl	8000c4c <HAL_GetTick>
 8002552:	f04f 0902 	mov.w	r9, #2
 8002556:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002558:	2601      	movs	r6, #1
 800255a:	e013      	b.n	8002584 <HAL_RCC_OscConfig+0x3f8>
 800255c:	fa99 f3a9 	rbit	r3, r9
 8002560:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002562:	fa99 f3a9 	rbit	r3, r9
 8002566:	fab3 f383 	clz	r3, r3
 800256a:	f003 031f 	and.w	r3, r3, #31
 800256e:	fa06 f303 	lsl.w	r3, r6, r3
 8002572:	4213      	tst	r3, r2
 8002574:	d00e      	beq.n	8002594 <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002576:	f7fe fb69 	bl	8000c4c <HAL_GetTick>
 800257a:	f241 3388 	movw	r3, #5000	; 0x1388
 800257e:	1bc0      	subs	r0, r0, r7
 8002580:	4298      	cmp	r0, r3
 8002582:	d8bc      	bhi.n	80024fe <HAL_RCC_OscConfig+0x372>
 8002584:	fa99 f3a9 	rbit	r3, r9
 8002588:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800258c:	2b00      	cmp	r3, #0
 800258e:	d0e5      	beq.n	800255c <HAL_RCC_OscConfig+0x3d0>
 8002590:	6a2a      	ldr	r2, [r5, #32]
 8002592:	e7e6      	b.n	8002562 <HAL_RCC_OscConfig+0x3d6>
    if(pwrclkchanged == SET)
 8002594:	f1b8 0f00 	cmp.w	r8, #0
 8002598:	f43f aedd 	beq.w	8002356 <HAL_RCC_OscConfig+0x1ca>
      __HAL_RCC_PWR_CLK_DISABLE();
 800259c:	4a63      	ldr	r2, [pc, #396]	; (800272c <HAL_RCC_OscConfig+0x5a0>)
 800259e:	69d3      	ldr	r3, [r2, #28]
 80025a0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80025a4:	61d3      	str	r3, [r2, #28]
 80025a6:	e6d6      	b.n	8002356 <HAL_RCC_OscConfig+0x1ca>
 80025a8:	2501      	movs	r5, #1
 80025aa:	fa95 f3a5 	rbit	r3, r5
        __HAL_RCC_HSI_DISABLE();
 80025ae:	fab3 f383 	clz	r3, r3
 80025b2:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80025b6:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	f04f 0802 	mov.w	r8, #2
 80025c0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80025c2:	f7fe fb43 	bl	8000c4c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025c6:	4e59      	ldr	r6, [pc, #356]	; (800272c <HAL_RCC_OscConfig+0x5a0>)
        tickstart = HAL_GetTick();
 80025c8:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025ca:	e004      	b.n	80025d6 <HAL_RCC_OscConfig+0x44a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025cc:	f7fe fb3e 	bl	8000c4c <HAL_GetTick>
 80025d0:	1bc0      	subs	r0, r0, r7
 80025d2:	2802      	cmp	r0, #2
 80025d4:	d893      	bhi.n	80024fe <HAL_RCC_OscConfig+0x372>
 80025d6:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80025da:	6832      	ldr	r2, [r6, #0]
 80025dc:	fa98 f3a8 	rbit	r3, r8
 80025e0:	fab3 f383 	clz	r3, r3
 80025e4:	f003 031f 	and.w	r3, r3, #31
 80025e8:	fa05 f303 	lsl.w	r3, r5, r3
 80025ec:	4213      	tst	r3, r2
 80025ee:	d1ed      	bne.n	80025cc <HAL_RCC_OscConfig+0x440>
 80025f0:	6823      	ldr	r3, [r4, #0]
 80025f2:	e65e      	b.n	80022b2 <HAL_RCC_OscConfig+0x126>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025f4:	4a4d      	ldr	r2, [pc, #308]	; (800272c <HAL_RCC_OscConfig+0x5a0>)
 80025f6:	6813      	ldr	r3, [r2, #0]
 80025f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025fc:	6013      	str	r3, [r2, #0]
 80025fe:	e5f1      	b.n	80021e4 <HAL_RCC_OscConfig+0x58>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002600:	4a4a      	ldr	r2, [pc, #296]	; (800272c <HAL_RCC_OscConfig+0x5a0>)
 8002602:	6a13      	ldr	r3, [r2, #32]
 8002604:	f043 0301 	orr.w	r3, r3, #1
 8002608:	6213      	str	r3, [r2, #32]
      tickstart = HAL_GetTick();
 800260a:	f7fe fb1f 	bl	8000c4c <HAL_GetTick>
 800260e:	f04f 0902 	mov.w	r9, #2
 8002612:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002614:	4e45      	ldr	r6, [pc, #276]	; (800272c <HAL_RCC_OscConfig+0x5a0>)
 8002616:	2501      	movs	r5, #1
 8002618:	e014      	b.n	8002644 <HAL_RCC_OscConfig+0x4b8>
 800261a:	fa99 f3a9 	rbit	r3, r9
 800261e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8002620:	fa99 f3a9 	rbit	r3, r9
 8002624:	fab3 f383 	clz	r3, r3
 8002628:	f003 031f 	and.w	r3, r3, #31
 800262c:	fa05 f303 	lsl.w	r3, r5, r3
 8002630:	4213      	tst	r3, r2
 8002632:	d1af      	bne.n	8002594 <HAL_RCC_OscConfig+0x408>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002634:	f7fe fb0a 	bl	8000c4c <HAL_GetTick>
 8002638:	f241 3388 	movw	r3, #5000	; 0x1388
 800263c:	1bc0      	subs	r0, r0, r7
 800263e:	4298      	cmp	r0, r3
 8002640:	f63f af5d 	bhi.w	80024fe <HAL_RCC_OscConfig+0x372>
 8002644:	fa99 f3a9 	rbit	r3, r9
 8002648:	fa99 f3a9 	rbit	r3, r9
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800264c:	2b00      	cmp	r3, #0
 800264e:	d0e4      	beq.n	800261a <HAL_RCC_OscConfig+0x48e>
 8002650:	6a32      	ldr	r2, [r6, #32]
 8002652:	e7e5      	b.n	8002620 <HAL_RCC_OscConfig+0x494>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002654:	f042 0204 	orr.w	r2, r2, #4
 8002658:	621a      	str	r2, [r3, #32]
 800265a:	6a1a      	ldr	r2, [r3, #32]
 800265c:	f042 0201 	orr.w	r2, r2, #1
 8002660:	621a      	str	r2, [r3, #32]
 8002662:	e7d2      	b.n	800260a <HAL_RCC_OscConfig+0x47e>
 8002664:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_DISABLE();
 8002668:	fab3 f383 	clz	r3, r3
 800266c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002670:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002674:	009b      	lsls	r3, r3, #2
 8002676:	2200      	movs	r2, #0
 8002678:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800267a:	f7fe fae7 	bl	8000c4c <HAL_GetTick>
 800267e:	f04f 7800 	mov.w	r8, #33554432	; 0x2000000
 8002682:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002684:	2601      	movs	r6, #1
 8002686:	e005      	b.n	8002694 <HAL_RCC_OscConfig+0x508>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002688:	f7fe fae0 	bl	8000c4c <HAL_GetTick>
 800268c:	1bc0      	subs	r0, r0, r7
 800268e:	2802      	cmp	r0, #2
 8002690:	f63f af35 	bhi.w	80024fe <HAL_RCC_OscConfig+0x372>
 8002694:	fa98 f3a8 	rbit	r3, r8
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002698:	682a      	ldr	r2, [r5, #0]
 800269a:	fa98 f3a8 	rbit	r3, r8
 800269e:	fab3 f383 	clz	r3, r3
 80026a2:	f003 031f 	and.w	r3, r3, #31
 80026a6:	fa06 f303 	lsl.w	r3, r6, r3
 80026aa:	4213      	tst	r3, r2
 80026ac:	d1ec      	bne.n	8002688 <HAL_RCC_OscConfig+0x4fc>
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80026ae:	686a      	ldr	r2, [r5, #4]
 80026b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80026b2:	6a21      	ldr	r1, [r4, #32]
 80026b4:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 80026b8:	430b      	orrs	r3, r1
 80026ba:	4313      	orrs	r3, r2
 80026bc:	606b      	str	r3, [r5, #4]
 80026be:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80026c2:	fa93 f3a3 	rbit	r3, r3
        __HAL_RCC_PLL_ENABLE();
 80026c6:	fab3 f383 	clz	r3, r3
 80026ca:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80026ce:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80026d2:	009b      	lsls	r3, r3, #2
 80026d4:	f04f 7400 	mov.w	r4, #33554432	; 0x2000000
 80026d8:	601e      	str	r6, [r3, #0]
        tickstart = HAL_GetTick();
 80026da:	f7fe fab7 	bl	8000c4c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026de:	4e13      	ldr	r6, [pc, #76]	; (800272c <HAL_RCC_OscConfig+0x5a0>)
        tickstart = HAL_GetTick();
 80026e0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026e2:	2501      	movs	r5, #1
 80026e4:	e005      	b.n	80026f2 <HAL_RCC_OscConfig+0x566>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80026e6:	f7fe fab1 	bl	8000c4c <HAL_GetTick>
 80026ea:	1bc0      	subs	r0, r0, r7
 80026ec:	2802      	cmp	r0, #2
 80026ee:	f63f af06 	bhi.w	80024fe <HAL_RCC_OscConfig+0x372>
 80026f2:	fa94 f3a4 	rbit	r3, r4
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80026f6:	6832      	ldr	r2, [r6, #0]
 80026f8:	fa94 f3a4 	rbit	r3, r4
 80026fc:	fab3 f383 	clz	r3, r3
 8002700:	f003 031f 	and.w	r3, r3, #31
 8002704:	fa05 f303 	lsl.w	r3, r5, r3
 8002708:	4213      	tst	r3, r2
 800270a:	d0ec      	beq.n	80026e6 <HAL_RCC_OscConfig+0x55a>
 800270c:	e655      	b.n	80023ba <HAL_RCC_OscConfig+0x22e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800270e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002712:	f5a3 333c 	sub.w	r3, r3, #192512	; 0x2f000
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800271c:	601a      	str	r2, [r3, #0]
 800271e:	681a      	ldr	r2, [r3, #0]
 8002720:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	e55d      	b.n	80021e4 <HAL_RCC_OscConfig+0x58>
    return HAL_ERROR;
 8002728:	2001      	movs	r0, #1
}
 800272a:	4770      	bx	lr
 800272c:	40021000 	.word	0x40021000

08002730 <HAL_RCC_ClockConfig>:
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
  uint32_t tickstart = 0U;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002730:	b178      	cbz	r0, 8002752 <HAL_RCC_ClockConfig+0x22>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002732:	4a65      	ldr	r2, [pc, #404]	; (80028c8 <HAL_RCC_ClockConfig+0x198>)
 8002734:	6813      	ldr	r3, [r2, #0]
 8002736:	f003 0307 	and.w	r3, r3, #7
 800273a:	428b      	cmp	r3, r1
 800273c:	d20b      	bcs.n	8002756 <HAL_RCC_ClockConfig+0x26>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800273e:	6813      	ldr	r3, [r2, #0]
 8002740:	f023 0307 	bic.w	r3, r3, #7
 8002744:	430b      	orrs	r3, r1
 8002746:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002748:	6813      	ldr	r3, [r2, #0]
 800274a:	f003 0307 	and.w	r3, r3, #7
 800274e:	4299      	cmp	r1, r3
 8002750:	d001      	beq.n	8002756 <HAL_RCC_ClockConfig+0x26>
    return HAL_ERROR;
 8002752:	2001      	movs	r0, #1

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
}
 8002754:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002756:	6803      	ldr	r3, [r0, #0]
{
 8002758:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800275c:	079f      	lsls	r7, r3, #30
 800275e:	d506      	bpl.n	800276e <HAL_RCC_ClockConfig+0x3e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002760:	4c5a      	ldr	r4, [pc, #360]	; (80028cc <HAL_RCC_ClockConfig+0x19c>)
 8002762:	6885      	ldr	r5, [r0, #8]
 8002764:	6862      	ldr	r2, [r4, #4]
 8002766:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 800276a:	432a      	orrs	r2, r5
 800276c:	6062      	str	r2, [r4, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800276e:	07de      	lsls	r6, r3, #31
 8002770:	4604      	mov	r4, r0
 8002772:	460d      	mov	r5, r1
 8002774:	d530      	bpl.n	80027d8 <HAL_RCC_ClockConfig+0xa8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002776:	6842      	ldr	r2, [r0, #4]
 8002778:	2a01      	cmp	r2, #1
 800277a:	f000 8093 	beq.w	80028a4 <HAL_RCC_ClockConfig+0x174>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800277e:	2a02      	cmp	r2, #2
 8002780:	bf0c      	ite	eq
 8002782:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 8002786:	2302      	movne	r3, #2
 8002788:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800278c:	494f      	ldr	r1, [pc, #316]	; (80028cc <HAL_RCC_ClockConfig+0x19c>)
 800278e:	6808      	ldr	r0, [r1, #0]
 8002790:	fa93 f3a3 	rbit	r3, r3
 8002794:	fab3 f383 	clz	r3, r3
 8002798:	f003 031f 	and.w	r3, r3, #31
 800279c:	2101      	movs	r1, #1
 800279e:	fa01 f303 	lsl.w	r3, r1, r3
 80027a2:	4203      	tst	r3, r0
 80027a4:	d028      	beq.n	80027f8 <HAL_RCC_ClockConfig+0xc8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027a6:	4e49      	ldr	r6, [pc, #292]	; (80028cc <HAL_RCC_ClockConfig+0x19c>)
 80027a8:	6873      	ldr	r3, [r6, #4]
 80027aa:	f023 0303 	bic.w	r3, r3, #3
 80027ae:	4313      	orrs	r3, r2
 80027b0:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80027b2:	f7fe fa4b 	bl	8000c4c <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027b6:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80027ba:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027bc:	e005      	b.n	80027ca <HAL_RCC_ClockConfig+0x9a>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80027be:	f7fe fa45 	bl	8000c4c <HAL_GetTick>
 80027c2:	eba0 0008 	sub.w	r0, r0, r8
 80027c6:	42b8      	cmp	r0, r7
 80027c8:	d869      	bhi.n	800289e <HAL_RCC_ClockConfig+0x16e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80027ca:	6873      	ldr	r3, [r6, #4]
 80027cc:	6862      	ldr	r2, [r4, #4]
 80027ce:	f003 030c 	and.w	r3, r3, #12
 80027d2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80027d6:	d1f2      	bne.n	80027be <HAL_RCC_ClockConfig+0x8e>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80027d8:	4a3b      	ldr	r2, [pc, #236]	; (80028c8 <HAL_RCC_ClockConfig+0x198>)
 80027da:	6813      	ldr	r3, [r2, #0]
 80027dc:	f003 0307 	and.w	r3, r3, #7
 80027e0:	429d      	cmp	r5, r3
 80027e2:	d20c      	bcs.n	80027fe <HAL_RCC_ClockConfig+0xce>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027e4:	6813      	ldr	r3, [r2, #0]
 80027e6:	f023 0307 	bic.w	r3, r3, #7
 80027ea:	432b      	orrs	r3, r5
 80027ec:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ee:	6813      	ldr	r3, [r2, #0]
 80027f0:	f003 0307 	and.w	r3, r3, #7
 80027f4:	429d      	cmp	r5, r3
 80027f6:	d002      	beq.n	80027fe <HAL_RCC_ClockConfig+0xce>
    return HAL_ERROR;
 80027f8:	2001      	movs	r0, #1
 80027fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027fe:	6823      	ldr	r3, [r4, #0]
 8002800:	0758      	lsls	r0, r3, #29
 8002802:	d506      	bpl.n	8002812 <HAL_RCC_ClockConfig+0xe2>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002804:	4931      	ldr	r1, [pc, #196]	; (80028cc <HAL_RCC_ClockConfig+0x19c>)
 8002806:	68e0      	ldr	r0, [r4, #12]
 8002808:	684a      	ldr	r2, [r1, #4]
 800280a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800280e:	4302      	orrs	r2, r0
 8002810:	604a      	str	r2, [r1, #4]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002812:	0719      	lsls	r1, r3, #28
 8002814:	d507      	bpl.n	8002826 <HAL_RCC_ClockConfig+0xf6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002816:	4a2d      	ldr	r2, [pc, #180]	; (80028cc <HAL_RCC_ClockConfig+0x19c>)
 8002818:	6921      	ldr	r1, [r4, #16]
 800281a:	6853      	ldr	r3, [r2, #4]
 800281c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002820:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8002824:	6053      	str	r3, [r2, #4]
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t sysclockfreq = 0U;
  
  tmpreg = RCC->CFGR;
 8002826:	4b29      	ldr	r3, [pc, #164]	; (80028cc <HAL_RCC_ClockConfig+0x19c>)
 8002828:	685a      	ldr	r2, [r3, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800282a:	f002 010c 	and.w	r1, r2, #12
 800282e:	2908      	cmp	r1, #8
 8002830:	d016      	beq.n	8002860 <HAL_RCC_ClockConfig+0x130>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002832:	4927      	ldr	r1, [pc, #156]	; (80028d0 <HAL_RCC_ClockConfig+0x1a0>)
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002834:	4b25      	ldr	r3, [pc, #148]	; (80028cc <HAL_RCC_ClockConfig+0x19c>)
 8002836:	22f0      	movs	r2, #240	; 0xf0
 8002838:	685b      	ldr	r3, [r3, #4]
 800283a:	fa92 f2a2 	rbit	r2, r2
 800283e:	fab2 f282 	clz	r2, r2
 8002842:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002846:	40d3      	lsrs	r3, r2
 8002848:	4822      	ldr	r0, [pc, #136]	; (80028d4 <HAL_RCC_ClockConfig+0x1a4>)
 800284a:	4a23      	ldr	r2, [pc, #140]	; (80028d8 <HAL_RCC_ClockConfig+0x1a8>)
 800284c:	5cc3      	ldrb	r3, [r0, r3]
  HAL_InitTick (TICK_INT_PRIORITY);
 800284e:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002850:	fa21 f303 	lsr.w	r3, r1, r3
 8002854:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8002856:	f7fe f9b7 	bl	8000bc8 <HAL_InitTick>
  return HAL_OK;
 800285a:	2000      	movs	r0, #0
 800285c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002860:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 8002864:	fa91 f1a1 	rbit	r1, r1
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002868:	fab1 f181 	clz	r1, r1
 800286c:	f402 1070 	and.w	r0, r2, #3932160	; 0x3c0000
 8002870:	40c8      	lsrs	r0, r1
 8002872:	4c1a      	ldr	r4, [pc, #104]	; (80028dc <HAL_RCC_ClockConfig+0x1ac>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002874:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8002876:	5c23      	ldrb	r3, [r4, r0]
 8002878:	200f      	movs	r0, #15
 800287a:	fa90 f0a0 	rbit	r0, r0
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800287e:	fab0 f080 	clz	r0, r0
 8002882:	f001 010f 	and.w	r1, r1, #15
 8002886:	40c1      	lsrs	r1, r0
 8002888:	4815      	ldr	r0, [pc, #84]	; (80028e0 <HAL_RCC_ClockConfig+0x1b0>)
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 800288a:	03d2      	lsls	r2, r2, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800288c:	5c40      	ldrb	r0, [r0, r1]
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800288e:	bf4a      	itet	mi
 8002890:	490f      	ldrmi	r1, [pc, #60]	; (80028d0 <HAL_RCC_ClockConfig+0x1a0>)
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002892:	4914      	ldrpl	r1, [pc, #80]	; (80028e4 <HAL_RCC_ClockConfig+0x1b4>)
        pllclk = (HSE_VALUE / prediv) * pllmul;
 8002894:	fbb1 f1f0 	udivmi	r1, r1, r0
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002898:	fb01 f103 	mul.w	r1, r1, r3
 800289c:	e7ca      	b.n	8002834 <HAL_RCC_ClockConfig+0x104>
        return HAL_TIMEOUT;
 800289e:	2003      	movs	r0, #3
}
 80028a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80028a4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028a8:	fa93 f1a3 	rbit	r1, r3
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80028ac:	4907      	ldr	r1, [pc, #28]	; (80028cc <HAL_RCC_ClockConfig+0x19c>)
 80028ae:	6809      	ldr	r1, [r1, #0]
 80028b0:	fa93 f3a3 	rbit	r3, r3
 80028b4:	fab3 f383 	clz	r3, r3
 80028b8:	f003 031f 	and.w	r3, r3, #31
 80028bc:	fa02 f303 	lsl.w	r3, r2, r3
 80028c0:	420b      	tst	r3, r1
 80028c2:	f47f af70 	bne.w	80027a6 <HAL_RCC_ClockConfig+0x76>
 80028c6:	e797      	b.n	80027f8 <HAL_RCC_ClockConfig+0xc8>
 80028c8:	40022000 	.word	0x40022000
 80028cc:	40021000 	.word	0x40021000
 80028d0:	007a1200 	.word	0x007a1200
 80028d4:	0800b02c 	.word	0x0800b02c
 80028d8:	20000008 	.word	0x20000008
 80028dc:	0800ad08 	.word	0x0800ad08
 80028e0:	0800ad18 	.word	0x0800ad18
 80028e4:	003d0900 	.word	0x003d0900

080028e8 <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 80028e8:	4a14      	ldr	r2, [pc, #80]	; (800293c <HAL_RCC_GetSysClockFreq+0x54>)
 80028ea:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80028ec:	f003 010c 	and.w	r1, r3, #12
 80028f0:	2908      	cmp	r1, #8
 80028f2:	d121      	bne.n	8002938 <HAL_RCC_GetSysClockFreq+0x50>
 80028f4:	f44f 1170 	mov.w	r1, #3932160	; 0x3c0000
 80028f8:	fa91 f1a1 	rbit	r1, r1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 80028fc:	f403 1070 	and.w	r0, r3, #3932160	; 0x3c0000
 8002900:	fab1 f181 	clz	r1, r1
 8002904:	fa20 f101 	lsr.w	r1, r0, r1
 8002908:	480d      	ldr	r0, [pc, #52]	; (8002940 <HAL_RCC_GetSysClockFreq+0x58>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 800290a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800290c:	5c40      	ldrb	r0, [r0, r1]
 800290e:	210f      	movs	r1, #15
 8002910:	fa91 f1a1 	rbit	r1, r1
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 8002914:	03db      	lsls	r3, r3, #15
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002916:	fab1 f181 	clz	r1, r1
 800291a:	f002 020f 	and.w	r2, r2, #15
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800291e:	bf4c      	ite	mi
 8002920:	4b08      	ldrmi	r3, [pc, #32]	; (8002944 <HAL_RCC_GetSysClockFreq+0x5c>)
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002922:	4b09      	ldrpl	r3, [pc, #36]	; (8002948 <HAL_RCC_GetSysClockFreq+0x60>)
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8002924:	fa22 f201 	lsr.w	r2, r2, r1
 8002928:	4908      	ldr	r1, [pc, #32]	; (800294c <HAL_RCC_GetSysClockFreq+0x64>)
 800292a:	5c8a      	ldrb	r2, [r1, r2]
        pllclk = (HSE_VALUE / prediv) * pllmul;
 800292c:	bf48      	it	mi
 800292e:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (HSI_VALUE >> 1U) * pllmul;
 8002932:	fb03 f000 	mul.w	r0, r3, r0
 8002936:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8002938:	4802      	ldr	r0, [pc, #8]	; (8002944 <HAL_RCC_GetSysClockFreq+0x5c>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800293a:	4770      	bx	lr
 800293c:	40021000 	.word	0x40021000
 8002940:	0800ad08 	.word	0x0800ad08
 8002944:	007a1200 	.word	0x007a1200
 8002948:	003d0900 	.word	0x003d0900
 800294c:	0800ad18 	.word	0x0800ad18

08002950 <HAL_RCC_GetHCLKFreq>:
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
 8002950:	4b01      	ldr	r3, [pc, #4]	; (8002958 <HAL_RCC_GetHCLKFreq+0x8>)
}
 8002952:	6818      	ldr	r0, [r3, #0]
 8002954:	4770      	bx	lr
 8002956:	bf00      	nop
 8002958:	20000008 	.word	0x20000008

0800295c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 800295c:	4b08      	ldr	r3, [pc, #32]	; (8002980 <HAL_RCC_GetPCLK1Freq+0x24>)
 800295e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002962:	685b      	ldr	r3, [r3, #4]
 8002964:	fa92 f2a2 	rbit	r2, r2
 8002968:	fab2 f282 	clz	r2, r2
 800296c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002970:	40d3      	lsrs	r3, r2
 8002972:	4904      	ldr	r1, [pc, #16]	; (8002984 <HAL_RCC_GetPCLK1Freq+0x28>)
  return SystemCoreClock;
 8002974:	4a04      	ldr	r2, [pc, #16]	; (8002988 <HAL_RCC_GetPCLK1Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002976:	5ccb      	ldrb	r3, [r1, r3]
 8002978:	6810      	ldr	r0, [r2, #0]
}    
 800297a:	40d8      	lsrs	r0, r3
 800297c:	4770      	bx	lr
 800297e:	bf00      	nop
 8002980:	40021000 	.word	0x40021000
 8002984:	0800b03c 	.word	0x0800b03c
 8002988:	20000008 	.word	0x20000008

0800298c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800298c:	4b08      	ldr	r3, [pc, #32]	; (80029b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800298e:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002992:	685b      	ldr	r3, [r3, #4]
 8002994:	fa92 f2a2 	rbit	r2, r2
 8002998:	fab2 f282 	clz	r2, r2
 800299c:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80029a0:	40d3      	lsrs	r3, r2
 80029a2:	4904      	ldr	r1, [pc, #16]	; (80029b4 <HAL_RCC_GetPCLK2Freq+0x28>)
  return SystemCoreClock;
 80029a4:	4a04      	ldr	r2, [pc, #16]	; (80029b8 <HAL_RCC_GetPCLK2Freq+0x2c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80029a6:	5ccb      	ldrb	r3, [r1, r3]
 80029a8:	6810      	ldr	r0, [r2, #0]
} 
 80029aa:	40d8      	lsrs	r0, r3
 80029ac:	4770      	bx	lr
 80029ae:	bf00      	nop
 80029b0:	40021000 	.word	0x40021000
 80029b4:	0800b03c 	.word	0x0800b03c
 80029b8:	20000008 	.word	0x20000008

080029bc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80029c0:	4604      	mov	r4, r0
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80029c2:	6800      	ldr	r0, [r0, #0]
 80029c4:	03c5      	lsls	r5, r0, #15
{
 80029c6:	b083      	sub	sp, #12
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80029c8:	d53c      	bpl.n	8002a44 <HAL_RCCEx_PeriphCLKConfig+0x88>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80029ca:	4b82      	ldr	r3, [pc, #520]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80029cc:	69da      	ldr	r2, [r3, #28]
 80029ce:	00d0      	lsls	r0, r2, #3
 80029d0:	f140 80b3 	bpl.w	8002b3a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029d4:	4d80      	ldr	r5, [pc, #512]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
 80029d6:	682b      	ldr	r3, [r5, #0]
 80029d8:	05d9      	lsls	r1, r3, #23
    FlagStatus       pwrclkchanged = RESET;
 80029da:	f04f 0600 	mov.w	r6, #0
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80029de:	f140 80bc 	bpl.w	8002b5a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80029e2:	4d7c      	ldr	r5, [pc, #496]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 80029e4:	6a2b      	ldr	r3, [r5, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80029e6:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80029ea:	d020      	beq.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x72>
 80029ec:	6861      	ldr	r1, [r4, #4]
 80029ee:	f401 7240 	and.w	r2, r1, #768	; 0x300
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d01c      	beq.n	8002a30 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80029f6:	6a29      	ldr	r1, [r5, #32]
 80029f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80029fc:	f421 7040 	bic.w	r0, r1, #768	; 0x300
 8002a00:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002a04:	4f75      	ldr	r7, [pc, #468]	; (8002bdc <HAL_RCCEx_PeriphCLKConfig+0x220>)
 8002a06:	fab2 f282 	clz	r2, r2
 8002a0a:	443a      	add	r2, r7
 8002a0c:	0092      	lsls	r2, r2, #2
 8002a0e:	f04f 0e01 	mov.w	lr, #1
 8002a12:	f8c2 e000 	str.w	lr, [r2]
 8002a16:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002a1a:	fab3 f383 	clz	r3, r3
 8002a1e:	443b      	add	r3, r7
 8002a20:	009b      	lsls	r3, r3, #2
 8002a22:	2200      	movs	r2, #0
 8002a24:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a26:	07cb      	lsls	r3, r1, #31
      RCC->BDCR = temp_reg;
 8002a28:	6228      	str	r0, [r5, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002a2a:	f100 80ad 	bmi.w	8002b88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8002a2e:	6861      	ldr	r1, [r4, #4]
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002a30:	4a68      	ldr	r2, [pc, #416]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002a32:	6a13      	ldr	r3, [r2, #32]
 8002a34:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a38:	430b      	orrs	r3, r1
 8002a3a:	6213      	str	r3, [r2, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002a3c:	2e00      	cmp	r6, #0
 8002a3e:	f040 809e 	bne.w	8002b7e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
 8002a42:	6820      	ldr	r0, [r4, #0]
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002a44:	07c7      	lsls	r7, r0, #31
 8002a46:	d506      	bpl.n	8002a56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002a48:	4a62      	ldr	r2, [pc, #392]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002a4a:	68a1      	ldr	r1, [r4, #8]
 8002a4c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a4e:	f023 0303 	bic.w	r3, r3, #3
 8002a52:	430b      	orrs	r3, r1
 8002a54:	6313      	str	r3, [r2, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002a56:	0786      	lsls	r6, r0, #30
 8002a58:	d506      	bpl.n	8002a68 <HAL_RCCEx_PeriphCLKConfig+0xac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002a5a:	4a5e      	ldr	r2, [pc, #376]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002a5c:	68e1      	ldr	r1, [r4, #12]
 8002a5e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a60:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8002a64:	430b      	orrs	r3, r1
 8002a66:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002a68:	0745      	lsls	r5, r0, #29
 8002a6a:	d506      	bpl.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0xbe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002a6c:	4a59      	ldr	r2, [pc, #356]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002a6e:	6921      	ldr	r1, [r4, #16]
 8002a70:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a72:	f423 2340 	bic.w	r3, r3, #786432	; 0xc0000
 8002a76:	430b      	orrs	r3, r1
 8002a78:	6313      	str	r3, [r2, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a7a:	0681      	lsls	r1, r0, #26
 8002a7c:	d506      	bpl.n	8002a8c <HAL_RCCEx_PeriphCLKConfig+0xd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a7e:	4a55      	ldr	r2, [pc, #340]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002a80:	69e1      	ldr	r1, [r4, #28]
 8002a82:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002a84:	f023 0310 	bic.w	r3, r3, #16
 8002a88:	430b      	orrs	r3, r1
 8002a8a:	6313      	str	r3, [r2, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002a8c:	0382      	lsls	r2, r0, #14
 8002a8e:	d506      	bpl.n	8002a9e <HAL_RCCEx_PeriphCLKConfig+0xe2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8002a90:	4a50      	ldr	r2, [pc, #320]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002a92:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002a94:	6853      	ldr	r3, [r2, #4]
 8002a96:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8002a9a:	430b      	orrs	r3, r1
 8002a9c:	6053      	str	r3, [r2, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a9e:	0643      	lsls	r3, r0, #25
 8002aa0:	d506      	bpl.n	8002ab0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002aa2:	4a4c      	ldr	r2, [pc, #304]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002aa4:	6a21      	ldr	r1, [r4, #32]
 8002aa6:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002aa8:	f023 0320 	bic.w	r3, r3, #32
 8002aac:	430b      	orrs	r3, r1
 8002aae:	6313      	str	r3, [r2, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002ab0:	0707      	lsls	r7, r0, #28
 8002ab2:	d506      	bpl.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0x106>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002ab4:	4a47      	ldr	r2, [pc, #284]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002ab6:	6961      	ldr	r1, [r4, #20]
 8002ab8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002aba:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8002abe:	430b      	orrs	r3, r1
 8002ac0:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002ac2:	06c6      	lsls	r6, r0, #27
 8002ac4:	d506      	bpl.n	8002ad4 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ac6:	4a43      	ldr	r2, [pc, #268]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002ac8:	69a1      	ldr	r1, [r4, #24]
 8002aca:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002acc:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8002ad0:	430b      	orrs	r3, r1
 8002ad2:	6313      	str	r3, [r2, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002ad4:	0585      	lsls	r5, r0, #22
 8002ad6:	d506      	bpl.n	8002ae6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ad8:	4a3e      	ldr	r2, [pc, #248]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002ada:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8002adc:	6853      	ldr	r3, [r2, #4]
 8002ade:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002ae2:	430b      	orrs	r3, r1
 8002ae4:	6053      	str	r3, [r2, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8002ae6:	0601      	lsls	r1, r0, #24
 8002ae8:	d506      	bpl.n	8002af8 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8002aea:	4a3a      	ldr	r2, [pc, #232]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002aec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002aee:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002af0:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8002af4:	430b      	orrs	r3, r1
 8002af6:	62d3      	str	r3, [r2, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8002af8:	05c2      	lsls	r2, r0, #23
 8002afa:	d506      	bpl.n	8002b0a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8002afc:	4a35      	ldr	r2, [pc, #212]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002afe:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002b00:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
 8002b02:	f423 5378 	bic.w	r3, r3, #15872	; 0x3e00
 8002b06:	430b      	orrs	r3, r1
 8002b08:	62d3      	str	r3, [r2, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8002b0a:	04c3      	lsls	r3, r0, #19
 8002b0c:	d40d      	bmi.n	8002b2a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8002b0e:	f410 5000 	ands.w	r0, r0, #8192	; 0x2000
 8002b12:	d007      	beq.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x168>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8002b14:	4a2f      	ldr	r2, [pc, #188]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002b16:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002b18:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002b1a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002b1e:	430b      	orrs	r3, r1
 8002b20:	6313      	str	r3, [r2, #48]	; 0x30
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8002b22:	2000      	movs	r0, #0
}
 8002b24:	b003      	add	sp, #12
 8002b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8002b2a:	4a2a      	ldr	r2, [pc, #168]	; (8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x218>)
 8002b2c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002b2e:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8002b30:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b34:	430b      	orrs	r3, r1
 8002b36:	6313      	str	r3, [r2, #48]	; 0x30
 8002b38:	e7e9      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x152>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b3a:	69da      	ldr	r2, [r3, #28]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b3c:	4d26      	ldr	r5, [pc, #152]	; (8002bd8 <HAL_RCCEx_PeriphCLKConfig+0x21c>)
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b3e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8002b42:	61da      	str	r2, [r3, #28]
 8002b44:	69db      	ldr	r3, [r3, #28]
 8002b46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b4a:	9301      	str	r3, [sp, #4]
 8002b4c:	9b01      	ldr	r3, [sp, #4]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b4e:	682b      	ldr	r3, [r5, #0]
 8002b50:	05d9      	lsls	r1, r3, #23
      pwrclkchanged = SET;
 8002b52:	f04f 0601 	mov.w	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b56:	f53f af44 	bmi.w	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x26>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b5a:	682b      	ldr	r3, [r5, #0]
 8002b5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b60:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8002b62:	f7fe f873 	bl	8000c4c <HAL_GetTick>
 8002b66:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b68:	682b      	ldr	r3, [r5, #0]
 8002b6a:	05da      	lsls	r2, r3, #23
 8002b6c:	f53f af39 	bmi.w	80029e2 <HAL_RCCEx_PeriphCLKConfig+0x26>
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b70:	f7fe f86c 	bl	8000c4c <HAL_GetTick>
 8002b74:	1bc0      	subs	r0, r0, r7
 8002b76:	2864      	cmp	r0, #100	; 0x64
 8002b78:	d9f6      	bls.n	8002b68 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
          return HAL_TIMEOUT;
 8002b7a:	2003      	movs	r0, #3
 8002b7c:	e7d2      	b.n	8002b24 <HAL_RCCEx_PeriphCLKConfig+0x168>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b7e:	69d3      	ldr	r3, [r2, #28]
 8002b80:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002b84:	61d3      	str	r3, [r2, #28]
 8002b86:	e75c      	b.n	8002a42 <HAL_RCCEx_PeriphCLKConfig+0x86>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b88:	4677      	mov	r7, lr
        tickstart = HAL_GetTick();
 8002b8a:	f7fe f85f 	bl	8000c4c <HAL_GetTick>
 8002b8e:	f04f 0902 	mov.w	r9, #2
 8002b92:	4680      	mov	r8, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b94:	e015      	b.n	8002bc2 <HAL_RCCEx_PeriphCLKConfig+0x206>
 8002b96:	fa99 f3a9 	rbit	r3, r9
 8002b9a:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002b9c:	fa99 f3a9 	rbit	r3, r9
 8002ba0:	fab3 f383 	clz	r3, r3
 8002ba4:	f003 031f 	and.w	r3, r3, #31
 8002ba8:	fa07 f303 	lsl.w	r3, r7, r3
 8002bac:	4213      	tst	r3, r2
 8002bae:	f47f af3e 	bne.w	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x72>
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002bb2:	f7fe f84b 	bl	8000c4c <HAL_GetTick>
 8002bb6:	f241 3388 	movw	r3, #5000	; 0x1388
 8002bba:	eba0 0008 	sub.w	r0, r0, r8
 8002bbe:	4298      	cmp	r0, r3
 8002bc0:	d8db      	bhi.n	8002b7a <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002bc2:	fa99 f3a9 	rbit	r3, r9
 8002bc6:	fa99 f3a9 	rbit	r3, r9
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d0e3      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x1da>
 8002bce:	6a2a      	ldr	r2, [r5, #32]
 8002bd0:	e7e4      	b.n	8002b9c <HAL_RCCEx_PeriphCLKConfig+0x1e0>
 8002bd2:	bf00      	nop
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	40007000 	.word	0x40007000
 8002bdc:	10908100 	.word	0x10908100

08002be0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{ 
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8002be0:	2800      	cmp	r0, #0
 8002be2:	f000 808a 	beq.w	8002cfa <HAL_TIM_Base_Init+0x11a>
{ 
 8002be6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance)); 
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
  
  if(htim->State == HAL_TIM_STATE_RESET)
 8002be8:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002bec:	4604      	mov	r4, r0
 8002bee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d053      	beq.n	8002c9e <HAL_TIM_Base_Init+0xbe>
  
  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
  
  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002bf6:	6823      	ldr	r3, [r4, #0]
{
  uint32_t tmpcr1 = 0U;
  tmpcr1 = TIMx->CR1;
  
  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002bf8:	4941      	ldr	r1, [pc, #260]	; (8002d00 <HAL_TIM_Base_Init+0x120>)
  htim->State= HAL_TIM_STATE_BUSY;
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c00:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8002c02:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c04:	d060      	beq.n	8002cc8 <HAL_TIM_Base_Init+0xe8>
 8002c06:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c0a:	d064      	beq.n	8002cd6 <HAL_TIM_Base_Init+0xf6>
 8002c0c:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8002c10:	428b      	cmp	r3, r1
 8002c12:	d022      	beq.n	8002c5a <HAL_TIM_Base_Init+0x7a>
 8002c14:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002c18:	428b      	cmp	r3, r1
 8002c1a:	d01e      	beq.n	8002c5a <HAL_TIM_Base_Init+0x7a>
 8002c1c:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8002c20:	428b      	cmp	r3, r1
 8002c22:	d01a      	beq.n	8002c5a <HAL_TIM_Base_Init+0x7a>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }
 
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c24:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8002c28:	428b      	cmp	r3, r1
 8002c2a:	d03d      	beq.n	8002ca8 <HAL_TIM_Base_Init+0xc8>
 8002c2c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002c30:	428b      	cmp	r3, r1
 8002c32:	d039      	beq.n	8002ca8 <HAL_TIM_Base_Init+0xc8>
 8002c34:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002c38:	428b      	cmp	r3, r1
 8002c3a:	d035      	beq.n	8002ca8 <HAL_TIM_Base_Init+0xc8>
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c3c:	69a5      	ldr	r5, [r4, #24]

  TIMx->CR1 = tmpcr1;

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c3e:	68e0      	ldr	r0, [r4, #12]
 
  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002c40:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c42:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c46:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8002c48:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c4a:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002c4c:	6299      	str	r1, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8002c4e:	2201      	movs	r2, #1
 8002c50:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 8002c52:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002c54:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  return HAL_OK;
 8002c58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8002c5a:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c5c:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c5e:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c60:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002c62:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c64:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002c68:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c6a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002c6e:	4925      	ldr	r1, [pc, #148]	; (8002d04 <HAL_TIM_Base_Init+0x124>)
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c70:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002c76:	4302      	orrs	r2, r0
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002c78:	428b      	cmp	r3, r1
  TIMx->CR1 = tmpcr1;
 8002c7a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c7c:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002c7e:	629d      	str	r5, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002c80:	d00a      	beq.n	8002c98 <HAL_TIM_Base_Init+0xb8>
 8002c82:	4a21      	ldr	r2, [pc, #132]	; (8002d08 <HAL_TIM_Base_Init+0x128>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d007      	beq.n	8002c98 <HAL_TIM_Base_Init+0xb8>
 8002c88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d003      	beq.n	8002c98 <HAL_TIM_Base_Init+0xb8>
 8002c90:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d1da      	bne.n	8002c4e <HAL_TIM_Base_Init+0x6e>
    TIMx->RCR = Structure->RepetitionCounter;
 8002c98:	6962      	ldr	r2, [r4, #20]
 8002c9a:	631a      	str	r2, [r3, #48]	; 0x30
 8002c9c:	e7d7      	b.n	8002c4e <HAL_TIM_Base_Init+0x6e>
    htim->Lock = HAL_UNLOCKED;
 8002c9e:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002ca2:	f006 f977 	bl	8008f94 <HAL_TIM_Base_MspInit>
 8002ca6:	e7a6      	b.n	8002bf6 <HAL_TIM_Base_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ca8:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002caa:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002cac:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cb0:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cb6:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8002cb8:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cba:	68e2      	ldr	r2, [r4, #12]
 8002cbc:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002cbe:	6862      	ldr	r2, [r4, #4]
 8002cc0:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8002cc2:	6962      	ldr	r2, [r4, #20]
 8002cc4:	631a      	str	r2, [r3, #48]	; 0x30
 8002cc6:	e7c2      	b.n	8002c4e <HAL_TIM_Base_Init+0x6e>
    tmpcr1 |= Structure->CounterMode;
 8002cc8:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cca:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ccc:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002cd2:	432a      	orrs	r2, r5
 8002cd4:	e7ea      	b.n	8002cac <HAL_TIM_Base_Init+0xcc>
 8002cd6:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cd8:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cda:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cdc:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002cde:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ce0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002ce4:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8002ce6:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002cea:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002cec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cf0:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8002cf2:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002cf4:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002cf6:	629d      	str	r5, [r3, #40]	; 0x28
 8002cf8:	e7c3      	b.n	8002c82 <HAL_TIM_Base_Init+0xa2>
    return HAL_ERROR;
 8002cfa:	2001      	movs	r0, #1
 8002cfc:	4770      	bx	lr
 8002cfe:	bf00      	nop
 8002d00:	40012c00 	.word	0x40012c00
 8002d04:	40013400 	.word	0x40013400
 8002d08:	40014000 	.word	0x40014000

08002d0c <HAL_TIM_PWM_Init>:
  if(htim == NULL)
 8002d0c:	2800      	cmp	r0, #0
 8002d0e:	f000 808a 	beq.w	8002e26 <HAL_TIM_PWM_Init+0x11a>
{
 8002d12:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8002d14:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002d18:	4604      	mov	r4, r0
 8002d1a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d053      	beq.n	8002dca <HAL_TIM_PWM_Init+0xbe>
  TIM_Base_SetConfig(htim->Instance, &htim->Init); 
 8002d22:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d24:	4941      	ldr	r1, [pc, #260]	; (8002e2c <HAL_TIM_PWM_Init+0x120>)
  htim->State= HAL_TIM_STATE_BUSY;
 8002d26:	2202      	movs	r2, #2
 8002d28:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d2c:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8002d2e:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002d30:	d060      	beq.n	8002df4 <HAL_TIM_PWM_Init+0xe8>
 8002d32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002d36:	d064      	beq.n	8002e02 <HAL_TIM_PWM_Init+0xf6>
 8002d38:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8002d3c:	428b      	cmp	r3, r1
 8002d3e:	d022      	beq.n	8002d86 <HAL_TIM_PWM_Init+0x7a>
 8002d40:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002d44:	428b      	cmp	r3, r1
 8002d46:	d01e      	beq.n	8002d86 <HAL_TIM_PWM_Init+0x7a>
 8002d48:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8002d4c:	428b      	cmp	r3, r1
 8002d4e:	d01a      	beq.n	8002d86 <HAL_TIM_PWM_Init+0x7a>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002d50:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8002d54:	428b      	cmp	r3, r1
 8002d56:	d03d      	beq.n	8002dd4 <HAL_TIM_PWM_Init+0xc8>
 8002d58:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002d5c:	428b      	cmp	r3, r1
 8002d5e:	d039      	beq.n	8002dd4 <HAL_TIM_PWM_Init+0xc8>
 8002d60:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002d64:	428b      	cmp	r3, r1
 8002d66:	d035      	beq.n	8002dd4 <HAL_TIM_PWM_Init+0xc8>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d68:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d6a:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002d6c:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d6e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002d72:	432a      	orrs	r2, r5
  TIMx->CR1 = tmpcr1;
 8002d74:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d76:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002d78:	6299      	str	r1, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8002d7a:	2201      	movs	r2, #1
 8002d7c:	615a      	str	r2, [r3, #20]
  return HAL_OK;
 8002d7e:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8002d80:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  return HAL_OK;
 8002d84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmpcr1 |= Structure->CounterMode;
 8002d86:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d88:	6926      	ldr	r6, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d8a:	69a0      	ldr	r0, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d8c:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002d8e:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002d90:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002d94:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d96:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002d9a:	4925      	ldr	r1, [pc, #148]	; (8002e30 <HAL_TIM_PWM_Init+0x124>)
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d9c:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d9e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002da2:	4302      	orrs	r2, r0
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002da4:	428b      	cmp	r3, r1
  TIMx->CR1 = tmpcr1;
 8002da6:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002da8:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002daa:	629d      	str	r5, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002dac:	d00a      	beq.n	8002dc4 <HAL_TIM_PWM_Init+0xb8>
 8002dae:	4a21      	ldr	r2, [pc, #132]	; (8002e34 <HAL_TIM_PWM_Init+0x128>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d007      	beq.n	8002dc4 <HAL_TIM_PWM_Init+0xb8>
 8002db4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002db8:	4293      	cmp	r3, r2
 8002dba:	d003      	beq.n	8002dc4 <HAL_TIM_PWM_Init+0xb8>
 8002dbc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d1da      	bne.n	8002d7a <HAL_TIM_PWM_Init+0x6e>
    TIMx->RCR = Structure->RepetitionCounter;
 8002dc4:	6962      	ldr	r2, [r4, #20]
 8002dc6:	631a      	str	r2, [r3, #48]	; 0x30
 8002dc8:	e7d7      	b.n	8002d7a <HAL_TIM_PWM_Init+0x6e>
    htim->Lock = HAL_UNLOCKED;
 8002dca:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8002dce:	f006 f839 	bl	8008e44 <HAL_TIM_PWM_MspInit>
 8002dd2:	e7a6      	b.n	8002d22 <HAL_TIM_PWM_Init+0x16>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002dd4:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dd6:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002dd8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ddc:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002dde:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002de2:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8002de4:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002de6:	68e2      	ldr	r2, [r4, #12]
 8002de8:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002dea:	6862      	ldr	r2, [r4, #4]
 8002dec:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8002dee:	6962      	ldr	r2, [r4, #20]
 8002df0:	631a      	str	r2, [r3, #48]	; 0x30
 8002df2:	e7c2      	b.n	8002d7a <HAL_TIM_PWM_Init+0x6e>
    tmpcr1 |= Structure->CounterMode;
 8002df4:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002df6:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002df8:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002dfa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002dfe:	432a      	orrs	r2, r5
 8002e00:	e7ea      	b.n	8002dd8 <HAL_TIM_PWM_Init+0xcc>
 8002e02:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e04:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e06:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e08:	68e7      	ldr	r7, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002e0a:	6865      	ldr	r5, [r4, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002e0c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002e10:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 8002e12:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002e16:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002e18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e1c:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8002e1e:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002e20:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002e22:	629d      	str	r5, [r3, #40]	; 0x28
 8002e24:	e7c3      	b.n	8002dae <HAL_TIM_PWM_Init+0xa2>
    return HAL_ERROR;
 8002e26:	2001      	movs	r0, #1
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	40012c00 	.word	0x40012c00
 8002e30:	40013400 	.word	0x40013400
 8002e34:	40014000 	.word	0x40014000

08002e38 <HAL_TIM_PWM_Start>:
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002e38:	6803      	ldr	r3, [r0, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx)); 
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8002e3a:	2201      	movs	r2, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8002e3c:	6a18      	ldr	r0, [r3, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8002e3e:	fa02 f101 	lsl.w	r1, r2, r1
  TIMx->CCER &= ~tmp;
 8002e42:	ea20 0001 	bic.w	r0, r0, r1
{
 8002e46:	b410      	push	{r4}
  TIMx->CCER &= ~tmp;
 8002e48:	6218      	str	r0, [r3, #32]

  /* Set or reset the CCxE Bit */ 
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002e4a:	6a1a      	ldr	r2, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8002e4c:	4c10      	ldr	r4, [pc, #64]	; (8002e90 <HAL_TIM_PWM_Start+0x58>)
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002e4e:	4311      	orrs	r1, r2
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8002e50:	42a3      	cmp	r3, r4
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8002e52:	6219      	str	r1, [r3, #32]
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)  
 8002e54:	d016      	beq.n	8002e84 <HAL_TIM_PWM_Start+0x4c>
 8002e56:	4a0f      	ldr	r2, [pc, #60]	; (8002e94 <HAL_TIM_PWM_Start+0x5c>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d013      	beq.n	8002e84 <HAL_TIM_PWM_Start+0x4c>
 8002e5c:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d00f      	beq.n	8002e84 <HAL_TIM_PWM_Start+0x4c>
 8002e64:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d00b      	beq.n	8002e84 <HAL_TIM_PWM_Start+0x4c>
 8002e6c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d007      	beq.n	8002e84 <HAL_TIM_PWM_Start+0x4c>
  __HAL_TIM_ENABLE(htim);
 8002e74:	681a      	ldr	r2, [r3, #0]
} 
 8002e76:	f85d 4b04 	ldr.w	r4, [sp], #4
  __HAL_TIM_ENABLE(htim);
 8002e7a:	f042 0201 	orr.w	r2, r2, #1
} 
 8002e7e:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8002e80:	601a      	str	r2, [r3, #0]
} 
 8002e82:	4770      	bx	lr
    __HAL_TIM_MOE_ENABLE(htim);
 8002e84:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002e86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002e8a:	645a      	str	r2, [r3, #68]	; 0x44
 8002e8c:	e7f2      	b.n	8002e74 <HAL_TIM_PWM_Start+0x3c>
 8002e8e:	bf00      	nop
 8002e90:	40012c00 	.word	0x40012c00
 8002e94:	40013400 	.word	0x40013400

08002e98 <HAL_TIM_Encoder_Init>:
  if(htim == NULL)
 8002e98:	2800      	cmp	r0, #0
 8002e9a:	f000 80c2 	beq.w	8003022 <HAL_TIM_Encoder_Init+0x18a>
  if(htim->State == HAL_TIM_STATE_RESET)
 8002e9e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
{
 8002ea2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(htim->State == HAL_TIM_STATE_RESET)
 8002ea6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002eaa:	4604      	mov	r4, r0
 8002eac:	460d      	mov	r5, r1
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	f000 8089 	beq.w	8002fc6 <HAL_TIM_Encoder_Init+0x12e>
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002eb4:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002eb6:	495c      	ldr	r1, [pc, #368]	; (8003028 <HAL_TIM_Encoder_Init+0x190>)
  htim->State= HAL_TIM_STATE_BUSY;
 8002eb8:	2202      	movs	r2, #2
 8002eba:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002ec4:	f022 0207 	bic.w	r2, r2, #7
 8002ec8:	609a      	str	r2, [r3, #8]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002eca:	428b      	cmp	r3, r1
  tmpcr1 = TIMx->CR1;
 8002ecc:	681a      	ldr	r2, [r3, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ece:	f000 808f 	beq.w	8002ff0 <HAL_TIM_Encoder_Init+0x158>
 8002ed2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ed6:	f000 8092 	beq.w	8002ffe <HAL_TIM_Encoder_Init+0x166>
 8002eda:	f5a1 3194 	sub.w	r1, r1, #75776	; 0x12800
 8002ede:	428b      	cmp	r3, r1
 8002ee0:	d04f      	beq.n	8002f82 <HAL_TIM_Encoder_Init+0xea>
 8002ee2:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002ee6:	428b      	cmp	r3, r1
 8002ee8:	d04b      	beq.n	8002f82 <HAL_TIM_Encoder_Init+0xea>
 8002eea:	f501 3196 	add.w	r1, r1, #76800	; 0x12c00
 8002eee:	428b      	cmp	r3, r1
 8002ef0:	d047      	beq.n	8002f82 <HAL_TIM_Encoder_Init+0xea>
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ef2:	f501 6140 	add.w	r1, r1, #3072	; 0xc00
 8002ef6:	428b      	cmp	r3, r1
 8002ef8:	d06a      	beq.n	8002fd0 <HAL_TIM_Encoder_Init+0x138>
 8002efa:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002efe:	428b      	cmp	r3, r1
 8002f00:	d066      	beq.n	8002fd0 <HAL_TIM_Encoder_Init+0x138>
 8002f02:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8002f06:	428b      	cmp	r3, r1
 8002f08:	d062      	beq.n	8002fd0 <HAL_TIM_Encoder_Init+0x138>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f0a:	69a6      	ldr	r6, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f0c:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002f0e:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f14:	4332      	orrs	r2, r6
  TIMx->CR1 = tmpcr1;
 8002f16:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f18:	62d8      	str	r0, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002f1a:	6299      	str	r1, [r3, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8002f1c:	f04f 0e01 	mov.w	lr, #1
 8002f20:	f8c3 e014 	str.w	lr, [r3, #20]
  tmpsmcr = htim->Instance->SMCR;
 8002f24:	6898      	ldr	r0, [r3, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8002f26:	699e      	ldr	r6, [r3, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002f28:	69af      	ldr	r7, [r5, #24]
 8002f2a:	68a9      	ldr	r1, [r5, #8]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002f2c:	692a      	ldr	r2, [r5, #16]
  tmpsmcr |= sConfig->EncoderMode;
 8002f2e:	f8d5 c000 	ldr.w	ip, [r5]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002f32:	f426 7840 	bic.w	r8, r6, #768	; 0x300
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002f36:	69ee      	ldr	r6, [r5, #28]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002f38:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002f3c:	0112      	lsls	r2, r2, #4
 8002f3e:	68ef      	ldr	r7, [r5, #12]
 8002f40:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
 8002f44:	433a      	orrs	r2, r7
 8002f46:	6a2f      	ldr	r7, [r5, #32]
  tmpccer = htim->Instance->CCER;
 8002f48:	6a1e      	ldr	r6, [r3, #32]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8002f4a:	f028 0803 	bic.w	r8, r8, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8002f4e:	ea41 0108 	orr.w	r1, r1, r8
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002f52:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002f56:	696f      	ldr	r7, [r5, #20]
 8002f58:	686d      	ldr	r5, [r5, #4]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8002f5a:	f421 417c 	bic.w	r1, r1, #64512	; 0xfc00
 8002f5e:	f021 01fc 	bic.w	r1, r1, #252	; 0xfc
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8002f62:	f026 06aa 	bic.w	r6, r6, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002f66:	ea45 1507 	orr.w	r5, r5, r7, lsl #4
  tmpsmcr |= sConfig->EncoderMode;
 8002f6a:	ea40 000c 	orr.w	r0, r0, ip
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8002f6e:	430a      	orrs	r2, r1
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8002f70:	4335      	orrs	r5, r6
  htim->Instance->SMCR = tmpsmcr;
 8002f72:	6098      	str	r0, [r3, #8]
  htim->Instance->CCMR1 = tmpccmr1;
 8002f74:	619a      	str	r2, [r3, #24]
  return HAL_OK;
 8002f76:	2000      	movs	r0, #0
  htim->Instance->CCER = tmpccer;
 8002f78:	621d      	str	r5, [r3, #32]
  htim->State= HAL_TIM_STATE_READY;
 8002f7a:	f884 e03d 	strb.w	lr, [r4, #61]	; 0x3d
  return HAL_OK;
 8002f7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    tmpcr1 |= Structure->CounterMode;
 8002f82:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f84:	6926      	ldr	r6, [r4, #16]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002f86:	4829      	ldr	r0, [pc, #164]	; (800302c <HAL_TIM_Encoder_Init+0x194>)
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002f88:	68e7      	ldr	r7, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002f8a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002f8e:	430a      	orrs	r2, r1
    tmpcr1 &= ~TIM_CR1_CKD;
 8002f90:	f422 7240 	bic.w	r2, r2, #768	; 0x300
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f94:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002f96:	4332      	orrs	r2, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002f98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002f9c:	430a      	orrs	r2, r1
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002f9e:	4283      	cmp	r3, r0
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002fa0:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8002fa2:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fa4:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002fa6:	6299      	str	r1, [r3, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))  
 8002fa8:	d00a      	beq.n	8002fc0 <HAL_TIM_Encoder_Init+0x128>
 8002faa:	4a21      	ldr	r2, [pc, #132]	; (8003030 <HAL_TIM_Encoder_Init+0x198>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d007      	beq.n	8002fc0 <HAL_TIM_Encoder_Init+0x128>
 8002fb0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d003      	beq.n	8002fc0 <HAL_TIM_Encoder_Init+0x128>
 8002fb8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d1ad      	bne.n	8002f1c <HAL_TIM_Encoder_Init+0x84>
    TIMx->RCR = Structure->RepetitionCounter;
 8002fc0:	6962      	ldr	r2, [r4, #20]
 8002fc2:	631a      	str	r2, [r3, #48]	; 0x30
 8002fc4:	e7aa      	b.n	8002f1c <HAL_TIM_Encoder_Init+0x84>
    htim->Lock = HAL_UNLOCKED;
 8002fc6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8002fca:	f005 ff73 	bl	8008eb4 <HAL_TIM_Encoder_MspInit>
 8002fce:	e771      	b.n	8002eb4 <HAL_TIM_Encoder_Init+0x1c>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fd0:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fd2:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002fd4:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002fd8:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002fda:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002fde:	430a      	orrs	r2, r1
  TIMx->CR1 = tmpcr1;
 8002fe0:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002fe2:	68e2      	ldr	r2, [r4, #12]
 8002fe4:	62da      	str	r2, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002fe6:	6862      	ldr	r2, [r4, #4]
 8002fe8:	629a      	str	r2, [r3, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8002fea:	6962      	ldr	r2, [r4, #20]
 8002fec:	631a      	str	r2, [r3, #48]	; 0x30
 8002fee:	e795      	b.n	8002f1c <HAL_TIM_Encoder_Init+0x84>
    tmpcr1 |= Structure->CounterMode;
 8002ff0:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002ff2:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002ff4:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ff6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002ffa:	4332      	orrs	r2, r6
 8002ffc:	e7ea      	b.n	8002fd4 <HAL_TIM_Encoder_Init+0x13c>
 8002ffe:	68a6      	ldr	r6, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003000:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003002:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003004:	68e7      	ldr	r7, [r4, #12]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003006:	f022 0270 	bic.w	r2, r2, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800300a:	4332      	orrs	r2, r6
    tmpcr1 &= ~TIM_CR1_CKD;
 800300c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003010:	4302      	orrs	r2, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003012:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003016:	430a      	orrs	r2, r1
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003018:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 800301a:	601a      	str	r2, [r3, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800301c:	62df      	str	r7, [r3, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 800301e:	6299      	str	r1, [r3, #40]	; 0x28
 8003020:	e7c3      	b.n	8002faa <HAL_TIM_Encoder_Init+0x112>
    return HAL_ERROR;
 8003022:	2001      	movs	r0, #1
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	40012c00 	.word	0x40012c00
 800302c:	40013400 	.word	0x40013400
 8003030:	40014000 	.word	0x40014000

08003034 <HAL_TIM_Encoder_Start>:
  switch (Channel)
 8003034:	b1d1      	cbz	r1, 800306c <HAL_TIM_Encoder_Start+0x38>
 8003036:	2904      	cmp	r1, #4
 8003038:	d016      	beq.n	8003068 <HAL_TIM_Encoder_Start+0x34>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800303a:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 800303c:	6a1a      	ldr	r2, [r3, #32]
 800303e:	f022 0201 	bic.w	r2, r2, #1
 8003042:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8003044:	6a1a      	ldr	r2, [r3, #32]
 8003046:	f042 0201 	orr.w	r2, r2, #1
 800304a:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 800304c:	6a1a      	ldr	r2, [r3, #32]
 800304e:	f022 0210 	bic.w	r2, r2, #16
 8003052:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8003054:	6a1a      	ldr	r2, [r3, #32]
 8003056:	f042 0210 	orr.w	r2, r2, #16
 800305a:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 800305c:	681a      	ldr	r2, [r3, #0]
 800305e:	f042 0201 	orr.w	r2, r2, #1
 8003062:	601a      	str	r2, [r3, #0]
}
 8003064:	2000      	movs	r0, #0
 8003066:	4770      	bx	lr
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE); 
 8003068:	6803      	ldr	r3, [r0, #0]
 800306a:	e7ef      	b.n	800304c <HAL_TIM_Encoder_Start+0x18>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE); 
 800306c:	6803      	ldr	r3, [r0, #0]
  TIMx->CCER &= ~tmp;
 800306e:	6a1a      	ldr	r2, [r3, #32]
 8003070:	f022 0201 	bic.w	r2, r2, #1
 8003074:	621a      	str	r2, [r3, #32]
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8003076:	6a1a      	ldr	r2, [r3, #32]
 8003078:	f042 0201 	orr.w	r2, r2, #1
 800307c:	621a      	str	r2, [r3, #32]
 800307e:	e7ed      	b.n	800305c <HAL_TIM_Encoder_Start+0x28>

08003080 <HAL_TIM_PeriodElapsedCallback>:
 8003080:	4770      	bx	lr
 8003082:	bf00      	nop

08003084 <HAL_TIM_OC_DelayElapsedCallback>:
 8003084:	4770      	bx	lr
 8003086:	bf00      	nop

08003088 <HAL_TIM_IC_CaptureCallback>:
 8003088:	4770      	bx	lr
 800308a:	bf00      	nop

0800308c <HAL_TIM_PWM_PulseFinishedCallback>:
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop

08003090 <HAL_TIM_TriggerCallback>:
 8003090:	4770      	bx	lr
 8003092:	bf00      	nop

08003094 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003094:	6803      	ldr	r3, [r0, #0]
 8003096:	691a      	ldr	r2, [r3, #16]
 8003098:	0791      	lsls	r1, r2, #30
{
 800309a:	b510      	push	{r4, lr}
 800309c:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800309e:	d502      	bpl.n	80030a6 <HAL_TIM_IRQHandler+0x12>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 80030a0:	68da      	ldr	r2, [r3, #12]
 80030a2:	0792      	lsls	r2, r2, #30
 80030a4:	d465      	bmi.n	8003172 <HAL_TIM_IRQHandler+0xde>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80030a6:	691a      	ldr	r2, [r3, #16]
 80030a8:	0752      	lsls	r2, r2, #29
 80030aa:	d502      	bpl.n	80030b2 <HAL_TIM_IRQHandler+0x1e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 80030ac:	68da      	ldr	r2, [r3, #12]
 80030ae:	0750      	lsls	r0, r2, #29
 80030b0:	d44c      	bmi.n	800314c <HAL_TIM_IRQHandler+0xb8>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80030b2:	691a      	ldr	r2, [r3, #16]
 80030b4:	0711      	lsls	r1, r2, #28
 80030b6:	d502      	bpl.n	80030be <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 80030b8:	68da      	ldr	r2, [r3, #12]
 80030ba:	0712      	lsls	r2, r2, #28
 80030bc:	d434      	bmi.n	8003128 <HAL_TIM_IRQHandler+0x94>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80030be:	691a      	ldr	r2, [r3, #16]
 80030c0:	06d0      	lsls	r0, r2, #27
 80030c2:	d502      	bpl.n	80030ca <HAL_TIM_IRQHandler+0x36>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 80030c4:	68da      	ldr	r2, [r3, #12]
 80030c6:	06d1      	lsls	r1, r2, #27
 80030c8:	d41e      	bmi.n	8003108 <HAL_TIM_IRQHandler+0x74>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80030ca:	691a      	ldr	r2, [r3, #16]
 80030cc:	07d2      	lsls	r2, r2, #31
 80030ce:	d502      	bpl.n	80030d6 <HAL_TIM_IRQHandler+0x42>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80030d0:	68da      	ldr	r2, [r3, #12]
 80030d2:	07d0      	lsls	r0, r2, #31
 80030d4:	d46b      	bmi.n	80031ae <HAL_TIM_IRQHandler+0x11a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80030d6:	691a      	ldr	r2, [r3, #16]
 80030d8:	0611      	lsls	r1, r2, #24
 80030da:	d502      	bpl.n	80030e2 <HAL_TIM_IRQHandler+0x4e>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80030dc:	68da      	ldr	r2, [r3, #12]
 80030de:	0612      	lsls	r2, r2, #24
 80030e0:	d46d      	bmi.n	80031be <HAL_TIM_IRQHandler+0x12a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80030e2:	691a      	ldr	r2, [r3, #16]
 80030e4:	05d0      	lsls	r0, r2, #23
 80030e6:	d502      	bpl.n	80030ee <HAL_TIM_IRQHandler+0x5a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80030e8:	68da      	ldr	r2, [r3, #12]
 80030ea:	0611      	lsls	r1, r2, #24
 80030ec:	d46f      	bmi.n	80031ce <HAL_TIM_IRQHandler+0x13a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80030ee:	691a      	ldr	r2, [r3, #16]
 80030f0:	0652      	lsls	r2, r2, #25
 80030f2:	d502      	bpl.n	80030fa <HAL_TIM_IRQHandler+0x66>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80030f4:	68da      	ldr	r2, [r3, #12]
 80030f6:	0650      	lsls	r0, r2, #25
 80030f8:	d451      	bmi.n	800319e <HAL_TIM_IRQHandler+0x10a>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80030fa:	691a      	ldr	r2, [r3, #16]
 80030fc:	0691      	lsls	r1, r2, #26
 80030fe:	d502      	bpl.n	8003106 <HAL_TIM_IRQHandler+0x72>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 8003100:	68da      	ldr	r2, [r3, #12]
 8003102:	0692      	lsls	r2, r2, #26
 8003104:	d443      	bmi.n	800318e <HAL_TIM_IRQHandler+0xfa>
 8003106:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003108:	f06f 0210 	mvn.w	r2, #16
 800310c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800310e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003110:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003112:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003116:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003118:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800311a:	d06c      	beq.n	80031f6 <HAL_TIM_IRQHandler+0x162>
        HAL_TIM_IC_CaptureCallback(htim);
 800311c:	f7ff ffb4 	bl	8003088 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003120:	2200      	movs	r2, #0
 8003122:	6823      	ldr	r3, [r4, #0]
 8003124:	7722      	strb	r2, [r4, #28]
 8003126:	e7d0      	b.n	80030ca <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003128:	f06f 0208 	mvn.w	r2, #8
 800312c:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800312e:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003130:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003132:	079b      	lsls	r3, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003134:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8003136:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003138:	d15a      	bne.n	80031f0 <HAL_TIM_IRQHandler+0x15c>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800313a:	f7ff ffa3 	bl	8003084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim); 
 800313e:	4620      	mov	r0, r4
 8003140:	f7ff ffa4 	bl	800308c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003144:	2200      	movs	r2, #0
 8003146:	6823      	ldr	r3, [r4, #0]
 8003148:	7722      	strb	r2, [r4, #28]
 800314a:	e7b8      	b.n	80030be <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800314c:	f06f 0204 	mvn.w	r2, #4
 8003150:	611a      	str	r2, [r3, #16]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003152:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003154:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003156:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800315a:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800315c:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800315e:	d144      	bne.n	80031ea <HAL_TIM_IRQHandler+0x156>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003160:	f7ff ff90 	bl	8003084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003164:	4620      	mov	r0, r4
 8003166:	f7ff ff91 	bl	800308c <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800316a:	2200      	movs	r2, #0
 800316c:	6823      	ldr	r3, [r4, #0]
 800316e:	7722      	strb	r2, [r4, #28]
 8003170:	e79f      	b.n	80030b2 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003172:	f06f 0202 	mvn.w	r2, #2
 8003176:	611a      	str	r2, [r3, #16]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003178:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800317a:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800317c:	0799      	lsls	r1, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800317e:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003180:	d02d      	beq.n	80031de <HAL_TIM_IRQHandler+0x14a>
          HAL_TIM_IC_CaptureCallback(htim);
 8003182:	f7ff ff81 	bl	8003088 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003186:	2200      	movs	r2, #0
 8003188:	6823      	ldr	r3, [r4, #0]
 800318a:	7722      	strb	r2, [r4, #28]
 800318c:	e78b      	b.n	80030a6 <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800318e:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 8003192:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003194:	611a      	str	r2, [r3, #16]
}
 8003196:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutationCallback(htim);
 800319a:	f000 ba8d 	b.w	80036b8 <HAL_TIMEx_CommutationCallback>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800319e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80031a2:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80031a4:	4620      	mov	r0, r4
 80031a6:	f7ff ff73 	bl	8003090 <HAL_TIM_TriggerCallback>
 80031aa:	6823      	ldr	r3, [r4, #0]
 80031ac:	e7a5      	b.n	80030fa <HAL_TIM_IRQHandler+0x66>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80031ae:	f06f 0201 	mvn.w	r2, #1
 80031b2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80031b4:	4620      	mov	r0, r4
 80031b6:	f7ff ff63 	bl	8003080 <HAL_TIM_PeriodElapsedCallback>
 80031ba:	6823      	ldr	r3, [r4, #0]
 80031bc:	e78b      	b.n	80030d6 <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80031be:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80031c2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80031c4:	4620      	mov	r0, r4
 80031c6:	f000 fa79 	bl	80036bc <HAL_TIMEx_BreakCallback>
 80031ca:	6823      	ldr	r3, [r4, #0]
 80031cc:	e789      	b.n	80030e2 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80031ce:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80031d2:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 80031d4:	4620      	mov	r0, r4
 80031d6:	f000 fa73 	bl	80036c0 <HAL_TIMEx_Break2Callback>
 80031da:	6823      	ldr	r3, [r4, #0]
 80031dc:	e787      	b.n	80030ee <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80031de:	f7ff ff51 	bl	8003084 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031e2:	4620      	mov	r0, r4
 80031e4:	f7ff ff52 	bl	800308c <HAL_TIM_PWM_PulseFinishedCallback>
 80031e8:	e7cd      	b.n	8003186 <HAL_TIM_IRQHandler+0xf2>
        HAL_TIM_IC_CaptureCallback(htim);
 80031ea:	f7ff ff4d 	bl	8003088 <HAL_TIM_IC_CaptureCallback>
 80031ee:	e7bc      	b.n	800316a <HAL_TIM_IRQHandler+0xd6>
        HAL_TIM_IC_CaptureCallback(htim);
 80031f0:	f7ff ff4a 	bl	8003088 <HAL_TIM_IC_CaptureCallback>
 80031f4:	e7a6      	b.n	8003144 <HAL_TIM_IRQHandler+0xb0>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80031f6:	f7ff ff45 	bl	8003084 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80031fa:	4620      	mov	r0, r4
 80031fc:	f7ff ff46 	bl	800308c <HAL_TIM_PWM_PulseFinishedCallback>
 8003200:	e78e      	b.n	8003120 <HAL_TIM_IRQHandler+0x8c>
 8003202:	bf00      	nop

08003204 <TIM_OC1_SetConfig>:
{
 8003204:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003206:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= OC_Config->OCPolarity;
 8003208:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 800320a:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800320c:	4d1b      	ldr	r5, [pc, #108]	; (800327c <TIM_OC1_SetConfig+0x78>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800320e:	f024 0401 	bic.w	r4, r4, #1
 8003212:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8003214:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8003216:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003218:	6982      	ldr	r2, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800321a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC1P;
 800321e:	f023 0302 	bic.w	r3, r3, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003222:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003226:	42a8      	cmp	r0, r5
  tmpccer |= OC_Config->OCPolarity;
 8003228:	ea43 0307 	orr.w	r3, r3, r7
  tmpccmrx |= OC_Config->OCMode;
 800322c:	ea42 0206 	orr.w	r2, r2, r6
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003230:	d016      	beq.n	8003260 <TIM_OC1_SetConfig+0x5c>
 8003232:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003236:	42a8      	cmp	r0, r5
 8003238:	d012      	beq.n	8003260 <TIM_OC1_SetConfig+0x5c>
 800323a:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800323e:	42a8      	cmp	r0, r5
 8003240:	d00e      	beq.n	8003260 <TIM_OC1_SetConfig+0x5c>
 8003242:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003246:	42a8      	cmp	r0, r5
 8003248:	d00a      	beq.n	8003260 <TIM_OC1_SetConfig+0x5c>
 800324a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800324e:	42a8      	cmp	r0, r5
 8003250:	d006      	beq.n	8003260 <TIM_OC1_SetConfig+0x5c>
  TIMx->CCR1 = OC_Config->Pulse;
 8003252:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003254:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003256:	6182      	str	r2, [r0, #24]
} 
 8003258:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR1 = OC_Config->Pulse;
 800325a:	6341      	str	r1, [r0, #52]	; 0x34
  TIMx->CCER = tmpccer;  
 800325c:	6203      	str	r3, [r0, #32]
} 
 800325e:	4770      	bx	lr
    tmpccer |= OC_Config->OCNPolarity;
 8003260:	68cd      	ldr	r5, [r1, #12]
    tmpcr2 |= OC_Config->OCNIdleState;
 8003262:	698e      	ldr	r6, [r1, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8003264:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003268:	432b      	orrs	r3, r5
    tmpcr2 |= OC_Config->OCNIdleState;
 800326a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800326c:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8003270:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 8003272:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003276:	432c      	orrs	r4, r5
 8003278:	e7eb      	b.n	8003252 <TIM_OC1_SetConfig+0x4e>
 800327a:	bf00      	nop
 800327c:	40012c00 	.word	0x40012c00

08003280 <TIM_OC2_SetConfig>:
{
 8003280:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003282:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003284:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003286:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003288:	4d1c      	ldr	r5, [pc, #112]	; (80032fc <TIM_OC2_SetConfig+0x7c>)
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800328a:	f024 0410 	bic.w	r4, r4, #16
 800328e:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8003290:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8003292:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8003294:	6983      	ldr	r3, [r0, #24]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003296:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC2P;
 800329a:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800329e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80032a2:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80032a4:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80032a8:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80032ac:	d016      	beq.n	80032dc <TIM_OC2_SetConfig+0x5c>
 80032ae:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80032b2:	42a8      	cmp	r0, r5
 80032b4:	d012      	beq.n	80032dc <TIM_OC2_SetConfig+0x5c>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80032b6:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80032ba:	42a8      	cmp	r0, r5
 80032bc:	d015      	beq.n	80032ea <TIM_OC2_SetConfig+0x6a>
 80032be:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80032c2:	42a8      	cmp	r0, r5
 80032c4:	d011      	beq.n	80032ea <TIM_OC2_SetConfig+0x6a>
 80032c6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80032ca:	42a8      	cmp	r0, r5
 80032cc:	d00d      	beq.n	80032ea <TIM_OC2_SetConfig+0x6a>
  TIMx->CCR2 = OC_Config->Pulse;
 80032ce:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80032d0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 80032d2:	6183      	str	r3, [r0, #24]
}
 80032d4:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR2 = OC_Config->Pulse;
 80032d6:	6381      	str	r1, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;  
 80032d8:	6202      	str	r2, [r0, #32]
}
 80032da:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032dc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 80032de:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80032e2:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    tmpccer &= ~TIM_CCER_CC2NE;
 80032e6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032ea:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032ec:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032ee:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032f2:	4335      	orrs	r5, r6
 80032f4:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
 80032f8:	e7e9      	b.n	80032ce <TIM_OC2_SetConfig+0x4e>
 80032fa:	bf00      	nop
 80032fc:	40012c00 	.word	0x40012c00

08003300 <TIM_OC3_SetConfig>:
{
 8003300:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003302:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003304:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= OC_Config->OCMode;
 8003306:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003308:	4d1c      	ldr	r5, [pc, #112]	; (800337c <TIM_OC3_SetConfig+0x7c>)
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800330a:	f424 7480 	bic.w	r4, r4, #256	; 0x100
 800330e:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8003310:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8003312:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8003314:	69c3      	ldr	r3, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 8003316:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC3P;
 800331a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;  
 800331e:	f023 0373 	bic.w	r3, r3, #115	; 0x73
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003322:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003324:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 8003328:	ea43 0306 	orr.w	r3, r3, r6
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800332c:	d016      	beq.n	800335c <TIM_OC3_SetConfig+0x5c>
 800332e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8003332:	42a8      	cmp	r0, r5
 8003334:	d012      	beq.n	800335c <TIM_OC3_SetConfig+0x5c>
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003336:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 800333a:	42a8      	cmp	r0, r5
 800333c:	d015      	beq.n	800336a <TIM_OC3_SetConfig+0x6a>
 800333e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8003342:	42a8      	cmp	r0, r5
 8003344:	d011      	beq.n	800336a <TIM_OC3_SetConfig+0x6a>
 8003346:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800334a:	42a8      	cmp	r0, r5
 800334c:	d00d      	beq.n	800336a <TIM_OC3_SetConfig+0x6a>
  TIMx->CCR3 = OC_Config->Pulse;
 800334e:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8003350:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 8003352:	61c3      	str	r3, [r0, #28]
}
 8003354:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR3 = OC_Config->Pulse;
 8003356:	63c1      	str	r1, [r0, #60]	; 0x3c
  TIMx->CCER = tmpccer;  
 8003358:	6202      	str	r2, [r0, #32]
}
 800335a:	4770      	bx	lr
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800335c:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 800335e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003362:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
    tmpccer &= ~TIM_CCER_CC3NE;
 8003366:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800336a:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800336c:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800336e:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003372:	4335      	orrs	r5, r6
 8003374:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
 8003378:	e7e9      	b.n	800334e <TIM_OC3_SetConfig+0x4e>
 800337a:	bf00      	nop
 800337c:	40012c00 	.word	0x40012c00

08003380 <TIM_OC4_SetConfig>:
{
 8003380:	b4f0      	push	{r4, r5, r6, r7}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003382:	6a04      	ldr	r4, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003384:	688f      	ldr	r7, [r1, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003386:	680e      	ldr	r6, [r1, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003388:	4d17      	ldr	r5, [pc, #92]	; (80033e8 <TIM_OC4_SetConfig+0x68>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800338a:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 800338e:	6204      	str	r4, [r0, #32]
  tmpccer = TIMx->CCER;
 8003390:	6a02      	ldr	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2; 
 8003392:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR2;
 8003394:	69c3      	ldr	r3, [r0, #28]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003396:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  tmpccer &= ~TIM_CCER_CC4P;
 800339a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800339e:	f423 43e6 	bic.w	r3, r3, #29440	; 0x7300
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80033a2:	42a8      	cmp	r0, r5
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80033a4:	ea42 3207 	orr.w	r2, r2, r7, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80033a8:	ea43 2306 	orr.w	r3, r3, r6, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 80033ac:	d016      	beq.n	80033dc <TIM_OC4_SetConfig+0x5c>
 80033ae:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80033b2:	42a8      	cmp	r0, r5
 80033b4:	d012      	beq.n	80033dc <TIM_OC4_SetConfig+0x5c>
 80033b6:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 80033ba:	42a8      	cmp	r0, r5
 80033bc:	d00e      	beq.n	80033dc <TIM_OC4_SetConfig+0x5c>
 80033be:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80033c2:	42a8      	cmp	r0, r5
 80033c4:	d00a      	beq.n	80033dc <TIM_OC4_SetConfig+0x5c>
 80033c6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80033ca:	42a8      	cmp	r0, r5
 80033cc:	d006      	beq.n	80033dc <TIM_OC4_SetConfig+0x5c>
  TIMx->CCR4 = OC_Config->Pulse;
 80033ce:	6849      	ldr	r1, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80033d0:	6044      	str	r4, [r0, #4]
  TIMx->CCMR2 = tmpccmrx;
 80033d2:	61c3      	str	r3, [r0, #28]
}
 80033d4:	bcf0      	pop	{r4, r5, r6, r7}
  TIMx->CCR4 = OC_Config->Pulse;
 80033d6:	6401      	str	r1, [r0, #64]	; 0x40
  TIMx->CCER = tmpccer;  
 80033d8:	6202      	str	r2, [r0, #32]
}
 80033da:	4770      	bx	lr
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033dc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80033de:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80033e2:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
 80033e6:	e7f2      	b.n	80033ce <TIM_OC4_SetConfig+0x4e>
 80033e8:	40012c00 	.word	0x40012c00

080033ec <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, 
                                            TIM_OC_InitTypeDef* sConfig, 
                                            uint32_t Channel)
{
 80033ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
  
  /* Check input state */
  __HAL_LOCK(htim);
 80033ee:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d05c      	beq.n	80034b0 <HAL_TIM_PWM_ConfigChannel+0xc4>
 80033f6:	460d      	mov	r5, r1
  
  htim->State = HAL_TIM_STATE_BUSY;
 80033f8:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 80033fa:	2101      	movs	r1, #1
 80033fc:	4604      	mov	r4, r0
 80033fe:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8003402:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
    
  switch (Channel)
 8003406:	2a14      	cmp	r2, #20
 8003408:	d84b      	bhi.n	80034a2 <HAL_TIM_PWM_ConfigChannel+0xb6>
 800340a:	e8df f002 	tbb	[pc, r2]
 800340e:	4a53      	.short	0x4a53
 8003410:	4a654a4a 	.word	0x4a654a4a
 8003414:	4a784a4a 	.word	0x4a784a4a
 8003418:	4a8a4a4a 	.word	0x4a8a4a4a
 800341c:	4a9d4a4a 	.word	0x4a9d4a4a
 8003420:	4a4a      	.short	0x4a4a
 8003422:	0b          	.byte	0x0b
 8003423:	00          	.byte	0x00
    {
       /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance)); 
      
     /* Configure the Channel 5 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003424:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);
  
  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003426:	f8d5 e008 	ldr.w	lr, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800342a:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800342c:	682f      	ldr	r7, [r5, #0]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800342e:	4e69      	ldr	r6, [pc, #420]	; (80035d4 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003430:	f420 1080 	bic.w	r0, r0, #1048576	; 0x100000
 8003434:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 8003436:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 8003438:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800343a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800343c:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003440:	f421 1100 	bic.w	r1, r1, #2097152	; 0x200000
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003444:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003448:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800344a:	ea41 510e 	orr.w	r1, r1, lr, lsl #20
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800344e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003452:	f000 80b9 	beq.w	80035c8 <HAL_TIM_PWM_ConfigChannel+0x1dc>
 8003456:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800345a:	42b3      	cmp	r3, r6
 800345c:	f000 80b4 	beq.w	80035c8 <HAL_TIM_PWM_ConfigChannel+0x1dc>
 8003460:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8003464:	42b3      	cmp	r3, r6
 8003466:	f000 80af 	beq.w	80035c8 <HAL_TIM_PWM_ConfigChannel+0x1dc>
 800346a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800346e:	42b3      	cmp	r3, r6
 8003470:	f000 80aa 	beq.w	80035c8 <HAL_TIM_PWM_ConfigChannel+0x1dc>
 8003474:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003478:	42b3      	cmp	r3, r6
 800347a:	f000 80a5 	beq.w	80035c8 <HAL_TIM_PWM_ConfigChannel+0x1dc>
  
  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
  
  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800347e:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 8003480:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 8003482:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR6 = OC_Config->Pulse;
 8003484:	65de      	str	r6, [r3, #92]	; 0x5c
  
  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;  
 8003486:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003488:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 800348a:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800348c:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8003490:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003492:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8003494:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8003498:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;  
 800349a:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800349c:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80034a0:	655a      	str	r2, [r3, #84]	; 0x54
  htim->State = HAL_TIM_STATE_READY;
 80034a2:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80034a4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80034a6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80034aa:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
  return HAL_OK;
 80034ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(htim);
 80034b0:	2002      	movs	r0, #2
}
 80034b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80034b4:	4629      	mov	r1, r5
 80034b6:	6800      	ldr	r0, [r0, #0]
 80034b8:	f7ff fea4 	bl	8003204 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034bc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034be:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80034c0:	6999      	ldr	r1, [r3, #24]
 80034c2:	f041 0108 	orr.w	r1, r1, #8
 80034c6:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80034c8:	6999      	ldr	r1, [r3, #24]
 80034ca:	f021 0104 	bic.w	r1, r1, #4
 80034ce:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80034d0:	699a      	ldr	r2, [r3, #24]
 80034d2:	4302      	orrs	r2, r0
 80034d4:	619a      	str	r2, [r3, #24]
    break;
 80034d6:	e7e4      	b.n	80034a2 <HAL_TIM_PWM_ConfigChannel+0xb6>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80034d8:	4629      	mov	r1, r5
 80034da:	6800      	ldr	r0, [r0, #0]
 80034dc:	f7ff fed0 	bl	8003280 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034e0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034e2:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80034e4:	6999      	ldr	r1, [r3, #24]
 80034e6:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 80034ea:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80034ec:	6999      	ldr	r1, [r3, #24]
 80034ee:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80034f2:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80034f4:	699a      	ldr	r2, [r3, #24]
 80034f6:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80034fa:	619a      	str	r2, [r3, #24]
    break;
 80034fc:	e7d1      	b.n	80034a2 <HAL_TIM_PWM_ConfigChannel+0xb6>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80034fe:	4629      	mov	r1, r5
 8003500:	6800      	ldr	r0, [r0, #0]
 8003502:	f7ff fefd 	bl	8003300 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003506:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 8003508:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800350a:	69d9      	ldr	r1, [r3, #28]
 800350c:	f041 0108 	orr.w	r1, r1, #8
 8003510:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003512:	69d9      	ldr	r1, [r3, #28]
 8003514:	f021 0104 	bic.w	r1, r1, #4
 8003518:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;  
 800351a:	69da      	ldr	r2, [r3, #28]
 800351c:	4302      	orrs	r2, r0
 800351e:	61da      	str	r2, [r3, #28]
    break;
 8003520:	e7bf      	b.n	80034a2 <HAL_TIM_PWM_ConfigChannel+0xb6>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003522:	4629      	mov	r1, r5
 8003524:	6800      	ldr	r0, [r0, #0]
 8003526:	f7ff ff2b 	bl	8003380 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800352a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800352c:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800352e:	69d9      	ldr	r1, [r3, #28]
 8003530:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8003534:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003536:	69d9      	ldr	r1, [r3, #28]
 8003538:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800353c:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;  
 800353e:	69da      	ldr	r2, [r3, #28]
 8003540:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 8003544:	61da      	str	r2, [r3, #28]
    break;
 8003546:	e7ac      	b.n	80034a2 <HAL_TIM_PWM_ConfigChannel+0xb6>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8003548:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800354a:	f8d5 e008 	ldr.w	lr, [r5, #8]
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800354e:	6a18      	ldr	r0, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 8003550:	682f      	ldr	r7, [r5, #0]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003552:	4e20      	ldr	r6, [pc, #128]	; (80035d4 <HAL_TIM_PWM_ConfigChannel+0x1e8>)
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003554:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 8003558:	6218      	str	r0, [r3, #32]
  tmpccer = TIMx->CCER;
 800355a:	6a19      	ldr	r1, [r3, #32]
  tmpcr2 =  TIMx->CR2; 
 800355c:	6858      	ldr	r0, [r3, #4]
  tmpccmrx = TIMx->CCMR3;
 800355e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003560:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
  tmpccer &= ~TIM_CCER_CC5P;
 8003564:	f421 3100 	bic.w	r1, r1, #131072	; 0x20000
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003568:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800356c:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800356e:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
  tmpccmrx |= OC_Config->OCMode;
 8003572:	ea42 0207 	orr.w	r2, r2, r7
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8003576:	d021      	beq.n	80035bc <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8003578:	f506 6600 	add.w	r6, r6, #2048	; 0x800
 800357c:	42b3      	cmp	r3, r6
 800357e:	d01d      	beq.n	80035bc <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8003580:	f506 6640 	add.w	r6, r6, #3072	; 0xc00
 8003584:	42b3      	cmp	r3, r6
 8003586:	d019      	beq.n	80035bc <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8003588:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800358c:	42b3      	cmp	r3, r6
 800358e:	d015      	beq.n	80035bc <HAL_TIM_PWM_ConfigChannel+0x1d0>
 8003590:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8003594:	42b3      	cmp	r3, r6
 8003596:	d011      	beq.n	80035bc <HAL_TIM_PWM_ConfigChannel+0x1d0>
  TIMx->CCR5 = OC_Config->Pulse;
 8003598:	686e      	ldr	r6, [r5, #4]
  TIMx->CR2 = tmpcr2;
 800359a:	6058      	str	r0, [r3, #4]
  TIMx->CCMR3 = tmpccmrx;
 800359c:	655a      	str	r2, [r3, #84]	; 0x54
  TIMx->CCR5 = OC_Config->Pulse;
 800359e:	659e      	str	r6, [r3, #88]	; 0x58
  TIMx->CCER = tmpccer;  
 80035a0:	6219      	str	r1, [r3, #32]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80035a2:	6d59      	ldr	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 80035a4:	6928      	ldr	r0, [r5, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80035a6:	f041 0108 	orr.w	r1, r1, #8
 80035aa:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80035ac:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80035ae:	f021 0104 	bic.w	r1, r1, #4
 80035b2:	6559      	str	r1, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;  
 80035b4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80035b6:	4302      	orrs	r2, r0
 80035b8:	655a      	str	r2, [r3, #84]	; 0x54
    break;
 80035ba:	e772      	b.n	80034a2 <HAL_TIM_PWM_ConfigChannel+0xb6>
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80035bc:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 80035be:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80035c2:	ea40 2006 	orr.w	r0, r0, r6, lsl #8
 80035c6:	e7e7      	b.n	8003598 <HAL_TIM_PWM_ConfigChannel+0x1ac>
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80035c8:	696e      	ldr	r6, [r5, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 80035ca:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80035ce:	ea40 2086 	orr.w	r0, r0, r6, lsl #10
 80035d2:	e754      	b.n	800347e <HAL_TIM_PWM_ConfigChannel+0x92>
 80035d4:	40012c00 	.word	0x40012c00

080035d8 <HAL_TIMEx_MasterConfigSynchronization>:
  __HAL_LOCK(htim);
 80035d8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80035dc:	2b01      	cmp	r3, #1
 80035de:	d01a      	beq.n	8003616 <HAL_TIMEx_MasterConfigSynchronization+0x3e>
  tmpcr2 = htim->Instance->CR2;
 80035e0:	6802      	ldr	r2, [r0, #0]
{
 80035e2:	b470      	push	{r4, r5, r6}
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035e4:	4d10      	ldr	r5, [pc, #64]	; (8003628 <HAL_TIMEx_MasterConfigSynchronization+0x50>)
  tmpcr2 = htim->Instance->CR2;
 80035e6:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 80035e8:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80035ea:	42aa      	cmp	r2, r5
 80035ec:	d016      	beq.n	800361c <HAL_TIMEx_MasterConfigSynchronization+0x44>
 80035ee:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80035f2:	42aa      	cmp	r2, r5
 80035f4:	d012      	beq.n	800361c <HAL_TIMEx_MasterConfigSynchronization+0x44>
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80035f6:	680e      	ldr	r6, [r1, #0]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80035f8:	688d      	ldr	r5, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80035fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 80035fe:	f024 0180 	bic.w	r1, r4, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003602:	4333      	orrs	r3, r6
  __HAL_UNLOCK(htim);
 8003604:	2400      	movs	r4, #0
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003606:	4329      	orrs	r1, r5
  htim->Instance->CR2 = tmpcr2;
 8003608:	6053      	str	r3, [r2, #4]
  htim->Instance->SMCR = tmpsmcr;
 800360a:	6091      	str	r1, [r2, #8]
  __HAL_UNLOCK(htim);
 800360c:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
} 
 8003610:	4620      	mov	r0, r4
 8003612:	bc70      	pop	{r4, r5, r6}
 8003614:	4770      	bx	lr
  __HAL_LOCK(htim);
 8003616:	2302      	movs	r3, #2
} 
 8003618:	4618      	mov	r0, r3
 800361a:	4770      	bx	lr
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800361c:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 800361e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003622:	432b      	orrs	r3, r5
 8003624:	e7e7      	b.n	80035f6 <HAL_TIMEx_MasterConfigSynchronization+0x1e>
 8003626:	bf00      	nop
 8003628:	40012c00 	.word	0x40012c00

0800362c <HAL_TIMEx_ConfigBreakDeadTime>:
  __HAL_LOCK(htim);
 800362c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8003630:	2b01      	cmp	r3, #1
 8003632:	d02c      	beq.n	800368e <HAL_TIMEx_ConfigBreakDeadTime+0x62>
{
 8003634:	b4f0      	push	{r4, r5, r6, r7}
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8003636:	e891 00e0 	ldmia.w	r1, {r5, r6, r7}
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800363a:	68cb      	ldr	r3, [r1, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800363c:	690c      	ldr	r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800363e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003642:	433b      	orrs	r3, r7
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8003644:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003648:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800364a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800364e:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8003650:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003654:	4602      	mov	r2, r0
 8003656:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003658:	6948      	ldr	r0, [r1, #20]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800365a:	6a8e      	ldr	r6, [r1, #40]	; 0x28
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800365c:	4d14      	ldr	r5, [pc, #80]	; (80036b0 <HAL_TIMEx_ConfigBreakDeadTime+0x84>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800365e:	698c      	ldr	r4, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8003660:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003664:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8003666:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800366a:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 800366c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 800366e:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003672:	42a8      	cmp	r0, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << BDTR_BKF_SHIFT));
 8003674:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8003678:	d00b      	beq.n	8003692 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
 800367a:	4c0e      	ldr	r4, [pc, #56]	; (80036b4 <HAL_TIMEx_ConfigBreakDeadTime+0x88>)
 800367c:	42a0      	cmp	r0, r4
 800367e:	d008      	beq.n	8003692 <HAL_TIMEx_ConfigBreakDeadTime+0x66>
  __HAL_UNLOCK(htim);
 8003680:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8003682:	6443      	str	r3, [r0, #68]	; 0x44
}
 8003684:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 8003686:	4608      	mov	r0, r1
  __HAL_UNLOCK(htim);
 8003688:	f882 103c 	strb.w	r1, [r2, #60]	; 0x3c
}
 800368c:	4770      	bx	lr
  __HAL_LOCK(htim);
 800368e:	2002      	movs	r0, #2
 8003690:	4770      	bx	lr
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8003692:	6a4d      	ldr	r5, [r1, #36]	; 0x24
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8003694:	69cc      	ldr	r4, [r1, #28]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8003696:	6a09      	ldr	r1, [r1, #32]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << BDTR_BK2F_SHIFT));
 8003698:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800369c:	ea43 5305 	orr.w	r3, r3, r5, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80036a0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80036a4:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80036a6:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80036aa:	430b      	orrs	r3, r1
 80036ac:	e7e8      	b.n	8003680 <HAL_TIMEx_ConfigBreakDeadTime+0x54>
 80036ae:	bf00      	nop
 80036b0:	40012c00 	.word	0x40012c00
 80036b4:	40013400 	.word	0x40013400

080036b8 <HAL_TIMEx_CommutationCallback>:
 80036b8:	4770      	bx	lr
 80036ba:	bf00      	nop

080036bc <HAL_TIMEx_BreakCallback>:
 80036bc:	4770      	bx	lr
 80036be:	bf00      	nop

080036c0 <HAL_TIMEx_Break2Callback>:
{
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop

080036c4 <HAL_UART_Transmit>:
  * @param Size Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80036c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80036c6:	460e      	mov	r6, r1
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 80036c8:	f890 1069 	ldrb.w	r1, [r0, #105]	; 0x69
 80036cc:	2920      	cmp	r1, #32
{
 80036ce:	b083      	sub	sp, #12
  if(huart->gState == HAL_UART_STATE_READY)
 80036d0:	d002      	beq.n	80036d8 <HAL_UART_Transmit+0x14>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80036d2:	2002      	movs	r0, #2
  }
}
 80036d4:	b003      	add	sp, #12
 80036d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    if((pData == NULL ) || (Size == 0U))
 80036d8:	b37e      	cbz	r6, 800373a <HAL_UART_Transmit+0x76>
 80036da:	b372      	cbz	r2, 800373a <HAL_UART_Transmit+0x76>
 80036dc:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 80036de:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80036e2:	2b01      	cmp	r3, #1
 80036e4:	4604      	mov	r4, r0
 80036e6:	d0f4      	beq.n	80036d2 <HAL_UART_Transmit+0xe>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036e8:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 80036ea:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036ec:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80036ee:	66e0      	str	r0, [r4, #108]	; 0x6c
    __HAL_LOCK(huart);
 80036f0:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80036f4:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
 80036f8:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 80036fa:	f7fd faa7 	bl	8000c4c <HAL_GetTick>
    huart->TxXferSize = Size;
 80036fe:	9a01      	ldr	r2, [sp, #4]
 8003700:	f8a4 2050 	strh.w	r2, [r4, #80]	; 0x50
    tickstart = HAL_GetTick();
 8003704:	4607      	mov	r7, r0
 8003706:	6820      	ldr	r0, [r4, #0]
    huart->TxXferCount = Size;
 8003708:	f8a4 2052 	strh.w	r2, [r4, #82]	; 0x52
    while(huart->TxXferCount > 0U)
 800370c:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8003710:	b29b      	uxth	r3, r3
 8003712:	b1f3      	cbz	r3, 8003752 <HAL_UART_Transmit+0x8e>
      huart->TxXferCount--;
 8003714:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 8003718:	3b01      	subs	r3, #1
 800371a:	b29b      	uxth	r3, r3
 800371c:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8003720:	1c69      	adds	r1, r5, #1
 8003722:	d122      	bne.n	800376a <HAL_UART_Transmit+0xa6>
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003724:	69c2      	ldr	r2, [r0, #28]
 8003726:	0612      	lsls	r2, r2, #24
 8003728:	d5fc      	bpl.n	8003724 <HAL_UART_Transmit+0x60>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800372a:	68a3      	ldr	r3, [r4, #8]
 800372c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003730:	d037      	beq.n	80037a2 <HAL_UART_Transmit+0xde>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 8003732:	7833      	ldrb	r3, [r6, #0]
 8003734:	8503      	strh	r3, [r0, #40]	; 0x28
 8003736:	3601      	adds	r6, #1
 8003738:	e7e8      	b.n	800370c <HAL_UART_Transmit+0x48>
      return  HAL_ERROR;
 800373a:	2001      	movs	r0, #1
 800373c:	e7ca      	b.n	80036d4 <HAL_UART_Transmit+0x10>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800373e:	69c3      	ldr	r3, [r0, #28]
 8003740:	065b      	lsls	r3, r3, #25
 8003742:	d40b      	bmi.n	800375c <HAL_UART_Transmit+0x98>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003744:	b1dd      	cbz	r5, 800377e <HAL_UART_Transmit+0xba>
 8003746:	f7fd fa81 	bl	8000c4c <HAL_GetTick>
 800374a:	1bc0      	subs	r0, r0, r7
 800374c:	4285      	cmp	r5, r0
 800374e:	6820      	ldr	r0, [r4, #0]
 8003750:	d315      	bcc.n	800377e <HAL_UART_Transmit+0xba>
 8003752:	1c69      	adds	r1, r5, #1
 8003754:	d1f3      	bne.n	800373e <HAL_UART_Transmit+0x7a>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003756:	69c3      	ldr	r3, [r0, #28]
 8003758:	065a      	lsls	r2, r3, #25
 800375a:	d5fc      	bpl.n	8003756 <HAL_UART_Transmit+0x92>
    huart->gState = HAL_UART_STATE_READY;
 800375c:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 800375e:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8003760:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
    __HAL_UNLOCK(huart);
 8003764:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    return HAL_OK;
 8003768:	e7b4      	b.n	80036d4 <HAL_UART_Transmit+0x10>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800376a:	69c3      	ldr	r3, [r0, #28]
 800376c:	061b      	lsls	r3, r3, #24
 800376e:	d4dc      	bmi.n	800372a <HAL_UART_Transmit+0x66>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003770:	b12d      	cbz	r5, 800377e <HAL_UART_Transmit+0xba>
 8003772:	f7fd fa6b 	bl	8000c4c <HAL_GetTick>
 8003776:	1bc0      	subs	r0, r0, r7
 8003778:	4285      	cmp	r5, r0
 800377a:	6820      	ldr	r0, [r4, #0]
 800377c:	d2d0      	bcs.n	8003720 <HAL_UART_Transmit+0x5c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800377e:	6803      	ldr	r3, [r0, #0]
 8003780:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003784:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003786:	6883      	ldr	r3, [r0, #8]

        huart->gState  = HAL_UART_STATE_READY;
 8003788:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800378a:	f023 0301 	bic.w	r3, r3, #1
        huart->RxState = HAL_UART_STATE_READY;

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800378e:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003790:	6083      	str	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8003792:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
      return HAL_TIMEOUT;
 8003796:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 8003798:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 800379c:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
 80037a0:	e798      	b.n	80036d4 <HAL_UART_Transmit+0x10>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037a2:	6923      	ldr	r3, [r4, #16]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d1c4      	bne.n	8003732 <HAL_UART_Transmit+0x6e>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80037a8:	f836 3b02 	ldrh.w	r3, [r6], #2
 80037ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037b0:	8503      	strh	r3, [r0, #40]	; 0x28
        pData += 2U;
 80037b2:	e7ab      	b.n	800370c <HAL_UART_Transmit+0x48>

080037b4 <HAL_UART_Receive>:
{
 80037b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037b8:	4688      	mov	r8, r1
  if(huart->RxState == HAL_UART_STATE_READY)
 80037ba:	f890 106a 	ldrb.w	r1, [r0, #106]	; 0x6a
 80037be:	2920      	cmp	r1, #32
{
 80037c0:	b082      	sub	sp, #8
  if(huart->RxState == HAL_UART_STATE_READY)
 80037c2:	d003      	beq.n	80037cc <HAL_UART_Receive+0x18>
    return HAL_BUSY;
 80037c4:	2002      	movs	r0, #2
}
 80037c6:	b002      	add	sp, #8
 80037c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((pData == NULL ) || (Size == 0U))
 80037cc:	f1b8 0f00 	cmp.w	r8, #0
 80037d0:	d03c      	beq.n	800384c <HAL_UART_Receive+0x98>
 80037d2:	2a00      	cmp	r2, #0
 80037d4:	d03a      	beq.n	800384c <HAL_UART_Receive+0x98>
 80037d6:	461d      	mov	r5, r3
    __HAL_LOCK(huart);
 80037d8:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80037dc:	2b01      	cmp	r3, #1
 80037de:	4604      	mov	r4, r0
 80037e0:	d0f0      	beq.n	80037c4 <HAL_UART_Receive+0x10>
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037e2:	2322      	movs	r3, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e4:	2000      	movs	r0, #0
    __HAL_LOCK(huart);
 80037e6:	2101      	movs	r1, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037e8:	66e0      	str	r0, [r4, #108]	; 0x6c
    __HAL_LOCK(huart);
 80037ea:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80037ee:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
 80037f2:	9201      	str	r2, [sp, #4]
    tickstart = HAL_GetTick();
 80037f4:	f7fd fa2a 	bl	8000c4c <HAL_GetTick>
    UART_MASK_COMPUTATION(huart);
 80037f8:	68a3      	ldr	r3, [r4, #8]
    huart->RxXferSize = Size;
 80037fa:	9a01      	ldr	r2, [sp, #4]
 80037fc:	f8a4 2058 	strh.w	r2, [r4, #88]	; 0x58
    UART_MASK_COMPUTATION(huart);
 8003800:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 8003804:	4607      	mov	r7, r0
    huart->RxXferCount = Size;
 8003806:	f8a4 205a 	strh.w	r2, [r4, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 800380a:	d055      	beq.n	80038b8 <HAL_UART_Receive+0x104>
 800380c:	2b00      	cmp	r3, #0
 800380e:	d049      	beq.n	80038a4 <HAL_UART_Receive+0xf0>
 8003810:	f8b4 605c 	ldrh.w	r6, [r4, #92]	; 0x5c
    while(huart->RxXferCount > 0U)
 8003814:	f8b4 005a 	ldrh.w	r0, [r4, #90]	; 0x5a
 8003818:	b280      	uxth	r0, r0
 800381a:	2800      	cmp	r0, #0
 800381c:	d03c      	beq.n	8003898 <HAL_UART_Receive+0xe4>
      huart->RxXferCount--;
 800381e:	f8b4 305a 	ldrh.w	r3, [r4, #90]	; 0x5a
 8003822:	3b01      	subs	r3, #1
 8003824:	b29b      	uxth	r3, r3
 8003826:	f8a4 305a 	strh.w	r3, [r4, #90]	; 0x5a
 800382a:	1c69      	adds	r1, r5, #1
 800382c:	6820      	ldr	r0, [r4, #0]
 800382e:	d10f      	bne.n	8003850 <HAL_UART_Receive+0x9c>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003830:	69c2      	ldr	r2, [r0, #28]
 8003832:	0692      	lsls	r2, r2, #26
 8003834:	d5fc      	bpl.n	8003830 <HAL_UART_Receive+0x7c>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003836:	68a3      	ldr	r3, [r4, #8]
 8003838:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800383c:	d024      	beq.n	8003888 <HAL_UART_Receive+0xd4>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800383e:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 8003840:	4033      	ands	r3, r6
 8003842:	f888 3000 	strb.w	r3, [r8]
 8003846:	f108 0801 	add.w	r8, r8, #1
 800384a:	e7e3      	b.n	8003814 <HAL_UART_Receive+0x60>
      return  HAL_ERROR;
 800384c:	2001      	movs	r0, #1
 800384e:	e7ba      	b.n	80037c6 <HAL_UART_Receive+0x12>
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003850:	69c3      	ldr	r3, [r0, #28]
 8003852:	069b      	lsls	r3, r3, #26
 8003854:	d4ef      	bmi.n	8003836 <HAL_UART_Receive+0x82>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003856:	b12d      	cbz	r5, 8003864 <HAL_UART_Receive+0xb0>
 8003858:	f7fd f9f8 	bl	8000c4c <HAL_GetTick>
 800385c:	1bc0      	subs	r0, r0, r7
 800385e:	4285      	cmp	r5, r0
 8003860:	d2e3      	bcs.n	800382a <HAL_UART_Receive+0x76>
 8003862:	6820      	ldr	r0, [r4, #0]
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003864:	6803      	ldr	r3, [r0, #0]
 8003866:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800386a:	6003      	str	r3, [r0, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800386c:	6883      	ldr	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 800386e:	2220      	movs	r2, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003870:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8003874:	2100      	movs	r1, #0
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003876:	6083      	str	r3, [r0, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8003878:	f884 2069 	strb.w	r2, [r4, #105]	; 0x69
        return HAL_TIMEOUT;
 800387c:	2003      	movs	r0, #3
        __HAL_UNLOCK(huart);
 800387e:	f884 1068 	strb.w	r1, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8003882:	f884 206a 	strb.w	r2, [r4, #106]	; 0x6a
 8003886:	e79e      	b.n	80037c6 <HAL_UART_Receive+0x12>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003888:	6923      	ldr	r3, [r4, #16]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d1d7      	bne.n	800383e <HAL_UART_Receive+0x8a>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 800388e:	8c83      	ldrh	r3, [r0, #36]	; 0x24
 8003890:	4033      	ands	r3, r6
 8003892:	f828 3b02 	strh.w	r3, [r8], #2
        pData +=2U;
 8003896:	e7bd      	b.n	8003814 <HAL_UART_Receive+0x60>
    huart->RxState = HAL_UART_STATE_READY;
 8003898:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 800389a:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
    huart->RxState = HAL_UART_STATE_READY;
 800389e:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
    return HAL_OK;
 80038a2:	e790      	b.n	80037c6 <HAL_UART_Receive+0x12>
    UART_MASK_COMPUTATION(huart);
 80038a4:	6923      	ldr	r3, [r4, #16]
 80038a6:	b11b      	cbz	r3, 80038b0 <HAL_UART_Receive+0xfc>
 80038a8:	267f      	movs	r6, #127	; 0x7f
 80038aa:	f8a4 605c 	strh.w	r6, [r4, #92]	; 0x5c
    while(huart->RxXferCount > 0U)
 80038ae:	e7b1      	b.n	8003814 <HAL_UART_Receive+0x60>
    UART_MASK_COMPUTATION(huart);
 80038b0:	26ff      	movs	r6, #255	; 0xff
 80038b2:	f8a4 605c 	strh.w	r6, [r4, #92]	; 0x5c
 80038b6:	e7ad      	b.n	8003814 <HAL_UART_Receive+0x60>
 80038b8:	6923      	ldr	r3, [r4, #16]
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d1f8      	bne.n	80038b0 <HAL_UART_Receive+0xfc>
 80038be:	f240 16ff 	movw	r6, #511	; 0x1ff
 80038c2:	f8a4 605c 	strh.w	r6, [r4, #92]	; 0x5c
 80038c6:	e7a5      	b.n	8003814 <HAL_UART_Receive+0x60>

080038c8 <HAL_UART_Receive_DMA>:
{
 80038c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->RxState == HAL_UART_STATE_READY)
 80038ca:	f890 406a 	ldrb.w	r4, [r0, #106]	; 0x6a
 80038ce:	2c20      	cmp	r4, #32
 80038d0:	d001      	beq.n	80038d6 <HAL_UART_Receive_DMA+0xe>
    return HAL_BUSY;
 80038d2:	2002      	movs	r0, #2
}
 80038d4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((pData == NULL ) || (Size == 0U))
 80038d6:	2900      	cmp	r1, #0
 80038d8:	d030      	beq.n	800393c <HAL_UART_Receive_DMA+0x74>
 80038da:	2a00      	cmp	r2, #0
 80038dc:	d02e      	beq.n	800393c <HAL_UART_Receive_DMA+0x74>
    __HAL_LOCK(huart);
 80038de:	f890 3068 	ldrb.w	r3, [r0, #104]	; 0x68
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d0f5      	beq.n	80038d2 <HAL_UART_Receive_DMA+0xa>
 80038e6:	4604      	mov	r4, r0
 80038e8:	2701      	movs	r7, #1
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80038ea:	6e40      	ldr	r0, [r0, #100]	; 0x64
 80038ec:	4e14      	ldr	r6, [pc, #80]	; (8003940 <HAL_UART_Receive_DMA+0x78>)
    __HAL_LOCK(huart);
 80038ee:	f884 7068 	strb.w	r7, [r4, #104]	; 0x68
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038f2:	2500      	movs	r5, #0
 80038f4:	4613      	mov	r3, r2
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80038f6:	2722      	movs	r7, #34	; 0x22
 80038f8:	460a      	mov	r2, r1
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size);
 80038fa:	6821      	ldr	r1, [r4, #0]
    huart->pRxBuffPtr = pData;
 80038fc:	6562      	str	r2, [r4, #84]	; 0x54
    huart->RxXferSize = Size;
 80038fe:	f8a4 3058 	strh.w	r3, [r4, #88]	; 0x58
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003902:	66e5      	str	r5, [r4, #108]	; 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003904:	f884 706a 	strb.w	r7, [r4, #106]	; 0x6a
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003908:	4f0e      	ldr	r7, [pc, #56]	; (8003944 <HAL_UART_Receive_DMA+0x7c>)
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800390a:	6286      	str	r6, [r0, #40]	; 0x28
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800390c:	4e0e      	ldr	r6, [pc, #56]	; (8003948 <HAL_UART_Receive_DMA+0x80>)
    huart->hdmarx->XferAbortCallback = NULL;
 800390e:	6345      	str	r5, [r0, #52]	; 0x34
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003910:	62c7      	str	r7, [r0, #44]	; 0x2c
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003912:	6306      	str	r6, [r0, #48]	; 0x30
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size);
 8003914:	3124      	adds	r1, #36	; 0x24
 8003916:	f7fd ff21 	bl	800175c <HAL_DMA_Start_IT>
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800391a:	6823      	ldr	r3, [r4, #0]
    __HAL_UNLOCK(huart);
 800391c:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003926:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003928:	689a      	ldr	r2, [r3, #8]
 800392a:	f042 0201 	orr.w	r2, r2, #1
 800392e:	609a      	str	r2, [r3, #8]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003930:	689a      	ldr	r2, [r3, #8]
 8003932:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    return HAL_OK;
 8003936:	4628      	mov	r0, r5
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003938:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 800393a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      return HAL_ERROR;
 800393c:	2001      	movs	r0, #1
 800393e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003940:	0800394d 	.word	0x0800394d
 8003944:	08003989 	.word	0x08003989
 8003948:	08003999 	.word	0x08003999

0800394c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800394c:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  /* DMA Normal mode */
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 800394e:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8003950:	6a40      	ldr	r0, [r0, #36]	; 0x24
  if ( HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC) )
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	f013 0320 	ands.w	r3, r3, #32
 8003958:	d111      	bne.n	800397e <UART_DMAReceiveCplt+0x32>
  {
    huart->RxXferCount = 0U;

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800395a:	6802      	ldr	r2, [r0, #0]
    huart->RxXferCount = 0U;
 800395c:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003960:	6813      	ldr	r3, [r2, #0]
 8003962:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003966:	6013      	str	r3, [r2, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003968:	6893      	ldr	r3, [r2, #8]
 800396a:	f023 0301 	bic.w	r3, r3, #1
 800396e:	6093      	str	r3, [r2, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003970:	6893      	ldr	r3, [r2, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003972:	2120      	movs	r1, #32
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003974:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003978:	6093      	str	r3, [r2, #8]
    huart->RxState = HAL_UART_STATE_READY;
 800397a:	f880 106a 	strb.w	r1, [r0, #106]	; 0x6a
  }

  HAL_UART_RxCpltCallback(huart);
 800397e:	f003 fc0d 	bl	800719c <HAL_UART_RxCpltCallback>
 8003982:	bd08      	pop	{r3, pc}

08003984 <HAL_UART_RxHalfCpltCallback>:
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop

08003988 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003988:	b508      	push	{r3, lr}
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);

  HAL_UART_RxHalfCpltCallback(huart);
 800398a:	6a40      	ldr	r0, [r0, #36]	; 0x24
 800398c:	f7ff fffa 	bl	8003984 <HAL_UART_RxHalfCpltCallback>
 8003990:	bd08      	pop	{r3, pc}
 8003992:	bf00      	nop

08003994 <HAL_UART_ErrorCallback>:
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop

08003998 <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef* huart = (UART_HandleTypeDef*)(hdma->Parent);
 8003998:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 800399a:	b508      	push	{r3, lr}

  /* Stop UART DMA Tx request if ongoing */
  if (  (huart->gState == HAL_UART_STATE_BUSY_TX)
 800399c:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 80039a0:	2b21      	cmp	r3, #33	; 0x21
 80039a2:	d01d      	beq.n	80039e0 <UART_DMAError+0x48>
    huart->TxXferCount = 0U;
    UART_EndTxTransfer(huart);
  }

  /* Stop UART DMA Rx request if ongoing */
  if (  (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80039a4:	f890 306a 	ldrb.w	r3, [r0, #106]	; 0x6a
 80039a8:	2b22      	cmp	r3, #34	; 0x22
 80039aa:	d006      	beq.n	80039ba <UART_DMAError+0x22>
  {
    huart->RxXferCount = 0U;
    UART_EndRxTransfer(huart);
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80039ac:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 80039ae:	f043 0310 	orr.w	r3, r3, #16
 80039b2:	66c3      	str	r3, [r0, #108]	; 0x6c
  HAL_UART_ErrorCallback(huart);
 80039b4:	f7ff ffee 	bl	8003994 <HAL_UART_ErrorCallback>
 80039b8:	bd08      	pop	{r3, pc}
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) )
 80039ba:	6803      	ldr	r3, [r0, #0]
 80039bc:	689a      	ldr	r2, [r3, #8]
 80039be:	0652      	lsls	r2, r2, #25
 80039c0:	d5f4      	bpl.n	80039ac <UART_DMAError+0x14>
    huart->RxXferCount = 0U;
 80039c2:	2200      	movs	r2, #0
 80039c4:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80039ce:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039d0:	689a      	ldr	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 80039d2:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80039d4:	f022 0201 	bic.w	r2, r2, #1
 80039d8:	609a      	str	r2, [r3, #8]
  huart->RxState = HAL_UART_STATE_READY;
 80039da:	f880 106a 	strb.w	r1, [r0, #106]	; 0x6a
 80039de:	e7e5      	b.n	80039ac <UART_DMAError+0x14>
      &&(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) )
 80039e0:	6803      	ldr	r3, [r0, #0]
 80039e2:	689a      	ldr	r2, [r3, #8]
 80039e4:	0611      	lsls	r1, r2, #24
 80039e6:	d5dd      	bpl.n	80039a4 <UART_DMAError+0xc>
    huart->TxXferCount = 0U;
 80039e8:	2200      	movs	r2, #0
 80039ea:	f8a0 2052 	strh.w	r2, [r0, #82]	; 0x52
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80039ee:	681a      	ldr	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80039f0:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80039f2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80039f6:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80039f8:	f880 1069 	strb.w	r1, [r0, #105]	; 0x69
 80039fc:	e7d2      	b.n	80039a4 <UART_DMAError+0xc>
 80039fe:	bf00      	nop

08003a00 <HAL_UART_GetState>:
  temp1 = huart->gState;
 8003a00:	f890 2069 	ldrb.w	r2, [r0, #105]	; 0x69
  temp2 = huart->RxState;
 8003a04:	f890 006a 	ldrb.w	r0, [r0, #106]	; 0x6a
}
 8003a08:	4310      	orrs	r0, r2
 8003a0a:	4770      	bx	lr

08003a0c <UART_AdvFeatureConfig>:
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a0c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003a0e:	07da      	lsls	r2, r3, #31
{
 8003a10:	b410      	push	{r4}
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a12:	d506      	bpl.n	8003a22 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a14:	6801      	ldr	r1, [r0, #0]
 8003a16:	6a84      	ldr	r4, [r0, #40]	; 0x28
 8003a18:	684a      	ldr	r2, [r1, #4]
 8003a1a:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003a1e:	4322      	orrs	r2, r4
 8003a20:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a22:	079c      	lsls	r4, r3, #30
 8003a24:	d506      	bpl.n	8003a34 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a26:	6801      	ldr	r1, [r0, #0]
 8003a28:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8003a2a:	684a      	ldr	r2, [r1, #4]
 8003a2c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003a30:	4322      	orrs	r2, r4
 8003a32:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a34:	0759      	lsls	r1, r3, #29
 8003a36:	d506      	bpl.n	8003a46 <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003a38:	6801      	ldr	r1, [r0, #0]
 8003a3a:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003a3c:	684a      	ldr	r2, [r1, #4]
 8003a3e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003a42:	4322      	orrs	r2, r4
 8003a44:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a46:	071a      	lsls	r2, r3, #28
 8003a48:	d506      	bpl.n	8003a58 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a4a:	6801      	ldr	r1, [r0, #0]
 8003a4c:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8003a4e:	684a      	ldr	r2, [r1, #4]
 8003a50:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003a54:	4322      	orrs	r2, r4
 8003a56:	604a      	str	r2, [r1, #4]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003a58:	06dc      	lsls	r4, r3, #27
 8003a5a:	d506      	bpl.n	8003a6a <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003a5c:	6801      	ldr	r1, [r0, #0]
 8003a5e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8003a60:	688a      	ldr	r2, [r1, #8]
 8003a62:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a66:	4322      	orrs	r2, r4
 8003a68:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003a6a:	0699      	lsls	r1, r3, #26
 8003a6c:	d506      	bpl.n	8003a7c <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003a6e:	6801      	ldr	r1, [r0, #0]
 8003a70:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8003a72:	688a      	ldr	r2, [r1, #8]
 8003a74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003a78:	4322      	orrs	r2, r4
 8003a7a:	608a      	str	r2, [r1, #8]
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003a7c:	065a      	lsls	r2, r3, #25
 8003a7e:	d509      	bpl.n	8003a94 <UART_AdvFeatureConfig+0x88>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a80:	6801      	ldr	r1, [r0, #0]
 8003a82:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8003a84:	684a      	ldr	r2, [r1, #4]
 8003a86:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8003a8a:	4322      	orrs	r2, r4
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a8c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003a90:	604a      	str	r2, [r1, #4]
    if(huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003a92:	d00b      	beq.n	8003aac <UART_AdvFeatureConfig+0xa0>
  if(HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003a94:	061b      	lsls	r3, r3, #24
 8003a96:	d506      	bpl.n	8003aa6 <UART_AdvFeatureConfig+0x9a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003a98:	6802      	ldr	r2, [r0, #0]
 8003a9a:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8003a9c:	6853      	ldr	r3, [r2, #4]
 8003a9e:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003aa2:	430b      	orrs	r3, r1
 8003aa4:	6053      	str	r3, [r2, #4]
}
 8003aa6:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003aaa:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003aac:	684a      	ldr	r2, [r1, #4]
 8003aae:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8003ab0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8003ab4:	4322      	orrs	r2, r4
 8003ab6:	604a      	str	r2, [r1, #4]
 8003ab8:	e7ec      	b.n	8003a94 <UART_AdvFeatureConfig+0x88>
 8003aba:	bf00      	nop

08003abc <HAL_UART_Init>:
  if(huart == NULL)
 8003abc:	2800      	cmp	r0, #0
 8003abe:	f000 8129 	beq.w	8003d14 <HAL_UART_Init+0x258>
{
 8003ac2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(huart->gState == HAL_UART_STATE_RESET)
 8003ac4:	f890 3069 	ldrb.w	r3, [r0, #105]	; 0x69
 8003ac8:	4604      	mov	r4, r0
 8003aca:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d03d      	beq.n	8003b4e <HAL_UART_Init+0x92>
  __HAL_UART_DISABLE(huart);
 8003ad2:	6825      	ldr	r5, [r4, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ad4:	6967      	ldr	r7, [r4, #20]
 8003ad6:	f8d4 e010 	ldr.w	lr, [r4, #16]
 8003ada:	69e1      	ldr	r1, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003adc:	68e6      	ldr	r6, [r4, #12]
  huart->gState = HAL_UART_STATE_BUSY;
 8003ade:	2324      	movs	r3, #36	; 0x24
 8003ae0:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UART_DISABLE(huart);
 8003ae4:	682a      	ldr	r2, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003ae6:	68a3      	ldr	r3, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8003ae8:	f022 0201 	bic.w	r2, r2, #1
 8003aec:	602a      	str	r2, [r5, #0]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003aee:	6828      	ldr	r0, [r5, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003af0:	ea43 030e 	orr.w	r3, r3, lr
 8003af4:	433b      	orrs	r3, r7
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003af6:	f420 4016 	bic.w	r0, r0, #38400	; 0x9600
 8003afa:	f020 000c 	bic.w	r0, r0, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003afe:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8003b00:	4303      	orrs	r3, r0
 8003b02:	602b      	str	r3, [r5, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b04:	686a      	ldr	r2, [r5, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003b06:	69a3      	ldr	r3, [r4, #24]
 8003b08:	6a27      	ldr	r7, [r4, #32]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b0a:	48a7      	ldr	r0, [pc, #668]	; (8003da8 <HAL_UART_Init+0x2ec>)
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b0c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8003b10:	4332      	orrs	r2, r6
 8003b12:	606a      	str	r2, [r5, #4]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003b14:	68aa      	ldr	r2, [r5, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8003b16:	433b      	orrs	r3, r7
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003b18:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8003b1c:	4313      	orrs	r3, r2
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b1e:	4285      	cmp	r5, r0
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8003b20:	60ab      	str	r3, [r5, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b22:	f000 8097 	beq.w	8003c54 <HAL_UART_Init+0x198>
 8003b26:	4ba1      	ldr	r3, [pc, #644]	; (8003dac <HAL_UART_Init+0x2f0>)
 8003b28:	429d      	cmp	r5, r3
 8003b2a:	f000 80a6 	beq.w	8003c7a <HAL_UART_Init+0x1be>
 8003b2e:	4ba0      	ldr	r3, [pc, #640]	; (8003db0 <HAL_UART_Init+0x2f4>)
 8003b30:	429d      	cmp	r5, r3
 8003b32:	d024      	beq.n	8003b7e <HAL_UART_Init+0xc2>
 8003b34:	4b9f      	ldr	r3, [pc, #636]	; (8003db4 <HAL_UART_Init+0x2f8>)
 8003b36:	429d      	cmp	r5, r3
 8003b38:	d00e      	beq.n	8003b58 <HAL_UART_Init+0x9c>
 8003b3a:	4b9f      	ldr	r3, [pc, #636]	; (8003db8 <HAL_UART_Init+0x2fc>)
 8003b3c:	429d      	cmp	r5, r3
 8003b3e:	f000 80be 	beq.w	8003cbe <HAL_UART_Init+0x202>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b42:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003b46:	f000 812c 	beq.w	8003da2 <HAL_UART_Init+0x2e6>
    return HAL_ERROR;
 8003b4a:	2001      	movs	r0, #1
 8003b4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    huart->Lock = HAL_UNLOCKED;
 8003b4e:	f880 2068 	strb.w	r2, [r0, #104]	; 0x68
    HAL_UART_MspInit(huart);
 8003b52:	f005 faf5 	bl	8009140 <HAL_UART_MspInit>
 8003b56:	e7bc      	b.n	8003ad2 <HAL_UART_Init+0x16>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003b58:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8003b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8003b62:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b66:	f000 80a4 	beq.w	8003cb2 <HAL_UART_Init+0x1f6>
 8003b6a:	d913      	bls.n	8003b94 <HAL_UART_Init+0xd8>
 8003b6c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003b70:	f000 8093 	beq.w	8003c9a <HAL_UART_Init+0x1de>
 8003b74:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003b78:	f000 80d5 	beq.w	8003d26 <HAL_UART_Init+0x26a>
 8003b7c:	e7e1      	b.n	8003b42 <HAL_UART_Init+0x86>
 8003b7e:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8003b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b84:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8003b88:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003b8c:	f000 8091 	beq.w	8003cb2 <HAL_UART_Init+0x1f6>
 8003b90:	f200 80c2 	bhi.w	8003d18 <HAL_UART_Init+0x25c>
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d1d4      	bne.n	8003b42 <HAL_UART_Init+0x86>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003b98:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003b9c:	f000 80e6 	beq.w	8003d6c <HAL_UART_Init+0x2b0>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003ba0:	f7fe fedc 	bl	800295c <HAL_RCC_GetPCLK1Freq>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003ba4:	6862      	ldr	r2, [r4, #4]
 8003ba6:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8003baa:	fbb3 f3f2 	udiv	r3, r3, r2
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	60eb      	str	r3, [r5, #12]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003bb2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d149      	bne.n	8003c4c <HAL_UART_Init+0x190>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003bb8:	6823      	ldr	r3, [r4, #0]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003bc0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003bc2:	689a      	ldr	r2, [r3, #8]
 8003bc4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003bc8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8003bca:	681a      	ldr	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bcc:	2100      	movs	r1, #0
  __HAL_UART_ENABLE(huart);
 8003bce:	f042 0201 	orr.w	r2, r2, #1
 8003bd2:	601a      	str	r2, [r3, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bd4:	66e1      	str	r1, [r4, #108]	; 0x6c
  tickstart = HAL_GetTick();
 8003bd6:	f7fd f839 	bl	8000c4c <HAL_GetTick>
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003bda:	6823      	ldr	r3, [r4, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8003be0:	4606      	mov	r6, r0
  if((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003be2:	d40b      	bmi.n	8003bfc <HAL_UART_Init+0x140>
  if((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003be4:	681a      	ldr	r2, [r3, #0]
 8003be6:	0752      	lsls	r2, r2, #29
 8003be8:	d424      	bmi.n	8003c34 <HAL_UART_Init+0x178>
  huart->gState  = HAL_UART_STATE_READY;
 8003bea:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 8003bec:	2000      	movs	r0, #0
  huart->gState  = HAL_UART_STATE_READY;
 8003bee:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
  __HAL_UNLOCK(huart);
 8003bf2:	f884 0068 	strb.w	r0, [r4, #104]	; 0x68
  huart->RxState = HAL_UART_STATE_READY;
 8003bf6:	f884 306a 	strb.w	r3, [r4, #106]	; 0x6a
 8003bfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003bfc:	69dd      	ldr	r5, [r3, #28]
 8003bfe:	f415 1500 	ands.w	r5, r5, #2097152	; 0x200000
 8003c02:	d1ef      	bne.n	8003be4 <HAL_UART_Init+0x128>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003c04:	f7fd f822 	bl	8000c4c <HAL_GetTick>
 8003c08:	1b80      	subs	r0, r0, r6
 8003c0a:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c0e:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003c10:	d3f4      	bcc.n	8003bfc <HAL_UART_Init+0x140>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8003c18:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c1a:	689a      	ldr	r2, [r3, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8003c1c:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c1e:	f022 0201 	bic.w	r2, r2, #1
 8003c22:	609a      	str	r2, [r3, #8]
      return HAL_TIMEOUT;
 8003c24:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 8003c26:	f884 1069 	strb.w	r1, [r4, #105]	; 0x69
        __HAL_UNLOCK(huart);
 8003c2a:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
        huart->RxState = HAL_UART_STATE_READY;
 8003c2e:	f884 106a 	strb.w	r1, [r4, #106]	; 0x6a
 8003c32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c34:	69dd      	ldr	r5, [r3, #28]
 8003c36:	f415 0580 	ands.w	r5, r5, #4194304	; 0x400000
 8003c3a:	d1d6      	bne.n	8003bea <HAL_UART_Init+0x12e>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003c3c:	f7fd f806 	bl	8000c4c <HAL_GetTick>
 8003c40:	1b80      	subs	r0, r0, r6
 8003c42:	f1b0 7f00 	cmp.w	r0, #33554432	; 0x2000000
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c46:	6823      	ldr	r3, [r4, #0]
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8003c48:	d3f4      	bcc.n	8003c34 <HAL_UART_Init+0x178>
 8003c4a:	e7e2      	b.n	8003c12 <HAL_UART_Init+0x156>
    UART_AdvFeatureConfig(huart);
 8003c4c:	4620      	mov	r0, r4
 8003c4e:	f7ff fedd 	bl	8003a0c <UART_AdvFeatureConfig>
 8003c52:	e7b1      	b.n	8003bb8 <HAL_UART_Init+0xfc>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c54:	4b59      	ldr	r3, [pc, #356]	; (8003dbc <HAL_UART_Init+0x300>)
 8003c56:	4a5a      	ldr	r2, [pc, #360]	; (8003dc0 <HAL_UART_Init+0x304>)
 8003c58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c5a:	f003 0303 	and.w	r3, r3, #3
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c5e:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003c62:	5cd3      	ldrb	r3, [r2, r3]
 8003c64:	d13e      	bne.n	8003ce4 <HAL_UART_Init+0x228>
    switch (clocksource)
 8003c66:	2b08      	cmp	r3, #8
 8003c68:	f200 809b 	bhi.w	8003da2 <HAL_UART_Init+0x2e6>
 8003c6c:	e8df f003 	tbb	[pc, r3]
 8003c70:	9981697e 	.word	0x9981697e
 8003c74:	99999993 	.word	0x99999993
 8003c78:	8b          	.byte	0x8b
 8003c79:	00          	.byte	0x00
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003c7a:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8003c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c80:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003c84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c88:	d013      	beq.n	8003cb2 <HAL_UART_Init+0x1f6>
 8003c8a:	d983      	bls.n	8003b94 <HAL_UART_Init+0xd8>
 8003c8c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003c90:	d003      	beq.n	8003c9a <HAL_UART_Init+0x1de>
 8003c92:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8003c96:	d046      	beq.n	8003d26 <HAL_UART_Init+0x26a>
 8003c98:	e753      	b.n	8003b42 <HAL_UART_Init+0x86>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003c9a:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003c9e:	d072      	beq.n	8003d86 <HAL_UART_Init+0x2ca>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003ca0:	6862      	ldr	r2, [r4, #4]
 8003ca2:	0853      	lsrs	r3, r2, #1
 8003ca4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003ca8:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	60eb      	str	r3, [r5, #12]
 8003cb0:	e77f      	b.n	8003bb2 <HAL_UART_Init+0xf6>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cb2:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003cb6:	d06e      	beq.n	8003d96 <HAL_UART_Init+0x2da>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003cb8:	f7fe fe16 	bl	80028e8 <HAL_RCC_GetSysClockFreq>
 8003cbc:	e772      	b.n	8003ba4 <HAL_UART_Init+0xe8>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003cbe:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 8003cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc4:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8003cc8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ccc:	d0f1      	beq.n	8003cb2 <HAL_UART_Init+0x1f6>
 8003cce:	d949      	bls.n	8003d64 <HAL_UART_Init+0x2a8>
 8003cd0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003cd4:	d0e1      	beq.n	8003c9a <HAL_UART_Init+0x1de>
 8003cd6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8003cda:	d024      	beq.n	8003d26 <HAL_UART_Init+0x26a>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003cdc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003ce0:	d05f      	beq.n	8003da2 <HAL_UART_Init+0x2e6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003ce2:	2310      	movs	r3, #16
    switch (clocksource)
 8003ce4:	2b08      	cmp	r3, #8
 8003ce6:	f63f af30 	bhi.w	8003b4a <HAL_UART_Init+0x8e>
 8003cea:	a201      	add	r2, pc, #4	; (adr r2, 8003cf0 <HAL_UART_Init+0x234>)
 8003cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf0:	08003ba1 	.word	0x08003ba1
 8003cf4:	08003d9d 	.word	0x08003d9d
 8003cf8:	08003d2d 	.word	0x08003d2d
 8003cfc:	08003b4b 	.word	0x08003b4b
 8003d00:	08003cb9 	.word	0x08003cb9
 8003d04:	08003b4b 	.word	0x08003b4b
 8003d08:	08003b4b 	.word	0x08003b4b
 8003d0c:	08003b4b 	.word	0x08003b4b
 8003d10:	08003ca1 	.word	0x08003ca1
    return HAL_ERROR;
 8003d14:	2001      	movs	r0, #1
}
 8003d16:	4770      	bx	lr
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d18:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003d1c:	d0bd      	beq.n	8003c9a <HAL_UART_Init+0x1de>
 8003d1e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8003d22:	f47f af0e 	bne.w	8003b42 <HAL_UART_Init+0x86>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d26:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003d2a:	d022      	beq.n	8003d72 <HAL_UART_Init+0x2b6>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8003d2c:	6862      	ldr	r2, [r4, #4]
 8003d2e:	0853      	lsrs	r3, r2, #1
 8003d30:	f503 03f4 	add.w	r3, r3, #7995392	; 0x7a0000
 8003d34:	f503 5390 	add.w	r3, r3, #4608	; 0x1200
 8003d38:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d3c:	b29b      	uxth	r3, r3
 8003d3e:	60eb      	str	r3, [r5, #12]
 8003d40:	e737      	b.n	8003bb2 <HAL_UART_Init+0xf6>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003d42:	f7fe fe23 	bl	800298c <HAL_RCC_GetPCLK2Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003d46:	6862      	ldr	r2, [r4, #4]
 8003d48:	6825      	ldr	r5, [r4, #0]
 8003d4a:	0853      	lsrs	r3, r2, #1
 8003d4c:	eb03 0340 	add.w	r3, r3, r0, lsl #1
 8003d50:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d54:	b29b      	uxth	r3, r3
    brrtemp = usartdiv & 0xFFF0U;
 8003d56:	f023 020f 	bic.w	r2, r3, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003d5a:	f3c3 0342 	ubfx	r3, r3, #1, #3
    huart->Instance->BRR = brrtemp;
 8003d5e:	4313      	orrs	r3, r2
 8003d60:	60eb      	str	r3, [r5, #12]
 8003d62:	e726      	b.n	8003bb2 <HAL_UART_Init+0xf6>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	f43f af17 	beq.w	8003b98 <HAL_UART_Init+0xdc>
 8003d6a:	e7b7      	b.n	8003cdc <HAL_UART_Init+0x220>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003d6c:	f7fe fdf6 	bl	800295c <HAL_RCC_GetPCLK1Freq>
 8003d70:	e7e9      	b.n	8003d46 <HAL_UART_Init+0x28a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8003d72:	6862      	ldr	r2, [r4, #4]
 8003d74:	0853      	lsrs	r3, r2, #1
 8003d76:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003d7a:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 8003d7e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	e7e7      	b.n	8003d56 <HAL_UART_Init+0x29a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003d86:	6862      	ldr	r2, [r4, #4]
 8003d88:	0853      	lsrs	r3, r2, #1
 8003d8a:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8003d8e:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d92:	b29b      	uxth	r3, r3
 8003d94:	e7df      	b.n	8003d56 <HAL_UART_Init+0x29a>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003d96:	f7fe fda7 	bl	80028e8 <HAL_RCC_GetSysClockFreq>
 8003d9a:	e7d4      	b.n	8003d46 <HAL_UART_Init+0x28a>
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003d9c:	f7fe fdf6 	bl	800298c <HAL_RCC_GetPCLK2Freq>
 8003da0:	e700      	b.n	8003ba4 <HAL_UART_Init+0xe8>
    huart->Instance->BRR = brrtemp;
 8003da2:	2300      	movs	r3, #0
 8003da4:	60eb      	str	r3, [r5, #12]
 8003da6:	e6d0      	b.n	8003b4a <HAL_UART_Init+0x8e>
 8003da8:	40013800 	.word	0x40013800
 8003dac:	40004400 	.word	0x40004400
 8003db0:	40004800 	.word	0x40004800
 8003db4:	40004c00 	.word	0x40004c00
 8003db8:	40005000 	.word	0x40005000
 8003dbc:	40021000 	.word	0x40021000
 8003dc0:	0800ad28 	.word	0x0800ad28

08003dc4 <DFPlayer_init>:
#include "DFPlayer_Mini_mp3.h"

uint8_t cmd[8];

void DFPlayer_init(UART_HandleTypeDef *handler){
	huart_DFPlayer = handler;
 8003dc4:	4b01      	ldr	r3, [pc, #4]	; (8003dcc <DFPlayer_init+0x8>)
 8003dc6:	6018      	str	r0, [r3, #0]
 8003dc8:	4770      	bx	lr
 8003dca:	bf00      	nop
 8003dcc:	200000a4 	.word	0x200000a4

08003dd0 <DFPlayer_setvolume>:
}

void DFPlayer_setvolume(uint8_t volume){
 8003dd0:	b530      	push	{r4, r5, lr}
	cmd[3]=	0x06;
	cmd[4]=	0x00;
	cmd[5]=	0x00;
	cmd[6]=	volume;
	cmd[7]=	0xEF;
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003dd2:	4a0b      	ldr	r2, [pc, #44]	; (8003e00 <DFPlayer_setvolume+0x30>)
	cmd[0]= 0x7E;
 8003dd4:	4b0b      	ldr	r3, [pc, #44]	; (8003e04 <DFPlayer_setvolume+0x34>)
void DFPlayer_setvolume(uint8_t volume){
 8003dd6:	b083      	sub	sp, #12
	cmd[4]=	0x00;
 8003dd8:	2400      	movs	r4, #0
	cmd[6]=	volume;
 8003dda:	f88d 0006 	strb.w	r0, [sp, #6]
	cmd[0]= 0x7E;
 8003dde:	9300      	str	r3, [sp, #0]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003de0:	6810      	ldr	r0, [r2, #0]
	cmd[4]=	0x00;
 8003de2:	f88d 4004 	strb.w	r4, [sp, #4]
	cmd[7]=	0xEF;
 8003de6:	25ef      	movs	r5, #239	; 0xef
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003de8:	230f      	movs	r3, #15
 8003dea:	2208      	movs	r2, #8
 8003dec:	4669      	mov	r1, sp
	cmd[5]=	0x00;
 8003dee:	f88d 4005 	strb.w	r4, [sp, #5]
	cmd[7]=	0xEF;
 8003df2:	f88d 5007 	strb.w	r5, [sp, #7]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003df6:	f7ff fc65 	bl	80036c4 <HAL_UART_Transmit>
}
 8003dfa:	b003      	add	sp, #12
 8003dfc:	bd30      	pop	{r4, r5, pc}
 8003dfe:	bf00      	nop
 8003e00:	200000a4 	.word	0x200000a4
 8003e04:	0606ff7e 	.word	0x0606ff7e

08003e08 <DFPlayer_playmp3>:
void DFPlayer_playmp3(uint8_t playnumber){
 8003e08:	b570      	push	{r4, r5, r6, lr}
	cmd[3]=	0x0F;
	cmd[4]=	0x00;
	cmd[5]=	1;
	cmd[6]=	playnumber;
	cmd[7]=	0xEF;
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003e0a:	4a0b      	ldr	r2, [pc, #44]	; (8003e38 <DFPlayer_playmp3+0x30>)
	cmd[0]= 0x7E;
 8003e0c:	4b0b      	ldr	r3, [pc, #44]	; (8003e3c <DFPlayer_playmp3+0x34>)
void DFPlayer_playmp3(uint8_t playnumber){
 8003e0e:	b082      	sub	sp, #8
	cmd[4]=	0x00;
 8003e10:	2600      	movs	r6, #0
	cmd[6]=	playnumber;
 8003e12:	f88d 0006 	strb.w	r0, [sp, #6]
	cmd[0]= 0x7E;
 8003e16:	9300      	str	r3, [sp, #0]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003e18:	6810      	ldr	r0, [r2, #0]
	cmd[4]=	0x00;
 8003e1a:	f88d 6004 	strb.w	r6, [sp, #4]
	cmd[5]=	1;
 8003e1e:	2501      	movs	r5, #1
	cmd[7]=	0xEF;
 8003e20:	24ef      	movs	r4, #239	; 0xef
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003e22:	230f      	movs	r3, #15
 8003e24:	2208      	movs	r2, #8
 8003e26:	4669      	mov	r1, sp
	cmd[5]=	1;
 8003e28:	f88d 5005 	strb.w	r5, [sp, #5]
	cmd[7]=	0xEF;
 8003e2c:	f88d 4007 	strb.w	r4, [sp, #7]
	HAL_UART_Transmit(huart_DFPlayer,(uint8_t*)cmd,8,0xF);
 8003e30:	f7ff fc48 	bl	80036c4 <HAL_UART_Transmit>
}
 8003e34:	b002      	add	sp, #8
 8003e36:	bd70      	pop	{r4, r5, r6, pc}
 8003e38:	200000a4 	.word	0x200000a4
 8003e3c:	0f06ff7e 	.word	0x0f06ff7e

08003e40 <JY901_init>:
 */
#include "JY901.h"


void JY901_init(I2C_HandleTypeDef *handler){
	 JY901_I2C = handler;
 8003e40:	4b01      	ldr	r3, [pc, #4]	; (8003e48 <JY901_init+0x8>)
 8003e42:	6018      	str	r0, [r3, #0]
 8003e44:	4770      	bx	lr
 8003e46:	bf00      	nop
 8003e48:	200000b0 	.word	0x200000b0

08003e4c <JY901_def_set>:
		HAL_Delay(time);
	break;
	}
}

int JY901_def_set(){
 8003e4c:	b500      	push	{lr}
	    uint8_t yaw[2];
	    uint16_t  def;
	    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 8003e4e:	4b0e      	ldr	r3, [pc, #56]	; (8003e88 <JY901_def_set+0x3c>)
int JY901_def_set(){
 8003e50:	b087      	sub	sp, #28
	    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 8003e52:	6818      	ldr	r0, [r3, #0]
 8003e54:	21ff      	movs	r1, #255	; 0xff
 8003e56:	ab05      	add	r3, sp, #20
 8003e58:	2202      	movs	r2, #2
 8003e5a:	9102      	str	r1, [sp, #8]
 8003e5c:	9201      	str	r2, [sp, #4]
 8003e5e:	9300      	str	r3, [sp, #0]
 8003e60:	223f      	movs	r2, #63	; 0x3f
 8003e62:	2301      	movs	r3, #1
 8003e64:	21a0      	movs	r1, #160	; 0xa0
 8003e66:	f7fe f847 	bl	8001ef8 <HAL_I2C_Mem_Read>
	    uint8_t yawl=yaw[0];
	    uint8_t yawh=yaw[1];
	    def = ((yawh<< 8 ) | yawl ) * 180/ 32768 ;
 8003e6a:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8003e6e:	20b4      	movs	r0, #180	; 0xb4
 8003e70:	fb00 f003 	mul.w	r0, r0, r3
 8003e74:	f3c0 30cf 	ubfx	r0, r0, #15, #16
	    def=(def-359)*(-1);
 8003e78:	f5c0 70b3 	rsb	r0, r0, #358	; 0x166
 8003e7c:	3001      	adds	r0, #1
	    if(def<0){
	    	def=360+def;
	    }
	    return def;
}
 8003e7e:	b280      	uxth	r0, r0
 8003e80:	b007      	add	sp, #28
 8003e82:	f85d fb04 	ldr.w	pc, [sp], #4
 8003e86:	bf00      	nop
 8003e88:	200000b0 	.word	0x200000b0

08003e8c <JY901_yaw_get>:

int JY901_yaw_get(uint16_t def){
 8003e8c:	b530      	push	{r4, r5, lr}
    uint8_t yaw[2];
    uint16_t digree;
    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 8003e8e:	4b10      	ldr	r3, [pc, #64]	; (8003ed0 <JY901_yaw_get+0x44>)
int JY901_yaw_get(uint16_t def){
 8003e90:	b087      	sub	sp, #28
    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 8003e92:	6819      	ldr	r1, [r3, #0]
 8003e94:	25ff      	movs	r5, #255	; 0xff
 8003e96:	ab05      	add	r3, sp, #20
 8003e98:	2202      	movs	r2, #2
int JY901_yaw_get(uint16_t def){
 8003e9a:	4604      	mov	r4, r0
    HAL_I2C_Mem_Read(JY901_I2C,JY901_I2C_ADDRESS,0x3F,I2C_MEMADD_SIZE_8BIT,(uint8_t*)yaw,2,0xFF);
 8003e9c:	9201      	str	r2, [sp, #4]
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	9502      	str	r5, [sp, #8]
 8003ea2:	4608      	mov	r0, r1
 8003ea4:	2301      	movs	r3, #1
 8003ea6:	223f      	movs	r2, #63	; 0x3f
 8003ea8:	21a0      	movs	r1, #160	; 0xa0
 8003eaa:	f7fe f825 	bl	8001ef8 <HAL_I2C_Mem_Read>
    uint8_t yawl=yaw[0];
    uint8_t yawh=yaw[1];
    int Hx;
    Hx = ((yawh<< 8 ) | yawl ) * 180/ 32768 ;
 8003eae:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8003eb2:	20b4      	movs	r0, #180	; 0xb4
 8003eb4:	fb00 f303 	mul.w	r3, r0, r3
    Hx=(Hx-359)*(-1);
 8003eb8:	f240 1067 	movw	r0, #359	; 0x167
 8003ebc:	eba0 30e3 	sub.w	r0, r0, r3, asr #15
    Hx = Hx - def;
     if(Hx<0){
 8003ec0:	1b00      	subs	r0, r0, r4
     digree=Hx+360;
 8003ec2:	bf48      	it	mi
 8003ec4:	f500 70b4 	addmi.w	r0, r0, #360	; 0x168
     }
     else{
     digree=Hx;
 8003ec8:	b280      	uxth	r0, r0
     }
     return digree;
}
 8003eca:	b007      	add	sp, #28
 8003ecc:	bd30      	pop	{r4, r5, pc}
 8003ece:	bf00      	nop
 8003ed0:	200000b0 	.word	0x200000b0

08003ed4 <servo>:
const uint8_t SUB_ST_COMMND= 0x01;
const uint8_t SUB_SP_COMMND= 0x02;



void servo(uint8_t a,uint8_t b,uint8_t c,uint8_t d){
 8003ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
}



long map_a(long x, long in_min, long in_max, long out_min, long out_max) {
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003ed6:	f44f 7639 	mov.w	r6, #740	; 0x2e4
 8003eda:	4d4a      	ldr	r5, [pc, #296]	; (8004004 <servo+0x130>)
	sConfigOC.Pulse = map_a(a,0,180,SERVO_LOW,SERVO_HIGH);
 8003edc:	4c4a      	ldr	r4, [pc, #296]	; (8004008 <servo+0x134>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003ede:	fb06 f000 	mul.w	r0, r6, r0
 8003ee2:	fb85 6500 	smull	r6, r5, r5, r0
 8003ee6:	182e      	adds	r6, r5, r0
 8003ee8:	17c5      	asrs	r5, r0, #31
 8003eea:	ebc5 15e6 	rsb	r5, r5, r6, asr #7
 8003eee:	f505 75be 	add.w	r5, r5, #380	; 0x17c
void servo(uint8_t a,uint8_t b,uint8_t c,uint8_t d){
 8003ef2:	460f      	mov	r7, r1
 8003ef4:	4616      	mov	r6, r2
	if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003ef6:	4621      	mov	r1, r4
 8003ef8:	2200      	movs	r2, #0
 8003efa:	4844      	ldr	r0, [pc, #272]	; (800400c <servo+0x138>)
	sConfigOC.Pulse = map_a(a,0,180,SERVO_LOW,SERVO_HIGH);
 8003efc:	6065      	str	r5, [r4, #4]
void servo(uint8_t a,uint8_t b,uint8_t c,uint8_t d){
 8003efe:	461d      	mov	r5, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f00:	f7ff fa74 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 8003f04:	2800      	cmp	r0, #0
 8003f06:	d177      	bne.n	8003ff8 <servo+0x124>
	if (HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_1) != HAL_OK)
 8003f08:	2100      	movs	r1, #0
 8003f0a:	4840      	ldr	r0, [pc, #256]	; (800400c <servo+0x138>)
 8003f0c:	f7fe ff94 	bl	8002e38 <HAL_TIM_PWM_Start>
 8003f10:	2800      	cmp	r0, #0
 8003f12:	d16c      	bne.n	8003fee <servo+0x11a>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003f14:	f44f 7339 	mov.w	r3, #740	; 0x2e4
 8003f18:	4a3a      	ldr	r2, [pc, #232]	; (8004004 <servo+0x130>)
	if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003f1a:	493b      	ldr	r1, [pc, #236]	; (8004008 <servo+0x134>)
 8003f1c:	483b      	ldr	r0, [pc, #236]	; (800400c <servo+0x138>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003f1e:	fb03 f307 	mul.w	r3, r3, r7
 8003f22:	fb82 7203 	smull	r7, r2, r2, r3
 8003f26:	441a      	add	r2, r3
 8003f28:	17db      	asrs	r3, r3, #31
 8003f2a:	ebc3 13e2 	rsb	r3, r3, r2, asr #7
 8003f2e:	f503 73be 	add.w	r3, r3, #380	; 0x17c
	if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003f32:	2204      	movs	r2, #4
	sConfigOC.Pulse = map_a(b,0,180,SERVO_LOW,SERVO_HIGH);
 8003f34:	6063      	str	r3, [r4, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003f36:	f7ff fa59 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 8003f3a:	2800      	cmp	r0, #0
 8003f3c:	d152      	bne.n	8003fe4 <servo+0x110>
	if (HAL_TIM_PWM_Start(&htim15, TIM_CHANNEL_2) != HAL_OK)
 8003f3e:	2104      	movs	r1, #4
 8003f40:	4832      	ldr	r0, [pc, #200]	; (800400c <servo+0x138>)
 8003f42:	f7fe ff79 	bl	8002e38 <HAL_TIM_PWM_Start>
 8003f46:	2800      	cmp	r0, #0
 8003f48:	d147      	bne.n	8003fda <servo+0x106>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003f4a:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8003f4e:	4b2d      	ldr	r3, [pc, #180]	; (8004004 <servo+0x130>)
	if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f50:	492d      	ldr	r1, [pc, #180]	; (8004008 <servo+0x134>)
 8003f52:	482f      	ldr	r0, [pc, #188]	; (8004010 <servo+0x13c>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003f54:	fb02 f206 	mul.w	r2, r2, r6
 8003f58:	fb83 6302 	smull	r6, r3, r3, r2
 8003f5c:	189e      	adds	r6, r3, r2
 8003f5e:	17d3      	asrs	r3, r2, #31
 8003f60:	ebc3 13e6 	rsb	r3, r3, r6, asr #7
 8003f64:	f503 73be 	add.w	r3, r3, #380	; 0x17c
	if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f68:	2200      	movs	r2, #0
	sConfigOC.Pulse = map_a(c,0,180,SERVO_LOW,SERVO_HIGH);
 8003f6a:	6063      	str	r3, [r4, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f6c:	f7ff fa3e 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 8003f70:	bb70      	cbnz	r0, 8003fd0 <servo+0xfc>
	if (HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1) != HAL_OK)
 8003f72:	2100      	movs	r1, #0
 8003f74:	4826      	ldr	r0, [pc, #152]	; (8004010 <servo+0x13c>)
 8003f76:	f7fe ff5f 	bl	8002e38 <HAL_TIM_PWM_Start>
 8003f7a:	bb20      	cbnz	r0, 8003fc6 <servo+0xf2>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003f7c:	f44f 7339 	mov.w	r3, #740	; 0x2e4
 8003f80:	4a20      	ldr	r2, [pc, #128]	; (8004004 <servo+0x130>)
	if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f82:	4921      	ldr	r1, [pc, #132]	; (8004008 <servo+0x134>)
 8003f84:	4823      	ldr	r0, [pc, #140]	; (8004014 <servo+0x140>)
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8003f86:	fb03 f305 	mul.w	r3, r3, r5
 8003f8a:	fb82 5203 	smull	r5, r2, r2, r3
 8003f8e:	441a      	add	r2, r3
 8003f90:	17db      	asrs	r3, r3, #31
 8003f92:	ebc3 13e2 	rsb	r3, r3, r2, asr #7
 8003f96:	f503 73be 	add.w	r3, r3, #380	; 0x17c
	if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f9a:	2200      	movs	r2, #0
	sConfigOC.Pulse = map_a(d,0,180,SERVO_LOW,SERVO_HIGH);
 8003f9c:	6063      	str	r3, [r4, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003f9e:	f7ff fa25 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 8003fa2:	b958      	cbnz	r0, 8003fbc <servo+0xe8>
	if (HAL_TIM_PWM_Start(&htim17, TIM_CHANNEL_1) != HAL_OK)
 8003fa4:	2100      	movs	r1, #0
 8003fa6:	481b      	ldr	r0, [pc, #108]	; (8004014 <servo+0x140>)
 8003fa8:	f7fe ff46 	bl	8002e38 <HAL_TIM_PWM_Start>
 8003fac:	b900      	cbnz	r0, 8003fb0 <servo+0xdc>
 8003fae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		Error_Handler();
 8003fb0:	2135      	movs	r1, #53	; 0x35
 8003fb2:	4819      	ldr	r0, [pc, #100]	; (8004018 <servo+0x144>)
}
 8003fb4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		Error_Handler();
 8003fb8:	f003 b912 	b.w	80071e0 <_Error_Handler>
		Error_Handler();
 8003fbc:	2131      	movs	r1, #49	; 0x31
 8003fbe:	4816      	ldr	r0, [pc, #88]	; (8004018 <servo+0x144>)
 8003fc0:	f003 f90e 	bl	80071e0 <_Error_Handler>
 8003fc4:	e7ee      	b.n	8003fa4 <servo+0xd0>
		Error_Handler();
 8003fc6:	212c      	movs	r1, #44	; 0x2c
 8003fc8:	4813      	ldr	r0, [pc, #76]	; (8004018 <servo+0x144>)
 8003fca:	f003 f909 	bl	80071e0 <_Error_Handler>
 8003fce:	e7d5      	b.n	8003f7c <servo+0xa8>
		Error_Handler();
 8003fd0:	2128      	movs	r1, #40	; 0x28
 8003fd2:	4811      	ldr	r0, [pc, #68]	; (8004018 <servo+0x144>)
 8003fd4:	f003 f904 	bl	80071e0 <_Error_Handler>
 8003fd8:	e7cb      	b.n	8003f72 <servo+0x9e>
		Error_Handler();
 8003fda:	2123      	movs	r1, #35	; 0x23
 8003fdc:	480e      	ldr	r0, [pc, #56]	; (8004018 <servo+0x144>)
 8003fde:	f003 f8ff 	bl	80071e0 <_Error_Handler>
 8003fe2:	e7b2      	b.n	8003f4a <servo+0x76>
		Error_Handler();
 8003fe4:	211f      	movs	r1, #31
 8003fe6:	480c      	ldr	r0, [pc, #48]	; (8004018 <servo+0x144>)
 8003fe8:	f003 f8fa 	bl	80071e0 <_Error_Handler>
 8003fec:	e7a7      	b.n	8003f3e <servo+0x6a>
		Error_Handler();
 8003fee:	211a      	movs	r1, #26
 8003ff0:	4809      	ldr	r0, [pc, #36]	; (8004018 <servo+0x144>)
 8003ff2:	f003 f8f5 	bl	80071e0 <_Error_Handler>
 8003ff6:	e78d      	b.n	8003f14 <servo+0x40>
		Error_Handler();
 8003ff8:	2116      	movs	r1, #22
 8003ffa:	4807      	ldr	r0, [pc, #28]	; (8004018 <servo+0x144>)
 8003ffc:	f003 f8f0 	bl	80071e0 <_Error_Handler>
 8004000:	e782      	b.n	8003f08 <servo+0x34>
 8004002:	bf00      	nop
 8004004:	b60b60b7 	.word	0xb60b60b7
 8004008:	200001a4 	.word	0x200001a4
 800400c:	20000650 	.word	0x20000650
 8004010:	200007d0 	.word	0x200007d0
 8004014:	20000690 	.word	0x20000690
 8004018:	0800ad2c 	.word	0x0800ad2c

0800401c <ics_set_pos1>:
{
 800401c:	b530      	push	{r4, r5, lr}
 800401e:	b083      	sub	sp, #12
  tx_data[2] = (uint8_t)(pos & 0x007F);
 8004020:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  tx_data[1] = (uint8_t)((pos & 0x3F80) >> 7);
 8004024:	f3c1 14c6 	ubfx	r4, r1, #7, #7
  tx_data[0] = ICS_POS_CMD + id;
 8004028:	f1a0 0580 	sub.w	r5, r0, #128	; 0x80
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,1);
 800402c:	2201      	movs	r2, #1
 800402e:	2108      	movs	r1, #8
 8004030:	481b      	ldr	r0, [pc, #108]	; (80040a0 <ics_set_pos1+0x84>)
  tx_data[1] = (uint8_t)((pos & 0x3F80) >> 7);
 8004032:	f88d 4001 	strb.w	r4, [sp, #1]
  tx_data[2] = (uint8_t)(pos & 0x007F);
 8004036:	f88d 3002 	strb.w	r3, [sp, #2]
  tx_data[0] = ICS_POS_CMD + id;
 800403a:	f88d 5000 	strb.w	r5, [sp]
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,1);
 800403e:	f7fd fd0f 	bl	8001a60 <HAL_GPIO_WritePin>
  HAL_UART_Transmit(&huart3,(uint8_t*)txBuff, txLength,0xf);
 8004042:	4818      	ldr	r0, [pc, #96]	; (80040a4 <ics_set_pos1+0x88>)
 8004044:	230f      	movs	r3, #15
 8004046:	2203      	movs	r2, #3
 8004048:	4669      	mov	r1, sp
  while(HAL_UART_GetState(&huart3)==HAL_UART_STATE_BUSY_TX){}
 800404a:	4604      	mov	r4, r0
  HAL_UART_Transmit(&huart3,(uint8_t*)txBuff, txLength,0xf);
 800404c:	f7ff fb3a 	bl	80036c4 <HAL_UART_Transmit>
  while(HAL_UART_GetState(&huart3)==HAL_UART_STATE_BUSY_TX){}
 8004050:	4620      	mov	r0, r4
 8004052:	f7ff fcd5 	bl	8003a00 <HAL_UART_GetState>
 8004056:	2821      	cmp	r0, #33	; 0x21
 8004058:	d0fa      	beq.n	8004050 <ics_set_pos1+0x34>
  while(HAL_UART_GetState(&huart3)==HAL_UART_STATE_BUSY_RX){}
 800405a:	4c12      	ldr	r4, [pc, #72]	; (80040a4 <ics_set_pos1+0x88>)
  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_3,0);
 800405c:	4810      	ldr	r0, [pc, #64]	; (80040a0 <ics_set_pos1+0x84>)
 800405e:	2200      	movs	r2, #0
 8004060:	2108      	movs	r1, #8
 8004062:	f7fd fcfd 	bl	8001a60 <HAL_GPIO_WritePin>
  size= HAL_UART_Receive(&huart3,(uint8_t*)rxBuff, rxLength,0xF);
 8004066:	230f      	movs	r3, #15
 8004068:	2203      	movs	r2, #3
 800406a:	a901      	add	r1, sp, #4
 800406c:	4620      	mov	r0, r4
 800406e:	f7ff fba1 	bl	80037b4 <HAL_UART_Receive>
 8004072:	4605      	mov	r5, r0
  while(HAL_UART_GetState(&huart3)==HAL_UART_STATE_BUSY_RX){}
 8004074:	4620      	mov	r0, r4
 8004076:	f7ff fcc3 	bl	8003a00 <HAL_UART_GetState>
 800407a:	2822      	cmp	r0, #34	; 0x22
 800407c:	d0fa      	beq.n	8004074 <ics_set_pos1+0x58>
  if (size != HAL_OK) //wMmF
 800407e:	b95d      	cbnz	r5, 8004098 <ics_set_pos1+0x7c>
  rAngle = ((rx_data[1] << 7) & 0x3F80) + (rx_data[2] & 0x007F);
 8004080:	f89d 0005 	ldrb.w	r0, [sp, #5]
 8004084:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8004088:	01c0      	lsls	r0, r0, #7
 800408a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800408e:	f400 507e 	and.w	r0, r0, #16256	; 0x3f80
 8004092:	4318      	orrs	r0, r3
}
 8004094:	b003      	add	sp, #12
 8004096:	bd30      	pop	{r4, r5, pc}
    return -1;
 8004098:	f04f 30ff 	mov.w	r0, #4294967295
}
 800409c:	b003      	add	sp, #12
 800409e:	bd30      	pop	{r4, r5, pc}
 80040a0:	48000400 	.word	0x48000400
 80040a4:	20000854 	.word	0x20000854

080040a8 <motor1>:
void motor1(int m1b,int m1a){
 80040a8:	b538      	push	{r3, r4, r5, lr}
	sConfigOC.Pulse = m1a;
 80040aa:	4c18      	ldr	r4, [pc, #96]	; (800410c <motor1+0x64>)
void motor1(int m1b,int m1a){
 80040ac:	4605      	mov	r5, r0
	sConfigOC.Pulse = m1a;
 80040ae:	6061      	str	r1, [r4, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80040b0:	2200      	movs	r2, #0
 80040b2:	4621      	mov	r1, r4
 80040b4:	4816      	ldr	r0, [pc, #88]	; (8004110 <motor1+0x68>)
 80040b6:	f7ff f999 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 80040ba:	bb08      	cbnz	r0, 8004100 <motor1+0x58>
	if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)
 80040bc:	2100      	movs	r1, #0
 80040be:	4814      	ldr	r0, [pc, #80]	; (8004110 <motor1+0x68>)
 80040c0:	f7fe feba 	bl	8002e38 <HAL_TIM_PWM_Start>
 80040c4:	b9b8      	cbnz	r0, 80040f6 <motor1+0x4e>
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80040c6:	2204      	movs	r2, #4
 80040c8:	4910      	ldr	r1, [pc, #64]	; (800410c <motor1+0x64>)
 80040ca:	4811      	ldr	r0, [pc, #68]	; (8004110 <motor1+0x68>)
	sConfigOC.Pulse = m1b;
 80040cc:	6065      	str	r5, [r4, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80040ce:	f7ff f98d 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 80040d2:	b958      	cbnz	r0, 80040ec <motor1+0x44>
	if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2) != HAL_OK)
 80040d4:	2104      	movs	r1, #4
 80040d6:	480e      	ldr	r0, [pc, #56]	; (8004110 <motor1+0x68>)
 80040d8:	f7fe feae 	bl	8002e38 <HAL_TIM_PWM_Start>
 80040dc:	b900      	cbnz	r0, 80040e0 <motor1+0x38>
 80040de:	bd38      	pop	{r3, r4, r5, pc}
		Error_Handler();
 80040e0:	219d      	movs	r1, #157	; 0x9d
 80040e2:	480c      	ldr	r0, [pc, #48]	; (8004114 <motor1+0x6c>)
}
 80040e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		Error_Handler();
 80040e8:	f003 b87a 	b.w	80071e0 <_Error_Handler>
		Error_Handler();
 80040ec:	2199      	movs	r1, #153	; 0x99
 80040ee:	4809      	ldr	r0, [pc, #36]	; (8004114 <motor1+0x6c>)
 80040f0:	f003 f876 	bl	80071e0 <_Error_Handler>
 80040f4:	e7ee      	b.n	80040d4 <motor1+0x2c>
		Error_Handler();
 80040f6:	2194      	movs	r1, #148	; 0x94
 80040f8:	4806      	ldr	r0, [pc, #24]	; (8004114 <motor1+0x6c>)
 80040fa:	f003 f871 	bl	80071e0 <_Error_Handler>
 80040fe:	e7e2      	b.n	80040c6 <motor1+0x1e>
		Error_Handler();
 8004100:	2190      	movs	r1, #144	; 0x90
 8004102:	4804      	ldr	r0, [pc, #16]	; (8004114 <motor1+0x6c>)
 8004104:	f003 f86c 	bl	80071e0 <_Error_Handler>
 8004108:	e7d8      	b.n	80040bc <motor1+0x14>
 800410a:	bf00      	nop
 800410c:	200001a4 	.word	0x200001a4
 8004110:	20000750 	.word	0x20000750
 8004114:	0800ad2c 	.word	0x0800ad2c

08004118 <motor2>:
void motor2(int m2b,int m2a){
 8004118:	b538      	push	{r3, r4, r5, lr}
	sConfigOC.Pulse = m2a;
 800411a:	4c18      	ldr	r4, [pc, #96]	; (800417c <motor2+0x64>)
void motor2(int m2b,int m2a){
 800411c:	4605      	mov	r5, r0
	sConfigOC.Pulse = m2a;
 800411e:	6061      	str	r1, [r4, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004120:	2208      	movs	r2, #8
 8004122:	4621      	mov	r1, r4
 8004124:	4816      	ldr	r0, [pc, #88]	; (8004180 <motor2+0x68>)
 8004126:	f7ff f961 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 800412a:	bb08      	cbnz	r0, 8004170 <motor2+0x58>
	if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3) != HAL_OK)
 800412c:	2108      	movs	r1, #8
 800412e:	4814      	ldr	r0, [pc, #80]	; (8004180 <motor2+0x68>)
 8004130:	f7fe fe82 	bl	8002e38 <HAL_TIM_PWM_Start>
 8004134:	b9b8      	cbnz	r0, 8004166 <motor2+0x4e>
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004136:	220c      	movs	r2, #12
 8004138:	4910      	ldr	r1, [pc, #64]	; (800417c <motor2+0x64>)
 800413a:	4811      	ldr	r0, [pc, #68]	; (8004180 <motor2+0x68>)
	sConfigOC.Pulse = m2b;
 800413c:	6065      	str	r5, [r4, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800413e:	f7ff f955 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 8004142:	b958      	cbnz	r0, 800415c <motor2+0x44>
	if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4) != HAL_OK)
 8004144:	210c      	movs	r1, #12
 8004146:	480e      	ldr	r0, [pc, #56]	; (8004180 <motor2+0x68>)
 8004148:	f7fe fe76 	bl	8002e38 <HAL_TIM_PWM_Start>
 800414c:	b900      	cbnz	r0, 8004150 <motor2+0x38>
 800414e:	bd38      	pop	{r3, r4, r5, pc}
		Error_Handler();
 8004150:	21b3      	movs	r1, #179	; 0xb3
 8004152:	480c      	ldr	r0, [pc, #48]	; (8004184 <motor2+0x6c>)
}
 8004154:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		Error_Handler();
 8004158:	f003 b842 	b.w	80071e0 <_Error_Handler>
		Error_Handler();
 800415c:	21af      	movs	r1, #175	; 0xaf
 800415e:	4809      	ldr	r0, [pc, #36]	; (8004184 <motor2+0x6c>)
 8004160:	f003 f83e 	bl	80071e0 <_Error_Handler>
 8004164:	e7ee      	b.n	8004144 <motor2+0x2c>
		Error_Handler();
 8004166:	21aa      	movs	r1, #170	; 0xaa
 8004168:	4806      	ldr	r0, [pc, #24]	; (8004184 <motor2+0x6c>)
 800416a:	f003 f839 	bl	80071e0 <_Error_Handler>
 800416e:	e7e2      	b.n	8004136 <motor2+0x1e>
		Error_Handler();
 8004170:	21a6      	movs	r1, #166	; 0xa6
 8004172:	4804      	ldr	r0, [pc, #16]	; (8004184 <motor2+0x6c>)
 8004174:	f003 f834 	bl	80071e0 <_Error_Handler>
 8004178:	e7d8      	b.n	800412c <motor2+0x14>
 800417a:	bf00      	nop
 800417c:	200001a4 	.word	0x200001a4
 8004180:	20000750 	.word	0x20000750
 8004184:	0800ad2c 	.word	0x0800ad2c

08004188 <motor3>:
void motor3(int m3b,int m3a){
 8004188:	b538      	push	{r3, r4, r5, lr}
	sConfigOC.Pulse = m3a;
 800418a:	4c18      	ldr	r4, [pc, #96]	; (80041ec <motor3+0x64>)
void motor3(int m3b,int m3a){
 800418c:	4605      	mov	r5, r0
	sConfigOC.Pulse = m3a;
 800418e:	6061      	str	r1, [r4, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004190:	2200      	movs	r2, #0
 8004192:	4621      	mov	r1, r4
 8004194:	4816      	ldr	r0, [pc, #88]	; (80041f0 <motor3+0x68>)
 8004196:	f7ff f929 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 800419a:	bb08      	cbnz	r0, 80041e0 <motor3+0x58>
	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1) != HAL_OK)
 800419c:	2100      	movs	r1, #0
 800419e:	4814      	ldr	r0, [pc, #80]	; (80041f0 <motor3+0x68>)
 80041a0:	f7fe fe4a 	bl	8002e38 <HAL_TIM_PWM_Start>
 80041a4:	b9b8      	cbnz	r0, 80041d6 <motor3+0x4e>
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80041a6:	2204      	movs	r2, #4
 80041a8:	4910      	ldr	r1, [pc, #64]	; (80041ec <motor3+0x64>)
 80041aa:	4811      	ldr	r0, [pc, #68]	; (80041f0 <motor3+0x68>)
	sConfigOC.Pulse = m3b;
 80041ac:	6065      	str	r5, [r4, #4]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80041ae:	f7ff f91d 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 80041b2:	b958      	cbnz	r0, 80041cc <motor3+0x44>
	if (HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2) != HAL_OK)
 80041b4:	2104      	movs	r1, #4
 80041b6:	480e      	ldr	r0, [pc, #56]	; (80041f0 <motor3+0x68>)
 80041b8:	f7fe fe3e 	bl	8002e38 <HAL_TIM_PWM_Start>
 80041bc:	b900      	cbnz	r0, 80041c0 <motor3+0x38>
 80041be:	bd38      	pop	{r3, r4, r5, pc}
		Error_Handler();
 80041c0:	21c8      	movs	r1, #200	; 0xc8
 80041c2:	480c      	ldr	r0, [pc, #48]	; (80041f4 <motor3+0x6c>)
}
 80041c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		Error_Handler();
 80041c8:	f003 b80a 	b.w	80071e0 <_Error_Handler>
		Error_Handler();
 80041cc:	21c4      	movs	r1, #196	; 0xc4
 80041ce:	4809      	ldr	r0, [pc, #36]	; (80041f4 <motor3+0x6c>)
 80041d0:	f003 f806 	bl	80071e0 <_Error_Handler>
 80041d4:	e7ee      	b.n	80041b4 <motor3+0x2c>
		Error_Handler();
 80041d6:	21bf      	movs	r1, #191	; 0xbf
 80041d8:	4806      	ldr	r0, [pc, #24]	; (80041f4 <motor3+0x6c>)
 80041da:	f003 f801 	bl	80071e0 <_Error_Handler>
 80041de:	e7e2      	b.n	80041a6 <motor3+0x1e>
		Error_Handler();
 80041e0:	21bb      	movs	r1, #187	; 0xbb
 80041e2:	4804      	ldr	r0, [pc, #16]	; (80041f4 <motor3+0x6c>)
 80041e4:	f002 fffc 	bl	80071e0 <_Error_Handler>
 80041e8:	e7d8      	b.n	800419c <motor3+0x14>
 80041ea:	bf00      	nop
 80041ec:	200001a4 	.word	0x200001a4
 80041f0:	20000790 	.word	0x20000790
 80041f4:	0800ad2c 	.word	0x0800ad2c

080041f8 <map_a>:
long map_a(long x, long in_min, long in_max, long out_min, long out_max) {
 80041f8:	b410      	push	{r4}
 80041fa:	9c01      	ldr	r4, [sp, #4]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80041fc:	1a40      	subs	r0, r0, r1
 80041fe:	1ae4      	subs	r4, r4, r3
 8004200:	fb04 f400 	mul.w	r4, r4, r0
 8004204:	1a52      	subs	r2, r2, r1
 8004206:	fb94 f0f2 	sdiv	r0, r4, r2
	}
 800420a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800420e:	4418      	add	r0, r3
 8004210:	4770      	bx	lr
 8004212:	bf00      	nop

08004214 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc3;
DMA_HandleTypeDef hdma_adc4;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8004214:	b5f8      	push	{r3, r4, r5, r6, r7, lr}

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8004216:	4b5c      	ldr	r3, [pc, #368]	; (8004388 <MX_ADC1_Init+0x174>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004218:	2200      	movs	r2, #0
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800421a:	2101      	movs	r1, #1
  hadc1.Instance = ADC1;
 800421c:	f04f 47a0 	mov.w	r7, #1342177280	; 0x50000000
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004220:	f44f 3640 	mov.w	r6, #196608	; 0x30000
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 9;
 8004224:	2509      	movs	r5, #9
  hadc1.Init.DMAContinuousRequests = ENABLE;
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004226:	2404      	movs	r4, #4
  hadc1.Init.LowPowerAutoWait = DISABLE;
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004228:	4618      	mov	r0, r3
  hadc1.Instance = ADC1;
 800422a:	601f      	str	r7, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800422c:	605e      	str	r6, [r3, #4]
  hadc1.Init.NbrOfConversion = 9;
 800422e:	621d      	str	r5, [r3, #32]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004230:	615c      	str	r4, [r3, #20]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8004232:	609a      	str	r2, [r3, #8]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8004234:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004236:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004238:	60da      	str	r2, [r3, #12]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800423a:	619a      	str	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800423c:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800423e:	6119      	str	r1, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8004240:	61d9      	str	r1, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004242:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8004244:	6359      	str	r1, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8004246:	f7fc fd51 	bl	8000cec <HAL_ADC_Init>
 800424a:	2800      	cmp	r0, #0
 800424c:	f040 8097 	bne.w	800437e <MX_ADC1_Init+0x16a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the ADC multi-mode 
    */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004250:	4b4e      	ldr	r3, [pc, #312]	; (800438c <MX_ADC1_Init+0x178>)
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004252:	484d      	ldr	r0, [pc, #308]	; (8004388 <MX_ADC1_Init+0x174>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004254:	2200      	movs	r2, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8004256:	4619      	mov	r1, r3
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8004258:	601a      	str	r2, [r3, #0]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 800425a:	f7fd f92f 	bl	80014bc <HAL_ADCEx_MultiModeConfigChannel>
 800425e:	2800      	cmp	r0, #0
 8004260:	f040 8088 	bne.w	8004374 <MX_ADC1_Init+0x160>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_1;
 8004264:	4c4a      	ldr	r4, [pc, #296]	; (8004390 <MX_ADC1_Init+0x17c>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_1;
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
  sConfig_adc.OffsetNumber = ADC_OFFSET_NONE;
  sConfig_adc.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 8004266:	4848      	ldr	r0, [pc, #288]	; (8004388 <MX_ADC1_Init+0x174>)
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
 8004268:	2300      	movs	r3, #0
  sConfig_adc.Channel = ADC_CHANNEL_1;
 800426a:	2201      	movs	r2, #1
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 800426c:	2506      	movs	r5, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 800426e:	4621      	mov	r1, r4
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 8004270:	60a5      	str	r5, [r4, #8]
  sConfig_adc.Channel = ADC_CHANNEL_1;
 8004272:	6022      	str	r2, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_1;
 8004274:	6062      	str	r2, [r4, #4]
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
 8004276:	60e3      	str	r3, [r4, #12]
  sConfig_adc.OffsetNumber = ADC_OFFSET_NONE;
 8004278:	6123      	str	r3, [r4, #16]
  sConfig_adc.Offset = 0;
 800427a:	6163      	str	r3, [r4, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 800427c:	f7fc ff6a 	bl	8001154 <HAL_ADC_ConfigChannel>
 8004280:	2800      	cmp	r0, #0
 8004282:	d172      	bne.n	800436a <MX_ADC1_Init+0x156>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_2;
 8004284:	2302      	movs	r3, #2
  sConfig_adc.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 8004286:	4942      	ldr	r1, [pc, #264]	; (8004390 <MX_ADC1_Init+0x17c>)
 8004288:	483f      	ldr	r0, [pc, #252]	; (8004388 <MX_ADC1_Init+0x174>)
  sConfig_adc.Channel = ADC_CHANNEL_2;
 800428a:	6023      	str	r3, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_2;
 800428c:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 800428e:	f7fc ff61 	bl	8001154 <HAL_ADC_ConfigChannel>
 8004292:	2800      	cmp	r0, #0
 8004294:	d164      	bne.n	8004360 <MX_ADC1_Init+0x14c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_3;
 8004296:	2303      	movs	r3, #3
  sConfig_adc.Rank = ADC_REGULAR_RANK_3;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 8004298:	493d      	ldr	r1, [pc, #244]	; (8004390 <MX_ADC1_Init+0x17c>)
 800429a:	483b      	ldr	r0, [pc, #236]	; (8004388 <MX_ADC1_Init+0x174>)
  sConfig_adc.Channel = ADC_CHANNEL_3;
 800429c:	6023      	str	r3, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_3;
 800429e:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 80042a0:	f7fc ff58 	bl	8001154 <HAL_ADC_ConfigChannel>
 80042a4:	2800      	cmp	r0, #0
 80042a6:	d156      	bne.n	8004356 <MX_ADC1_Init+0x142>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_4;
 80042a8:	2304      	movs	r3, #4
  sConfig_adc.Rank = ADC_REGULAR_RANK_4;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 80042aa:	4939      	ldr	r1, [pc, #228]	; (8004390 <MX_ADC1_Init+0x17c>)
 80042ac:	4836      	ldr	r0, [pc, #216]	; (8004388 <MX_ADC1_Init+0x174>)
  sConfig_adc.Channel = ADC_CHANNEL_4;
 80042ae:	6023      	str	r3, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_4;
 80042b0:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 80042b2:	f7fc ff4f 	bl	8001154 <HAL_ADC_ConfigChannel>
 80042b6:	2800      	cmp	r0, #0
 80042b8:	d148      	bne.n	800434c <MX_ADC1_Init+0x138>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_6;
 80042ba:	2206      	movs	r2, #6
  sConfig_adc.Rank = ADC_REGULAR_RANK_5;
 80042bc:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 80042be:	4934      	ldr	r1, [pc, #208]	; (8004390 <MX_ADC1_Init+0x17c>)
 80042c0:	4831      	ldr	r0, [pc, #196]	; (8004388 <MX_ADC1_Init+0x174>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_5;
 80042c2:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 80042c6:	f7fc ff45 	bl	8001154 <HAL_ADC_ConfigChannel>
 80042ca:	2800      	cmp	r0, #0
 80042cc:	d139      	bne.n	8004342 <MX_ADC1_Init+0x12e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_7;
 80042ce:	2207      	movs	r2, #7
  sConfig_adc.Rank = ADC_REGULAR_RANK_6;
 80042d0:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 80042d2:	492f      	ldr	r1, [pc, #188]	; (8004390 <MX_ADC1_Init+0x17c>)
 80042d4:	482c      	ldr	r0, [pc, #176]	; (8004388 <MX_ADC1_Init+0x174>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_6;
 80042d6:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 80042da:	f7fc ff3b 	bl	8001154 <HAL_ADC_ConfigChannel>
 80042de:	bb58      	cbnz	r0, 8004338 <MX_ADC1_Init+0x124>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_8;
 80042e0:	2208      	movs	r2, #8
  sConfig_adc.Rank = ADC_REGULAR_RANK_7;
 80042e2:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 80042e4:	492a      	ldr	r1, [pc, #168]	; (8004390 <MX_ADC1_Init+0x17c>)
 80042e6:	4828      	ldr	r0, [pc, #160]	; (8004388 <MX_ADC1_Init+0x174>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_7;
 80042e8:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 80042ec:	f7fc ff32 	bl	8001154 <HAL_ADC_ConfigChannel>
 80042f0:	b9e8      	cbnz	r0, 800432e <MX_ADC1_Init+0x11a>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_9;
 80042f2:	2209      	movs	r2, #9
  sConfig_adc.Rank = ADC_REGULAR_RANK_8;
 80042f4:	2308      	movs	r3, #8
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 80042f6:	4926      	ldr	r1, [pc, #152]	; (8004390 <MX_ADC1_Init+0x17c>)
 80042f8:	4823      	ldr	r0, [pc, #140]	; (8004388 <MX_ADC1_Init+0x174>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_8;
 80042fa:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 80042fe:	f7fc ff29 	bl	8001154 <HAL_ADC_ConfigChannel>
 8004302:	b978      	cbnz	r0, 8004324 <MX_ADC1_Init+0x110>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_10;
 8004304:	220a      	movs	r2, #10
  sConfig_adc.Rank = ADC_REGULAR_RANK_9;
 8004306:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 8004308:	4921      	ldr	r1, [pc, #132]	; (8004390 <MX_ADC1_Init+0x17c>)
 800430a:	481f      	ldr	r0, [pc, #124]	; (8004388 <MX_ADC1_Init+0x174>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_9;
 800430c:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig_adc) != HAL_OK)
 8004310:	f7fc ff20 	bl	8001154 <HAL_ADC_ConfigChannel>
 8004314:	b900      	cbnz	r0, 8004318 <MX_ADC1_Init+0x104>
 8004316:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8004318:	21b0      	movs	r1, #176	; 0xb0
 800431a:	481e      	ldr	r0, [pc, #120]	; (8004394 <MX_ADC1_Init+0x180>)
  }

}
 800431c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004320:	f002 bf5e 	b.w	80071e0 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8004324:	21a7      	movs	r1, #167	; 0xa7
 8004326:	481b      	ldr	r0, [pc, #108]	; (8004394 <MX_ADC1_Init+0x180>)
 8004328:	f002 ff5a 	bl	80071e0 <_Error_Handler>
 800432c:	e7ea      	b.n	8004304 <MX_ADC1_Init+0xf0>
    _Error_Handler(__FILE__, __LINE__);
 800432e:	219e      	movs	r1, #158	; 0x9e
 8004330:	4818      	ldr	r0, [pc, #96]	; (8004394 <MX_ADC1_Init+0x180>)
 8004332:	f002 ff55 	bl	80071e0 <_Error_Handler>
 8004336:	e7dc      	b.n	80042f2 <MX_ADC1_Init+0xde>
    _Error_Handler(__FILE__, __LINE__);
 8004338:	2195      	movs	r1, #149	; 0x95
 800433a:	4816      	ldr	r0, [pc, #88]	; (8004394 <MX_ADC1_Init+0x180>)
 800433c:	f002 ff50 	bl	80071e0 <_Error_Handler>
 8004340:	e7ce      	b.n	80042e0 <MX_ADC1_Init+0xcc>
    _Error_Handler(__FILE__, __LINE__);
 8004342:	218c      	movs	r1, #140	; 0x8c
 8004344:	4813      	ldr	r0, [pc, #76]	; (8004394 <MX_ADC1_Init+0x180>)
 8004346:	f002 ff4b 	bl	80071e0 <_Error_Handler>
 800434a:	e7c0      	b.n	80042ce <MX_ADC1_Init+0xba>
    _Error_Handler(__FILE__, __LINE__);
 800434c:	2183      	movs	r1, #131	; 0x83
 800434e:	4811      	ldr	r0, [pc, #68]	; (8004394 <MX_ADC1_Init+0x180>)
 8004350:	f002 ff46 	bl	80071e0 <_Error_Handler>
 8004354:	e7b1      	b.n	80042ba <MX_ADC1_Init+0xa6>
    _Error_Handler(__FILE__, __LINE__);
 8004356:	217a      	movs	r1, #122	; 0x7a
 8004358:	480e      	ldr	r0, [pc, #56]	; (8004394 <MX_ADC1_Init+0x180>)
 800435a:	f002 ff41 	bl	80071e0 <_Error_Handler>
 800435e:	e7a3      	b.n	80042a8 <MX_ADC1_Init+0x94>
    _Error_Handler(__FILE__, __LINE__);
 8004360:	2171      	movs	r1, #113	; 0x71
 8004362:	480c      	ldr	r0, [pc, #48]	; (8004394 <MX_ADC1_Init+0x180>)
 8004364:	f002 ff3c 	bl	80071e0 <_Error_Handler>
 8004368:	e795      	b.n	8004296 <MX_ADC1_Init+0x82>
    _Error_Handler(__FILE__, __LINE__);
 800436a:	2168      	movs	r1, #104	; 0x68
 800436c:	4809      	ldr	r0, [pc, #36]	; (8004394 <MX_ADC1_Init+0x180>)
 800436e:	f002 ff37 	bl	80071e0 <_Error_Handler>
 8004372:	e787      	b.n	8004284 <MX_ADC1_Init+0x70>
    _Error_Handler(__FILE__, __LINE__);
 8004374:	215b      	movs	r1, #91	; 0x5b
 8004376:	4807      	ldr	r0, [pc, #28]	; (8004394 <MX_ADC1_Init+0x180>)
 8004378:	f002 ff32 	bl	80071e0 <_Error_Handler>
 800437c:	e772      	b.n	8004264 <MX_ADC1_Init+0x50>
    _Error_Handler(__FILE__, __LINE__);
 800437e:	2153      	movs	r1, #83	; 0x53
 8004380:	4804      	ldr	r0, [pc, #16]	; (8004394 <MX_ADC1_Init+0x180>)
 8004382:	f002 ff2d 	bl	80071e0 <_Error_Handler>
 8004386:	e763      	b.n	8004250 <MX_ADC1_Init+0x3c>
 8004388:	200003fc 	.word	0x200003fc
 800438c:	20000358 	.word	0x20000358
 8004390:	200000e0 	.word	0x200000e0
 8004394:	0800ad40 	.word	0x0800ad40

08004398 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
    /**Common config 
    */
  hadc2.Instance = ADC2;
 8004398:	4b36      	ldr	r3, [pc, #216]	; (8004474 <MX_ADC2_Init+0xdc>)
 800439a:	4a37      	ldr	r2, [pc, #220]	; (8004478 <MX_ADC2_Init+0xe0>)
{
 800439c:	b570      	push	{r4, r5, r6, lr}
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800439e:	2101      	movs	r1, #1
  hadc2.Instance = ADC2;
 80043a0:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80043a2:	f44f 3640 	mov.w	r6, #196608	; 0x30000
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80043a6:	2200      	movs	r2, #0
  hadc2.Init.ContinuousConvMode = ENABLE;
  hadc2.Init.DiscontinuousConvMode = DISABLE;
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc2.Init.NbrOfConversion = 5;
 80043a8:	2505      	movs	r5, #5
  hadc2.Init.DMAContinuousRequests = ENABLE;
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80043aa:	2404      	movs	r4, #4
  hadc2.Init.LowPowerAutoWait = DISABLE;
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80043ac:	4618      	mov	r0, r3
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80043ae:	605e      	str	r6, [r3, #4]
  hadc2.Init.NbrOfConversion = 5;
 80043b0:	621d      	str	r5, [r3, #32]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80043b2:	615c      	str	r4, [r3, #20]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 80043b4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80043b6:	625a      	str	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80043b8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80043ba:	60da      	str	r2, [r3, #12]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 80043bc:	619a      	str	r2, [r3, #24]
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80043be:	639a      	str	r2, [r3, #56]	; 0x38
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80043c0:	6119      	str	r1, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80043c2:	61d9      	str	r1, [r3, #28]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80043c4:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80043c6:	6359      	str	r1, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80043c8:	f7fc fc90 	bl	8000cec <HAL_ADC_Init>
 80043cc:	2800      	cmp	r0, #0
 80043ce:	d14b      	bne.n	8004468 <MX_ADC2_Init+0xd0>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_1;
 80043d0:	4c2a      	ldr	r4, [pc, #168]	; (800447c <MX_ADC2_Init+0xe4>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_1;
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
  sConfig_adc.OffsetNumber = ADC_OFFSET_NONE;
  sConfig_adc.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig_adc) != HAL_OK)
 80043d2:	4828      	ldr	r0, [pc, #160]	; (8004474 <MX_ADC2_Init+0xdc>)
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
 80043d4:	2300      	movs	r3, #0
  sConfig_adc.Channel = ADC_CHANNEL_1;
 80043d6:	2201      	movs	r2, #1
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 80043d8:	2506      	movs	r5, #6
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig_adc) != HAL_OK)
 80043da:	4621      	mov	r1, r4
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 80043dc:	60a5      	str	r5, [r4, #8]
  sConfig_adc.Channel = ADC_CHANNEL_1;
 80043de:	6022      	str	r2, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_1;
 80043e0:	6062      	str	r2, [r4, #4]
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
 80043e2:	60e3      	str	r3, [r4, #12]
  sConfig_adc.OffsetNumber = ADC_OFFSET_NONE;
 80043e4:	6123      	str	r3, [r4, #16]
  sConfig_adc.Offset = 0;
 80043e6:	6163      	str	r3, [r4, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig_adc) != HAL_OK)
 80043e8:	f7fc feb4 	bl	8001154 <HAL_ADC_ConfigChannel>
 80043ec:	2800      	cmp	r0, #0
 80043ee:	d136      	bne.n	800445e <MX_ADC2_Init+0xc6>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_2;
 80043f0:	2302      	movs	r3, #2
  sConfig_adc.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig_adc) != HAL_OK)
 80043f2:	4922      	ldr	r1, [pc, #136]	; (800447c <MX_ADC2_Init+0xe4>)
 80043f4:	481f      	ldr	r0, [pc, #124]	; (8004474 <MX_ADC2_Init+0xdc>)
  sConfig_adc.Channel = ADC_CHANNEL_2;
 80043f6:	6023      	str	r3, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_2;
 80043f8:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig_adc) != HAL_OK)
 80043fa:	f7fc feab 	bl	8001154 <HAL_ADC_ConfigChannel>
 80043fe:	bb48      	cbnz	r0, 8004454 <MX_ADC2_Init+0xbc>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_3;
 8004400:	2303      	movs	r3, #3
  sConfig_adc.Rank = ADC_REGULAR_RANK_3;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig_adc) != HAL_OK)
 8004402:	491e      	ldr	r1, [pc, #120]	; (800447c <MX_ADC2_Init+0xe4>)
 8004404:	481b      	ldr	r0, [pc, #108]	; (8004474 <MX_ADC2_Init+0xdc>)
  sConfig_adc.Channel = ADC_CHANNEL_3;
 8004406:	6023      	str	r3, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_3;
 8004408:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig_adc) != HAL_OK)
 800440a:	f7fc fea3 	bl	8001154 <HAL_ADC_ConfigChannel>
 800440e:	b9e0      	cbnz	r0, 800444a <MX_ADC2_Init+0xb2>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_4;
 8004410:	2304      	movs	r3, #4
  sConfig_adc.Rank = ADC_REGULAR_RANK_4;
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig_adc) != HAL_OK)
 8004412:	491a      	ldr	r1, [pc, #104]	; (800447c <MX_ADC2_Init+0xe4>)
 8004414:	4817      	ldr	r0, [pc, #92]	; (8004474 <MX_ADC2_Init+0xdc>)
  sConfig_adc.Channel = ADC_CHANNEL_4;
 8004416:	6023      	str	r3, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_4;
 8004418:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig_adc) != HAL_OK)
 800441a:	f7fc fe9b 	bl	8001154 <HAL_ADC_ConfigChannel>
 800441e:	b978      	cbnz	r0, 8004440 <MX_ADC2_Init+0xa8>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_12;
 8004420:	220c      	movs	r2, #12
  sConfig_adc.Rank = ADC_REGULAR_RANK_5;
 8004422:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig_adc) != HAL_OK)
 8004424:	4915      	ldr	r1, [pc, #84]	; (800447c <MX_ADC2_Init+0xe4>)
 8004426:	4813      	ldr	r0, [pc, #76]	; (8004474 <MX_ADC2_Init+0xdc>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_5;
 8004428:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig_adc) != HAL_OK)
 800442c:	f7fc fe92 	bl	8001154 <HAL_ADC_ConfigChannel>
 8004430:	b900      	cbnz	r0, 8004434 <MX_ADC2_Init+0x9c>
 8004432:	bd70      	pop	{r4, r5, r6, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8004434:	21fa      	movs	r1, #250	; 0xfa
 8004436:	4812      	ldr	r0, [pc, #72]	; (8004480 <MX_ADC2_Init+0xe8>)
  }

}
 8004438:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _Error_Handler(__FILE__, __LINE__);
 800443c:	f002 bed0 	b.w	80071e0 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8004440:	21f1      	movs	r1, #241	; 0xf1
 8004442:	480f      	ldr	r0, [pc, #60]	; (8004480 <MX_ADC2_Init+0xe8>)
 8004444:	f002 fecc 	bl	80071e0 <_Error_Handler>
 8004448:	e7ea      	b.n	8004420 <MX_ADC2_Init+0x88>
    _Error_Handler(__FILE__, __LINE__);
 800444a:	21e8      	movs	r1, #232	; 0xe8
 800444c:	480c      	ldr	r0, [pc, #48]	; (8004480 <MX_ADC2_Init+0xe8>)
 800444e:	f002 fec7 	bl	80071e0 <_Error_Handler>
 8004452:	e7dd      	b.n	8004410 <MX_ADC2_Init+0x78>
    _Error_Handler(__FILE__, __LINE__);
 8004454:	21df      	movs	r1, #223	; 0xdf
 8004456:	480a      	ldr	r0, [pc, #40]	; (8004480 <MX_ADC2_Init+0xe8>)
 8004458:	f002 fec2 	bl	80071e0 <_Error_Handler>
 800445c:	e7d0      	b.n	8004400 <MX_ADC2_Init+0x68>
    _Error_Handler(__FILE__, __LINE__);
 800445e:	21d6      	movs	r1, #214	; 0xd6
 8004460:	4807      	ldr	r0, [pc, #28]	; (8004480 <MX_ADC2_Init+0xe8>)
 8004462:	f002 febd 	bl	80071e0 <_Error_Handler>
 8004466:	e7c3      	b.n	80043f0 <MX_ADC2_Init+0x58>
    _Error_Handler(__FILE__, __LINE__);
 8004468:	21c9      	movs	r1, #201	; 0xc9
 800446a:	4805      	ldr	r0, [pc, #20]	; (8004480 <MX_ADC2_Init+0xe8>)
 800446c:	f002 feb8 	bl	80071e0 <_Error_Handler>
 8004470:	e7ae      	b.n	80043d0 <MX_ADC2_Init+0x38>
 8004472:	bf00      	nop
 8004474:	20000364 	.word	0x20000364
 8004478:	50000100 	.word	0x50000100
 800447c:	200000e0 	.word	0x200000e0
 8004480:	0800ad40 	.word	0x0800ad40

08004484 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
    /**Common config 
    */
  hadc3.Instance = ADC3;
 8004484:	4b73      	ldr	r3, [pc, #460]	; (8004654 <MX_ADC3_Init+0x1d0>)
 8004486:	4a74      	ldr	r2, [pc, #464]	; (8004658 <MX_ADC3_Init+0x1d4>)
{
 8004488:	b570      	push	{r4, r5, r6, lr}
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800448a:	2101      	movs	r1, #1
  hadc3.Instance = ADC3;
 800448c:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800448e:	f44f 3640 	mov.w	r6, #196608	; 0x30000
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8004492:	2200      	movs	r2, #0
  hadc3.Init.ContinuousConvMode = ENABLE;
  hadc3.Init.DiscontinuousConvMode = DISABLE;
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc3.Init.NbrOfConversion = 11;
 8004494:	250b      	movs	r5, #11
  hadc3.Init.DMAContinuousRequests = ENABLE;
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004496:	2404      	movs	r4, #4
  hadc3.Init.LowPowerAutoWait = DISABLE;
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8004498:	4618      	mov	r0, r3
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800449a:	605e      	str	r6, [r3, #4]
  hadc3.Init.NbrOfConversion = 11;
 800449c:	621d      	str	r5, [r3, #32]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800449e:	615c      	str	r4, [r3, #20]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80044a0:	609a      	str	r2, [r3, #8]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80044a2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80044a4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80044a6:	60da      	str	r2, [r3, #12]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 80044a8:	619a      	str	r2, [r3, #24]
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80044aa:	639a      	str	r2, [r3, #56]	; 0x38
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80044ac:	6119      	str	r1, [r3, #16]
  hadc3.Init.ContinuousConvMode = ENABLE;
 80044ae:	61d9      	str	r1, [r3, #28]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80044b0:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80044b2:	6359      	str	r1, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80044b4:	f7fc fc1a 	bl	8000cec <HAL_ADC_Init>
 80044b8:	2800      	cmp	r0, #0
 80044ba:	f040 80c5 	bne.w	8004648 <MX_ADC3_Init+0x1c4>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the ADC multi-mode 
    */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80044be:	4b67      	ldr	r3, [pc, #412]	; (800465c <MX_ADC3_Init+0x1d8>)
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80044c0:	4864      	ldr	r0, [pc, #400]	; (8004654 <MX_ADC3_Init+0x1d0>)
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80044c2:	2200      	movs	r2, #0
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80044c4:	4619      	mov	r1, r3
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80044c6:	601a      	str	r2, [r3, #0]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80044c8:	f7fc fff8 	bl	80014bc <HAL_ADCEx_MultiModeConfigChannel>
 80044cc:	2800      	cmp	r0, #0
 80044ce:	f040 80b5 	bne.w	800463c <MX_ADC3_Init+0x1b8>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_1;
 80044d2:	4c63      	ldr	r4, [pc, #396]	; (8004660 <MX_ADC3_Init+0x1dc>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_1;
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
  sConfig_adc.OffsetNumber = ADC_OFFSET_NONE;
  sConfig_adc.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 80044d4:	485f      	ldr	r0, [pc, #380]	; (8004654 <MX_ADC3_Init+0x1d0>)
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
 80044d6:	2300      	movs	r3, #0
  sConfig_adc.Channel = ADC_CHANNEL_1;
 80044d8:	2201      	movs	r2, #1
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 80044da:	2506      	movs	r5, #6
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 80044dc:	4621      	mov	r1, r4
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 80044de:	60a5      	str	r5, [r4, #8]
  sConfig_adc.Channel = ADC_CHANNEL_1;
 80044e0:	6022      	str	r2, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_1;
 80044e2:	6062      	str	r2, [r4, #4]
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
 80044e4:	60e3      	str	r3, [r4, #12]
  sConfig_adc.OffsetNumber = ADC_OFFSET_NONE;
 80044e6:	6123      	str	r3, [r4, #16]
  sConfig_adc.Offset = 0;
 80044e8:	6163      	str	r3, [r4, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 80044ea:	f7fc fe33 	bl	8001154 <HAL_ADC_ConfigChannel>
 80044ee:	2800      	cmp	r0, #0
 80044f0:	f040 809e 	bne.w	8004630 <MX_ADC3_Init+0x1ac>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_2;
 80044f4:	2302      	movs	r3, #2
  sConfig_adc.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 80044f6:	495a      	ldr	r1, [pc, #360]	; (8004660 <MX_ADC3_Init+0x1dc>)
 80044f8:	4856      	ldr	r0, [pc, #344]	; (8004654 <MX_ADC3_Init+0x1d0>)
  sConfig_adc.Channel = ADC_CHANNEL_2;
 80044fa:	6023      	str	r3, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_2;
 80044fc:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 80044fe:	f7fc fe29 	bl	8001154 <HAL_ADC_ConfigChannel>
 8004502:	2800      	cmp	r0, #0
 8004504:	f040 808e 	bne.w	8004624 <MX_ADC3_Init+0x1a0>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_5;
 8004508:	2205      	movs	r2, #5
  sConfig_adc.Rank = ADC_REGULAR_RANK_3;
 800450a:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 800450c:	4954      	ldr	r1, [pc, #336]	; (8004660 <MX_ADC3_Init+0x1dc>)
 800450e:	4851      	ldr	r0, [pc, #324]	; (8004654 <MX_ADC3_Init+0x1d0>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_3;
 8004510:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 8004514:	f7fc fe1e 	bl	8001154 <HAL_ADC_ConfigChannel>
 8004518:	2800      	cmp	r0, #0
 800451a:	d17d      	bne.n	8004618 <MX_ADC3_Init+0x194>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_8;
 800451c:	2208      	movs	r2, #8
  sConfig_adc.Rank = ADC_REGULAR_RANK_4;
 800451e:	2304      	movs	r3, #4
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 8004520:	494f      	ldr	r1, [pc, #316]	; (8004660 <MX_ADC3_Init+0x1dc>)
 8004522:	484c      	ldr	r0, [pc, #304]	; (8004654 <MX_ADC3_Init+0x1d0>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_4;
 8004524:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 8004528:	f7fc fe14 	bl	8001154 <HAL_ADC_ConfigChannel>
 800452c:	2800      	cmp	r0, #0
 800452e:	d16d      	bne.n	800460c <MX_ADC3_Init+0x188>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_9;
 8004530:	2209      	movs	r2, #9
  sConfig_adc.Rank = ADC_REGULAR_RANK_5;
 8004532:	2305      	movs	r3, #5
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 8004534:	494a      	ldr	r1, [pc, #296]	; (8004660 <MX_ADC3_Init+0x1dc>)
 8004536:	4847      	ldr	r0, [pc, #284]	; (8004654 <MX_ADC3_Init+0x1d0>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_5;
 8004538:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 800453c:	f7fc fe0a 	bl	8001154 <HAL_ADC_ConfigChannel>
 8004540:	2800      	cmp	r0, #0
 8004542:	d15d      	bne.n	8004600 <MX_ADC3_Init+0x17c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_10;
 8004544:	220a      	movs	r2, #10
  sConfig_adc.Rank = ADC_REGULAR_RANK_6;
 8004546:	2306      	movs	r3, #6
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 8004548:	4945      	ldr	r1, [pc, #276]	; (8004660 <MX_ADC3_Init+0x1dc>)
 800454a:	4842      	ldr	r0, [pc, #264]	; (8004654 <MX_ADC3_Init+0x1d0>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_6;
 800454c:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 8004550:	f7fc fe00 	bl	8001154 <HAL_ADC_ConfigChannel>
 8004554:	2800      	cmp	r0, #0
 8004556:	d14d      	bne.n	80045f4 <MX_ADC3_Init+0x170>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_11;
 8004558:	220b      	movs	r2, #11
  sConfig_adc.Rank = ADC_REGULAR_RANK_7;
 800455a:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 800455c:	4940      	ldr	r1, [pc, #256]	; (8004660 <MX_ADC3_Init+0x1dc>)
 800455e:	483d      	ldr	r0, [pc, #244]	; (8004654 <MX_ADC3_Init+0x1d0>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_7;
 8004560:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 8004564:	f7fc fdf6 	bl	8001154 <HAL_ADC_ConfigChannel>
 8004568:	2800      	cmp	r0, #0
 800456a:	d13d      	bne.n	80045e8 <MX_ADC3_Init+0x164>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_12;
 800456c:	220c      	movs	r2, #12
  sConfig_adc.Rank = ADC_REGULAR_RANK_8;
 800456e:	2308      	movs	r3, #8
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 8004570:	493b      	ldr	r1, [pc, #236]	; (8004660 <MX_ADC3_Init+0x1dc>)
 8004572:	4838      	ldr	r0, [pc, #224]	; (8004654 <MX_ADC3_Init+0x1d0>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_8;
 8004574:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 8004578:	f7fc fdec 	bl	8001154 <HAL_ADC_ConfigChannel>
 800457c:	bb70      	cbnz	r0, 80045dc <MX_ADC3_Init+0x158>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_13;
 800457e:	220d      	movs	r2, #13
  sConfig_adc.Rank = ADC_REGULAR_RANK_9;
 8004580:	2309      	movs	r3, #9
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 8004582:	4937      	ldr	r1, [pc, #220]	; (8004660 <MX_ADC3_Init+0x1dc>)
 8004584:	4833      	ldr	r0, [pc, #204]	; (8004654 <MX_ADC3_Init+0x1d0>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_9;
 8004586:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 800458a:	f7fc fde3 	bl	8001154 <HAL_ADC_ConfigChannel>
 800458e:	b9f8      	cbnz	r0, 80045d0 <MX_ADC3_Init+0x14c>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_14;
 8004590:	220e      	movs	r2, #14
  sConfig_adc.Rank = ADC_REGULAR_RANK_10;
 8004592:	230a      	movs	r3, #10
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 8004594:	4932      	ldr	r1, [pc, #200]	; (8004660 <MX_ADC3_Init+0x1dc>)
 8004596:	482f      	ldr	r0, [pc, #188]	; (8004654 <MX_ADC3_Init+0x1d0>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_10;
 8004598:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 800459c:	f7fc fdda 	bl	8001154 <HAL_ADC_ConfigChannel>
 80045a0:	b980      	cbnz	r0, 80045c4 <MX_ADC3_Init+0x140>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_16;
 80045a2:	2210      	movs	r2, #16
  sConfig_adc.Rank = ADC_REGULAR_RANK_11;
 80045a4:	230b      	movs	r3, #11
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 80045a6:	492e      	ldr	r1, [pc, #184]	; (8004660 <MX_ADC3_Init+0x1dc>)
 80045a8:	482a      	ldr	r0, [pc, #168]	; (8004654 <MX_ADC3_Init+0x1d0>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_11;
 80045aa:	e884 000c 	stmia.w	r4, {r2, r3}
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig_adc) != HAL_OK)
 80045ae:	f7fc fdd1 	bl	8001154 <HAL_ADC_ConfigChannel>
 80045b2:	b900      	cbnz	r0, 80045b6 <MX_ADC3_Init+0x132>
 80045b4:	bd70      	pop	{r4, r5, r6, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 80045b6:	f44f 71c1 	mov.w	r1, #386	; 0x182
 80045ba:	482a      	ldr	r0, [pc, #168]	; (8004664 <MX_ADC3_Init+0x1e0>)
  }

}
 80045bc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _Error_Handler(__FILE__, __LINE__);
 80045c0:	f002 be0e 	b.w	80071e0 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 80045c4:	f240 1179 	movw	r1, #377	; 0x179
 80045c8:	4826      	ldr	r0, [pc, #152]	; (8004664 <MX_ADC3_Init+0x1e0>)
 80045ca:	f002 fe09 	bl	80071e0 <_Error_Handler>
 80045ce:	e7e8      	b.n	80045a2 <MX_ADC3_Init+0x11e>
    _Error_Handler(__FILE__, __LINE__);
 80045d0:	f44f 71b8 	mov.w	r1, #368	; 0x170
 80045d4:	4823      	ldr	r0, [pc, #140]	; (8004664 <MX_ADC3_Init+0x1e0>)
 80045d6:	f002 fe03 	bl	80071e0 <_Error_Handler>
 80045da:	e7d9      	b.n	8004590 <MX_ADC3_Init+0x10c>
    _Error_Handler(__FILE__, __LINE__);
 80045dc:	f240 1167 	movw	r1, #359	; 0x167
 80045e0:	4820      	ldr	r0, [pc, #128]	; (8004664 <MX_ADC3_Init+0x1e0>)
 80045e2:	f002 fdfd 	bl	80071e0 <_Error_Handler>
 80045e6:	e7ca      	b.n	800457e <MX_ADC3_Init+0xfa>
    _Error_Handler(__FILE__, __LINE__);
 80045e8:	f44f 71af 	mov.w	r1, #350	; 0x15e
 80045ec:	481d      	ldr	r0, [pc, #116]	; (8004664 <MX_ADC3_Init+0x1e0>)
 80045ee:	f002 fdf7 	bl	80071e0 <_Error_Handler>
 80045f2:	e7bb      	b.n	800456c <MX_ADC3_Init+0xe8>
    _Error_Handler(__FILE__, __LINE__);
 80045f4:	f240 1155 	movw	r1, #341	; 0x155
 80045f8:	481a      	ldr	r0, [pc, #104]	; (8004664 <MX_ADC3_Init+0x1e0>)
 80045fa:	f002 fdf1 	bl	80071e0 <_Error_Handler>
 80045fe:	e7ab      	b.n	8004558 <MX_ADC3_Init+0xd4>
    _Error_Handler(__FILE__, __LINE__);
 8004600:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8004604:	4817      	ldr	r0, [pc, #92]	; (8004664 <MX_ADC3_Init+0x1e0>)
 8004606:	f002 fdeb 	bl	80071e0 <_Error_Handler>
 800460a:	e79b      	b.n	8004544 <MX_ADC3_Init+0xc0>
    _Error_Handler(__FILE__, __LINE__);
 800460c:	f240 1143 	movw	r1, #323	; 0x143
 8004610:	4814      	ldr	r0, [pc, #80]	; (8004664 <MX_ADC3_Init+0x1e0>)
 8004612:	f002 fde5 	bl	80071e0 <_Error_Handler>
 8004616:	e78b      	b.n	8004530 <MX_ADC3_Init+0xac>
    _Error_Handler(__FILE__, __LINE__);
 8004618:	f44f 719d 	mov.w	r1, #314	; 0x13a
 800461c:	4811      	ldr	r0, [pc, #68]	; (8004664 <MX_ADC3_Init+0x1e0>)
 800461e:	f002 fddf 	bl	80071e0 <_Error_Handler>
 8004622:	e77b      	b.n	800451c <MX_ADC3_Init+0x98>
    _Error_Handler(__FILE__, __LINE__);
 8004624:	f240 1131 	movw	r1, #305	; 0x131
 8004628:	480e      	ldr	r0, [pc, #56]	; (8004664 <MX_ADC3_Init+0x1e0>)
 800462a:	f002 fdd9 	bl	80071e0 <_Error_Handler>
 800462e:	e76b      	b.n	8004508 <MX_ADC3_Init+0x84>
    _Error_Handler(__FILE__, __LINE__);
 8004630:	f44f 7194 	mov.w	r1, #296	; 0x128
 8004634:	480b      	ldr	r0, [pc, #44]	; (8004664 <MX_ADC3_Init+0x1e0>)
 8004636:	f002 fdd3 	bl	80071e0 <_Error_Handler>
 800463a:	e75b      	b.n	80044f4 <MX_ADC3_Init+0x70>
    _Error_Handler(__FILE__, __LINE__);
 800463c:	f240 111b 	movw	r1, #283	; 0x11b
 8004640:	4808      	ldr	r0, [pc, #32]	; (8004664 <MX_ADC3_Init+0x1e0>)
 8004642:	f002 fdcd 	bl	80071e0 <_Error_Handler>
 8004646:	e744      	b.n	80044d2 <MX_ADC3_Init+0x4e>
    _Error_Handler(__FILE__, __LINE__);
 8004648:	f240 1113 	movw	r1, #275	; 0x113
 800464c:	4805      	ldr	r0, [pc, #20]	; (8004664 <MX_ADC3_Init+0x1e0>)
 800464e:	f002 fdc7 	bl	80071e0 <_Error_Handler>
 8004652:	e734      	b.n	80044be <MX_ADC3_Init+0x3a>
 8004654:	20000450 	.word	0x20000450
 8004658:	50000400 	.word	0x50000400
 800465c:	20000358 	.word	0x20000358
 8004660:	200000e0 	.word	0x200000e0
 8004664:	0800ad40 	.word	0x0800ad40

08004668 <MX_ADC4_Init>:
void MX_ADC4_Init(void)
{

    /**Common config 
    */
  hadc4.Instance = ADC4;
 8004668:	4b38      	ldr	r3, [pc, #224]	; (800474c <MX_ADC4_Init+0xe4>)
 800466a:	4a39      	ldr	r2, [pc, #228]	; (8004750 <MX_ADC4_Init+0xe8>)
{
 800466c:	b570      	push	{r4, r5, r6, lr}
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800466e:	2101      	movs	r1, #1
  hadc4.Instance = ADC4;
 8004670:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004672:	f44f 3640 	mov.w	r6, #196608	; 0x30000
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8004676:	2200      	movs	r2, #0
  hadc4.Init.ContinuousConvMode = ENABLE;
  hadc4.Init.DiscontinuousConvMode = DISABLE;
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc4.Init.NbrOfConversion = 5;
 8004678:	2505      	movs	r5, #5
  hadc4.Init.DMAContinuousRequests = ENABLE;
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800467a:	2404      	movs	r4, #4
  hadc4.Init.LowPowerAutoWait = DISABLE;
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 800467c:	4618      	mov	r0, r3
  hadc4.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800467e:	605e      	str	r6, [r3, #4]
  hadc4.Init.NbrOfConversion = 5;
 8004680:	621d      	str	r5, [r3, #32]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004682:	615c      	str	r4, [r3, #20]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8004684:	609a      	str	r2, [r3, #8]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8004686:	625a      	str	r2, [r3, #36]	; 0x24
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8004688:	631a      	str	r2, [r3, #48]	; 0x30
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800468a:	60da      	str	r2, [r3, #12]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 800468c:	619a      	str	r2, [r3, #24]
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800468e:	639a      	str	r2, [r3, #56]	; 0x38
  hadc4.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8004690:	6119      	str	r1, [r3, #16]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8004692:	61d9      	str	r1, [r3, #28]
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8004694:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8004696:	6359      	str	r1, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8004698:	f7fc fb28 	bl	8000cec <HAL_ADC_Init>
 800469c:	2800      	cmp	r0, #0
 800469e:	d14f      	bne.n	8004740 <MX_ADC4_Init+0xd8>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_1;
 80046a0:	4c2c      	ldr	r4, [pc, #176]	; (8004754 <MX_ADC4_Init+0xec>)
  sConfig_adc.Rank = ADC_REGULAR_RANK_1;
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
  sConfig_adc.OffsetNumber = ADC_OFFSET_NONE;
  sConfig_adc.Offset = 0;
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig_adc) != HAL_OK)
 80046a2:	482a      	ldr	r0, [pc, #168]	; (800474c <MX_ADC4_Init+0xe4>)
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
 80046a4:	2300      	movs	r3, #0
  sConfig_adc.Channel = ADC_CHANNEL_1;
 80046a6:	2201      	movs	r2, #1
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 80046a8:	2506      	movs	r5, #6
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig_adc) != HAL_OK)
 80046aa:	4621      	mov	r1, r4
  sConfig_adc.SamplingTime = ADC_SAMPLETIME_181CYCLES_5;
 80046ac:	60a5      	str	r5, [r4, #8]
  sConfig_adc.Channel = ADC_CHANNEL_1;
 80046ae:	6022      	str	r2, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_1;
 80046b0:	6062      	str	r2, [r4, #4]
  sConfig_adc.SingleDiff = ADC_SINGLE_ENDED;
 80046b2:	60e3      	str	r3, [r4, #12]
  sConfig_adc.OffsetNumber = ADC_OFFSET_NONE;
 80046b4:	6123      	str	r3, [r4, #16]
  sConfig_adc.Offset = 0;
 80046b6:	6163      	str	r3, [r4, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig_adc) != HAL_OK)
 80046b8:	f7fc fd4c 	bl	8001154 <HAL_ADC_ConfigChannel>
 80046bc:	2800      	cmp	r0, #0
 80046be:	d139      	bne.n	8004734 <MX_ADC4_Init+0xcc>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_2;
 80046c0:	2302      	movs	r3, #2
  sConfig_adc.Rank = ADC_REGULAR_RANK_2;
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig_adc) != HAL_OK)
 80046c2:	4924      	ldr	r1, [pc, #144]	; (8004754 <MX_ADC4_Init+0xec>)
 80046c4:	4821      	ldr	r0, [pc, #132]	; (800474c <MX_ADC4_Init+0xe4>)
  sConfig_adc.Channel = ADC_CHANNEL_2;
 80046c6:	6023      	str	r3, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_2;
 80046c8:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig_adc) != HAL_OK)
 80046ca:	f7fc fd43 	bl	8001154 <HAL_ADC_ConfigChannel>
 80046ce:	bb58      	cbnz	r0, 8004728 <MX_ADC4_Init+0xc0>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_3;
 80046d0:	2303      	movs	r3, #3
  sConfig_adc.Rank = ADC_REGULAR_RANK_3;
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig_adc) != HAL_OK)
 80046d2:	4920      	ldr	r1, [pc, #128]	; (8004754 <MX_ADC4_Init+0xec>)
 80046d4:	481d      	ldr	r0, [pc, #116]	; (800474c <MX_ADC4_Init+0xe4>)
  sConfig_adc.Channel = ADC_CHANNEL_3;
 80046d6:	6023      	str	r3, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_3;
 80046d8:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig_adc) != HAL_OK)
 80046da:	f7fc fd3b 	bl	8001154 <HAL_ADC_ConfigChannel>
 80046de:	b9e8      	cbnz	r0, 800471c <MX_ADC4_Init+0xb4>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_4;
 80046e0:	2304      	movs	r3, #4
  sConfig_adc.Rank = ADC_REGULAR_RANK_4;
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig_adc) != HAL_OK)
 80046e2:	491c      	ldr	r1, [pc, #112]	; (8004754 <MX_ADC4_Init+0xec>)
 80046e4:	4819      	ldr	r0, [pc, #100]	; (800474c <MX_ADC4_Init+0xe4>)
  sConfig_adc.Channel = ADC_CHANNEL_4;
 80046e6:	6023      	str	r3, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_4;
 80046e8:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig_adc) != HAL_OK)
 80046ea:	f7fc fd33 	bl	8001154 <HAL_ADC_ConfigChannel>
 80046ee:	b978      	cbnz	r0, 8004710 <MX_ADC4_Init+0xa8>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Regular Channel 
    */
  sConfig_adc.Channel = ADC_CHANNEL_5;
 80046f0:	2305      	movs	r3, #5
  sConfig_adc.Rank = ADC_REGULAR_RANK_5;
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig_adc) != HAL_OK)
 80046f2:	4918      	ldr	r1, [pc, #96]	; (8004754 <MX_ADC4_Init+0xec>)
 80046f4:	4815      	ldr	r0, [pc, #84]	; (800474c <MX_ADC4_Init+0xe4>)
  sConfig_adc.Channel = ADC_CHANNEL_5;
 80046f6:	6023      	str	r3, [r4, #0]
  sConfig_adc.Rank = ADC_REGULAR_RANK_5;
 80046f8:	6063      	str	r3, [r4, #4]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig_adc) != HAL_OK)
 80046fa:	f7fc fd2b 	bl	8001154 <HAL_ADC_ConfigChannel>
 80046fe:	b900      	cbnz	r0, 8004702 <MX_ADC4_Init+0x9a>
 8004700:	bd70      	pop	{r4, r5, r6, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8004702:	f240 11cd 	movw	r1, #461	; 0x1cd
 8004706:	4814      	ldr	r0, [pc, #80]	; (8004758 <MX_ADC4_Init+0xf0>)
  }

}
 8004708:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _Error_Handler(__FILE__, __LINE__);
 800470c:	f002 bd68 	b.w	80071e0 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8004710:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8004714:	4810      	ldr	r0, [pc, #64]	; (8004758 <MX_ADC4_Init+0xf0>)
 8004716:	f002 fd63 	bl	80071e0 <_Error_Handler>
 800471a:	e7e9      	b.n	80046f0 <MX_ADC4_Init+0x88>
    _Error_Handler(__FILE__, __LINE__);
 800471c:	f240 11bb 	movw	r1, #443	; 0x1bb
 8004720:	480d      	ldr	r0, [pc, #52]	; (8004758 <MX_ADC4_Init+0xf0>)
 8004722:	f002 fd5d 	bl	80071e0 <_Error_Handler>
 8004726:	e7db      	b.n	80046e0 <MX_ADC4_Init+0x78>
    _Error_Handler(__FILE__, __LINE__);
 8004728:	f44f 71d9 	mov.w	r1, #434	; 0x1b2
 800472c:	480a      	ldr	r0, [pc, #40]	; (8004758 <MX_ADC4_Init+0xf0>)
 800472e:	f002 fd57 	bl	80071e0 <_Error_Handler>
 8004732:	e7cd      	b.n	80046d0 <MX_ADC4_Init+0x68>
    _Error_Handler(__FILE__, __LINE__);
 8004734:	f240 11a9 	movw	r1, #425	; 0x1a9
 8004738:	4807      	ldr	r0, [pc, #28]	; (8004758 <MX_ADC4_Init+0xf0>)
 800473a:	f002 fd51 	bl	80071e0 <_Error_Handler>
 800473e:	e7bf      	b.n	80046c0 <MX_ADC4_Init+0x58>
    _Error_Handler(__FILE__, __LINE__);
 8004740:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8004744:	4804      	ldr	r0, [pc, #16]	; (8004758 <MX_ADC4_Init+0xf0>)
 8004746:	f002 fd4b 	bl	80071e0 <_Error_Handler>
 800474a:	e7a9      	b.n	80046a0 <MX_ADC4_Init+0x38>
 800474c:	200004e8 	.word	0x200004e8
 8004750:	50000500 	.word	0x50000500
 8004754:	200000e0 	.word	0x200000e0
 8004758:	0800ad40 	.word	0x0800ad40

0800475c <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;
static uint32_t HAL_RCC_ADC34_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800475c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(adcHandle->Instance==ADC1)
 8004760:	6803      	ldr	r3, [r0, #0]
 8004762:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 8004766:	b08a      	sub	sp, #40	; 0x28
 8004768:	4604      	mov	r4, r0
  if(adcHandle->Instance==ADC1)
 800476a:	d04a      	beq.n	8004802 <HAL_ADC_MspInit+0xa6>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC2)
 800476c:	4a9b      	ldr	r2, [pc, #620]	; (80049dc <HAL_ADC_MspInit+0x280>)
 800476e:	4293      	cmp	r3, r2
 8004770:	f000 808b 	beq.w	800488a <HAL_ADC_MspInit+0x12e>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC3)
 8004774:	4a9a      	ldr	r2, [pc, #616]	; (80049e0 <HAL_ADC_MspInit+0x284>)
 8004776:	4293      	cmp	r3, r2
 8004778:	f000 80be 	beq.w	80048f8 <HAL_ADC_MspInit+0x19c>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
  else if(adcHandle->Instance==ADC4)
 800477c:	4a99      	ldr	r2, [pc, #612]	; (80049e4 <HAL_ADC_MspInit+0x288>)
 800477e:	4293      	cmp	r3, r2
 8004780:	d002      	beq.n	8004788 <HAL_ADC_MspInit+0x2c>

  /* USER CODE BEGIN ADC4_MspInit 1 */

  /* USER CODE END ADC4_MspInit 1 */
  }
}
 8004782:	b00a      	add	sp, #40	; 0x28
 8004784:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    HAL_RCC_ADC34_CLK_ENABLED++;
 8004788:	4a97      	ldr	r2, [pc, #604]	; (80049e8 <HAL_ADC_MspInit+0x28c>)
 800478a:	6813      	ldr	r3, [r2, #0]
 800478c:	3301      	adds	r3, #1
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 800478e:	2b01      	cmp	r3, #1
    HAL_RCC_ADC34_CLK_ENABLED++;
 8004790:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 8004792:	f000 8102 	beq.w	800499a <HAL_ADC_MspInit+0x23e>
    hdma_adc4.Instance = DMA2_Channel4;
 8004796:	4d95      	ldr	r5, [pc, #596]	; (80049ec <HAL_ADC_MspInit+0x290>)
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004798:	4895      	ldr	r0, [pc, #596]	; (80049f0 <HAL_ADC_MspInit+0x294>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800479a:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 800479c:	f44f 4340 	mov.w	r3, #49152	; 0xc000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047a0:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047a2:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80047a4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047a6:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a8:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047aa:	f7fd f865 	bl	8001878 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 80047ae:	f44f 4350 	mov.w	r3, #53248	; 0xd000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047b2:	a905      	add	r1, sp, #20
 80047b4:	488f      	ldr	r0, [pc, #572]	; (80049f4 <HAL_ADC_MspInit+0x298>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80047b6:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15;
 80047b8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047ba:	9607      	str	r6, [sp, #28]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 80047bc:	2780      	movs	r7, #128	; 0x80
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047be:	f7fd f85b 	bl	8001878 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA2_Channel4;
 80047c2:	f8df e25c 	ldr.w	lr, [pc, #604]	; 8004a20 <HAL_ADC_MspInit+0x2c4>
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80047c6:	606e      	str	r6, [r5, #4]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80047c8:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80047cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 80047d0:	2320      	movs	r3, #32
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 80047d2:	4628      	mov	r0, r5
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 80047d4:	60ae      	str	r6, [r5, #8]
    hdma_adc4.Init.Priority = DMA_PRIORITY_LOW;
 80047d6:	61ee      	str	r6, [r5, #28]
    hdma_adc4.Instance = DMA2_Channel4;
 80047d8:	f8c5 e000 	str.w	lr, [r5]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 80047dc:	60ef      	str	r7, [r5, #12]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80047de:	6129      	str	r1, [r5, #16]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80047e0:	616a      	str	r2, [r5, #20]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 80047e2:	61ab      	str	r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 80047e4:	f7fc ff74 	bl	80016d0 <HAL_DMA_Init>
 80047e8:	2800      	cmp	r0, #0
 80047ea:	f040 80d0 	bne.w	800498e <HAL_ADC_MspInit+0x232>
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_ADC24_DMA2_CH34);
 80047ee:	4a82      	ldr	r2, [pc, #520]	; (80049f8 <HAL_ADC_MspInit+0x29c>)
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 80047f0:	626c      	str	r4, [r5, #36]	; 0x24
    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_ADC24_DMA2_CH34);
 80047f2:	6813      	ldr	r3, [r2, #0]
 80047f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047f8:	6013      	str	r3, [r2, #0]
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc4);
 80047fa:	63e5      	str	r5, [r4, #60]	; 0x3c
}
 80047fc:	b00a      	add	sp, #40	; 0x28
 80047fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004802:	4a7e      	ldr	r2, [pc, #504]	; (80049fc <HAL_ADC_MspInit+0x2a0>)
 8004804:	6813      	ldr	r3, [r2, #0]
 8004806:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004808:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 800480a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800480c:	f000 80b4 	beq.w	8004978 <HAL_ADC_MspInit+0x21c>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004810:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004812:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004814:	487a      	ldr	r0, [pc, #488]	; (8004a00 <HAL_ADC_MspInit+0x2a4>)
    hdma_adc1.Instance = DMA1_Channel1;
 8004816:	4d7b      	ldr	r5, [pc, #492]	; (8004a04 <HAL_ADC_MspInit+0x2a8>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004818:	9706      	str	r7, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800481a:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800481c:	f04f 080f 	mov.w	r8, #15
 8004820:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004824:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004826:	f7fd f827 	bl	8001878 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800482a:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800482c:	a905      	add	r1, sp, #20
 800482e:	4876      	ldr	r0, [pc, #472]	; (8004a08 <HAL_ADC_MspInit+0x2ac>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004830:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004832:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004834:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004836:	f7fd f81f 	bl	8001878 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800483a:	a905      	add	r1, sp, #20
 800483c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004840:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8004842:	f8cd 8014 	str.w	r8, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004846:	9607      	str	r6, [sp, #28]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004848:	2780      	movs	r7, #128	; 0x80
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800484a:	f7fd f815 	bl	8001878 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA1_Channel1;
 800484e:	f8df e1d4 	ldr.w	lr, [pc, #468]	; 8004a24 <HAL_ADC_MspInit+0x2c8>
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004852:	606e      	str	r6, [r5, #4]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004854:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004858:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800485c:	2320      	movs	r3, #32
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800485e:	4628      	mov	r0, r5
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004860:	60ae      	str	r6, [r5, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004862:	61ee      	str	r6, [r5, #28]
    hdma_adc1.Instance = DMA1_Channel1;
 8004864:	f8c5 e000 	str.w	lr, [r5]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8004868:	60ef      	str	r7, [r5, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800486a:	6129      	str	r1, [r5, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800486c:	616a      	str	r2, [r5, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800486e:	61ab      	str	r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004870:	f7fc ff2e 	bl	80016d0 <HAL_DMA_Init>
 8004874:	b120      	cbz	r0, 8004880 <HAL_ADC_MspInit+0x124>
      _Error_Handler(__FILE__, __LINE__);
 8004876:	f240 210a 	movw	r1, #522	; 0x20a
 800487a:	4864      	ldr	r0, [pc, #400]	; (8004a0c <HAL_ADC_MspInit+0x2b0>)
 800487c:	f002 fcb0 	bl	80071e0 <_Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 8004880:	63e5      	str	r5, [r4, #60]	; 0x3c
 8004882:	626c      	str	r4, [r5, #36]	; 0x24
}
 8004884:	b00a      	add	sp, #40	; 0x28
 8004886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    HAL_RCC_ADC12_CLK_ENABLED++;
 800488a:	4a5c      	ldr	r2, [pc, #368]	; (80049fc <HAL_ADC_MspInit+0x2a0>)
 800488c:	6813      	ldr	r3, [r2, #0]
 800488e:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004890:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8004892:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8004894:	f000 808c 	beq.w	80049b0 <HAL_ADC_MspInit+0x254>
    hdma_adc2.Instance = DMA2_Channel3;
 8004898:	4d5d      	ldr	r5, [pc, #372]	; (8004a10 <HAL_ADC_MspInit+0x2b4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800489a:	2600      	movs	r6, #0
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800489c:	23f0      	movs	r3, #240	; 0xf0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800489e:	2703      	movs	r7, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048a0:	a905      	add	r1, sp, #20
 80048a2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80048a6:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048a8:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048aa:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80048ac:	f7fc ffe4 	bl	8001878 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80048b0:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048b2:	a905      	add	r1, sp, #20
 80048b4:	484f      	ldr	r0, [pc, #316]	; (80049f4 <HAL_ADC_MspInit+0x298>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048b6:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80048b8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048ba:	9607      	str	r6, [sp, #28]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80048bc:	2780      	movs	r7, #128	; 0x80
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80048be:	f7fc ffdb 	bl	8001878 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Channel3;
 80048c2:	f8df e164 	ldr.w	lr, [pc, #356]	; 8004a28 <HAL_ADC_MspInit+0x2cc>
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80048c6:	606e      	str	r6, [r5, #4]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80048c8:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80048cc:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80048d0:	2320      	movs	r3, #32
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80048d2:	4628      	mov	r0, r5
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 80048d4:	60ae      	str	r6, [r5, #8]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80048d6:	61ee      	str	r6, [r5, #28]
    hdma_adc2.Instance = DMA2_Channel3;
 80048d8:	f8c5 e000 	str.w	lr, [r5]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 80048dc:	60ef      	str	r7, [r5, #12]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80048de:	6129      	str	r1, [r5, #16]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80048e0:	616a      	str	r2, [r5, #20]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80048e2:	61ab      	str	r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80048e4:	f7fc fef4 	bl	80016d0 <HAL_DMA_Init>
 80048e8:	2800      	cmp	r0, #0
 80048ea:	d080      	beq.n	80047ee <HAL_ADC_MspInit+0x92>
      _Error_Handler(__FILE__, __LINE__);
 80048ec:	f240 213b 	movw	r1, #571	; 0x23b
 80048f0:	4846      	ldr	r0, [pc, #280]	; (8004a0c <HAL_ADC_MspInit+0x2b0>)
 80048f2:	f002 fc75 	bl	80071e0 <_Error_Handler>
 80048f6:	e77a      	b.n	80047ee <HAL_ADC_MspInit+0x92>
    HAL_RCC_ADC34_CLK_ENABLED++;
 80048f8:	4a3b      	ldr	r2, [pc, #236]	; (80049e8 <HAL_ADC_MspInit+0x28c>)
 80048fa:	6813      	ldr	r3, [r2, #0]
 80048fc:	3301      	adds	r3, #1
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 80048fe:	2b01      	cmp	r3, #1
    HAL_RCC_ADC34_CLK_ENABLED++;
 8004900:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC34_CLK_ENABLED==1){
 8004902:	d060      	beq.n	80049c6 <HAL_ADC_MspInit+0x26a>
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004904:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004906:	2703      	movs	r7, #3
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_13;
 8004908:	f242 0303 	movw	r3, #8195	; 0x2003
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800490c:	4839      	ldr	r0, [pc, #228]	; (80049f4 <HAL_ADC_MspInit+0x298>)
    hdma_adc3.Instance = DMA2_Channel5;
 800490e:	4d41      	ldr	r5, [pc, #260]	; (8004a14 <HAL_ADC_MspInit+0x2b8>)
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_13;
 8004910:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004912:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004914:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004916:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004918:	f7fc ffae 	bl	8001878 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 800491c:	f44f 53b4 	mov.w	r3, #5760	; 0x1680
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004920:	a905      	add	r1, sp, #20
 8004922:	4833      	ldr	r0, [pc, #204]	; (80049f0 <HAL_ADC_MspInit+0x294>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004924:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_12;
 8004926:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004928:	9607      	str	r6, [sp, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800492a:	f7fc ffa5 	bl	8001878 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800492e:	f44f 43f0 	mov.w	r3, #30720	; 0x7800
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004932:	a905      	add	r1, sp, #20
 8004934:	4838      	ldr	r0, [pc, #224]	; (8004a18 <HAL_ADC_MspInit+0x2bc>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004936:	9706      	str	r7, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8004938:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800493a:	9607      	str	r6, [sp, #28]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800493c:	2780      	movs	r7, #128	; 0x80
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800493e:	f7fc ff9b 	bl	8001878 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Channel5;
 8004942:	f8df e0e8 	ldr.w	lr, [pc, #232]	; 8004a2c <HAL_ADC_MspInit+0x2d0>
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004946:	606e      	str	r6, [r5, #4]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004948:	f44f 7180 	mov.w	r1, #256	; 0x100
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800494c:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8004950:	2320      	movs	r3, #32
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8004952:	4628      	mov	r0, r5
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004954:	60ae      	str	r6, [r5, #8]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8004956:	61ee      	str	r6, [r5, #28]
    hdma_adc3.Instance = DMA2_Channel5;
 8004958:	f8c5 e000 	str.w	lr, [r5]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 800495c:	60ef      	str	r7, [r5, #12]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800495e:	6129      	str	r1, [r5, #16]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004960:	616a      	str	r2, [r5, #20]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8004962:	61ab      	str	r3, [r5, #24]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8004964:	f7fc feb4 	bl	80016d0 <HAL_DMA_Init>
 8004968:	2800      	cmp	r0, #0
 800496a:	d089      	beq.n	8004880 <HAL_ADC_MspInit+0x124>
      _Error_Handler(__FILE__, __LINE__);
 800496c:	f240 2179 	movw	r1, #633	; 0x279
 8004970:	4826      	ldr	r0, [pc, #152]	; (8004a0c <HAL_ADC_MspInit+0x2b0>)
 8004972:	f002 fc35 	bl	80071e0 <_Error_Handler>
 8004976:	e783      	b.n	8004880 <HAL_ADC_MspInit+0x124>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8004978:	4b28      	ldr	r3, [pc, #160]	; (8004a1c <HAL_ADC_MspInit+0x2c0>)
 800497a:	695a      	ldr	r2, [r3, #20]
 800497c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004980:	615a      	str	r2, [r3, #20]
 8004982:	695b      	ldr	r3, [r3, #20]
 8004984:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004988:	9301      	str	r3, [sp, #4]
 800498a:	9b01      	ldr	r3, [sp, #4]
 800498c:	e740      	b.n	8004810 <HAL_ADC_MspInit+0xb4>
      _Error_Handler(__FILE__, __LINE__);
 800498e:	f240 21aa 	movw	r1, #682	; 0x2aa
 8004992:	481e      	ldr	r0, [pc, #120]	; (8004a0c <HAL_ADC_MspInit+0x2b0>)
 8004994:	f002 fc24 	bl	80071e0 <_Error_Handler>
 8004998:	e729      	b.n	80047ee <HAL_ADC_MspInit+0x92>
      __HAL_RCC_ADC34_CLK_ENABLE();
 800499a:	4b20      	ldr	r3, [pc, #128]	; (8004a1c <HAL_ADC_MspInit+0x2c0>)
 800499c:	695a      	ldr	r2, [r3, #20]
 800499e:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80049a2:	615a      	str	r2, [r3, #20]
 80049a4:	695b      	ldr	r3, [r3, #20]
 80049a6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049aa:	9304      	str	r3, [sp, #16]
 80049ac:	9b04      	ldr	r3, [sp, #16]
 80049ae:	e6f2      	b.n	8004796 <HAL_ADC_MspInit+0x3a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80049b0:	4b1a      	ldr	r3, [pc, #104]	; (8004a1c <HAL_ADC_MspInit+0x2c0>)
 80049b2:	695a      	ldr	r2, [r3, #20]
 80049b4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80049b8:	615a      	str	r2, [r3, #20]
 80049ba:	695b      	ldr	r3, [r3, #20]
 80049bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049c0:	9302      	str	r3, [sp, #8]
 80049c2:	9b02      	ldr	r3, [sp, #8]
 80049c4:	e768      	b.n	8004898 <HAL_ADC_MspInit+0x13c>
      __HAL_RCC_ADC34_CLK_ENABLE();
 80049c6:	4b15      	ldr	r3, [pc, #84]	; (8004a1c <HAL_ADC_MspInit+0x2c0>)
 80049c8:	695a      	ldr	r2, [r3, #20]
 80049ca:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80049ce:	615a      	str	r2, [r3, #20]
 80049d0:	695b      	ldr	r3, [r3, #20]
 80049d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80049d6:	9303      	str	r3, [sp, #12]
 80049d8:	9b03      	ldr	r3, [sp, #12]
 80049da:	e793      	b.n	8004904 <HAL_ADC_MspInit+0x1a8>
 80049dc:	50000100 	.word	0x50000100
 80049e0:	50000400 	.word	0x50000400
 80049e4:	50000500 	.word	0x50000500
 80049e8:	20000094 	.word	0x20000094
 80049ec:	20000314 	.word	0x20000314
 80049f0:	48001000 	.word	0x48001000
 80049f4:	48000400 	.word	0x48000400
 80049f8:	40010000 	.word	0x40010000
 80049fc:	20000090 	.word	0x20000090
 8004a00:	48000800 	.word	0x48000800
 8004a04:	200004a4 	.word	0x200004a4
 8004a08:	48001400 	.word	0x48001400
 8004a0c:	0800ad40 	.word	0x0800ad40
 8004a10:	2000053c 	.word	0x2000053c
 8004a14:	200003b8 	.word	0x200003b8
 8004a18:	48000c00 	.word	0x48000c00
 8004a1c:	40021000 	.word	0x40021000
 8004a20:	40020444 	.word	0x40020444
 8004a24:	40020008 	.word	0x40020008
 8004a28:	40020430 	.word	0x40020430
 8004a2c:	40020458 	.word	0x40020458

08004a30 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004a30:	4b1f      	ldr	r3, [pc, #124]	; (8004ab0 <MX_DMA_Init+0x80>)
{
 8004a32:	b500      	push	{lr}
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004a34:	695a      	ldr	r2, [r3, #20]
 8004a36:	f042 0202 	orr.w	r2, r2, #2
 8004a3a:	615a      	str	r2, [r3, #20]
 8004a3c:	695a      	ldr	r2, [r3, #20]
{
 8004a3e:	b083      	sub	sp, #12
  __HAL_RCC_DMA2_CLK_ENABLE();
 8004a40:	f002 0202 	and.w	r2, r2, #2
 8004a44:	9200      	str	r2, [sp, #0]
 8004a46:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004a48:	695a      	ldr	r2, [r3, #20]
 8004a4a:	f042 0201 	orr.w	r2, r2, #1
 8004a4e:	615a      	str	r2, [r3, #20]
 8004a50:	695b      	ldr	r3, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004a52:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004a54:	f003 0301 	and.w	r3, r3, #1
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004a58:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004a5a:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004a5c:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 8004a5e:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8004a60:	f7fc fdc8 	bl	80015f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8004a64:	200b      	movs	r0, #11
 8004a66:	f7fc fdfb 	bl	8001660 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 2, 0);
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	2102      	movs	r1, #2
 8004a6e:	2010      	movs	r0, #16
 8004a70:	f7fc fdc0 	bl	80015f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8004a74:	2010      	movs	r0, #16
 8004a76:	f7fc fdf3 	bl	8001660 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	4611      	mov	r1, r2
 8004a7e:	203a      	movs	r0, #58	; 0x3a
 8004a80:	f7fc fdb8 	bl	80015f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8004a84:	203a      	movs	r0, #58	; 0x3a
 8004a86:	f7fc fdeb 	bl	8001660 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel4_IRQn, 4, 0);
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	2104      	movs	r1, #4
 8004a8e:	203b      	movs	r0, #59	; 0x3b
 8004a90:	f7fc fdb0 	bl	80015f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel4_IRQn);
 8004a94:	203b      	movs	r0, #59	; 0x3b
 8004a96:	f7fc fde3 	bl	8001660 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 6, 0);
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	2106      	movs	r1, #6
 8004a9e:	203c      	movs	r0, #60	; 0x3c
 8004aa0:	f7fc fda8 	bl	80015f4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8004aa4:	203c      	movs	r0, #60	; 0x3c
 8004aa6:	f7fc fddb 	bl	8001660 <HAL_NVIC_EnableIRQ>

}
 8004aaa:	b003      	add	sp, #12
 8004aac:	f85d fb04 	ldr.w	pc, [sp], #4
 8004ab0:	40021000 	.word	0x40021000

08004ab4 <MX_GPIO_Init>:
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004ab4:	4b43      	ldr	r3, [pc, #268]	; (8004bc4 <MX_GPIO_Init+0x110>)
{
 8004ab6:	b5f0      	push	{r4, r5, r6, r7, lr}
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004ab8:	695a      	ldr	r2, [r3, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_6 
 8004aba:	4d43      	ldr	r5, [pc, #268]	; (8004bc8 <MX_GPIO_Init+0x114>)
                          |GPIO_PIN_7, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);
 8004abc:	4f43      	ldr	r7, [pc, #268]	; (8004bcc <MX_GPIO_Init+0x118>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8004abe:	4e44      	ldr	r6, [pc, #272]	; (8004bd0 <MX_GPIO_Init+0x11c>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004ac0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004ac4:	615a      	str	r2, [r3, #20]
 8004ac6:	695a      	ldr	r2, [r3, #20]
{
 8004ac8:	b08d      	sub	sp, #52	; 0x34
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004aca:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004ace:	9201      	str	r2, [sp, #4]
 8004ad0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004ad2:	695a      	ldr	r2, [r3, #20]
 8004ad4:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8004ad8:	615a      	str	r2, [r3, #20]
 8004ada:	695a      	ldr	r2, [r3, #20]
 8004adc:	f402 2200 	and.w	r2, r2, #524288	; 0x80000
 8004ae0:	9202      	str	r2, [sp, #8]
 8004ae2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004ae4:	695a      	ldr	r2, [r3, #20]
 8004ae6:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8004aea:	615a      	str	r2, [r3, #20]
 8004aec:	695a      	ldr	r2, [r3, #20]
 8004aee:	f402 0280 	and.w	r2, r2, #4194304	; 0x400000
 8004af2:	9203      	str	r2, [sp, #12]
 8004af4:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004af6:	695a      	ldr	r2, [r3, #20]
 8004af8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004afc:	615a      	str	r2, [r3, #20]
 8004afe:	695a      	ldr	r2, [r3, #20]
 8004b00:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004b04:	9204      	str	r2, [sp, #16]
 8004b06:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b08:	695a      	ldr	r2, [r3, #20]
 8004b0a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004b0e:	615a      	str	r2, [r3, #20]
 8004b10:	695a      	ldr	r2, [r3, #20]
 8004b12:	f402 2280 	and.w	r2, r2, #262144	; 0x40000
 8004b16:	9205      	str	r2, [sp, #20]
 8004b18:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b1a:	695a      	ldr	r2, [r3, #20]
 8004b1c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004b20:	615a      	str	r2, [r3, #20]
 8004b22:	695b      	ldr	r3, [r3, #20]
 8004b24:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b28:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_6 
 8004b2a:	4628      	mov	r0, r5
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	f44f 61f8 	mov.w	r1, #1984	; 0x7c0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004b32:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_6 
 8004b34:	f7fc ff94 	bl	8001a60 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3|GPIO_PIN_9, GPIO_PIN_RESET);
 8004b38:	4638      	mov	r0, r7
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f44f 7102 	mov.w	r1, #520	; 0x208
 8004b40:	f7fc ff8e 	bl	8001a60 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8004b44:	2200      	movs	r2, #0
 8004b46:	4630      	mov	r0, r6
 8004b48:	2103      	movs	r1, #3
 8004b4a:	f7fc ff89 	bl	8001a60 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b4e:	2400      	movs	r4, #0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b50:	4630      	mov	r0, r6
 8004b52:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004b54:	2340      	movs	r3, #64	; 0x40
 8004b56:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b58:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b5a:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004b5c:	f7fc fe8c 	bl	8001878 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b60:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004b62:	f44f 4360 	mov.w	r3, #57344	; 0xe000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b66:	481b      	ldr	r0, [pc, #108]	; (8004bd4 <MX_GPIO_Init+0x120>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004b68:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b6a:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b6c:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004b6e:	f7fc fe83 	bl	8001878 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004b72:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004b74:	f44f 7300 	mov.w	r3, #512	; 0x200
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004b78:	4817      	ldr	r0, [pc, #92]	; (8004bd8 <MX_GPIO_Init+0x124>)
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004b7a:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004b7c:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b7e:	9409      	str	r4, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8004b80:	f7fc fe7a 	bl	8001878 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_6 
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b84:	4628      	mov	r0, r5
 8004b86:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b88:	2501      	movs	r5, #1
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_6 
 8004b8a:	f44f 63f8 	mov.w	r3, #1984	; 0x7c0
 8004b8e:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b90:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b92:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004b94:	9508      	str	r5, [sp, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b96:	f7fc fe6f 	bl	8001878 <HAL_GPIO_Init>
  /*Configure GPIO pins : PB3 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004b9a:	4638      	mov	r0, r7
 8004b9c:	a907      	add	r1, sp, #28
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_9;
 8004b9e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8004ba2:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004ba4:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ba6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ba8:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004baa:	f7fc fe65 	bl	8001878 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE0 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004bae:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004bb0:	a907      	add	r1, sp, #28
 8004bb2:	4630      	mov	r0, r6
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bb4:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb6:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004bb8:	940a      	str	r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8004bba:	9307      	str	r3, [sp, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8004bbc:	f7fc fe5c 	bl	8001878 <HAL_GPIO_Init>

}
 8004bc0:	b00d      	add	sp, #52	; 0x34
 8004bc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bc4:	40021000 	.word	0x40021000
 8004bc8:	48000c00 	.word	0x48000c00
 8004bcc:	48000400 	.word	0x48000400
 8004bd0:	48001000 	.word	0x48001000
 8004bd4:	48000800 	.word	0x48000800
 8004bd8:	48001400 	.word	0x48001400

08004bdc <MX_I2C1_Init>:

/* I2C1 init function */
void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
 8004bdc:	4b16      	ldr	r3, [pc, #88]	; (8004c38 <MX_I2C1_Init+0x5c>)
 8004bde:	4a17      	ldr	r2, [pc, #92]	; (8004c3c <MX_I2C1_Init+0x60>)
{
 8004be0:	b510      	push	{r4, lr}
  hi2c1.Init.Timing = 0x00401D2A;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004be2:	2101      	movs	r1, #1
  hi2c1.Init.Timing = 0x00401D2A;
 8004be4:	4c16      	ldr	r4, [pc, #88]	; (8004c40 <MX_I2C1_Init+0x64>)
  hi2c1.Instance = I2C1;
 8004be6:	601a      	str	r2, [r3, #0]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004be8:	4618      	mov	r0, r3
  hi2c1.Init.OwnAddress1 = 0;
 8004bea:	2200      	movs	r2, #0
  hi2c1.Init.Timing = 0x00401D2A;
 8004bec:	605c      	str	r4, [r3, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004bee:	60d9      	str	r1, [r3, #12]
  hi2c1.Init.OwnAddress1 = 0;
 8004bf0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004bf2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004bf4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8004bf6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004bf8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004bfa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004bfc:	f7fd f85a 	bl	8001cb4 <HAL_I2C_Init>
 8004c00:	b9a8      	cbnz	r0, 8004c2e <MX_I2C1_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Analogue filter 
    */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8004c02:	2100      	movs	r1, #0
 8004c04:	480c      	ldr	r0, [pc, #48]	; (8004c38 <MX_I2C1_Init+0x5c>)
 8004c06:	f7fd fa6f 	bl	80020e8 <HAL_I2CEx_ConfigAnalogFilter>
 8004c0a:	b958      	cbnz	r0, 8004c24 <MX_I2C1_Init+0x48>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure Digital filter 
    */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004c0c:	2100      	movs	r1, #0
 8004c0e:	480a      	ldr	r0, [pc, #40]	; (8004c38 <MX_I2C1_Init+0x5c>)
 8004c10:	f7fd fa94 	bl	800213c <HAL_I2CEx_ConfigDigitalFilter>
 8004c14:	b900      	cbnz	r0, 8004c18 <MX_I2C1_Init+0x3c>
 8004c16:	bd10      	pop	{r4, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8004c18:	2150      	movs	r1, #80	; 0x50
 8004c1a:	480a      	ldr	r0, [pc, #40]	; (8004c44 <MX_I2C1_Init+0x68>)
  }

}
 8004c1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    _Error_Handler(__FILE__, __LINE__);
 8004c20:	f002 bade 	b.w	80071e0 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8004c24:	2149      	movs	r1, #73	; 0x49
 8004c26:	4807      	ldr	r0, [pc, #28]	; (8004c44 <MX_I2C1_Init+0x68>)
 8004c28:	f002 fada 	bl	80071e0 <_Error_Handler>
 8004c2c:	e7ee      	b.n	8004c0c <MX_I2C1_Init+0x30>
    _Error_Handler(__FILE__, __LINE__);
 8004c2e:	2142      	movs	r1, #66	; 0x42
 8004c30:	4804      	ldr	r0, [pc, #16]	; (8004c44 <MX_I2C1_Init+0x68>)
 8004c32:	f002 fad5 	bl	80071e0 <_Error_Handler>
 8004c36:	e7e4      	b.n	8004c02 <MX_I2C1_Init+0x26>
 8004c38:	20000580 	.word	0x20000580
 8004c3c:	40005400 	.word	0x40005400
 8004c40:	00401d2a 	.word	0x00401d2a
 8004c44:	0800ad50 	.word	0x0800ad50

08004c48 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(i2cHandle->Instance==I2C1)
 8004c48:	6802      	ldr	r2, [r0, #0]
 8004c4a:	4b11      	ldr	r3, [pc, #68]	; (8004c90 <HAL_I2C_MspInit+0x48>)
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d000      	beq.n	8004c52 <HAL_I2C_MspInit+0xa>
 8004c50:	4770      	bx	lr
{
 8004c52:	b570      	push	{r4, r5, r6, lr}
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004c54:	2304      	movs	r3, #4
{
 8004c56:	b086      	sub	sp, #24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c58:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c5a:	eb0d 0103 	add.w	r1, sp, r3
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004c5e:	f44f 76c0 	mov.w	r6, #384	; 0x180
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c62:	2512      	movs	r5, #18
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c64:	2401      	movs	r4, #1
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c66:	480b      	ldr	r0, [pc, #44]	; (8004c94 <HAL_I2C_MspInit+0x4c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004c68:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004c6a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8004c6c:	9601      	str	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004c6e:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004c70:	9403      	str	r4, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004c72:	f7fc fe01 	bl	8001878 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004c76:	4b08      	ldr	r3, [pc, #32]	; (8004c98 <HAL_I2C_MspInit+0x50>)
 8004c78:	69da      	ldr	r2, [r3, #28]
 8004c7a:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004c7e:	61da      	str	r2, [r3, #28]
 8004c80:	69db      	ldr	r3, [r3, #28]
 8004c82:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004c86:	9300      	str	r3, [sp, #0]
 8004c88:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004c8a:	b006      	add	sp, #24
 8004c8c:	bd70      	pop	{r4, r5, r6, pc}
 8004c8e:	bf00      	nop
 8004c90:	40005400 	.word	0x40005400
 8004c94:	48000400 	.word	0x48000400
 8004c98:	40021000 	.word	0x40021000

08004c9c <oled_puts>:
	command[0]=0x40;
	command[1]=t_data;
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,200);
}

void oled_puts(char *strings){
 8004c9c:	b500      	push	{lr}
 8004c9e:	b089      	sub	sp, #36	; 0x24
	uint8_t stringsbuf[17] = {0};
	int 	count = 1;
	stringsbuf[0] = 0x40;
	while(*strings){
 8004ca0:	7802      	ldrb	r2, [r0, #0]
	uint8_t stringsbuf[17] = {0};
 8004ca2:	2300      	movs	r3, #0
	stringsbuf[0] = 0x40;
 8004ca4:	2140      	movs	r1, #64	; 0x40
	uint8_t stringsbuf[17] = {0};
 8004ca6:	9303      	str	r3, [sp, #12]
 8004ca8:	9304      	str	r3, [sp, #16]
 8004caa:	9305      	str	r3, [sp, #20]
 8004cac:	9306      	str	r3, [sp, #24]
 8004cae:	f88d 301c 	strb.w	r3, [sp, #28]
	stringsbuf[0] = 0x40;
 8004cb2:	f88d 100c 	strb.w	r1, [sp, #12]
	while(*strings){
 8004cb6:	2a00      	cmp	r2, #0
 8004cb8:	d054      	beq.n	8004d64 <oled_puts+0xc8>
 8004cba:	7843      	ldrb	r3, [r0, #1]
		stringsbuf[count] = (uint8_t)*strings++;
 8004cbc:	f88d 200d 	strb.w	r2, [sp, #13]
	while(*strings){
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d051      	beq.n	8004d68 <oled_puts+0xcc>
 8004cc4:	7882      	ldrb	r2, [r0, #2]
		stringsbuf[count] = (uint8_t)*strings++;
 8004cc6:	f88d 300e 	strb.w	r3, [sp, #14]
	while(*strings){
 8004cca:	2a00      	cmp	r2, #0
 8004ccc:	d04e      	beq.n	8004d6c <oled_puts+0xd0>
 8004cce:	78c3      	ldrb	r3, [r0, #3]
		stringsbuf[count] = (uint8_t)*strings++;
 8004cd0:	f88d 200f 	strb.w	r2, [sp, #15]
	while(*strings){
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d04b      	beq.n	8004d70 <oled_puts+0xd4>
 8004cd8:	7902      	ldrb	r2, [r0, #4]
		stringsbuf[count] = (uint8_t)*strings++;
 8004cda:	f88d 3010 	strb.w	r3, [sp, #16]
	while(*strings){
 8004cde:	2a00      	cmp	r2, #0
 8004ce0:	d048      	beq.n	8004d74 <oled_puts+0xd8>
 8004ce2:	7943      	ldrb	r3, [r0, #5]
		stringsbuf[count] = (uint8_t)*strings++;
 8004ce4:	f88d 2011 	strb.w	r2, [sp, #17]
	while(*strings){
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d045      	beq.n	8004d78 <oled_puts+0xdc>
 8004cec:	7982      	ldrb	r2, [r0, #6]
		stringsbuf[count] = (uint8_t)*strings++;
 8004cee:	f88d 3012 	strb.w	r3, [sp, #18]
	while(*strings){
 8004cf2:	2a00      	cmp	r2, #0
 8004cf4:	d042      	beq.n	8004d7c <oled_puts+0xe0>
 8004cf6:	79c3      	ldrb	r3, [r0, #7]
		stringsbuf[count] = (uint8_t)*strings++;
 8004cf8:	f88d 2013 	strb.w	r2, [sp, #19]
	while(*strings){
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d03f      	beq.n	8004d80 <oled_puts+0xe4>
 8004d00:	7a02      	ldrb	r2, [r0, #8]
		stringsbuf[count] = (uint8_t)*strings++;
 8004d02:	f88d 3014 	strb.w	r3, [sp, #20]
	while(*strings){
 8004d06:	2a00      	cmp	r2, #0
 8004d08:	d03c      	beq.n	8004d84 <oled_puts+0xe8>
 8004d0a:	7a43      	ldrb	r3, [r0, #9]
		stringsbuf[count] = (uint8_t)*strings++;
 8004d0c:	f88d 2015 	strb.w	r2, [sp, #21]
	while(*strings){
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d039      	beq.n	8004d88 <oled_puts+0xec>
 8004d14:	7a82      	ldrb	r2, [r0, #10]
		stringsbuf[count] = (uint8_t)*strings++;
 8004d16:	f88d 3016 	strb.w	r3, [sp, #22]
	while(*strings){
 8004d1a:	2a00      	cmp	r2, #0
 8004d1c:	d036      	beq.n	8004d8c <oled_puts+0xf0>
 8004d1e:	7ac3      	ldrb	r3, [r0, #11]
		stringsbuf[count] = (uint8_t)*strings++;
 8004d20:	f88d 2017 	strb.w	r2, [sp, #23]
	while(*strings){
 8004d24:	b3a3      	cbz	r3, 8004d90 <oled_puts+0xf4>
 8004d26:	7b02      	ldrb	r2, [r0, #12]
		stringsbuf[count] = (uint8_t)*strings++;
 8004d28:	f88d 3018 	strb.w	r3, [sp, #24]
	while(*strings){
 8004d2c:	b392      	cbz	r2, 8004d94 <oled_puts+0xf8>
 8004d2e:	7b43      	ldrb	r3, [r0, #13]
		stringsbuf[count] = (uint8_t)*strings++;
 8004d30:	f88d 2019 	strb.w	r2, [sp, #25]
	while(*strings){
 8004d34:	b383      	cbz	r3, 8004d98 <oled_puts+0xfc>
 8004d36:	7b82      	ldrb	r2, [r0, #14]
		stringsbuf[count] = (uint8_t)*strings++;
 8004d38:	f88d 301a 	strb.w	r3, [sp, #26]
	while(*strings){
 8004d3c:	b372      	cbz	r2, 8004d9c <oled_puts+0x100>
 8004d3e:	7bc3      	ldrb	r3, [r0, #15]
		stringsbuf[count] = (uint8_t)*strings++;
 8004d40:	f88d 201b 	strb.w	r2, [sp, #27]
	while(*strings){
 8004d44:	b363      	cbz	r3, 8004da0 <oled_puts+0x104>
		stringsbuf[count] = (uint8_t)*strings++;
 8004d46:	f88d 301c 	strb.w	r3, [sp, #28]
		count++;
 8004d4a:	2311      	movs	r3, #17
 8004d4c:	b29b      	uxth	r3, r3
	}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)stringsbuf,count,200);
 8004d4e:	4a15      	ldr	r2, [pc, #84]	; (8004da4 <oled_puts+0x108>)
 8004d50:	21c8      	movs	r1, #200	; 0xc8
 8004d52:	6810      	ldr	r0, [r2, #0]
 8004d54:	9100      	str	r1, [sp, #0]
 8004d56:	aa03      	add	r2, sp, #12
 8004d58:	2178      	movs	r1, #120	; 0x78
 8004d5a:	f7fd f801 	bl	8001d60 <HAL_I2C_Master_Transmit>
}
 8004d5e:	b009      	add	sp, #36	; 0x24
 8004d60:	f85d fb04 	ldr.w	pc, [sp], #4
	while(*strings){
 8004d64:	2301      	movs	r3, #1
 8004d66:	e7f2      	b.n	8004d4e <oled_puts+0xb2>
		count++;
 8004d68:	2302      	movs	r3, #2
 8004d6a:	e7ef      	b.n	8004d4c <oled_puts+0xb0>
 8004d6c:	2303      	movs	r3, #3
 8004d6e:	e7ed      	b.n	8004d4c <oled_puts+0xb0>
 8004d70:	2304      	movs	r3, #4
 8004d72:	e7eb      	b.n	8004d4c <oled_puts+0xb0>
 8004d74:	2305      	movs	r3, #5
 8004d76:	e7e9      	b.n	8004d4c <oled_puts+0xb0>
 8004d78:	2306      	movs	r3, #6
 8004d7a:	e7e7      	b.n	8004d4c <oled_puts+0xb0>
 8004d7c:	2307      	movs	r3, #7
 8004d7e:	e7e5      	b.n	8004d4c <oled_puts+0xb0>
 8004d80:	2308      	movs	r3, #8
 8004d82:	e7e3      	b.n	8004d4c <oled_puts+0xb0>
 8004d84:	2309      	movs	r3, #9
 8004d86:	e7e1      	b.n	8004d4c <oled_puts+0xb0>
 8004d88:	230a      	movs	r3, #10
 8004d8a:	e7df      	b.n	8004d4c <oled_puts+0xb0>
 8004d8c:	230b      	movs	r3, #11
 8004d8e:	e7dd      	b.n	8004d4c <oled_puts+0xb0>
 8004d90:	230c      	movs	r3, #12
 8004d92:	e7db      	b.n	8004d4c <oled_puts+0xb0>
 8004d94:	230d      	movs	r3, #13
 8004d96:	e7d9      	b.n	8004d4c <oled_puts+0xb0>
 8004d98:	230e      	movs	r3, #14
 8004d9a:	e7d7      	b.n	8004d4c <oled_puts+0xb0>
 8004d9c:	230f      	movs	r3, #15
 8004d9e:	e7d5      	b.n	8004d4c <oled_puts+0xb0>
 8004da0:	2310      	movs	r3, #16
 8004da2:	e7d3      	b.n	8004d4c <oled_puts+0xb0>
 8004da4:	200002e8 	.word	0x200002e8

08004da8 <oled_contrast>:
	}
}



void oled_contrast(int contrast){
 8004da8:	b5f0      	push	{r4, r5, r6, r7, lr}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004daa:	4e2a      	ldr	r6, [pc, #168]	; (8004e54 <oled_contrast+0xac>)
void oled_contrast(int contrast){
 8004dac:	b085      	sub	sp, #20
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004dae:	6833      	ldr	r3, [r6, #0]
 8004db0:	250f      	movs	r5, #15
	command[0]=0x00;
 8004db2:	2400      	movs	r4, #0
void oled_contrast(int contrast){
 8004db4:	4607      	mov	r7, r0
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004db6:	aa03      	add	r2, sp, #12
 8004db8:	9500      	str	r5, [sp, #0]
	command[1]=t_command;
 8004dba:	f04f 0e2a 	mov.w	lr, #42	; 0x2a
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	2178      	movs	r1, #120	; 0x78
 8004dc2:	2302      	movs	r3, #2
	command[1]=t_command;
 8004dc4:	f88d e00d 	strb.w	lr, [sp, #13]
	command[0]=0x00;
 8004dc8:	f88d 400c 	strb.w	r4, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004dcc:	f7fc ffc8 	bl	8001d60 <HAL_I2C_Master_Transmit>
 8004dd0:	9500      	str	r5, [sp, #0]
 8004dd2:	aa03      	add	r2, sp, #12
	command[1]=t_command;
 8004dd4:	f04f 0e79 	mov.w	lr, #121	; 0x79
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004dd8:	6830      	ldr	r0, [r6, #0]
	command[1]=t_command;
 8004dda:	f88d e00d 	strb.w	lr, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004dde:	2302      	movs	r3, #2
 8004de0:	2178      	movs	r1, #120	; 0x78
	command[0]=0x00;
 8004de2:	f88d 400c 	strb.w	r4, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004de6:	f7fc ffbb 	bl	8001d60 <HAL_I2C_Master_Transmit>
	command[1]=t_command;
 8004dea:	f04f 0e81 	mov.w	lr, #129	; 0x81
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004dee:	9500      	str	r5, [sp, #0]
 8004df0:	aa03      	add	r2, sp, #12
 8004df2:	6830      	ldr	r0, [r6, #0]
	command[1]=t_command;
 8004df4:	f88d e00d 	strb.w	lr, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004df8:	2302      	movs	r3, #2
 8004dfa:	2178      	movs	r1, #120	; 0x78
	command[0]=0x00;
 8004dfc:	f88d 400c 	strb.w	r4, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004e00:	f7fc ffae 	bl	8001d60 <HAL_I2C_Master_Transmit>
 8004e04:	9500      	str	r5, [sp, #0]
 8004e06:	aa03      	add	r2, sp, #12
	oled_writeCommand(0x2A);//RE=1
	oled_writeCommand(EnableSD);//SD=1
	oled_writeCommand(0x81);//RgXgZbg
	oled_writeCommand(contrast);//PxMAX(0x00~0xFF)
 8004e08:	f88d 700d 	strb.w	r7, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004e0c:	6830      	ldr	r0, [r6, #0]
	command[0]=0x00;
 8004e0e:	f88d 400c 	strb.w	r4, [sp, #12]
	command[1]=t_command;
 8004e12:	2778      	movs	r7, #120	; 0x78
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004e14:	2302      	movs	r3, #2
 8004e16:	2178      	movs	r1, #120	; 0x78
 8004e18:	f7fc ffa2 	bl	8001d60 <HAL_I2C_Master_Transmit>
 8004e1c:	9500      	str	r5, [sp, #0]
 8004e1e:	aa03      	add	r2, sp, #12
 8004e20:	4639      	mov	r1, r7
 8004e22:	6830      	ldr	r0, [r6, #0]
	command[0]=0x00;
 8004e24:	f88d 400c 	strb.w	r4, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004e28:	2302      	movs	r3, #2
	command[1]=t_command;
 8004e2a:	f88d 700d 	strb.w	r7, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004e2e:	f7fc ff97 	bl	8001d60 <HAL_I2C_Master_Transmit>
 8004e32:	9500      	str	r5, [sp, #0]
 8004e34:	aa03      	add	r2, sp, #12
 8004e36:	4639      	mov	r1, r7
 8004e38:	2302      	movs	r3, #2
 8004e3a:	6830      	ldr	r0, [r6, #0]
	command[0]=0x00;
 8004e3c:	f88d 400c 	strb.w	r4, [sp, #12]
	command[1]=t_command;
 8004e40:	2528      	movs	r5, #40	; 0x28
 8004e42:	f88d 500d 	strb.w	r5, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004e46:	f7fc ff8b 	bl	8001d60 <HAL_I2C_Master_Transmit>
	oled_writeCommand(DisableSD);//SD0
	oled_writeCommand(0x28);//2C= 28=m[}
	HAL_Delay(100);
 8004e4a:	2064      	movs	r0, #100	; 0x64
 8004e4c:	f7fb ff04 	bl	8000c58 <HAL_Delay>
}
 8004e50:	b005      	add	sp, #20
 8004e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e54:	200002e8 	.word	0x200002e8

08004e58 <oled_i2c_to_oled>:
void oled_i2c_to_oled(I2C_HandleTypeDef *handler){
 8004e58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	 oled_I2C = handler;
 8004e5c:	4f25      	ldr	r7, [pc, #148]	; (8004ef4 <oled_i2c_to_oled+0x9c>)
void oled_i2c_to_oled(I2C_HandleTypeDef *handler){
 8004e5e:	b084      	sub	sp, #16
	command[1]=t_command;
 8004e60:	2402      	movs	r4, #2
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004e62:	250f      	movs	r5, #15
	command[0]=0x00;
 8004e64:	2600      	movs	r6, #0
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004e66:	4623      	mov	r3, r4
 8004e68:	aa03      	add	r2, sp, #12
 8004e6a:	9500      	str	r5, [sp, #0]
 8004e6c:	2178      	movs	r1, #120	; 0x78
	 oled_I2C = handler;
 8004e6e:	6038      	str	r0, [r7, #0]
	command[1]=t_command;
 8004e70:	f88d 400d 	strb.w	r4, [sp, #13]
	command[0]=0x00;
 8004e74:	f88d 600c 	strb.w	r6, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004e78:	f7fc ff72 	bl	8001d60 <HAL_I2C_Master_Transmit>
 8004e7c:	4623      	mov	r3, r4
 8004e7e:	aa03      	add	r2, sp, #12
 8004e80:	6838      	ldr	r0, [r7, #0]
 8004e82:	9500      	str	r5, [sp, #0]
 8004e84:	2178      	movs	r1, #120	; 0x78
	command[0]=0x00;
 8004e86:	f88d 600c 	strb.w	r6, [sp, #12]
	command[1]=t_command;
 8004e8a:	f88d 500d 	strb.w	r5, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004e8e:	f7fc ff67 	bl	8001d60 <HAL_I2C_Master_Transmit>
}

void oled_power(bool state){
	if(state == true){
		oled_writeCommand(DisplayON);
		HAL_Delay(10);
 8004e92:	200a      	movs	r0, #10
 8004e94:	f7fb fee0 	bl	8000c58 <HAL_Delay>
	command[1]=t_command;
 8004e98:	f04f 0801 	mov.w	r8, #1
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004e9c:	4623      	mov	r3, r4
 8004e9e:	aa03      	add	r2, sp, #12
 8004ea0:	6838      	ldr	r0, [r7, #0]
 8004ea2:	9500      	str	r5, [sp, #0]
 8004ea4:	2178      	movs	r1, #120	; 0x78
	command[0]=0x00;
 8004ea6:	f88d 600c 	strb.w	r6, [sp, #12]
	command[1]=t_command;
 8004eaa:	f88d 800d 	strb.w	r8, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004eae:	f7fc ff57 	bl	8001d60 <HAL_I2C_Master_Transmit>
	 oled_contrast(0xFF);
 8004eb2:	20ff      	movs	r0, #255	; 0xff
 8004eb4:	f7ff ff78 	bl	8004da8 <oled_contrast>
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004eb8:	6838      	ldr	r0, [r7, #0]
 8004eba:	9500      	str	r5, [sp, #0]
 8004ebc:	4623      	mov	r3, r4
 8004ebe:	aa03      	add	r2, sp, #12
 8004ec0:	2178      	movs	r1, #120	; 0x78
	command[1]=t_command;
 8004ec2:	f88d 800d 	strb.w	r8, [sp, #13]
	command[0]=0x00;
 8004ec6:	f88d 600c 	strb.w	r6, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004eca:	f7fc ff49 	bl	8001d60 <HAL_I2C_Master_Transmit>
 8004ece:	4623      	mov	r3, r4
 8004ed0:	6838      	ldr	r0, [r7, #0]
 8004ed2:	9500      	str	r5, [sp, #0]
 8004ed4:	aa03      	add	r2, sp, #12
 8004ed6:	2178      	movs	r1, #120	; 0x78
	command[1]=t_command;
 8004ed8:	240c      	movs	r4, #12
	command[0]=0x00;
 8004eda:	f88d 600c 	strb.w	r6, [sp, #12]
	command[1]=t_command;
 8004ede:	f88d 400d 	strb.w	r4, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004ee2:	f7fc ff3d 	bl	8001d60 <HAL_I2C_Master_Transmit>
			displayon << 2 |
			cursoron  << 1 |
			blinkon   << 0;

	oled_writeCommand(command[0]);
	HAL_Delay(10);
 8004ee6:	200a      	movs	r0, #10
 8004ee8:	f7fb feb6 	bl	8000c58 <HAL_Delay>
}
 8004eec:	b004      	add	sp, #16
 8004eee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ef2:	bf00      	nop
 8004ef4:	200002e8 	.word	0x200002e8

08004ef8 <oled_clear>:
void oled_clear(){
 8004ef8:	b530      	push	{r4, r5, lr}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004efa:	4b09      	ldr	r3, [pc, #36]	; (8004f20 <oled_clear+0x28>)
void oled_clear(){
 8004efc:	b085      	sub	sp, #20
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004efe:	6818      	ldr	r0, [r3, #0]
 8004f00:	230f      	movs	r3, #15
 8004f02:	9300      	str	r3, [sp, #0]
	command[0]=0x00;
 8004f04:	2500      	movs	r5, #0
	command[1]=t_command;
 8004f06:	2401      	movs	r4, #1
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f08:	2302      	movs	r3, #2
 8004f0a:	aa03      	add	r2, sp, #12
 8004f0c:	2178      	movs	r1, #120	; 0x78
	command[0]=0x00;
 8004f0e:	f88d 500c 	strb.w	r5, [sp, #12]
	command[1]=t_command;
 8004f12:	f88d 400d 	strb.w	r4, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f16:	f7fc ff23 	bl	8001d60 <HAL_I2C_Master_Transmit>
}
 8004f1a:	b005      	add	sp, #20
 8004f1c:	bd30      	pop	{r4, r5, pc}
 8004f1e:	bf00      	nop
 8004f20:	200002e8 	.word	0x200002e8

08004f24 <oled_setcursor>:
  * @brief  Jnu
  * @param  column	0~1
  * @param  row		0~15
  * @retval none
  */
void oled_setcursor(int column,int row){
 8004f24:	b530      	push	{r4, r5, lr}
 8004f26:	b085      	sub	sp, #20
	if(column==0 && row<16){
 8004f28:	b990      	cbnz	r0, 8004f50 <oled_setcursor+0x2c>
 8004f2a:	290f      	cmp	r1, #15
 8004f2c:	dd25      	ble.n	8004f7a <oled_setcursor+0x56>
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f2e:	4b1b      	ldr	r3, [pc, #108]	; (8004f9c <oled_setcursor+0x78>)
 8004f30:	6818      	ldr	r0, [r3, #0]
 8004f32:	230f      	movs	r3, #15
 8004f34:	9300      	str	r3, [sp, #0]
	command[0]=0x00;
 8004f36:	2500      	movs	r5, #0
	command[1]=t_command;
 8004f38:	2480      	movs	r4, #128	; 0x80
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f3a:	2302      	movs	r3, #2
 8004f3c:	aa03      	add	r2, sp, #12
 8004f3e:	2178      	movs	r1, #120	; 0x78
	command[0]=0x00;
 8004f40:	f88d 500c 	strb.w	r5, [sp, #12]
	command[1]=t_command;
 8004f44:	f88d 400d 	strb.w	r4, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f48:	f7fc ff0a 	bl	8001d60 <HAL_I2C_Master_Transmit>
		oled_writeCommand(0xA0+row);
	}
	else{
		oled_writeCommand(0x80);
	}
}
 8004f4c:	b005      	add	sp, #20
 8004f4e:	bd30      	pop	{r4, r5, pc}
	else if(column==1 && row<16){
 8004f50:	2801      	cmp	r0, #1
 8004f52:	d1ec      	bne.n	8004f2e <oled_setcursor+0xa>
 8004f54:	290f      	cmp	r1, #15
 8004f56:	dcea      	bgt.n	8004f2e <oled_setcursor+0xa>
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f58:	4b10      	ldr	r3, [pc, #64]	; (8004f9c <oled_setcursor+0x78>)
 8004f5a:	6818      	ldr	r0, [r3, #0]
 8004f5c:	230f      	movs	r3, #15
		oled_writeCommand(0xA0+row);
 8004f5e:	f1a1 0460 	sub.w	r4, r1, #96	; 0x60
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f62:	9300      	str	r3, [sp, #0]
	command[0]=0x00;
 8004f64:	2500      	movs	r5, #0
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f66:	2302      	movs	r3, #2
 8004f68:	aa03      	add	r2, sp, #12
 8004f6a:	2178      	movs	r1, #120	; 0x78
	command[1]=t_command;
 8004f6c:	f88d 400d 	strb.w	r4, [sp, #13]
	command[0]=0x00;
 8004f70:	f88d 500c 	strb.w	r5, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f74:	f7fc fef4 	bl	8001d60 <HAL_I2C_Master_Transmit>
 8004f78:	e7e8      	b.n	8004f4c <oled_setcursor+0x28>
 8004f7a:	4b08      	ldr	r3, [pc, #32]	; (8004f9c <oled_setcursor+0x78>)
	command[0]=0x00;
 8004f7c:	f88d 000c 	strb.w	r0, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f80:	6818      	ldr	r0, [r3, #0]
 8004f82:	230f      	movs	r3, #15
		oled_writeCommand(0x80+row);
 8004f84:	f1a1 0480 	sub.w	r4, r1, #128	; 0x80
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f88:	9300      	str	r3, [sp, #0]
 8004f8a:	aa03      	add	r2, sp, #12
 8004f8c:	2302      	movs	r3, #2
 8004f8e:	2178      	movs	r1, #120	; 0x78
	command[1]=t_command;
 8004f90:	f88d 400d 	strb.w	r4, [sp, #13]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004f94:	f7fc fee4 	bl	8001d60 <HAL_I2C_Master_Transmit>
}
 8004f98:	b005      	add	sp, #20
 8004f9a:	bd30      	pop	{r4, r5, pc}
 8004f9c:	200002e8 	.word	0x200002e8

08004fa0 <oled_returnhome>:

void oled_returnhome(){
 8004fa0:	b530      	push	{r4, r5, lr}
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004fa2:	4b09      	ldr	r3, [pc, #36]	; (8004fc8 <oled_returnhome+0x28>)
void oled_returnhome(){
 8004fa4:	b085      	sub	sp, #20
	command[1]=t_command;
 8004fa6:	2402      	movs	r4, #2
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004fa8:	220f      	movs	r2, #15
 8004faa:	6818      	ldr	r0, [r3, #0]
 8004fac:	9200      	str	r2, [sp, #0]
 8004fae:	4623      	mov	r3, r4
	command[0]=0x00;
 8004fb0:	2500      	movs	r5, #0
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004fb2:	aa03      	add	r2, sp, #12
 8004fb4:	2178      	movs	r1, #120	; 0x78
	command[1]=t_command;
 8004fb6:	f88d 400d 	strb.w	r4, [sp, #13]
	command[0]=0x00;
 8004fba:	f88d 500c 	strb.w	r5, [sp, #12]
	HAL_I2C_Master_Transmit(oled_I2C,I2C_ADDRESS,(uint8_t*)command,2,0xF);
 8004fbe:	f7fc fecf 	bl	8001d60 <HAL_I2C_Master_Transmit>
	oled_writeCommand(ReturnHome);
}
 8004fc2:	b005      	add	sp, #20
 8004fc4:	bd30      	pop	{r4, r5, pc}
 8004fc6:	bf00      	nop
 8004fc8:	200002e8 	.word	0x200002e8

08004fcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004fcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004fce:	b09f      	sub	sp, #124	; 0x7c
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004fd0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8004fd4:	2703      	movs	r7, #3
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004fd6:	2600      	movs	r6, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004fd8:	2501      	movs	r5, #1
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8004fda:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004fdc:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004fde:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004fe2:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8004fe4:	9705      	str	r7, [sp, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004fe6:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004fe8:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8004fea:	9607      	str	r6, [sp, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004fec:	9509      	str	r5, [sp, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8004fee:	910a      	str	r1, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004ff0:	940c      	str	r4, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8004ff2:	920e      	str	r2, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004ff4:	f7fd f8ca 	bl	800218c <HAL_RCC_OscConfig>
 8004ff8:	b100      	cbz	r0, 8004ffc <SystemClock_Config+0x30>
 8004ffa:	e7fe      	b.n	8004ffa <SystemClock_Config+0x2e>
 8004ffc:	4603      	mov	r3, r0
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8004ffe:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005002:	4621      	mov	r1, r4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005004:	250f      	movs	r5, #15
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005006:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005008:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800500a:	9304      	str	r3, [sp, #16]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800500c:	9401      	str	r4, [sp, #4]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800500e:	9500      	str	r5, [sp, #0]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005010:	9203      	str	r2, [sp, #12]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005012:	f7fd fb8d 	bl	8002730 <HAL_RCC_ClockConfig>
 8005016:	4603      	mov	r3, r0
 8005018:	b100      	cbz	r0, 800501c <SystemClock_Config+0x50>
 800501a:	e7fe      	b.n	800501a <SystemClock_Config+0x4e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800501c:	f243 022f 	movw	r2, #12335	; 0x302f
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
  PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005020:	a80f      	add	r0, sp, #60	; 0x3c
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8005022:	9311      	str	r3, [sp, #68]	; 0x44
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8005024:	9312      	str	r3, [sp, #72]	; 0x48
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8005026:	9313      	str	r3, [sp, #76]	; 0x4c
  PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8005028:	9314      	str	r3, [sp, #80]	; 0x50
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 800502a:	9316      	str	r3, [sp, #88]	; 0x58
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 800502c:	931b      	str	r3, [sp, #108]	; 0x6c
  PeriphClkInit.Tim8ClockSelection = RCC_TIM8CLK_HCLK;
 800502e:	931c      	str	r3, [sp, #112]	; 0x70
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8005030:	920f      	str	r2, [sp, #60]	; 0x3c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8005032:	f7fd fcc3 	bl	80029bc <HAL_RCCEx_PeriphCLKConfig>
 8005036:	4604      	mov	r4, r0
 8005038:	b100      	cbz	r0, 800503c <SystemClock_Config+0x70>
 800503a:	e7fe      	b.n	800503a <SystemClock_Config+0x6e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800503c:	f7fd fc88 	bl	8002950 <HAL_RCC_GetHCLKFreq>
 8005040:	4b08      	ldr	r3, [pc, #32]	; (8005064 <SystemClock_Config+0x98>)
 8005042:	fba3 3000 	umull	r3, r0, r3, r0
 8005046:	0980      	lsrs	r0, r0, #6
 8005048:	f7fc fb16 	bl	8001678 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800504c:	2004      	movs	r0, #4
 800504e:	f7fc fb2d 	bl	80016ac <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8005052:	4622      	mov	r2, r4
 8005054:	4621      	mov	r1, r4
 8005056:	f04f 30ff 	mov.w	r0, #4294967295
 800505a:	f7fc facb 	bl	80015f4 <HAL_NVIC_SetPriority>
}
 800505e:	b01f      	add	sp, #124	; 0x7c
 8005060:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005062:	bf00      	nop
 8005064:	10624dd3 	.word	0x10624dd3

08005068 <main_run>:

/* USER CODE BEGIN 4 */


void main_run(){
 8005068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800506c:	ed2d 8b02 	vpush	{d8}
 8005070:	b085      	sub	sp, #20
		float calc=0;
		uint16_t digree_now;
		digree_now=line_get_data_poorly_made();
 8005072:	f002 fe55 	bl	8007d20 <line_get_data_poorly_made>
 8005076:	4604      	mov	r4, r0
		if(line_get_marker()==10){
 8005078:	f002 fdc6 	bl	8007c08 <line_get_marker>
			marker_count_data++;
 800507c:	4d94      	ldr	r5, [pc, #592]	; (80052d0 <main_run+0x268>)
		if(line_get_marker()==10){
 800507e:	280a      	cmp	r0, #10
			marker_count_data++;
 8005080:	782e      	ldrb	r6, [r5, #0]
		if(line_get_marker()==10){
 8005082:	f000 8095 	beq.w	80051b0 <main_run+0x148>
		}
		if(marker_count_data>=10){
 8005086:	2e09      	cmp	r6, #9
 8005088:	d904      	bls.n	8005094 <main_run+0x2c>
			shyuukai=1;
 800508a:	4b92      	ldr	r3, [pc, #584]	; (80052d4 <main_run+0x26c>)
 800508c:	2201      	movs	r2, #1
			marker_count_data=0;
 800508e:	2600      	movs	r6, #0
			shyuukai=1;
 8005090:	701a      	strb	r2, [r3, #0]
			marker_count_data=0;
 8005092:	702e      	strb	r6, [r5, #0]
		}
		if(marker_count_data_ != marker_count_data){
 8005094:	f8df a26c 	ldr.w	sl, [pc, #620]	; 8005304 <main_run+0x29c>
 8005098:	f89a 3000 	ldrb.w	r3, [sl]
 800509c:	42b3      	cmp	r3, r6
 800509e:	d005      	beq.n	80050ac <main_run+0x44>
			marker_count_data_=marker_count_data;
 			 TIM3->CNT=30000;
 80050a0:	4b8d      	ldr	r3, [pc, #564]	; (80052d8 <main_run+0x270>)
			marker_count_data_=marker_count_data;
 80050a2:	f88a 6000 	strb.w	r6, [sl]
 			 TIM3->CNT=30000;
 80050a6:	f247 5230 	movw	r2, #30000	; 0x7530
 80050aa:	625a      	str	r2, [r3, #36]	; 0x24
		}

	  if(digree_now<360){
 80050ac:	f5b4 7fb4 	cmp.w	r4, #360	; 0x168
 80050b0:	d26f      	bcs.n	8005192 <main_run+0x12a>
		  if(marker_count_data==1 ){//WI
 80050b2:	2e01      	cmp	r6, #1
 80050b4:	f000 82d8 	beq.w	8005668 <main_run+0x600>
			  }
			  else{
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
			  }
		  }
		  if(marker_count_data==2){//WI
 80050b8:	2e02      	cmp	r6, #2
 80050ba:	f000 80ec 	beq.w	8005296 <main_run+0x22e>
			  }
			  else{
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
			  }
		  }
		  if(marker_count_data==3){//
 80050be:	2e03      	cmp	r6, #3
 80050c0:	f000 8395 	beq.w	80057ee <main_run+0x786>
					 }
				 }

		  }

		  if(marker_count_data==5){//EWI
 80050c4:	2e05      	cmp	r6, #5
 80050c6:	f000 811f 	beq.w	8005308 <main_run+0x2a0>
			  }
			  else{
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
			  }
		  }
		  if(marker_count_data==6){//WI
 80050ca:	2e06      	cmp	r6, #6
 80050cc:	f000 813a 	beq.w	8005344 <main_run+0x2dc>
			  }
			  else{
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
			  }
		  }
		  if(marker_count_data==7){//EWI
 80050d0:	2e07      	cmp	r6, #7
 80050d2:	f000 8155 	beq.w	8005380 <main_run+0x318>
			  else{
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
			  }
		  }

		  if(marker_count_data==8){//WI
 80050d6:	2e08      	cmp	r6, #8
 80050d8:	f000 8170 	beq.w	80053bc <main_run+0x354>
			  else{
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
			  }
		  }

		  if(marker_count_data==9){//
 80050dc:	2e09      	cmp	r6, #9
 80050de:	f000 818b 	beq.w	80053f8 <main_run+0x390>
					 }
				 }
		  }


			  if(marker_count_data<3 ||marker_count_data==10){//0i
 80050e2:	2e02      	cmp	r6, #2
 80050e4:	d825      	bhi.n	8005132 <main_run+0xca>
			  	  if(digree_now<180){
 80050e6:	2cb3      	cmp	r4, #179	; 0xb3
 80050e8:	d866      	bhi.n	80051b8 <main_run+0x150>
				  calc=digree_now*(sqrt(digree_now*2))/16;
 80050ea:	0060      	lsls	r0, r4, #1
 80050ec:	f7fb f9be 	bl	800046c <__aeabi_i2d>
 80050f0:	ec41 0b10 	vmov	d0, r0, r1
 80050f4:	f004 fce8 	bl	8009ac8 <sqrt>
				  if(digree_now==90){calc=90;}
 80050f8:	2c5a      	cmp	r4, #90	; 0x5a
				  calc=digree_now*(sqrt(digree_now*2))/16;
 80050fa:	eeb0 8a40 	vmov.f32	s16, s0
 80050fe:	eef0 8a60 	vmov.f32	s17, s1
				  if(digree_now==90){calc=90;}
 8005102:	f000 80c6 	beq.w	8005292 <main_run+0x22a>
				  calc=digree_now*(sqrt(digree_now*2))/16;
 8005106:	4620      	mov	r0, r4
 8005108:	f7fb f9b0 	bl	800046c <__aeabi_i2d>
 800510c:	2200      	movs	r2, #0
 800510e:	4b73      	ldr	r3, [pc, #460]	; (80052dc <main_run+0x274>)
 8005110:	f7fb fa12 	bl	8000538 <__aeabi_dmul>
 8005114:	ec53 2b18 	vmov	r2, r3, d8
 8005118:	f7fb fa0e 	bl	8000538 <__aeabi_dmul>
 800511c:	f7fb fd04 	bl	8000b28 <__aeabi_d2f>
 8005120:	ee07 0a90 	vmov	s15, r0
 8005124:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005128:	edcd 7a02 	vstr	s15, [sp, #8]
 800512c:	f8bd 6008 	ldrh.w	r6, [sp, #8]
 8005130:	e06a      	b.n	8005208 <main_run+0x1a0>
			  if(marker_count_data<3 ||marker_count_data==10){//0i
 8005132:	2e0a      	cmp	r6, #10
 8005134:	d0d7      	beq.n	80050e6 <main_run+0x7e>
					  HOUI_Correction(0);
					  motor_move(125,(uint16_t)(360.0-calc),800);
			  	  }
			  }
			  else{
				  if(digree_now<180){//180i
 8005136:	2cb3      	cmp	r4, #179	; 0xb3
 8005138:	f240 8087 	bls.w	800524a <main_run+0x1e2>
				  if(digree_now==90){calc=90;}
				  HOUI_Correction(180);
				  motor_move(125,(uint16_t)calc,800);
			  	  }
			  	  else{
					  calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 800513c:	f5c4 76b4 	rsb	r6, r4, #360	; 0x168
 8005140:	0070      	lsls	r0, r6, #1
 8005142:	f7fb f993 	bl	800046c <__aeabi_i2d>
 8005146:	ec41 0b10 	vmov	d0, r0, r1
 800514a:	f004 fcbd 	bl	8009ac8 <sqrt>
					  if(digree_now==270){calc=270;}
 800514e:	f5b4 7f87 	cmp.w	r4, #270	; 0x10e
					  calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005152:	eeb0 8a40 	vmov.f32	s16, s0
 8005156:	eef0 8a60 	vmov.f32	s17, s1
					  if(digree_now==270){calc=270;}
 800515a:	f000 8522 	beq.w	8005ba2 <main_run+0xb3a>
					  calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 800515e:	4630      	mov	r0, r6
 8005160:	f7fb f984 	bl	800046c <__aeabi_i2d>
 8005164:	2200      	movs	r2, #0
 8005166:	4b5d      	ldr	r3, [pc, #372]	; (80052dc <main_run+0x274>)
 8005168:	f7fb f9e6 	bl	8000538 <__aeabi_dmul>
 800516c:	ec53 2b18 	vmov	r2, r3, d8
 8005170:	f7fb f9e2 	bl	8000538 <__aeabi_dmul>
 8005174:	f7fb fcd8 	bl	8000b28 <__aeabi_d2f>
 8005178:	f7fb f98a 	bl	8000490 <__aeabi_f2d>
 800517c:	4602      	mov	r2, r0
 800517e:	460b      	mov	r3, r1
 8005180:	2000      	movs	r0, #0
 8005182:	4957      	ldr	r1, [pc, #348]	; (80052e0 <main_run+0x278>)
 8005184:	f7fb f824 	bl	80001d0 <__aeabi_dsub>
 8005188:	f7fb fcae 	bl	8000ae8 <__aeabi_d2uiz>
 800518c:	b286      	uxth	r6, r0
					  HOUI_Correction(180);
 800518e:	20b4      	movs	r0, #180	; 0xb4
 8005190:	e03b      	b.n	800520a <main_run+0x1a2>
				  xprintf(" m3=%d", TIM8->CNT);
				  xprintf(" count=%d",marker_count_data);
				  xprintf(" digree=%d\r\n",digree_now);

	  }
	  else{motor_move(0,0,0);}
 8005192:	2200      	movs	r2, #0
 8005194:	4611      	mov	r1, r2
 8005196:	4610      	mov	r0, r2
 8005198:	f002 f826 	bl	80071e8 <motor_move>
	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 800519c:	4851      	ldr	r0, [pc, #324]	; (80052e4 <main_run+0x27c>)
 800519e:	f44f 6180 	mov.w	r1, #1024	; 0x400

}
 80051a2:	b005      	add	sp, #20
 80051a4:	ecbd 8b02 	vpop	{d8}
 80051a8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 80051ac:	f7fc bc5e 	b.w	8001a6c <HAL_GPIO_TogglePin>
			marker_count_data++;
 80051b0:	3601      	adds	r6, #1
 80051b2:	b2f6      	uxtb	r6, r6
 80051b4:	702e      	strb	r6, [r5, #0]
 80051b6:	e766      	b.n	8005086 <main_run+0x1e>
					  calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80051b8:	f5c4 76b4 	rsb	r6, r4, #360	; 0x168
 80051bc:	0070      	lsls	r0, r6, #1
 80051be:	f7fb f955 	bl	800046c <__aeabi_i2d>
 80051c2:	ec41 0b10 	vmov	d0, r0, r1
 80051c6:	f004 fc7f 	bl	8009ac8 <sqrt>
					  if(digree_now==270){calc=270;}
 80051ca:	f5b4 7f87 	cmp.w	r4, #270	; 0x10e
					  calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80051ce:	eeb0 8a40 	vmov.f32	s16, s0
 80051d2:	eef0 8a60 	vmov.f32	s17, s1
					  if(digree_now==270){calc=270;}
 80051d6:	d05c      	beq.n	8005292 <main_run+0x22a>
					  calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80051d8:	4630      	mov	r0, r6
 80051da:	f7fb f947 	bl	800046c <__aeabi_i2d>
 80051de:	2200      	movs	r2, #0
 80051e0:	4b3e      	ldr	r3, [pc, #248]	; (80052dc <main_run+0x274>)
 80051e2:	f7fb f9a9 	bl	8000538 <__aeabi_dmul>
 80051e6:	ec53 2b18 	vmov	r2, r3, d8
 80051ea:	f7fb f9a5 	bl	8000538 <__aeabi_dmul>
 80051ee:	f7fb fc9b 	bl	8000b28 <__aeabi_d2f>
 80051f2:	f7fb f94d 	bl	8000490 <__aeabi_f2d>
 80051f6:	4602      	mov	r2, r0
 80051f8:	460b      	mov	r3, r1
 80051fa:	2000      	movs	r0, #0
 80051fc:	4938      	ldr	r1, [pc, #224]	; (80052e0 <main_run+0x278>)
 80051fe:	f7fa ffe7 	bl	80001d0 <__aeabi_dsub>
 8005202:	f7fb fc71 	bl	8000ae8 <__aeabi_d2uiz>
 8005206:	b286      	uxth	r6, r0
					  HOUI_Correction(0);
 8005208:	2000      	movs	r0, #0
					  HOUI_Correction(180);
 800520a:	f002 fb87 	bl	800791c <HOUI_Correction>
					  motor_move(125,(uint16_t)(360.0-calc),800);
 800520e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005212:	4631      	mov	r1, r6
 8005214:	207d      	movs	r0, #125	; 0x7d
 8005216:	f001 ffe7 	bl	80071e8 <motor_move>
				  xprintf(" m1=%d", TIM3->CNT);
 800521a:	4b2f      	ldr	r3, [pc, #188]	; (80052d8 <main_run+0x270>)
 800521c:	4832      	ldr	r0, [pc, #200]	; (80052e8 <main_run+0x280>)
 800521e:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005220:	f004 fbae 	bl	8009980 <xprintf>
				  xprintf(" m2=%d", TIM4->CNT);
 8005224:	4b31      	ldr	r3, [pc, #196]	; (80052ec <main_run+0x284>)
 8005226:	4832      	ldr	r0, [pc, #200]	; (80052f0 <main_run+0x288>)
 8005228:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800522a:	f004 fba9 	bl	8009980 <xprintf>
				  xprintf(" m3=%d", TIM8->CNT);
 800522e:	4b31      	ldr	r3, [pc, #196]	; (80052f4 <main_run+0x28c>)
 8005230:	4831      	ldr	r0, [pc, #196]	; (80052f8 <main_run+0x290>)
 8005232:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005234:	f004 fba4 	bl	8009980 <xprintf>
				  xprintf(" count=%d",marker_count_data);
 8005238:	7829      	ldrb	r1, [r5, #0]
 800523a:	4830      	ldr	r0, [pc, #192]	; (80052fc <main_run+0x294>)
 800523c:	f004 fba0 	bl	8009980 <xprintf>
				  xprintf(" digree=%d\r\n",digree_now);
 8005240:	4621      	mov	r1, r4
 8005242:	482f      	ldr	r0, [pc, #188]	; (8005300 <main_run+0x298>)
 8005244:	f004 fb9c 	bl	8009980 <xprintf>
 8005248:	e7a8      	b.n	800519c <main_run+0x134>
				  calc=digree_now*(sqrt(digree_now*2))/16;
 800524a:	0060      	lsls	r0, r4, #1
 800524c:	f7fb f90e 	bl	800046c <__aeabi_i2d>
 8005250:	ec41 0b10 	vmov	d0, r0, r1
 8005254:	f004 fc38 	bl	8009ac8 <sqrt>
				  if(digree_now==90){calc=90;}
 8005258:	2c5a      	cmp	r4, #90	; 0x5a
				  calc=digree_now*(sqrt(digree_now*2))/16;
 800525a:	eeb0 8a40 	vmov.f32	s16, s0
 800525e:	eef0 8a60 	vmov.f32	s17, s1
				  if(digree_now==90){calc=90;}
 8005262:	f000 849e 	beq.w	8005ba2 <main_run+0xb3a>
				  calc=digree_now*(sqrt(digree_now*2))/16;
 8005266:	4620      	mov	r0, r4
 8005268:	f7fb f900 	bl	800046c <__aeabi_i2d>
 800526c:	2200      	movs	r2, #0
 800526e:	4b1b      	ldr	r3, [pc, #108]	; (80052dc <main_run+0x274>)
 8005270:	f7fb f962 	bl	8000538 <__aeabi_dmul>
 8005274:	ec53 2b18 	vmov	r2, r3, d8
 8005278:	f7fb f95e 	bl	8000538 <__aeabi_dmul>
 800527c:	f7fb fc54 	bl	8000b28 <__aeabi_d2f>
 8005280:	ee07 0a90 	vmov	s15, r0
 8005284:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005288:	edcd 7a02 	vstr	s15, [sp, #8]
 800528c:	f8bd 6008 	ldrh.w	r6, [sp, #8]
 8005290:	e77d      	b.n	800518e <main_run+0x126>
 8005292:	265a      	movs	r6, #90	; 0x5a
 8005294:	e7b8      	b.n	8005208 <main_run+0x1a0>
			  if((TIM3->CNT)>29700 && (TIM3->CNT)<29830){
 8005296:	4b10      	ldr	r3, [pc, #64]	; (80052d8 <main_run+0x270>)
 8005298:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800529a:	f247 4204 	movw	r2, #29700	; 0x7404
 800529e:	4291      	cmp	r1, r2
 80052a0:	d905      	bls.n	80052ae <main_run+0x246>
 80052a2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80052a4:	f247 4385 	movw	r3, #29829	; 0x7485
 80052a8:	429a      	cmp	r2, r3
 80052aa:	f240 8581 	bls.w	8005db0 <main_run+0xd48>
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 80052ae:	f242 73b6 	movw	r3, #10166	; 0x27b6
 80052b2:	9300      	str	r3, [sp, #0]
 80052b4:	22b4      	movs	r2, #180	; 0xb4
 80052b6:	f241 23e1 	movw	r3, #4833	; 0x12e1
 80052ba:	2100      	movs	r1, #0
 80052bc:	205a      	movs	r0, #90	; 0x5a
 80052be:	f7fe ff9b 	bl	80041f8 <map_a>
 80052c2:	b281      	uxth	r1, r0
 80052c4:	2000      	movs	r0, #0
 80052c6:	f7fe fea9 	bl	800401c <ics_set_pos1>
 80052ca:	782e      	ldrb	r6, [r5, #0]
 80052cc:	e6f7      	b.n	80050be <main_run+0x56>
 80052ce:	bf00      	nop
 80052d0:	20000116 	.word	0x20000116
 80052d4:	20000098 	.word	0x20000098
 80052d8:	40000400 	.word	0x40000400
 80052dc:	3fb00000 	.word	0x3fb00000
 80052e0:	40768000 	.word	0x40768000
 80052e4:	48000c00 	.word	0x48000c00
 80052e8:	0800aeb8 	.word	0x0800aeb8
 80052ec:	40000800 	.word	0x40000800
 80052f0:	0800aec0 	.word	0x0800aec0
 80052f4:	40013400 	.word	0x40013400
 80052f8:	0800aec8 	.word	0x0800aec8
 80052fc:	0800aed0 	.word	0x0800aed0
 8005300:	0800aedc 	.word	0x0800aedc
 8005304:	20000206 	.word	0x20000206
			  if((TIM3->CNT)>29600 && (TIM3->CNT)<30000){
 8005308:	4bd2      	ldr	r3, [pc, #840]	; (8005654 <main_run+0x5ec>)
 800530a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800530c:	f247 32a0 	movw	r2, #29600	; 0x73a0
 8005310:	4291      	cmp	r1, r2
 8005312:	d905      	bls.n	8005320 <main_run+0x2b8>
 8005314:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005316:	f247 532f 	movw	r3, #29999	; 0x752f
 800531a:	429a      	cmp	r2, r3
 800531c:	f240 858e 	bls.w	8005e3c <main_run+0xdd4>
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8005320:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8005324:	9300      	str	r3, [sp, #0]
 8005326:	22b4      	movs	r2, #180	; 0xb4
 8005328:	f241 23e1 	movw	r3, #4833	; 0x12e1
 800532c:	2100      	movs	r1, #0
 800532e:	205a      	movs	r0, #90	; 0x5a
 8005330:	f7fe ff62 	bl	80041f8 <map_a>
 8005334:	b281      	uxth	r1, r0
 8005336:	2000      	movs	r0, #0
 8005338:	f7fe fe70 	bl	800401c <ics_set_pos1>
 800533c:	782e      	ldrb	r6, [r5, #0]
		  if(marker_count_data==6){//WI
 800533e:	2e06      	cmp	r6, #6
 8005340:	f47f aec6 	bne.w	80050d0 <main_run+0x68>
			  if((TIM3->CNT)>29600 && (TIM3->CNT)<30000){
 8005344:	4bc3      	ldr	r3, [pc, #780]	; (8005654 <main_run+0x5ec>)
 8005346:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005348:	f247 32a0 	movw	r2, #29600	; 0x73a0
 800534c:	4291      	cmp	r1, r2
 800534e:	d905      	bls.n	800535c <main_run+0x2f4>
 8005350:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005352:	f247 532f 	movw	r3, #29999	; 0x752f
 8005356:	429a      	cmp	r2, r3
 8005358:	f240 8566 	bls.w	8005e28 <main_run+0xdc0>
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 800535c:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8005360:	9300      	str	r3, [sp, #0]
 8005362:	22b4      	movs	r2, #180	; 0xb4
 8005364:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8005368:	2100      	movs	r1, #0
 800536a:	205a      	movs	r0, #90	; 0x5a
 800536c:	f7fe ff44 	bl	80041f8 <map_a>
 8005370:	b281      	uxth	r1, r0
 8005372:	2000      	movs	r0, #0
 8005374:	f7fe fe52 	bl	800401c <ics_set_pos1>
 8005378:	782e      	ldrb	r6, [r5, #0]
		  if(marker_count_data==7){//EWI
 800537a:	2e07      	cmp	r6, #7
 800537c:	f47f aeab 	bne.w	80050d6 <main_run+0x6e>
			  if((TIM3->CNT)>29600 && (TIM3->CNT)<30000){
 8005380:	4bb4      	ldr	r3, [pc, #720]	; (8005654 <main_run+0x5ec>)
 8005382:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8005384:	f247 32a0 	movw	r2, #29600	; 0x73a0
 8005388:	4291      	cmp	r1, r2
 800538a:	d905      	bls.n	8005398 <main_run+0x330>
 800538c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800538e:	f247 532f 	movw	r3, #29999	; 0x752f
 8005392:	429a      	cmp	r2, r3
 8005394:	f240 8520 	bls.w	8005dd8 <main_run+0xd70>
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8005398:	f242 73b6 	movw	r3, #10166	; 0x27b6
 800539c:	9300      	str	r3, [sp, #0]
 800539e:	22b4      	movs	r2, #180	; 0xb4
 80053a0:	f241 23e1 	movw	r3, #4833	; 0x12e1
 80053a4:	2100      	movs	r1, #0
 80053a6:	205a      	movs	r0, #90	; 0x5a
 80053a8:	f7fe ff26 	bl	80041f8 <map_a>
 80053ac:	b281      	uxth	r1, r0
 80053ae:	2000      	movs	r0, #0
 80053b0:	f7fe fe34 	bl	800401c <ics_set_pos1>
 80053b4:	782e      	ldrb	r6, [r5, #0]
		  if(marker_count_data==8){//WI
 80053b6:	2e08      	cmp	r6, #8
 80053b8:	f47f ae90 	bne.w	80050dc <main_run+0x74>
			  if((TIM3->CNT)>29600 && (TIM3->CNT)<30000){
 80053bc:	4ba5      	ldr	r3, [pc, #660]	; (8005654 <main_run+0x5ec>)
 80053be:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80053c0:	f247 32a0 	movw	r2, #29600	; 0x73a0
 80053c4:	4291      	cmp	r1, r2
 80053c6:	d905      	bls.n	80053d4 <main_run+0x36c>
 80053c8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80053ca:	f247 532f 	movw	r3, #29999	; 0x752f
 80053ce:	429a      	cmp	r2, r3
 80053d0:	f240 84f8 	bls.w	8005dc4 <main_run+0xd5c>
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 80053d4:	f242 73b6 	movw	r3, #10166	; 0x27b6
 80053d8:	9300      	str	r3, [sp, #0]
 80053da:	22b4      	movs	r2, #180	; 0xb4
 80053dc:	f241 23e1 	movw	r3, #4833	; 0x12e1
 80053e0:	2100      	movs	r1, #0
 80053e2:	205a      	movs	r0, #90	; 0x5a
 80053e4:	f7fe ff08 	bl	80041f8 <map_a>
 80053e8:	b281      	uxth	r1, r0
 80053ea:	2000      	movs	r0, #0
 80053ec:	f7fe fe16 	bl	800401c <ics_set_pos1>
 80053f0:	782e      	ldrb	r6, [r5, #0]
		  if(marker_count_data==9){//
 80053f2:	2e09      	cmp	r6, #9
 80053f4:	f47f ae75 	bne.w	80050e2 <main_run+0x7a>
			  while((TIM3->CNT)>29900){//Oo
 80053f8:	f8df b258 	ldr.w	fp, [pc, #600]	; 8005654 <main_run+0x5ec>
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80053fc:	4f96      	ldr	r7, [pc, #600]	; (8005658 <main_run+0x5f0>)
 80053fe:	2600      	movs	r6, #0
			  while((TIM3->CNT)>29900){//Oo
 8005400:	f8db 2024 	ldr.w	r2, [fp, #36]	; 0x24
 8005404:	f247 43cc 	movw	r3, #29900	; 0x74cc
 8005408:	429a      	cmp	r2, r3
 800540a:	d937      	bls.n	800547c <main_run+0x414>
				  digree_now=line_get_data_poorly_made();
 800540c:	f002 fc88 	bl	8007d20 <line_get_data_poorly_made>
 8005410:	4604      	mov	r4, r0
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005412:	f5c0 78b4 	rsb	r8, r0, #360	; 0x168
				  if(digree_now<180){
 8005416:	2cb3      	cmp	r4, #179	; 0xb3
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005418:	ea4f 0048 	mov.w	r0, r8, lsl #1
				  if(digree_now<180){
 800541c:	f200 8140 	bhi.w	80056a0 <main_run+0x638>
					 calc=digree_now*(sqrt(digree_now*2))/16;
 8005420:	0060      	lsls	r0, r4, #1
 8005422:	f7fb f823 	bl	800046c <__aeabi_i2d>
 8005426:	ec41 0b10 	vmov	d0, r0, r1
 800542a:	f004 fb4d 	bl	8009ac8 <sqrt>
					 HOUI_Correction(180);
 800542e:	20b4      	movs	r0, #180	; 0xb4
					 calc=digree_now*(sqrt(digree_now*2))/16;
 8005430:	ed8d 0b02 	vstr	d0, [sp, #8]
					 HOUI_Correction(180);
 8005434:	f002 fa72 	bl	800791c <HOUI_Correction>
					 calc=digree_now*(sqrt(digree_now*2))/16;
 8005438:	4620      	mov	r0, r4
 800543a:	f7fb f817 	bl	800046c <__aeabi_i2d>
 800543e:	4632      	mov	r2, r6
 8005440:	463b      	mov	r3, r7
 8005442:	f7fb f879 	bl	8000538 <__aeabi_dmul>
 8005446:	ed9d 0b02 	vldr	d0, [sp, #8]
 800544a:	ec53 2b10 	vmov	r2, r3, d0
 800544e:	f7fb f873 	bl	8000538 <__aeabi_dmul>
 8005452:	f7fb fb69 	bl	8000b28 <__aeabi_d2f>
					 motor_move(125,(uint16_t)calc,800);
 8005456:	ee07 0a90 	vmov	s15, r0
 800545a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800545e:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005462:	edcd 7a02 	vstr	s15, [sp, #8]
 8005466:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 800546a:	207d      	movs	r0, #125	; 0x7d
 800546c:	f001 febc 	bl	80071e8 <motor_move>
			  while((TIM3->CNT)>29900){//Oo
 8005470:	f8db 2024 	ldr.w	r2, [fp, #36]	; 0x24
 8005474:	f247 43cc 	movw	r3, #29900	; 0x74cc
 8005478:	429a      	cmp	r2, r3
 800547a:	d8c7      	bhi.n	800540c <main_run+0x3a4>
		  	  	 motor_move(0,0,0);
 800547c:	2200      	movs	r2, #0
 800547e:	4611      	mov	r1, r2
 8005480:	4610      	mov	r0, r2
				 TIM4->CNT=30000;
 8005482:	4e76      	ldr	r6, [pc, #472]	; (800565c <main_run+0x5f4>)
		  	  	 motor_move(0,0,0);
 8005484:	f001 feb0 	bl	80071e8 <motor_move>
				 TIM4->CNT=30000;
 8005488:	f247 5330 	movw	r3, #30000	; 0x7530
 800548c:	6273      	str	r3, [r6, #36]	; 0x24
				 while(TIM4->CNT>29530){//^
 800548e:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8005490:	f247 335a 	movw	r3, #29530	; 0x735a
 8005494:	429a      	cmp	r2, r3
 8005496:	d90e      	bls.n	80054b6 <main_run+0x44e>
					 HOUI_Correction(180);
 8005498:	20b4      	movs	r0, #180	; 0xb4
 800549a:	f002 fa3f 	bl	800791c <HOUI_Correction>
					 motor_move(125,270,500);
 800549e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80054a2:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80054a6:	207d      	movs	r0, #125	; 0x7d
 80054a8:	f001 fe9e 	bl	80071e8 <motor_move>
				 while(TIM4->CNT>29530){//^
 80054ac:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80054ae:	f247 335a 	movw	r3, #29530	; 0x735a
 80054b2:	429a      	cmp	r2, r3
 80054b4:	d8f0      	bhi.n	8005498 <main_run+0x430>
				 if(shyuukai==0){
 80054b6:	4b6a      	ldr	r3, [pc, #424]	; (8005660 <main_run+0x5f8>)
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	f000 8374 	beq.w	8005ba8 <main_run+0xb40>
				 ics_set_pos1(1,map_a(90,0,180,4833,10166));
 80054c0:	f242 73b6 	movw	r3, #10166	; 0x27b6
 80054c4:	22b4      	movs	r2, #180	; 0xb4
 80054c6:	9300      	str	r3, [sp, #0]
 80054c8:	2100      	movs	r1, #0
 80054ca:	f241 23e1 	movw	r3, #4833	; 0x12e1
 80054ce:	205a      	movs	r0, #90	; 0x5a
 80054d0:	f7fe fe92 	bl	80041f8 <map_a>
				 while(TIM4->CNT>29050){//[
 80054d4:	4e61      	ldr	r6, [pc, #388]	; (800565c <main_run+0x5f4>)
				 ics_set_pos1(1,map_a(90,0,180,4833,10166));
 80054d6:	b281      	uxth	r1, r0
 80054d8:	2001      	movs	r0, #1
 80054da:	f7fe fd9f 	bl	800401c <ics_set_pos1>
				 while(TIM4->CNT>29050){//[
 80054de:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80054e0:	f247 137a 	movw	r3, #29050	; 0x717a
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d91e      	bls.n	8005526 <main_run+0x4be>
						 HOUI_Correction(180);
 80054e8:	20b4      	movs	r0, #180	; 0xb4
 80054ea:	f002 fa17 	bl	800791c <HOUI_Correction>
						 motor_move(125,270,500);
 80054ee:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80054f2:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80054f6:	207d      	movs	r0, #125	; 0x7d
 80054f8:	f001 fe76 	bl	80071e8 <motor_move>
				 while(TIM4->CNT>29050){//[
 80054fc:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80054fe:	f247 137a 	movw	r3, #29050	; 0x717a
 8005502:	429a      	cmp	r2, r3
 8005504:	d8f0      	bhi.n	80054e8 <main_run+0x480>
					 while( line_get_data_poorly_made()>300){//
 8005506:	f002 fc0b 	bl	8007d20 <line_get_data_poorly_made>
 800550a:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
						 HOUI_Correction(180);
 800550e:	f04f 00b4 	mov.w	r0, #180	; 0xb4
					 while( line_get_data_poorly_made()>300){//
 8005512:	d90f      	bls.n	8005534 <main_run+0x4cc>
						 HOUI_Correction(180);
 8005514:	f002 fa02 	bl	800791c <HOUI_Correction>
						 motor_move(125,270,500);
 8005518:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800551c:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8005520:	207d      	movs	r0, #125	; 0x7d
 8005522:	f001 fe61 	bl	80071e8 <motor_move>
					 while( line_get_data_poorly_made()>300){//
 8005526:	f002 fbfb 	bl	8007d20 <line_get_data_poorly_made>
 800552a:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
						 HOUI_Correction(180);
 800552e:	f04f 00b4 	mov.w	r0, #180	; 0xb4
					 while( line_get_data_poorly_made()>300){//
 8005532:	d8ef      	bhi.n	8005514 <main_run+0x4ac>
					 motor1(1000,1000);
 8005534:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005538:	4608      	mov	r0, r1
 800553a:	f7fe fdb5 	bl	80040a8 <motor1>
					 motor2(1000,1000);
 800553e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005542:	4608      	mov	r0, r1
 8005544:	f7fe fde8 	bl	8004118 <motor2>
					 motor3(1000,1000);
 8005548:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800554c:	4608      	mov	r0, r1
 800554e:	f7fe fe1b 	bl	8004188 <motor3>
					 HAL_Delay(100);
 8005552:	2064      	movs	r0, #100	; 0x64
 8005554:	f7fb fb80 	bl	8000c58 <HAL_Delay>
				 HOUI_Correction(0);
 8005558:	2000      	movs	r0, #0
 800555a:	f002 f9df 	bl	800791c <HOUI_Correction>
		  		  servo(90,100,90,90);
 800555e:	235a      	movs	r3, #90	; 0x5a
 8005560:	461a      	mov	r2, r3
 8005562:	4618      	mov	r0, r3
 8005564:	2164      	movs	r1, #100	; 0x64
 8005566:	f7fe fcb5 	bl	8003ed4 <servo>
					  			 TIM3->CNT=30000;
 800556a:	f8df b0e8 	ldr.w	fp, [pc, #232]	; 8005654 <main_run+0x5ec>
					 			calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 800556e:	4f3a      	ldr	r7, [pc, #232]	; (8005658 <main_run+0x5f0>)
 8005570:	2600      	movs	r6, #0
				 while(marker_count_data==9){//}[J[
 8005572:	e02b      	b.n	80055cc <main_run+0x564>
					 			calc=digree_now*(sqrt(digree_now*2))/16;
 8005574:	0060      	lsls	r0, r4, #1
 8005576:	f7fa ff79 	bl	800046c <__aeabi_i2d>
 800557a:	ec41 0b10 	vmov	d0, r0, r1
 800557e:	f004 faa3 	bl	8009ac8 <sqrt>
					 			if(digree_now==90){calc=90;}
 8005582:	2c5a      	cmp	r4, #90	; 0x5a
					 			calc=digree_now*(sqrt(digree_now*2))/16;
 8005584:	eeb0 8a40 	vmov.f32	s16, s0
 8005588:	eef0 8a60 	vmov.f32	s17, s1
					 			if(digree_now==90){calc=90;}
 800558c:	f000 80b3 	beq.w	80056f6 <main_run+0x68e>
					 			calc=digree_now*(sqrt(digree_now*2))/16;
 8005590:	4620      	mov	r0, r4
 8005592:	f7fa ff6b 	bl	800046c <__aeabi_i2d>
 8005596:	4632      	mov	r2, r6
 8005598:	463b      	mov	r3, r7
 800559a:	f7fa ffcd 	bl	8000538 <__aeabi_dmul>
 800559e:	ec53 2b18 	vmov	r2, r3, d8
 80055a2:	f7fa ffc9 	bl	8000538 <__aeabi_dmul>
 80055a6:	f7fb fabf 	bl	8000b28 <__aeabi_d2f>
 80055aa:	ee07 0a90 	vmov	s15, r0
 80055ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80055b2:	edcd 7a02 	vstr	s15, [sp, #8]
 80055b6:	f8bd 8008 	ldrh.w	r8, [sp, #8]
					 			HOUI_Correction(0);
 80055ba:	2000      	movs	r0, #0
 80055bc:	f002 f9ae 	bl	800791c <HOUI_Correction>
					 			motor_move(125,(uint16_t)(360.0-calc),700);
 80055c0:	4641      	mov	r1, r8
 80055c2:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 80055c6:	207d      	movs	r0, #125	; 0x7d
 80055c8:	f001 fe0e 	bl	80071e8 <motor_move>
				 while(marker_count_data==9){//}[J[
 80055cc:	782b      	ldrb	r3, [r5, #0]
 80055ce:	2b09      	cmp	r3, #9
 80055d0:	f040 8098 	bne.w	8005704 <main_run+0x69c>
					 digree_now=line_get_data_poorly_made();
 80055d4:	f002 fba4 	bl	8007d20 <line_get_data_poorly_made>
 80055d8:	4604      	mov	r4, r0
					 		if(line_get_marker()==10){
 80055da:	f002 fb15 	bl	8007c08 <line_get_marker>
 80055de:	280a      	cmp	r0, #10
					 			marker_count_data++;
 80055e0:	782b      	ldrb	r3, [r5, #0]
					 		if(line_get_marker()==10){
 80055e2:	f000 808b 	beq.w	80056fc <main_run+0x694>
					 		if(marker_count_data_ != marker_count_data){
 80055e6:	f89a 2000 	ldrb.w	r2, [sl]
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d005      	beq.n	80055fa <main_run+0x592>
					  			 TIM3->CNT=30000;
 80055ee:	f247 5230 	movw	r2, #30000	; 0x7530
					 			marker_count_data_=marker_count_data;
 80055f2:	f88a 3000 	strb.w	r3, [sl]
					  			 TIM3->CNT=30000;
 80055f6:	f8cb 2024 	str.w	r2, [fp, #36]	; 0x24
					 		if(digree_now<180){
 80055fa:	2cb3      	cmp	r4, #179	; 0xb3
 80055fc:	d9ba      	bls.n	8005574 <main_run+0x50c>
					 			calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80055fe:	f5c4 78b4 	rsb	r8, r4, #360	; 0x168
 8005602:	ea4f 0048 	mov.w	r0, r8, lsl #1
 8005606:	f7fa ff31 	bl	800046c <__aeabi_i2d>
 800560a:	ec41 0b10 	vmov	d0, r0, r1
 800560e:	f004 fa5b 	bl	8009ac8 <sqrt>
					 			if(digree_now==270){calc=270;}
 8005612:	f5b4 7f87 	cmp.w	r4, #270	; 0x10e
					 			calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005616:	eeb0 8a40 	vmov.f32	s16, s0
 800561a:	eef0 8a60 	vmov.f32	s17, s1
					 			if(digree_now==270){calc=270;}
 800561e:	d06a      	beq.n	80056f6 <main_run+0x68e>
					 			calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005620:	4640      	mov	r0, r8
 8005622:	f7fa ff23 	bl	800046c <__aeabi_i2d>
 8005626:	4632      	mov	r2, r6
 8005628:	463b      	mov	r3, r7
 800562a:	f7fa ff85 	bl	8000538 <__aeabi_dmul>
 800562e:	ec53 2b18 	vmov	r2, r3, d8
 8005632:	f7fa ff81 	bl	8000538 <__aeabi_dmul>
 8005636:	f7fb fa77 	bl	8000b28 <__aeabi_d2f>
 800563a:	f7fa ff29 	bl	8000490 <__aeabi_f2d>
 800563e:	4602      	mov	r2, r0
 8005640:	460b      	mov	r3, r1
 8005642:	2000      	movs	r0, #0
 8005644:	4907      	ldr	r1, [pc, #28]	; (8005664 <main_run+0x5fc>)
 8005646:	f7fa fdc3 	bl	80001d0 <__aeabi_dsub>
 800564a:	f7fb fa4d 	bl	8000ae8 <__aeabi_d2uiz>
 800564e:	fa1f f880 	uxth.w	r8, r0
 8005652:	e7b2      	b.n	80055ba <main_run+0x552>
 8005654:	40000400 	.word	0x40000400
 8005658:	3fb00000 	.word	0x3fb00000
 800565c:	40000800 	.word	0x40000800
 8005660:	20000098 	.word	0x20000098
 8005664:	40768000 	.word	0x40768000
			  if((TIM3->CNT)>29700 && (TIM3->CNT)<29830){
 8005668:	4ba8      	ldr	r3, [pc, #672]	; (800590c <main_run+0x8a4>)
 800566a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800566c:	f247 4204 	movw	r2, #29700	; 0x7404
 8005670:	4291      	cmp	r1, r2
 8005672:	d905      	bls.n	8005680 <main_run+0x618>
 8005674:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005676:	f247 4385 	movw	r3, #29829	; 0x7485
 800567a:	429a      	cmp	r2, r3
 800567c:	f240 83c0 	bls.w	8005e00 <main_run+0xd98>
				  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8005680:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	22b4      	movs	r2, #180	; 0xb4
 8005688:	f241 23e1 	movw	r3, #4833	; 0x12e1
 800568c:	2100      	movs	r1, #0
 800568e:	205a      	movs	r0, #90	; 0x5a
 8005690:	f7fe fdb2 	bl	80041f8 <map_a>
 8005694:	b281      	uxth	r1, r0
 8005696:	2000      	movs	r0, #0
 8005698:	f7fe fcc0 	bl	800401c <ics_set_pos1>
 800569c:	782e      	ldrb	r6, [r5, #0]
 800569e:	e50b      	b.n	80050b8 <main_run+0x50>
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80056a0:	f7fa fee4 	bl	800046c <__aeabi_i2d>
 80056a4:	ec41 0b10 	vmov	d0, r0, r1
 80056a8:	f004 fa0e 	bl	8009ac8 <sqrt>
					 HOUI_Correction(180);
 80056ac:	20b4      	movs	r0, #180	; 0xb4
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80056ae:	ed8d 0b02 	vstr	d0, [sp, #8]
					 HOUI_Correction(180);
 80056b2:	f002 f933 	bl	800791c <HOUI_Correction>
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80056b6:	4640      	mov	r0, r8
 80056b8:	f7fa fed8 	bl	800046c <__aeabi_i2d>
 80056bc:	4632      	mov	r2, r6
 80056be:	463b      	mov	r3, r7
 80056c0:	f7fa ff3a 	bl	8000538 <__aeabi_dmul>
 80056c4:	ed9d 0b02 	vldr	d0, [sp, #8]
 80056c8:	ec53 2b10 	vmov	r2, r3, d0
 80056cc:	f7fa ff34 	bl	8000538 <__aeabi_dmul>
 80056d0:	f7fb fa2a 	bl	8000b28 <__aeabi_d2f>
					 motor_move(125,(uint16_t)(360.0-calc),800);
 80056d4:	f7fa fedc 	bl	8000490 <__aeabi_f2d>
 80056d8:	4602      	mov	r2, r0
 80056da:	460b      	mov	r3, r1
 80056dc:	2000      	movs	r0, #0
 80056de:	498c      	ldr	r1, [pc, #560]	; (8005910 <main_run+0x8a8>)
 80056e0:	f7fa fd76 	bl	80001d0 <__aeabi_dsub>
 80056e4:	f7fb fa00 	bl	8000ae8 <__aeabi_d2uiz>
 80056e8:	f44f 7248 	mov.w	r2, #800	; 0x320
 80056ec:	b281      	uxth	r1, r0
 80056ee:	207d      	movs	r0, #125	; 0x7d
 80056f0:	f001 fd7a 	bl	80071e8 <motor_move>
 80056f4:	e684      	b.n	8005400 <main_run+0x398>
 80056f6:	f04f 085a 	mov.w	r8, #90	; 0x5a
 80056fa:	e75e      	b.n	80055ba <main_run+0x552>
					 			marker_count_data++;
 80056fc:	3301      	adds	r3, #1
 80056fe:	b2db      	uxtb	r3, r3
 8005700:	702b      	strb	r3, [r5, #0]
 8005702:	e770      	b.n	80055e6 <main_run+0x57e>
				 }				 TIM3->CNT=30000;
 8005704:	4b81      	ldr	r3, [pc, #516]	; (800590c <main_run+0x8a4>)
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005706:	4f83      	ldr	r7, [pc, #524]	; (8005914 <main_run+0x8ac>)
						 motor_move(125,(uint16_t)(360.0-calc),800);
 8005708:	f8df 9204 	ldr.w	r9, [pc, #516]	; 8005910 <main_run+0x8a8>
				 }				 TIM3->CNT=30000;
 800570c:	f247 5230 	movw	r2, #30000	; 0x7530
 8005710:	625a      	str	r2, [r3, #36]	; 0x24
				 while((TIM3->CNT)>29800){//Oo
 8005712:	469b      	mov	fp, r3
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005714:	2600      	movs	r6, #0
						 motor_move(125,(uint16_t)(360.0-calc),800);
 8005716:	f04f 0800 	mov.w	r8, #0
				 while((TIM3->CNT)>29800){//Oo
 800571a:	f8db 2024 	ldr.w	r2, [fp, #36]	; 0x24
 800571e:	f247 4368 	movw	r3, #29800	; 0x7468
 8005722:	429a      	cmp	r2, r3
 8005724:	d936      	bls.n	8005794 <main_run+0x72c>
					 digree_now=line_get_data_poorly_made();
 8005726:	f002 fafb 	bl	8007d20 <line_get_data_poorly_made>
 800572a:	4604      	mov	r4, r0
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 800572c:	f5c0 7ab4 	rsb	sl, r0, #360	; 0x168
					 if(digree_now<180){
 8005730:	2cb3      	cmp	r4, #179	; 0xb3
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005732:	ea4f 004a 	mov.w	r0, sl, lsl #1
					 if(digree_now<180){
 8005736:	d82f      	bhi.n	8005798 <main_run+0x730>
						 calc=digree_now*(sqrt(digree_now*2))/16;
 8005738:	0060      	lsls	r0, r4, #1
 800573a:	f7fa fe97 	bl	800046c <__aeabi_i2d>
 800573e:	ec41 0b10 	vmov	d0, r0, r1
 8005742:	f004 f9c1 	bl	8009ac8 <sqrt>
						 HOUI_Correction(0);
 8005746:	2000      	movs	r0, #0
						 calc=digree_now*(sqrt(digree_now*2))/16;
 8005748:	ed8d 0b02 	vstr	d0, [sp, #8]
						 HOUI_Correction(0);
 800574c:	f002 f8e6 	bl	800791c <HOUI_Correction>
						 calc=digree_now*(sqrt(digree_now*2))/16;
 8005750:	4620      	mov	r0, r4
 8005752:	f7fa fe8b 	bl	800046c <__aeabi_i2d>
 8005756:	4632      	mov	r2, r6
 8005758:	463b      	mov	r3, r7
 800575a:	f7fa feed 	bl	8000538 <__aeabi_dmul>
 800575e:	ed9d 0b02 	vldr	d0, [sp, #8]
 8005762:	ec53 2b10 	vmov	r2, r3, d0
 8005766:	f7fa fee7 	bl	8000538 <__aeabi_dmul>
 800576a:	f7fb f9dd 	bl	8000b28 <__aeabi_d2f>
						 motor_move(125,(uint16_t)calc,800);
 800576e:	ee07 0a90 	vmov	s15, r0
 8005772:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005776:	f44f 7248 	mov.w	r2, #800	; 0x320
 800577a:	edcd 7a02 	vstr	s15, [sp, #8]
 800577e:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 8005782:	207d      	movs	r0, #125	; 0x7d
 8005784:	f001 fd30 	bl	80071e8 <motor_move>
				 while((TIM3->CNT)>29800){//Oo
 8005788:	f8db 2024 	ldr.w	r2, [fp, #36]	; 0x24
 800578c:	f247 4368 	movw	r3, #29800	; 0x7468
 8005790:	429a      	cmp	r2, r3
 8005792:	d8c8      	bhi.n	8005726 <main_run+0x6be>
 8005794:	782e      	ldrb	r6, [r5, #0]
 8005796:	e4a4      	b.n	80050e2 <main_run+0x7a>
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005798:	f7fa fe68 	bl	800046c <__aeabi_i2d>
 800579c:	ec41 0b10 	vmov	d0, r0, r1
 80057a0:	f004 f992 	bl	8009ac8 <sqrt>
						 HOUI_Correction(0);
 80057a4:	2000      	movs	r0, #0
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80057a6:	ed8d 0b02 	vstr	d0, [sp, #8]
						 HOUI_Correction(0);
 80057aa:	f002 f8b7 	bl	800791c <HOUI_Correction>
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80057ae:	4650      	mov	r0, sl
 80057b0:	f7fa fe5c 	bl	800046c <__aeabi_i2d>
 80057b4:	4632      	mov	r2, r6
 80057b6:	463b      	mov	r3, r7
 80057b8:	f7fa febe 	bl	8000538 <__aeabi_dmul>
 80057bc:	ed9d 0b02 	vldr	d0, [sp, #8]
 80057c0:	ec53 2b10 	vmov	r2, r3, d0
 80057c4:	f7fa feb8 	bl	8000538 <__aeabi_dmul>
 80057c8:	f7fb f9ae 	bl	8000b28 <__aeabi_d2f>
						 motor_move(125,(uint16_t)(360.0-calc),800);
 80057cc:	f7fa fe60 	bl	8000490 <__aeabi_f2d>
 80057d0:	4602      	mov	r2, r0
 80057d2:	460b      	mov	r3, r1
 80057d4:	4640      	mov	r0, r8
 80057d6:	4649      	mov	r1, r9
 80057d8:	f7fa fcfa 	bl	80001d0 <__aeabi_dsub>
 80057dc:	f7fb f984 	bl	8000ae8 <__aeabi_d2uiz>
 80057e0:	f44f 7248 	mov.w	r2, #800	; 0x320
 80057e4:	b281      	uxth	r1, r0
 80057e6:	207d      	movs	r0, #125	; 0x7d
 80057e8:	f001 fcfe 	bl	80071e8 <motor_move>
 80057ec:	e795      	b.n	800571a <main_run+0x6b2>
			  servo(90,100,90,90);
 80057ee:	235a      	movs	r3, #90	; 0x5a
 80057f0:	461a      	mov	r2, r3
 80057f2:	4618      	mov	r0, r3
 80057f4:	2164      	movs	r1, #100	; 0x64
 80057f6:	f7fe fb6d 	bl	8003ed4 <servo>
			  while((TIM3->CNT)>29900){//Oo
 80057fa:	f8df b110 	ldr.w	fp, [pc, #272]	; 800590c <main_run+0x8a4>
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80057fe:	4f45      	ldr	r7, [pc, #276]	; (8005914 <main_run+0x8ac>)
 8005800:	2600      	movs	r6, #0
			  while((TIM3->CNT)>29900){//Oo
 8005802:	f8db 2024 	ldr.w	r2, [fp, #36]	; 0x24
 8005806:	f247 43cc 	movw	r3, #29900	; 0x74cc
 800580a:	429a      	cmp	r2, r3
 800580c:	d937      	bls.n	800587e <main_run+0x816>
				  digree_now=line_get_data_poorly_made();
 800580e:	f002 fa87 	bl	8007d20 <line_get_data_poorly_made>
 8005812:	4604      	mov	r4, r0
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005814:	f5c0 78b4 	rsb	r8, r0, #360	; 0x168
				  if(digree_now<180){
 8005818:	2cb3      	cmp	r4, #179	; 0xb3
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 800581a:	ea4f 0048 	mov.w	r0, r8, lsl #1
				  if(digree_now<180){
 800581e:	f200 813b 	bhi.w	8005a98 <main_run+0xa30>
					 calc=digree_now*(sqrt(digree_now*2))/16;
 8005822:	0060      	lsls	r0, r4, #1
 8005824:	f7fa fe22 	bl	800046c <__aeabi_i2d>
 8005828:	ec41 0b10 	vmov	d0, r0, r1
 800582c:	f004 f94c 	bl	8009ac8 <sqrt>
					 HOUI_Correction(0);
 8005830:	2000      	movs	r0, #0
					 calc=digree_now*(sqrt(digree_now*2))/16;
 8005832:	ed8d 0b02 	vstr	d0, [sp, #8]
					 HOUI_Correction(0);
 8005836:	f002 f871 	bl	800791c <HOUI_Correction>
					 calc=digree_now*(sqrt(digree_now*2))/16;
 800583a:	4620      	mov	r0, r4
 800583c:	f7fa fe16 	bl	800046c <__aeabi_i2d>
 8005840:	4632      	mov	r2, r6
 8005842:	463b      	mov	r3, r7
 8005844:	f7fa fe78 	bl	8000538 <__aeabi_dmul>
 8005848:	ed9d 0b02 	vldr	d0, [sp, #8]
 800584c:	ec53 2b10 	vmov	r2, r3, d0
 8005850:	f7fa fe72 	bl	8000538 <__aeabi_dmul>
 8005854:	f7fb f968 	bl	8000b28 <__aeabi_d2f>
					 motor_move(125,(uint16_t)calc,800);
 8005858:	ee07 0a90 	vmov	s15, r0
 800585c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005860:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005864:	edcd 7a02 	vstr	s15, [sp, #8]
 8005868:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 800586c:	207d      	movs	r0, #125	; 0x7d
 800586e:	f001 fcbb 	bl	80071e8 <motor_move>
			  while((TIM3->CNT)>29900){//Oo
 8005872:	f8db 2024 	ldr.w	r2, [fp, #36]	; 0x24
 8005876:	f247 43cc 	movw	r3, #29900	; 0x74cc
 800587a:	429a      	cmp	r2, r3
 800587c:	d8c7      	bhi.n	800580e <main_run+0x7a6>
			  	  	 motor_move(0,0,0);
 800587e:	2200      	movs	r2, #0
 8005880:	4611      	mov	r1, r2
 8005882:	4610      	mov	r0, r2
					 TIM4->CNT=30000;
 8005884:	4e24      	ldr	r6, [pc, #144]	; (8005918 <main_run+0x8b0>)
			  	  	 motor_move(0,0,0);
 8005886:	f001 fcaf 	bl	80071e8 <motor_move>
					 TIM4->CNT=30000;
 800588a:	f247 5330 	movw	r3, #30000	; 0x7530
 800588e:	6273      	str	r3, [r6, #36]	; 0x24
					 while(TIM4->CNT>29530){//^
 8005890:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8005892:	f247 335a 	movw	r3, #29530	; 0x735a
 8005896:	429a      	cmp	r2, r3
 8005898:	d90e      	bls.n	80058b8 <main_run+0x850>
						 HOUI_Correction(0);
 800589a:	2000      	movs	r0, #0
 800589c:	f002 f83e 	bl	800791c <HOUI_Correction>
						 motor_move(125,270,500);
 80058a0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80058a4:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80058a8:	207d      	movs	r0, #125	; 0x7d
 80058aa:	f001 fc9d 	bl	80071e8 <motor_move>
					 while(TIM4->CNT>29530){//^
 80058ae:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80058b0:	f247 335a 	movw	r3, #29530	; 0x735a
 80058b4:	429a      	cmp	r2, r3
 80058b6:	d8f0      	bhi.n	800589a <main_run+0x832>
					 if(shyuukai==0){
 80058b8:	4b18      	ldr	r3, [pc, #96]	; (800591c <main_run+0x8b4>)
 80058ba:	781b      	ldrb	r3, [r3, #0]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	f000 82d1 	beq.w	8005e64 <main_run+0xdfc>
					 ics_set_pos1(1,map_a(90,0,180,4833,10166));
 80058c2:	f242 73b6 	movw	r3, #10166	; 0x27b6
 80058c6:	22b4      	movs	r2, #180	; 0xb4
 80058c8:	9300      	str	r3, [sp, #0]
 80058ca:	2100      	movs	r1, #0
 80058cc:	f241 23e1 	movw	r3, #4833	; 0x12e1
 80058d0:	205a      	movs	r0, #90	; 0x5a
 80058d2:	f7fe fc91 	bl	80041f8 <map_a>
					 while(TIM4->CNT>29050){//[
 80058d6:	4e10      	ldr	r6, [pc, #64]	; (8005918 <main_run+0x8b0>)
					 ics_set_pos1(1,map_a(90,0,180,4833,10166));
 80058d8:	b281      	uxth	r1, r0
 80058da:	2001      	movs	r0, #1
 80058dc:	f7fe fb9e 	bl	800401c <ics_set_pos1>
					 while(TIM4->CNT>29050){//[
 80058e0:	6a72      	ldr	r2, [r6, #36]	; 0x24
 80058e2:	f247 137a 	movw	r3, #29050	; 0x717a
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d923      	bls.n	8005932 <main_run+0x8ca>
						 HOUI_Correction(0);
 80058ea:	2000      	movs	r0, #0
 80058ec:	f002 f816 	bl	800791c <HOUI_Correction>
						 motor_move(125,270,500);
 80058f0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80058f4:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80058f8:	207d      	movs	r0, #125	; 0x7d
 80058fa:	f001 fc75 	bl	80071e8 <motor_move>
					 while(TIM4->CNT>29050){//[
 80058fe:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8005900:	f247 137a 	movw	r3, #29050	; 0x717a
 8005904:	429a      	cmp	r2, r3
 8005906:	d8f0      	bhi.n	80058ea <main_run+0x882>
 8005908:	e013      	b.n	8005932 <main_run+0x8ca>
 800590a:	bf00      	nop
 800590c:	40000400 	.word	0x40000400
 8005910:	40768000 	.word	0x40768000
 8005914:	3fb00000 	.word	0x3fb00000
 8005918:	40000800 	.word	0x40000800
 800591c:	20000098 	.word	0x20000098
						 HOUI_Correction(0);
 8005920:	f001 fffc 	bl	800791c <HOUI_Correction>
						 motor_move(125,270,500);
 8005924:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8005928:	f44f 7187 	mov.w	r1, #270	; 0x10e
 800592c:	207d      	movs	r0, #125	; 0x7d
 800592e:	f001 fc5b 	bl	80071e8 <motor_move>
					 while(line_get_data_poorly_made()>300){//
 8005932:	f002 f9f5 	bl	8007d20 <line_get_data_poorly_made>
 8005936:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
						 HOUI_Correction(0);
 800593a:	f04f 0000 	mov.w	r0, #0
					 while(line_get_data_poorly_made()>300){//
 800593e:	d8ef      	bhi.n	8005920 <main_run+0x8b8>
			  		  servo(90,100,90,90);
 8005940:	235a      	movs	r3, #90	; 0x5a
 8005942:	4618      	mov	r0, r3
 8005944:	461a      	mov	r2, r3
 8005946:	2164      	movs	r1, #100	; 0x64
 8005948:	f7fe fac4 	bl	8003ed4 <servo>
				 motor1(1000,1000);
 800594c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005950:	4608      	mov	r0, r1
 8005952:	f7fe fba9 	bl	80040a8 <motor1>
				 motor2(1000,1000);
 8005956:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800595a:	4608      	mov	r0, r1
 800595c:	f7fe fbdc 	bl	8004118 <motor2>
				 motor3(1000,1000);
 8005960:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005964:	4608      	mov	r0, r1
 8005966:	f7fe fc0f 	bl	8004188 <motor3>
				 HOUI_Correction(180);//]
 800596a:	20b4      	movs	r0, #180	; 0xb4
 800596c:	f001 ffd6 	bl	800791c <HOUI_Correction>
						 TIM3->CNT=30000;
 8005970:	f8df b344 	ldr.w	fp, [pc, #836]	; 8005cb8 <main_run+0xc50>
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005974:	4fcf      	ldr	r7, [pc, #828]	; (8005cb4 <main_run+0xc4c>)
 8005976:	2600      	movs	r6, #0
				 while(marker_count_data==3){//}[J[
 8005978:	782b      	ldrb	r3, [r5, #0]
 800597a:	2b03      	cmp	r3, #3
 800597c:	d145      	bne.n	8005a0a <main_run+0x9a2>
					 digree_now=line_get_data_poorly_made();
 800597e:	f002 f9cf 	bl	8007d20 <line_get_data_poorly_made>
 8005982:	4604      	mov	r4, r0
					 if(line_get_marker()==10){
 8005984:	f002 f940 	bl	8007c08 <line_get_marker>
 8005988:	280a      	cmp	r0, #10
						 marker_count_data++;
 800598a:	782b      	ldrb	r3, [r5, #0]
					 if(line_get_marker()==10){
 800598c:	f000 8105 	beq.w	8005b9a <main_run+0xb32>
					 if(marker_count_data_ != marker_count_data){
 8005990:	f89a 2000 	ldrb.w	r2, [sl]
						 TIM3->CNT=30000;
 8005994:	f247 5130 	movw	r1, #30000	; 0x7530
					 if(marker_count_data_ != marker_count_data){
 8005998:	429a      	cmp	r2, r3
						 marker_count_data_=marker_count_data;
 800599a:	bf18      	it	ne
 800599c:	f88a 3000 	strbne.w	r3, [sl]
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80059a0:	f5c4 78b4 	rsb	r8, r4, #360	; 0x168
						 TIM3->CNT=30000;
 80059a4:	bf18      	it	ne
 80059a6:	f8cb 1024 	strne.w	r1, [fp, #36]	; 0x24
					 if(digree_now<180){
 80059aa:	2cb3      	cmp	r4, #179	; 0xb3
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80059ac:	ea4f 0048 	mov.w	r0, r8, lsl #1
					 if(digree_now<180){
 80059b0:	f200 80c8 	bhi.w	8005b44 <main_run+0xadc>
						 calc=digree_now*(sqrt(digree_now*2))/16;
 80059b4:	0060      	lsls	r0, r4, #1
 80059b6:	f7fa fd59 	bl	800046c <__aeabi_i2d>
 80059ba:	ec41 0b10 	vmov	d0, r0, r1
 80059be:	f004 f883 	bl	8009ac8 <sqrt>
						 HOUI_Correction(180);
 80059c2:	20b4      	movs	r0, #180	; 0xb4
						 calc=digree_now*(sqrt(digree_now*2))/16;
 80059c4:	ed8d 0b02 	vstr	d0, [sp, #8]
						 HOUI_Correction(180);
 80059c8:	f001 ffa8 	bl	800791c <HOUI_Correction>
						 calc=digree_now*(sqrt(digree_now*2))/16;
 80059cc:	4620      	mov	r0, r4
 80059ce:	f7fa fd4d 	bl	800046c <__aeabi_i2d>
 80059d2:	4632      	mov	r2, r6
 80059d4:	463b      	mov	r3, r7
 80059d6:	f7fa fdaf 	bl	8000538 <__aeabi_dmul>
 80059da:	ed9d 0b02 	vldr	d0, [sp, #8]
 80059de:	ec53 2b10 	vmov	r2, r3, d0
 80059e2:	f7fa fda9 	bl	8000538 <__aeabi_dmul>
 80059e6:	f7fb f89f 	bl	8000b28 <__aeabi_d2f>
						 motor_move(125,(uint16_t)calc,700);
 80059ea:	ee07 0a90 	vmov	s15, r0
 80059ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80059f2:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 80059f6:	edcd 7a02 	vstr	s15, [sp, #8]
 80059fa:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 80059fe:	207d      	movs	r0, #125	; 0x7d
 8005a00:	f001 fbf2 	bl	80071e8 <motor_move>
				 while(marker_count_data==3){//}[J[
 8005a04:	782b      	ldrb	r3, [r5, #0]
 8005a06:	2b03      	cmp	r3, #3
 8005a08:	d0b9      	beq.n	800597e <main_run+0x916>
				 TIM3->CNT=30000;
 8005a0a:	4bab      	ldr	r3, [pc, #684]	; (8005cb8 <main_run+0xc50>)
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005a0c:	4fa9      	ldr	r7, [pc, #676]	; (8005cb4 <main_run+0xc4c>)
				 TIM3->CNT=30000;
 8005a0e:	f247 5230 	movw	r2, #30000	; 0x7530
 8005a12:	625a      	str	r2, [r3, #36]	; 0x24
				 while((TIM3->CNT)>29800){//Oo
 8005a14:	469b      	mov	fp, r3
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005a16:	2600      	movs	r6, #0
				 while((TIM3->CNT)>29800){//Oo
 8005a18:	f8db 2024 	ldr.w	r2, [fp, #36]	; 0x24
 8005a1c:	f247 4368 	movw	r3, #29800	; 0x7468
 8005a20:	429a      	cmp	r2, r3
 8005a22:	d936      	bls.n	8005a92 <main_run+0xa2a>
					 digree_now=line_get_data_poorly_made();
 8005a24:	f002 f97c 	bl	8007d20 <line_get_data_poorly_made>
 8005a28:	4604      	mov	r4, r0
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005a2a:	f5c0 78b4 	rsb	r8, r0, #360	; 0x168
					 if(digree_now<180){
 8005a2e:	2cb3      	cmp	r4, #179	; 0xb3
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005a30:	ea4f 0048 	mov.w	r0, r8, lsl #1
					 if(digree_now<180){
 8005a34:	d85b      	bhi.n	8005aee <main_run+0xa86>
						 calc=digree_now*(sqrt(digree_now*2))/16;
 8005a36:	0060      	lsls	r0, r4, #1
 8005a38:	f7fa fd18 	bl	800046c <__aeabi_i2d>
 8005a3c:	ec41 0b10 	vmov	d0, r0, r1
 8005a40:	f004 f842 	bl	8009ac8 <sqrt>
						 HOUI_Correction(180);
 8005a44:	20b4      	movs	r0, #180	; 0xb4
						 calc=digree_now*(sqrt(digree_now*2))/16;
 8005a46:	ed8d 0b02 	vstr	d0, [sp, #8]
						 HOUI_Correction(180);
 8005a4a:	f001 ff67 	bl	800791c <HOUI_Correction>
						 calc=digree_now*(sqrt(digree_now*2))/16;
 8005a4e:	4620      	mov	r0, r4
 8005a50:	f7fa fd0c 	bl	800046c <__aeabi_i2d>
 8005a54:	4632      	mov	r2, r6
 8005a56:	463b      	mov	r3, r7
 8005a58:	f7fa fd6e 	bl	8000538 <__aeabi_dmul>
 8005a5c:	ed9d 0b02 	vldr	d0, [sp, #8]
 8005a60:	ec53 2b10 	vmov	r2, r3, d0
 8005a64:	f7fa fd68 	bl	8000538 <__aeabi_dmul>
 8005a68:	f7fb f85e 	bl	8000b28 <__aeabi_d2f>
						 motor_move(125,(uint16_t)calc,800);
 8005a6c:	ee07 0a90 	vmov	s15, r0
 8005a70:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005a74:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005a78:	edcd 7a02 	vstr	s15, [sp, #8]
 8005a7c:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 8005a80:	207d      	movs	r0, #125	; 0x7d
 8005a82:	f001 fbb1 	bl	80071e8 <motor_move>
				 while((TIM3->CNT)>29800){//Oo
 8005a86:	f8db 2024 	ldr.w	r2, [fp, #36]	; 0x24
 8005a8a:	f247 4368 	movw	r3, #29800	; 0x7468
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	d8c8      	bhi.n	8005a24 <main_run+0x9bc>
 8005a92:	782e      	ldrb	r6, [r5, #0]
 8005a94:	f7ff bb16 	b.w	80050c4 <main_run+0x5c>
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005a98:	f7fa fce8 	bl	800046c <__aeabi_i2d>
 8005a9c:	ec41 0b10 	vmov	d0, r0, r1
 8005aa0:	f004 f812 	bl	8009ac8 <sqrt>
					 HOUI_Correction(0);
 8005aa4:	2000      	movs	r0, #0
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005aa6:	ed8d 0b02 	vstr	d0, [sp, #8]
					 HOUI_Correction(0);
 8005aaa:	f001 ff37 	bl	800791c <HOUI_Correction>
					 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005aae:	4640      	mov	r0, r8
 8005ab0:	f7fa fcdc 	bl	800046c <__aeabi_i2d>
 8005ab4:	4632      	mov	r2, r6
 8005ab6:	463b      	mov	r3, r7
 8005ab8:	f7fa fd3e 	bl	8000538 <__aeabi_dmul>
 8005abc:	ed9d 0b02 	vldr	d0, [sp, #8]
 8005ac0:	ec53 2b10 	vmov	r2, r3, d0
 8005ac4:	f7fa fd38 	bl	8000538 <__aeabi_dmul>
 8005ac8:	f7fb f82e 	bl	8000b28 <__aeabi_d2f>
					 motor_move(125,(uint16_t)(360.0-calc),800);
 8005acc:	f7fa fce0 	bl	8000490 <__aeabi_f2d>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	2000      	movs	r0, #0
 8005ad6:	4979      	ldr	r1, [pc, #484]	; (8005cbc <main_run+0xc54>)
 8005ad8:	f7fa fb7a 	bl	80001d0 <__aeabi_dsub>
 8005adc:	f7fb f804 	bl	8000ae8 <__aeabi_d2uiz>
 8005ae0:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005ae4:	b281      	uxth	r1, r0
 8005ae6:	207d      	movs	r0, #125	; 0x7d
 8005ae8:	f001 fb7e 	bl	80071e8 <motor_move>
 8005aec:	e689      	b.n	8005802 <main_run+0x79a>
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005aee:	f7fa fcbd 	bl	800046c <__aeabi_i2d>
 8005af2:	ec41 0b10 	vmov	d0, r0, r1
 8005af6:	f003 ffe7 	bl	8009ac8 <sqrt>
						 HOUI_Correction(180);
 8005afa:	20b4      	movs	r0, #180	; 0xb4
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005afc:	ed8d 0b02 	vstr	d0, [sp, #8]
						 HOUI_Correction(180);
 8005b00:	f001 ff0c 	bl	800791c <HOUI_Correction>
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005b04:	4640      	mov	r0, r8
 8005b06:	f7fa fcb1 	bl	800046c <__aeabi_i2d>
 8005b0a:	4632      	mov	r2, r6
 8005b0c:	463b      	mov	r3, r7
 8005b0e:	f7fa fd13 	bl	8000538 <__aeabi_dmul>
 8005b12:	ed9d 0b02 	vldr	d0, [sp, #8]
 8005b16:	ec53 2b10 	vmov	r2, r3, d0
 8005b1a:	f7fa fd0d 	bl	8000538 <__aeabi_dmul>
 8005b1e:	f7fb f803 	bl	8000b28 <__aeabi_d2f>
						 motor_move(125,(uint16_t)(360.0-calc),800);
 8005b22:	f7fa fcb5 	bl	8000490 <__aeabi_f2d>
 8005b26:	4602      	mov	r2, r0
 8005b28:	460b      	mov	r3, r1
 8005b2a:	2000      	movs	r0, #0
 8005b2c:	4963      	ldr	r1, [pc, #396]	; (8005cbc <main_run+0xc54>)
 8005b2e:	f7fa fb4f 	bl	80001d0 <__aeabi_dsub>
 8005b32:	f7fa ffd9 	bl	8000ae8 <__aeabi_d2uiz>
 8005b36:	f44f 7248 	mov.w	r2, #800	; 0x320
 8005b3a:	b281      	uxth	r1, r0
 8005b3c:	207d      	movs	r0, #125	; 0x7d
 8005b3e:	f001 fb53 	bl	80071e8 <motor_move>
 8005b42:	e769      	b.n	8005a18 <main_run+0x9b0>
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005b44:	f7fa fc92 	bl	800046c <__aeabi_i2d>
 8005b48:	ec41 0b10 	vmov	d0, r0, r1
 8005b4c:	f003 ffbc 	bl	8009ac8 <sqrt>
						 HOUI_Correction(180);
 8005b50:	20b4      	movs	r0, #180	; 0xb4
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005b52:	ed8d 0b02 	vstr	d0, [sp, #8]
						 HOUI_Correction(180);
 8005b56:	f001 fee1 	bl	800791c <HOUI_Correction>
						 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8005b5a:	4640      	mov	r0, r8
 8005b5c:	f7fa fc86 	bl	800046c <__aeabi_i2d>
 8005b60:	4632      	mov	r2, r6
 8005b62:	463b      	mov	r3, r7
 8005b64:	f7fa fce8 	bl	8000538 <__aeabi_dmul>
 8005b68:	ed9d 0b02 	vldr	d0, [sp, #8]
 8005b6c:	ec53 2b10 	vmov	r2, r3, d0
 8005b70:	f7fa fce2 	bl	8000538 <__aeabi_dmul>
 8005b74:	f7fa ffd8 	bl	8000b28 <__aeabi_d2f>
						 motor_move(125,(uint16_t)(360.0-calc),700);
 8005b78:	f7fa fc8a 	bl	8000490 <__aeabi_f2d>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	460b      	mov	r3, r1
 8005b80:	2000      	movs	r0, #0
 8005b82:	494e      	ldr	r1, [pc, #312]	; (8005cbc <main_run+0xc54>)
 8005b84:	f7fa fb24 	bl	80001d0 <__aeabi_dsub>
 8005b88:	f7fa ffae 	bl	8000ae8 <__aeabi_d2uiz>
 8005b8c:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 8005b90:	b281      	uxth	r1, r0
 8005b92:	207d      	movs	r0, #125	; 0x7d
 8005b94:	f001 fb28 	bl	80071e8 <motor_move>
 8005b98:	e6ee      	b.n	8005978 <main_run+0x910>
						 marker_count_data++;
 8005b9a:	3301      	adds	r3, #1
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	702b      	strb	r3, [r5, #0]
 8005ba0:	e6f6      	b.n	8005990 <main_run+0x928>
 8005ba2:	265a      	movs	r6, #90	; 0x5a
 8005ba4:	f7ff baf3 	b.w	800518e <main_run+0x126>
					 motor1(1000,1000);
 8005ba8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005bac:	4608      	mov	r0, r1
 8005bae:	f7fe fa7b 	bl	80040a8 <motor1>
					 motor2(1000,1000);
 8005bb2:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005bb6:	4608      	mov	r0, r1
 8005bb8:	f7fe faae 	bl	8004118 <motor2>
					 motor3(1000,1000);
 8005bbc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005bc0:	4608      	mov	r0, r1
 8005bc2:	f7fe fae1 	bl	8004188 <motor3>
					 HAL_Delay(300);
 8005bc6:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005bca:	f7fb f845 	bl	8000c58 <HAL_Delay>
			  		  servo(90,30,30,90);
 8005bce:	235a      	movs	r3, #90	; 0x5a
 8005bd0:	221e      	movs	r2, #30
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	4611      	mov	r1, r2
 8005bd6:	f7fe f97d 	bl	8003ed4 <servo>
			  		  HAL_Delay(100);
 8005bda:	2064      	movs	r0, #100	; 0x64
 8005bdc:	f7fb f83c 	bl	8000c58 <HAL_Delay>
					  xprintf(" Rx[0]=%d", Rxbuf[0]);
 8005be0:	4e37      	ldr	r6, [pc, #220]	; (8005cc0 <main_run+0xc58>)
					  xprintf(" data[0]=%d", data[0]);
 8005be2:	4f38      	ldr	r7, [pc, #224]	; (8005cc4 <main_run+0xc5c>)
					  	Txbuf[0]=0xFA;
 8005be4:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8005ce4 <main_run+0xc7c>
			  		  servo(90,100,90,90);
 8005be8:	235a      	movs	r3, #90	; 0x5a
 8005bea:	461a      	mov	r2, r3
 8005bec:	4618      	mov	r0, r3
 8005bee:	2164      	movs	r1, #100	; 0x64
 8005bf0:	f7fe f970 	bl	8003ed4 <servo>
					  xprintf(" Rx[0]=%d", Rxbuf[0]);
 8005bf4:	7831      	ldrb	r1, [r6, #0]
 8005bf6:	4834      	ldr	r0, [pc, #208]	; (8005cc8 <main_run+0xc60>)
 8005bf8:	f003 fec2 	bl	8009980 <xprintf>
					  xprintf(" Rx[1]=%d", Rxbuf[1]);
 8005bfc:	7871      	ldrb	r1, [r6, #1]
 8005bfe:	4833      	ldr	r0, [pc, #204]	; (8005ccc <main_run+0xc64>)
 8005c00:	f003 febe 	bl	8009980 <xprintf>
					  xprintf(" Rx[2]=%d", Rxbuf[2]);
 8005c04:	78b1      	ldrb	r1, [r6, #2]
 8005c06:	4832      	ldr	r0, [pc, #200]	; (8005cd0 <main_run+0xc68>)
 8005c08:	f003 feba 	bl	8009980 <xprintf>
					  xprintf(" data[0]=%d", data[0]);
 8005c0c:	7839      	ldrb	r1, [r7, #0]
 8005c0e:	4831      	ldr	r0, [pc, #196]	; (8005cd4 <main_run+0xc6c>)
 8005c10:	f003 feb6 	bl	8009980 <xprintf>
					  xprintf(" data[1]=%d", data[1]);
 8005c14:	7879      	ldrb	r1, [r7, #1]
 8005c16:	4830      	ldr	r0, [pc, #192]	; (8005cd8 <main_run+0xc70>)
 8005c18:	f003 feb2 	bl	8009980 <xprintf>
					  	  xprintf("\r\n");
 8005c1c:	482f      	ldr	r0, [pc, #188]	; (8005cdc <main_run+0xc74>)
 8005c1e:	f003 feaf 	bl	8009980 <xprintf>
					  	Txbuf[0]=0xFA;
 8005c22:	f04f 0efa 	mov.w	lr, #250	; 0xfa
					  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005c26:	4649      	mov	r1, r9
 8005c28:	23ff      	movs	r3, #255	; 0xff
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	482c      	ldr	r0, [pc, #176]	; (8005ce0 <main_run+0xc78>)
					  	Txbuf[0]=0xFA;
 8005c2e:	f889 e000 	strb.w	lr, [r9]
					  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005c32:	f7fd fd47 	bl	80036c4 <HAL_UART_Transmit>
					  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005c36:	4649      	mov	r1, r9
 8005c38:	23ff      	movs	r3, #255	; 0xff
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	4828      	ldr	r0, [pc, #160]	; (8005ce0 <main_run+0xc78>)
 8005c3e:	f7fd fd41 	bl	80036c4 <HAL_UART_Transmit>
					  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005c42:	4649      	mov	r1, r9
 8005c44:	23ff      	movs	r3, #255	; 0xff
 8005c46:	2201      	movs	r2, #1
 8005c48:	4825      	ldr	r0, [pc, #148]	; (8005ce0 <main_run+0xc78>)
 8005c4a:	f7fd fd3b 	bl	80036c4 <HAL_UART_Transmit>
					  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005c4e:	4649      	mov	r1, r9
 8005c50:	23ff      	movs	r3, #255	; 0xff
 8005c52:	2201      	movs	r2, #1
 8005c54:	4822      	ldr	r0, [pc, #136]	; (8005ce0 <main_run+0xc78>)
 8005c56:	f7fd fd35 	bl	80036c4 <HAL_UART_Transmit>
					  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005c5a:	4649      	mov	r1, r9
 8005c5c:	23ff      	movs	r3, #255	; 0xff
 8005c5e:	2201      	movs	r2, #1
 8005c60:	481f      	ldr	r0, [pc, #124]	; (8005ce0 <main_run+0xc78>)
 8005c62:	f7fd fd2f 	bl	80036c4 <HAL_UART_Transmit>
					  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005c66:	4649      	mov	r1, r9
 8005c68:	23ff      	movs	r3, #255	; 0xff
 8005c6a:	2201      	movs	r2, #1
 8005c6c:	481c      	ldr	r0, [pc, #112]	; (8005ce0 <main_run+0xc78>)
 8005c6e:	f7fd fd29 	bl	80036c4 <HAL_UART_Transmit>
					  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005c72:	4649      	mov	r1, r9
 8005c74:	23ff      	movs	r3, #255	; 0xff
 8005c76:	2201      	movs	r2, #1
 8005c78:	4819      	ldr	r0, [pc, #100]	; (8005ce0 <main_run+0xc78>)
 8005c7a:	f7fd fd23 	bl	80036c4 <HAL_UART_Transmit>
					  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005c7e:	4649      	mov	r1, r9
 8005c80:	23ff      	movs	r3, #255	; 0xff
 8005c82:	2201      	movs	r2, #1
 8005c84:	4816      	ldr	r0, [pc, #88]	; (8005ce0 <main_run+0xc78>)
 8005c86:	f7fd fd1d 	bl	80036c4 <HAL_UART_Transmit>
					  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005c8a:	4649      	mov	r1, r9
 8005c8c:	23ff      	movs	r3, #255	; 0xff
 8005c8e:	2201      	movs	r2, #1
 8005c90:	4813      	ldr	r0, [pc, #76]	; (8005ce0 <main_run+0xc78>)
 8005c92:	f7fd fd17 	bl	80036c4 <HAL_UART_Transmit>
					  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005c96:	4649      	mov	r1, r9
 8005c98:	23ff      	movs	r3, #255	; 0xff
 8005c9a:	2201      	movs	r2, #1
 8005c9c:	4810      	ldr	r0, [pc, #64]	; (8005ce0 <main_run+0xc78>)
 8005c9e:	f7fd fd11 	bl	80036c4 <HAL_UART_Transmit>
					  while(((data[1]&0b00100000)>>5)==0 && cunttime_syageki<1800){
 8005ca2:	f897 8001 	ldrb.w	r8, [r7, #1]
 8005ca6:	f018 0820 	ands.w	r8, r8, #32
 8005caa:	f040 8210 	bne.w	80060ce <main_run+0x1066>
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005cae:	46cb      	mov	fp, r9
 8005cb0:	e05d      	b.n	8005d6e <main_run+0xd06>
 8005cb2:	bf00      	nop
 8005cb4:	3fb00000 	.word	0x3fb00000
 8005cb8:	40000400 	.word	0x40000400
 8005cbc:	40768000 	.word	0x40768000
 8005cc0:	2000013c 	.word	0x2000013c
 8005cc4:	2000021c 	.word	0x2000021c
 8005cc8:	0800ae6c 	.word	0x0800ae6c
 8005ccc:	0800ae78 	.word	0x0800ae78
 8005cd0:	0800ae84 	.word	0x0800ae84
 8005cd4:	0800ae90 	.word	0x0800ae90
 8005cd8:	0800ae9c 	.word	0x0800ae9c
 8005cdc:	0800aea8 	.word	0x0800aea8
 8005ce0:	200009a4 	.word	0x200009a4
 8005ce4:	200002ec 	.word	0x200002ec
							else if(Rxbuf[1] == 251){
 8005ce8:	7872      	ldrb	r2, [r6, #1]
 8005cea:	2afb      	cmp	r2, #251	; 0xfb
 8005cec:	d05c      	beq.n	8005da8 <main_run+0xd40>
							else if(Rxbuf[2] == 251){
 8005cee:	78b1      	ldrb	r1, [r6, #2]
 8005cf0:	29fb      	cmp	r1, #251	; 0xfb
 8005cf2:	bf11      	iteee	ne
 8005cf4:	7838      	ldrbne	r0, [r7, #0]
								data[0]=Rxbuf[0];
 8005cf6:	703b      	strbeq	r3, [r7, #0]
								data[1]=Rxbuf[1];
 8005cf8:	707a      	strbeq	r2, [r7, #1]
 8005cfa:	4618      	moveq	r0, r3
						  ics_set_pos1(1,map_a(data[0],0,180,4833,10166));
 8005cfc:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8005d00:	9300      	str	r3, [sp, #0]
 8005d02:	22b4      	movs	r2, #180	; 0xb4
 8005d04:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8005d08:	2100      	movs	r1, #0
 8005d0a:	f7fe fa75 	bl	80041f8 <map_a>
 8005d0e:	b281      	uxth	r1, r0
 8005d10:	2001      	movs	r0, #1
 8005d12:	f7fe f983 	bl	800401c <ics_set_pos1>
						  datatemp=data[1];
 8005d16:	787b      	ldrb	r3, [r7, #1]
						  if((datatemp&0b00010000)>>4==1){
 8005d18:	06d8      	lsls	r0, r3, #27
						  cunttime_syageki++;
 8005d1a:	bf54      	ite	pl
 8005d1c:	f108 0801 	addpl.w	r8, r8, #1
							  cunttime_syageki=10000;
 8005d20:	f242 7810 	movwmi	r8, #10000	; 0x2710
						  if((datatemp&0b10000000)>>7==1){
 8005d24:	0619      	lsls	r1, r3, #24
 8005d26:	d434      	bmi.n	8005d92 <main_run+0xd2a>
						  xprintf(" Rx[0]=%d", Rxbuf[0]);
 8005d28:	7831      	ldrb	r1, [r6, #0]
 8005d2a:	48c2      	ldr	r0, [pc, #776]	; (8006034 <main_run+0xfcc>)
 8005d2c:	f003 fe28 	bl	8009980 <xprintf>
						  xprintf(" Rx[1]=%d", Rxbuf[1]);
 8005d30:	7871      	ldrb	r1, [r6, #1]
 8005d32:	48c1      	ldr	r0, [pc, #772]	; (8006038 <main_run+0xfd0>)
 8005d34:	f003 fe24 	bl	8009980 <xprintf>
						  xprintf(" Rx[2]=%d", Rxbuf[2]);
 8005d38:	78b1      	ldrb	r1, [r6, #2]
 8005d3a:	48c0      	ldr	r0, [pc, #768]	; (800603c <main_run+0xfd4>)
 8005d3c:	f003 fe20 	bl	8009980 <xprintf>
						  xprintf(" data[0]=%d", data[0]);
 8005d40:	7839      	ldrb	r1, [r7, #0]
 8005d42:	48bf      	ldr	r0, [pc, #764]	; (8006040 <main_run+0xfd8>)
 8005d44:	f003 fe1c 	bl	8009980 <xprintf>
						  xprintf(" data[1]=%d", data[1]);
 8005d48:	7879      	ldrb	r1, [r7, #1]
 8005d4a:	48be      	ldr	r0, [pc, #760]	; (8006044 <main_run+0xfdc>)
 8005d4c:	f003 fe18 	bl	8009980 <xprintf>
						  xprintf(" time=%d", cunttime_syageki);
 8005d50:	4641      	mov	r1, r8
 8005d52:	48bd      	ldr	r0, [pc, #756]	; (8006048 <main_run+0xfe0>)
 8005d54:	f003 fe14 	bl	8009980 <xprintf>
						  xprintf("\r\n");
 8005d58:	48bc      	ldr	r0, [pc, #752]	; (800604c <main_run+0xfe4>)
 8005d5a:	f003 fe11 	bl	8009980 <xprintf>
					  while(((data[1]&0b00100000)>>5)==0 && cunttime_syageki<1800){
 8005d5e:	787b      	ldrb	r3, [r7, #1]
 8005d60:	069b      	lsls	r3, r3, #26
 8005d62:	f100 81ca 	bmi.w	80060fa <main_run+0x1092>
 8005d66:	f5b8 6fe1 	cmp.w	r8, #1800	; 0x708
 8005d6a:	f280 8179 	bge.w	8006060 <main_run+0xff8>
						  	Txbuf[0]=0xFA;
 8005d6e:	f04f 0efa 	mov.w	lr, #250	; 0xfa
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005d72:	23ff      	movs	r3, #255	; 0xff
 8005d74:	2201      	movs	r2, #1
 8005d76:	4659      	mov	r1, fp
 8005d78:	48b5      	ldr	r0, [pc, #724]	; (8006050 <main_run+0xfe8>)
						  	Txbuf[0]=0xFA;
 8005d7a:	f889 e000 	strb.w	lr, [r9]
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005d7e:	f7fd fca1 	bl	80036c4 <HAL_UART_Transmit>
							if(Rxbuf[0] == 251){
 8005d82:	7833      	ldrb	r3, [r6, #0]
 8005d84:	2bfb      	cmp	r3, #251	; 0xfb
 8005d86:	d1af      	bne.n	8005ce8 <main_run+0xc80>
								data[0]=Rxbuf[1];
 8005d88:	7870      	ldrb	r0, [r6, #1]
								data[1]=Rxbuf[2];
 8005d8a:	78b3      	ldrb	r3, [r6, #2]
								data[0]=Rxbuf[1];
 8005d8c:	7038      	strb	r0, [r7, #0]
								data[1]=Rxbuf[2];
 8005d8e:	707b      	strb	r3, [r7, #1]
 8005d90:	e7b4      	b.n	8005cfc <main_run+0xc94>
							  if((datatemp&0b01000000)>>6==1){
 8005d92:	065a      	lsls	r2, r3, #25
								  motor_move(125,90,250);
 8005d94:	bf47      	ittee	mi
 8005d96:	22fa      	movmi	r2, #250	; 0xfa
 8005d98:	215a      	movmi	r1, #90	; 0x5a
								  motor_move(125,270,200);
 8005d9a:	22c8      	movpl	r2, #200	; 0xc8
 8005d9c:	f44f 7187 	movpl.w	r1, #270	; 0x10e
 8005da0:	207d      	movs	r0, #125	; 0x7d
 8005da2:	f001 fa21 	bl	80071e8 <motor_move>
 8005da6:	e7bf      	b.n	8005d28 <main_run+0xcc0>
								data[0]=Rxbuf[2];
 8005da8:	78b0      	ldrb	r0, [r6, #2]
								data[1]=Rxbuf[0];
 8005daa:	707b      	strb	r3, [r7, #1]
								data[0]=Rxbuf[2];
 8005dac:	7038      	strb	r0, [r7, #0]
 8005dae:	e7a5      	b.n	8005cfc <main_run+0xc94>
	  			   ics_set_pos1(0,map_a(120,0,180,4833,10166));
 8005db0:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8005db4:	9300      	str	r3, [sp, #0]
 8005db6:	22b4      	movs	r2, #180	; 0xb4
 8005db8:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8005dbc:	2100      	movs	r1, #0
 8005dbe:	2078      	movs	r0, #120	; 0x78
 8005dc0:	f7ff ba7d 	b.w	80052be <main_run+0x256>
	  			   ics_set_pos1(0,map_a(60,0,180,4833,10166));
 8005dc4:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8005dc8:	9300      	str	r3, [sp, #0]
 8005dca:	22b4      	movs	r2, #180	; 0xb4
 8005dcc:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8005dd0:	2100      	movs	r1, #0
 8005dd2:	203c      	movs	r0, #60	; 0x3c
 8005dd4:	f7ff bb06 	b.w	80053e4 <main_run+0x37c>
	  			   ics_set_pos1(0,map_a(120,0,180,4833,10166));
 8005dd8:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8005ddc:	22b4      	movs	r2, #180	; 0xb4
 8005dde:	9300      	str	r3, [sp, #0]
 8005de0:	2100      	movs	r1, #0
 8005de2:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8005de6:	2078      	movs	r0, #120	; 0x78
 8005de8:	f7fe fa06 	bl	80041f8 <map_a>
 8005dec:	b281      	uxth	r1, r0
 8005dee:	2000      	movs	r0, #0
 8005df0:	f7fe f914 	bl	800401c <ics_set_pos1>
		  			  DFPlayer_playmp3(4);
 8005df4:	2004      	movs	r0, #4
 8005df6:	f7fe f807 	bl	8003e08 <DFPlayer_playmp3>
 8005dfa:	782e      	ldrb	r6, [r5, #0]
 8005dfc:	f7ff b96b 	b.w	80050d6 <main_run+0x6e>
	  			   ics_set_pos1(0,map_a(120,0,180,4833,10166));
 8005e00:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8005e04:	22b4      	movs	r2, #180	; 0xb4
 8005e06:	9300      	str	r3, [sp, #0]
 8005e08:	2100      	movs	r1, #0
 8005e0a:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8005e0e:	2078      	movs	r0, #120	; 0x78
 8005e10:	f7fe f9f2 	bl	80041f8 <map_a>
 8005e14:	b281      	uxth	r1, r0
 8005e16:	2000      	movs	r0, #0
 8005e18:	f7fe f900 	bl	800401c <ics_set_pos1>
	  			  DFPlayer_playmp3(3);
 8005e1c:	2003      	movs	r0, #3
 8005e1e:	f7fd fff3 	bl	8003e08 <DFPlayer_playmp3>
 8005e22:	782e      	ldrb	r6, [r5, #0]
 8005e24:	f7ff b948 	b.w	80050b8 <main_run+0x50>
	  			   ics_set_pos1(0,map_a(60,0,180,4833,10166));
 8005e28:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8005e2c:	9300      	str	r3, [sp, #0]
 8005e2e:	22b4      	movs	r2, #180	; 0xb4
 8005e30:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8005e34:	2100      	movs	r1, #0
 8005e36:	203c      	movs	r0, #60	; 0x3c
 8005e38:	f7ff ba98 	b.w	800536c <main_run+0x304>
	  			   ics_set_pos1(0,map_a(120,0,180,4833,10166));
 8005e3c:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8005e40:	22b4      	movs	r2, #180	; 0xb4
 8005e42:	9300      	str	r3, [sp, #0]
 8005e44:	2100      	movs	r1, #0
 8005e46:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8005e4a:	2078      	movs	r0, #120	; 0x78
 8005e4c:	f7fe f9d4 	bl	80041f8 <map_a>
 8005e50:	b281      	uxth	r1, r0
 8005e52:	2000      	movs	r0, #0
 8005e54:	f7fe f8e2 	bl	800401c <ics_set_pos1>
		  			  DFPlayer_playmp3(5);
 8005e58:	4630      	mov	r0, r6
 8005e5a:	f7fd ffd5 	bl	8003e08 <DFPlayer_playmp3>
 8005e5e:	782e      	ldrb	r6, [r5, #0]
 8005e60:	f7ff b933 	b.w	80050ca <main_run+0x62>
						 motor1(1000,1000);
 8005e64:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005e68:	4608      	mov	r0, r1
 8005e6a:	f7fe f91d 	bl	80040a8 <motor1>
						 motor2(1000,1000);
 8005e6e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005e72:	4608      	mov	r0, r1
 8005e74:	f7fe f950 	bl	8004118 <motor2>
						 motor3(1000,1000);
 8005e78:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8005e7c:	4608      	mov	r0, r1
 8005e7e:	f7fe f983 	bl	8004188 <motor3>
						 HAL_Delay(300);
 8005e82:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8005e86:	f7fa fee7 	bl	8000c58 <HAL_Delay>
				  		  servo(90,30,30,90);
 8005e8a:	235a      	movs	r3, #90	; 0x5a
 8005e8c:	221e      	movs	r2, #30
 8005e8e:	4618      	mov	r0, r3
 8005e90:	4611      	mov	r1, r2
 8005e92:	f7fe f81f 	bl	8003ed4 <servo>
				  		  HAL_Delay(100);
 8005e96:	2064      	movs	r0, #100	; 0x64
 8005e98:	f7fa fede 	bl	8000c58 <HAL_Delay>
						  xprintf(" Rx[0]=%d", Rxbuf[0]);
 8005e9c:	4e6d      	ldr	r6, [pc, #436]	; (8006054 <main_run+0xfec>)
						  xprintf(" data[0]=%d", data[0]);
 8005e9e:	4f6e      	ldr	r7, [pc, #440]	; (8006058 <main_run+0xff0>)
						  	Txbuf[0]=0xFA;
 8005ea0:	f8df 91b8 	ldr.w	r9, [pc, #440]	; 800605c <main_run+0xff4>
				  		  servo(90,100,90,90);
 8005ea4:	235a      	movs	r3, #90	; 0x5a
 8005ea6:	461a      	mov	r2, r3
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	2164      	movs	r1, #100	; 0x64
 8005eac:	f7fe f812 	bl	8003ed4 <servo>
						  xprintf(" Rx[0]=%d", Rxbuf[0]);
 8005eb0:	7831      	ldrb	r1, [r6, #0]
 8005eb2:	4860      	ldr	r0, [pc, #384]	; (8006034 <main_run+0xfcc>)
 8005eb4:	f003 fd64 	bl	8009980 <xprintf>
						  xprintf(" Rx[1]=%d", Rxbuf[1]);
 8005eb8:	7871      	ldrb	r1, [r6, #1]
 8005eba:	485f      	ldr	r0, [pc, #380]	; (8006038 <main_run+0xfd0>)
 8005ebc:	f003 fd60 	bl	8009980 <xprintf>
						  xprintf(" Rx[2]=%d", Rxbuf[2]);
 8005ec0:	78b1      	ldrb	r1, [r6, #2]
 8005ec2:	485e      	ldr	r0, [pc, #376]	; (800603c <main_run+0xfd4>)
 8005ec4:	f003 fd5c 	bl	8009980 <xprintf>
						  xprintf(" data[0]=%d", data[0]);
 8005ec8:	7839      	ldrb	r1, [r7, #0]
 8005eca:	485d      	ldr	r0, [pc, #372]	; (8006040 <main_run+0xfd8>)
 8005ecc:	f003 fd58 	bl	8009980 <xprintf>
						  xprintf(" data[1]=%d", data[1]);
 8005ed0:	7879      	ldrb	r1, [r7, #1]
 8005ed2:	485c      	ldr	r0, [pc, #368]	; (8006044 <main_run+0xfdc>)
 8005ed4:	f003 fd54 	bl	8009980 <xprintf>
						  	  xprintf("\r\n");
 8005ed8:	485c      	ldr	r0, [pc, #368]	; (800604c <main_run+0xfe4>)
 8005eda:	f003 fd51 	bl	8009980 <xprintf>
						  	Txbuf[0]=0xFA;
 8005ede:	f04f 0efa 	mov.w	lr, #250	; 0xfa
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005ee2:	4649      	mov	r1, r9
 8005ee4:	23ff      	movs	r3, #255	; 0xff
 8005ee6:	2201      	movs	r2, #1
 8005ee8:	4859      	ldr	r0, [pc, #356]	; (8006050 <main_run+0xfe8>)
						  	Txbuf[0]=0xFA;
 8005eea:	f889 e000 	strb.w	lr, [r9]
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005eee:	f7fd fbe9 	bl	80036c4 <HAL_UART_Transmit>
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005ef2:	4649      	mov	r1, r9
 8005ef4:	23ff      	movs	r3, #255	; 0xff
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	4855      	ldr	r0, [pc, #340]	; (8006050 <main_run+0xfe8>)
 8005efa:	f7fd fbe3 	bl	80036c4 <HAL_UART_Transmit>
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005efe:	4649      	mov	r1, r9
 8005f00:	23ff      	movs	r3, #255	; 0xff
 8005f02:	2201      	movs	r2, #1
 8005f04:	4852      	ldr	r0, [pc, #328]	; (8006050 <main_run+0xfe8>)
 8005f06:	f7fd fbdd 	bl	80036c4 <HAL_UART_Transmit>
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005f0a:	4649      	mov	r1, r9
 8005f0c:	23ff      	movs	r3, #255	; 0xff
 8005f0e:	2201      	movs	r2, #1
 8005f10:	484f      	ldr	r0, [pc, #316]	; (8006050 <main_run+0xfe8>)
 8005f12:	f7fd fbd7 	bl	80036c4 <HAL_UART_Transmit>
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005f16:	4649      	mov	r1, r9
 8005f18:	23ff      	movs	r3, #255	; 0xff
 8005f1a:	2201      	movs	r2, #1
 8005f1c:	484c      	ldr	r0, [pc, #304]	; (8006050 <main_run+0xfe8>)
 8005f1e:	f7fd fbd1 	bl	80036c4 <HAL_UART_Transmit>
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005f22:	4649      	mov	r1, r9
 8005f24:	23ff      	movs	r3, #255	; 0xff
 8005f26:	2201      	movs	r2, #1
 8005f28:	4849      	ldr	r0, [pc, #292]	; (8006050 <main_run+0xfe8>)
 8005f2a:	f7fd fbcb 	bl	80036c4 <HAL_UART_Transmit>
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005f2e:	4649      	mov	r1, r9
 8005f30:	23ff      	movs	r3, #255	; 0xff
 8005f32:	2201      	movs	r2, #1
 8005f34:	4846      	ldr	r0, [pc, #280]	; (8006050 <main_run+0xfe8>)
 8005f36:	f7fd fbc5 	bl	80036c4 <HAL_UART_Transmit>
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005f3a:	4649      	mov	r1, r9
 8005f3c:	23ff      	movs	r3, #255	; 0xff
 8005f3e:	2201      	movs	r2, #1
 8005f40:	4843      	ldr	r0, [pc, #268]	; (8006050 <main_run+0xfe8>)
 8005f42:	f7fd fbbf 	bl	80036c4 <HAL_UART_Transmit>
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005f46:	4649      	mov	r1, r9
 8005f48:	23ff      	movs	r3, #255	; 0xff
 8005f4a:	2201      	movs	r2, #1
 8005f4c:	4840      	ldr	r0, [pc, #256]	; (8006050 <main_run+0xfe8>)
 8005f4e:	f7fd fbb9 	bl	80036c4 <HAL_UART_Transmit>
						  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005f52:	23ff      	movs	r3, #255	; 0xff
 8005f54:	4649      	mov	r1, r9
 8005f56:	2201      	movs	r2, #1
 8005f58:	483d      	ldr	r0, [pc, #244]	; (8006050 <main_run+0xfe8>)
 8005f5a:	f7fd fbb3 	bl	80036c4 <HAL_UART_Transmit>
						  while(((data[1]&0b00100000)>>5)==0 && cunttime_syageki<1800){
 8005f5e:	787b      	ldrb	r3, [r7, #1]
 8005f60:	f013 0820 	ands.w	r8, r3, #32
 8005f64:	f040 8116 	bne.w	8006194 <main_run+0x112c>
							  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005f68:	46cb      	mov	fp, r9
 8005f6a:	e042      	b.n	8005ff2 <main_run+0xf8a>
								else if(Rxbuf[1] == 251){
 8005f6c:	7872      	ldrb	r2, [r6, #1]
 8005f6e:	2afb      	cmp	r2, #251	; 0xfb
 8005f70:	d05c      	beq.n	800602c <main_run+0xfc4>
								else if(Rxbuf[2] == 251){
 8005f72:	78b1      	ldrb	r1, [r6, #2]
 8005f74:	29fb      	cmp	r1, #251	; 0xfb
 8005f76:	bf11      	iteee	ne
 8005f78:	7838      	ldrbne	r0, [r7, #0]
									data[0]=Rxbuf[0];
 8005f7a:	703b      	strbeq	r3, [r7, #0]
									data[1]=Rxbuf[1];
 8005f7c:	707a      	strbeq	r2, [r7, #1]
 8005f7e:	4618      	moveq	r0, r3
							  ics_set_pos1(1,map_a(data[0],0,180,4833,10166));
 8005f80:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8005f84:	9300      	str	r3, [sp, #0]
 8005f86:	22b4      	movs	r2, #180	; 0xb4
 8005f88:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	f7fe f933 	bl	80041f8 <map_a>
 8005f92:	b281      	uxth	r1, r0
 8005f94:	2001      	movs	r0, #1
 8005f96:	f7fe f841 	bl	800401c <ics_set_pos1>
							  datatemp=data[1];
 8005f9a:	787b      	ldrb	r3, [r7, #1]
							  if((datatemp&0b00010000)>>4==1){
 8005f9c:	06d8      	lsls	r0, r3, #27
							  cunttime_syageki++;
 8005f9e:	bf54      	ite	pl
 8005fa0:	f108 0801 	addpl.w	r8, r8, #1
								  cunttime_syageki=10000;
 8005fa4:	f242 7810 	movwmi	r8, #10000	; 0x2710
							  if((datatemp&0b10000000)>>7==1){
 8005fa8:	0619      	lsls	r1, r3, #24
 8005faa:	d434      	bmi.n	8006016 <main_run+0xfae>
							  xprintf(" Rx[0]=%d", Rxbuf[0]);
 8005fac:	7831      	ldrb	r1, [r6, #0]
 8005fae:	4821      	ldr	r0, [pc, #132]	; (8006034 <main_run+0xfcc>)
 8005fb0:	f003 fce6 	bl	8009980 <xprintf>
							  xprintf(" Rx[1]=%d", Rxbuf[1]);
 8005fb4:	7871      	ldrb	r1, [r6, #1]
 8005fb6:	4820      	ldr	r0, [pc, #128]	; (8006038 <main_run+0xfd0>)
 8005fb8:	f003 fce2 	bl	8009980 <xprintf>
							  xprintf(" Rx[2]=%d", Rxbuf[2]);
 8005fbc:	78b1      	ldrb	r1, [r6, #2]
 8005fbe:	481f      	ldr	r0, [pc, #124]	; (800603c <main_run+0xfd4>)
 8005fc0:	f003 fcde 	bl	8009980 <xprintf>
							  xprintf(" data[0]=%d", data[0]);
 8005fc4:	7839      	ldrb	r1, [r7, #0]
 8005fc6:	481e      	ldr	r0, [pc, #120]	; (8006040 <main_run+0xfd8>)
 8005fc8:	f003 fcda 	bl	8009980 <xprintf>
							  xprintf(" data[1]=%d", data[1]);
 8005fcc:	7879      	ldrb	r1, [r7, #1]
 8005fce:	481d      	ldr	r0, [pc, #116]	; (8006044 <main_run+0xfdc>)
 8005fd0:	f003 fcd6 	bl	8009980 <xprintf>
							  xprintf(" time=%d", cunttime_syageki);
 8005fd4:	4641      	mov	r1, r8
 8005fd6:	481c      	ldr	r0, [pc, #112]	; (8006048 <main_run+0xfe0>)
 8005fd8:	f003 fcd2 	bl	8009980 <xprintf>
							  xprintf("\r\n");
 8005fdc:	481b      	ldr	r0, [pc, #108]	; (800604c <main_run+0xfe4>)
 8005fde:	f003 fccf 	bl	8009980 <xprintf>
						  while(((data[1]&0b00100000)>>5)==0 && cunttime_syageki<1800){
 8005fe2:	787b      	ldrb	r3, [r7, #1]
 8005fe4:	069b      	lsls	r3, r3, #26
 8005fe6:	f100 80eb 	bmi.w	80061c0 <main_run+0x1158>
 8005fea:	f5b8 6fe1 	cmp.w	r8, #1800	; 0x708
 8005fee:	f280 809a 	bge.w	8006126 <main_run+0x10be>
							  	Txbuf[0]=0xFA;
 8005ff2:	f04f 0efa 	mov.w	lr, #250	; 0xfa
							  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8005ff6:	23ff      	movs	r3, #255	; 0xff
 8005ff8:	2201      	movs	r2, #1
 8005ffa:	4659      	mov	r1, fp
 8005ffc:	4814      	ldr	r0, [pc, #80]	; (8006050 <main_run+0xfe8>)
							  	Txbuf[0]=0xFA;
 8005ffe:	f889 e000 	strb.w	lr, [r9]
							  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8006002:	f7fd fb5f 	bl	80036c4 <HAL_UART_Transmit>
								if(Rxbuf[0] == 251){
 8006006:	7833      	ldrb	r3, [r6, #0]
 8006008:	2bfb      	cmp	r3, #251	; 0xfb
 800600a:	d1af      	bne.n	8005f6c <main_run+0xf04>
									data[0]=Rxbuf[1];
 800600c:	7870      	ldrb	r0, [r6, #1]
									data[1]=Rxbuf[2];
 800600e:	78b3      	ldrb	r3, [r6, #2]
									data[0]=Rxbuf[1];
 8006010:	7038      	strb	r0, [r7, #0]
									data[1]=Rxbuf[2];
 8006012:	707b      	strb	r3, [r7, #1]
 8006014:	e7b4      	b.n	8005f80 <main_run+0xf18>
								  if((datatemp&0b01000000)>>6==1){
 8006016:	065a      	lsls	r2, r3, #25
									  motor_move(125,90,250);
 8006018:	bf47      	ittee	mi
 800601a:	22fa      	movmi	r2, #250	; 0xfa
 800601c:	215a      	movmi	r1, #90	; 0x5a
									  motor_move(125,270,200);
 800601e:	22c8      	movpl	r2, #200	; 0xc8
 8006020:	f44f 7187 	movpl.w	r1, #270	; 0x10e
 8006024:	207d      	movs	r0, #125	; 0x7d
 8006026:	f001 f8df 	bl	80071e8 <motor_move>
 800602a:	e7bf      	b.n	8005fac <main_run+0xf44>
									data[0]=Rxbuf[2];
 800602c:	78b0      	ldrb	r0, [r6, #2]
									data[1]=Rxbuf[0];
 800602e:	707b      	strb	r3, [r7, #1]
									data[0]=Rxbuf[2];
 8006030:	7038      	strb	r0, [r7, #0]
 8006032:	e7a5      	b.n	8005f80 <main_run+0xf18>
 8006034:	0800ae6c 	.word	0x0800ae6c
 8006038:	0800ae78 	.word	0x0800ae78
 800603c:	0800ae84 	.word	0x0800ae84
 8006040:	0800ae90 	.word	0x0800ae90
 8006044:	0800ae9c 	.word	0x0800ae9c
 8006048:	0800aeac 	.word	0x0800aeac
 800604c:	0800aea8 	.word	0x0800aea8
 8006050:	200009a4 	.word	0x200009a4
 8006054:	2000013c 	.word	0x2000013c
 8006058:	2000021c 	.word	0x2000021c
 800605c:	200002ec 	.word	0x200002ec
					 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 8006060:	2201      	movs	r2, #1
 8006062:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006066:	4861      	ldr	r0, [pc, #388]	; (80061ec <main_run+0x1184>)
 8006068:	f7fb fcfa 	bl	8001a60 <HAL_GPIO_WritePin>
					 HAL_Delay(100);
 800606c:	2064      	movs	r0, #100	; 0x64
 800606e:	f7fa fdf3 	bl	8000c58 <HAL_Delay>
					 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8006072:	485e      	ldr	r0, [pc, #376]	; (80061ec <main_run+0x1184>)
 8006074:	2201      	movs	r2, #1
 8006076:	f44f 7100 	mov.w	r1, #512	; 0x200
 800607a:	f7fb fcf1 	bl	8001a60 <HAL_GPIO_WritePin>
					 HAL_Delay(50);
 800607e:	2032      	movs	r0, #50	; 0x32
 8006080:	f7fa fdea 	bl	8000c58 <HAL_Delay>
						 if(cunttime_syageki==10000){
 8006084:	f242 7310 	movw	r3, #10000	; 0x2710
 8006088:	4598      	cmp	r8, r3
 800608a:	d032      	beq.n	80060f2 <main_run+0x108a>
						 else{DFPlayer_playmp3(5);}
 800608c:	2005      	movs	r0, #5
 800608e:	f7fd febb 	bl	8003e08 <DFPlayer_playmp3>
					 Rxbuf[0]=0;
 8006092:	f04f 0800 	mov.w	r8, #0
					 data[0]=90;
 8006096:	235a      	movs	r3, #90	; 0x5a
					 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8006098:	4642      	mov	r2, r8
 800609a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800609e:	4853      	ldr	r0, [pc, #332]	; (80061ec <main_run+0x1184>)
					 data[0]=90;
 80060a0:	703b      	strb	r3, [r7, #0]
					 Rxbuf[0]=0;
 80060a2:	f886 8000 	strb.w	r8, [r6]
					 Rxbuf[1]=0;
 80060a6:	f886 8001 	strb.w	r8, [r6, #1]
					 Rxbuf[2]=0;
 80060aa:	f886 8002 	strb.w	r8, [r6, #2]
					 data[1]=0;
 80060ae:	f887 8001 	strb.w	r8, [r7, #1]
					 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 80060b2:	f7fb fcd5 	bl	8001a60 <HAL_GPIO_WritePin>
					 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 80060b6:	4642      	mov	r2, r8
 80060b8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80060bc:	484b      	ldr	r0, [pc, #300]	; (80061ec <main_run+0x1184>)
 80060be:	f7fb fccf 	bl	8001a60 <HAL_GPIO_WritePin>
					 HAL_Delay(300);
 80060c2:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80060c6:	f7fa fdc7 	bl	8000c58 <HAL_Delay>
 80060ca:	f7ff b9f9 	b.w	80054c0 <main_run+0x458>
					 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 80060ce:	2201      	movs	r2, #1
 80060d0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80060d4:	4845      	ldr	r0, [pc, #276]	; (80061ec <main_run+0x1184>)
 80060d6:	f7fb fcc3 	bl	8001a60 <HAL_GPIO_WritePin>
					 HAL_Delay(100);
 80060da:	2064      	movs	r0, #100	; 0x64
 80060dc:	f7fa fdbc 	bl	8000c58 <HAL_Delay>
					 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 80060e0:	4842      	ldr	r0, [pc, #264]	; (80061ec <main_run+0x1184>)
 80060e2:	2201      	movs	r2, #1
 80060e4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80060e8:	f7fb fcba 	bl	8001a60 <HAL_GPIO_WritePin>
					 HAL_Delay(50);
 80060ec:	2032      	movs	r0, #50	; 0x32
 80060ee:	f7fa fdb3 	bl	8000c58 <HAL_Delay>
							 DFPlayer_playmp3(2);
 80060f2:	2002      	movs	r0, #2
 80060f4:	f7fd fe88 	bl	8003e08 <DFPlayer_playmp3>
 80060f8:	e7cb      	b.n	8006092 <main_run+0x102a>
					 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 80060fa:	2201      	movs	r2, #1
 80060fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006100:	483a      	ldr	r0, [pc, #232]	; (80061ec <main_run+0x1184>)
 8006102:	f7fb fcad 	bl	8001a60 <HAL_GPIO_WritePin>
					 HAL_Delay(100);
 8006106:	2064      	movs	r0, #100	; 0x64
 8006108:	f7fa fda6 	bl	8000c58 <HAL_Delay>
					 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 800610c:	2201      	movs	r2, #1
 800610e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006112:	4836      	ldr	r0, [pc, #216]	; (80061ec <main_run+0x1184>)
 8006114:	f7fb fca4 	bl	8001a60 <HAL_GPIO_WritePin>
					 HAL_Delay(50);
 8006118:	2032      	movs	r0, #50	; 0x32
 800611a:	f7fa fd9d 	bl	8000c58 <HAL_Delay>
					 if(cunttime_syageki>=1800){
 800611e:	f5b8 6fe1 	cmp.w	r8, #1800	; 0x708
 8006122:	dbe6      	blt.n	80060f2 <main_run+0x108a>
 8006124:	e7ae      	b.n	8006084 <main_run+0x101c>
						 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 8006126:	2201      	movs	r2, #1
 8006128:	f44f 7180 	mov.w	r1, #256	; 0x100
 800612c:	482f      	ldr	r0, [pc, #188]	; (80061ec <main_run+0x1184>)
 800612e:	f7fb fc97 	bl	8001a60 <HAL_GPIO_WritePin>
						 HAL_Delay(100);
 8006132:	2064      	movs	r0, #100	; 0x64
 8006134:	f7fa fd90 	bl	8000c58 <HAL_Delay>
						 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8006138:	482c      	ldr	r0, [pc, #176]	; (80061ec <main_run+0x1184>)
 800613a:	2201      	movs	r2, #1
 800613c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006140:	f7fb fc8e 	bl	8001a60 <HAL_GPIO_WritePin>
						 HAL_Delay(50);
 8006144:	2032      	movs	r0, #50	; 0x32
 8006146:	f7fa fd87 	bl	8000c58 <HAL_Delay>
							 if(cunttime_syageki==10000){
 800614a:	f242 7310 	movw	r3, #10000	; 0x2710
 800614e:	4598      	cmp	r8, r3
 8006150:	d032      	beq.n	80061b8 <main_run+0x1150>
							 else{DFPlayer_playmp3(5);}
 8006152:	2005      	movs	r0, #5
 8006154:	f7fd fe58 	bl	8003e08 <DFPlayer_playmp3>
						 Rxbuf[0]=0;
 8006158:	f04f 0800 	mov.w	r8, #0
						 data[0]=90;
 800615c:	235a      	movs	r3, #90	; 0x5a
						 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 800615e:	4642      	mov	r2, r8
 8006160:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006164:	4821      	ldr	r0, [pc, #132]	; (80061ec <main_run+0x1184>)
						 data[0]=90;
 8006166:	703b      	strb	r3, [r7, #0]
						 Rxbuf[0]=0;
 8006168:	f886 8000 	strb.w	r8, [r6]
						 Rxbuf[1]=0;
 800616c:	f886 8001 	strb.w	r8, [r6, #1]
						 Rxbuf[2]=0;
 8006170:	f886 8002 	strb.w	r8, [r6, #2]
						 data[1]=0;
 8006174:	f887 8001 	strb.w	r8, [r7, #1]
						 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8006178:	f7fb fc72 	bl	8001a60 <HAL_GPIO_WritePin>
						 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 800617c:	4642      	mov	r2, r8
 800617e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006182:	481a      	ldr	r0, [pc, #104]	; (80061ec <main_run+0x1184>)
 8006184:	f7fb fc6c 	bl	8001a60 <HAL_GPIO_WritePin>
						 HAL_Delay(300);
 8006188:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800618c:	f7fa fd64 	bl	8000c58 <HAL_Delay>
 8006190:	f7ff bb97 	b.w	80058c2 <main_run+0x85a>
						 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 8006194:	2201      	movs	r2, #1
 8006196:	f44f 7180 	mov.w	r1, #256	; 0x100
 800619a:	4814      	ldr	r0, [pc, #80]	; (80061ec <main_run+0x1184>)
 800619c:	f7fb fc60 	bl	8001a60 <HAL_GPIO_WritePin>
						 HAL_Delay(100);
 80061a0:	2064      	movs	r0, #100	; 0x64
 80061a2:	f7fa fd59 	bl	8000c58 <HAL_Delay>
						 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 80061a6:	4811      	ldr	r0, [pc, #68]	; (80061ec <main_run+0x1184>)
 80061a8:	2201      	movs	r2, #1
 80061aa:	f44f 7100 	mov.w	r1, #512	; 0x200
 80061ae:	f7fb fc57 	bl	8001a60 <HAL_GPIO_WritePin>
						 HAL_Delay(50);
 80061b2:	2032      	movs	r0, #50	; 0x32
 80061b4:	f7fa fd50 	bl	8000c58 <HAL_Delay>
								 DFPlayer_playmp3(2);
 80061b8:	2002      	movs	r0, #2
 80061ba:	f7fd fe25 	bl	8003e08 <DFPlayer_playmp3>
 80061be:	e7cb      	b.n	8006158 <main_run+0x10f0>
						 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 80061c0:	2201      	movs	r2, #1
 80061c2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80061c6:	4809      	ldr	r0, [pc, #36]	; (80061ec <main_run+0x1184>)
 80061c8:	f7fb fc4a 	bl	8001a60 <HAL_GPIO_WritePin>
						 HAL_Delay(100);
 80061cc:	2064      	movs	r0, #100	; 0x64
 80061ce:	f7fa fd43 	bl	8000c58 <HAL_Delay>
						 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 80061d2:	2201      	movs	r2, #1
 80061d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80061d8:	4804      	ldr	r0, [pc, #16]	; (80061ec <main_run+0x1184>)
 80061da:	f7fb fc41 	bl	8001a60 <HAL_GPIO_WritePin>
						 HAL_Delay(50);
 80061de:	2032      	movs	r0, #50	; 0x32
 80061e0:	f7fa fd3a 	bl	8000c58 <HAL_Delay>
						 if(cunttime_syageki>=1800){
 80061e4:	f5b8 6fe1 	cmp.w	r8, #1800	; 0x708
 80061e8:	dbe6      	blt.n	80061b8 <main_run+0x1150>
 80061ea:	e7ae      	b.n	800614a <main_run+0x10e2>
 80061ec:	48000c00 	.word	0x48000c00

080061f0 <test2>:
void test2(){/*
 80061f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061f4:	b085      	sub	sp, #20
	  xprintf(" m3=%d", TIM8->CNT);
	ics_set_pos1(0,map_a(120,0,180,4833,10166));*/

	float calc=0;
	uint16_t digree_now;
	digree_now=line_get_data_poorly_made();
 80061f6:	f001 fd93 	bl	8007d20 <line_get_data_poorly_made>
		  servo(90,100,90,90);
 80061fa:	235a      	movs	r3, #90	; 0x5a
 80061fc:	461a      	mov	r2, r3
 80061fe:	4618      	mov	r0, r3
 8006200:	2164      	movs	r1, #100	; 0x64
 8006202:	f7fd fe67 	bl	8003ed4 <servo>
	  while((TIM3->CNT)>29900){//Oo
 8006206:	f8df a2fc 	ldr.w	sl, [pc, #764]	; 8006504 <test2+0x314>
			 calc=digree_now*(sqrt(digree_now*2))/16;
			 HOUI_Correction(0);
			 motor_move(125,(uint16_t)calc,800);
		 }
		 else{
			 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 800620a:	4fb1      	ldr	r7, [pc, #708]	; (80064d0 <test2+0x2e0>)
			 HOUI_Correction(0);
			 motor_move(125,(uint16_t)(360.0-calc),800);
 800620c:	f8df 92f8 	ldr.w	r9, [pc, #760]	; 8006508 <test2+0x318>
			 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8006210:	2600      	movs	r6, #0
			 motor_move(125,(uint16_t)(360.0-calc),800);
 8006212:	f04f 0800 	mov.w	r8, #0
	  while((TIM3->CNT)>29900){//Oo
 8006216:	f8da 2024 	ldr.w	r2, [sl, #36]	; 0x24
 800621a:	f247 43cc 	movw	r3, #29900	; 0x74cc
 800621e:	429a      	cmp	r2, r3
 8006220:	d937      	bls.n	8006292 <test2+0xa2>
		  digree_now=line_get_data_poorly_made();
 8006222:	f001 fd7d 	bl	8007d20 <line_get_data_poorly_made>
 8006226:	4604      	mov	r4, r0
			 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8006228:	f5c0 75b4 	rsb	r5, r0, #360	; 0x168
		  if(digree_now<180){
 800622c:	2cb3      	cmp	r4, #179	; 0xb3
			 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 800622e:	ea4f 0045 	mov.w	r0, r5, lsl #1
		  if(digree_now<180){
 8006232:	f200 8113 	bhi.w	800645c <test2+0x26c>
			 calc=digree_now*(sqrt(digree_now*2))/16;
 8006236:	0060      	lsls	r0, r4, #1
 8006238:	f7fa f918 	bl	800046c <__aeabi_i2d>
 800623c:	ec41 0b10 	vmov	d0, r0, r1
 8006240:	f003 fc42 	bl	8009ac8 <sqrt>
			 HOUI_Correction(0);
 8006244:	2000      	movs	r0, #0
			 calc=digree_now*(sqrt(digree_now*2))/16;
 8006246:	ed8d 0b02 	vstr	d0, [sp, #8]
			 HOUI_Correction(0);
 800624a:	f001 fb67 	bl	800791c <HOUI_Correction>
			 calc=digree_now*(sqrt(digree_now*2))/16;
 800624e:	4620      	mov	r0, r4
 8006250:	f7fa f90c 	bl	800046c <__aeabi_i2d>
 8006254:	4632      	mov	r2, r6
 8006256:	463b      	mov	r3, r7
 8006258:	f7fa f96e 	bl	8000538 <__aeabi_dmul>
 800625c:	ed9d 0b02 	vldr	d0, [sp, #8]
 8006260:	ec53 2b10 	vmov	r2, r3, d0
 8006264:	f7fa f968 	bl	8000538 <__aeabi_dmul>
 8006268:	f7fa fc5e 	bl	8000b28 <__aeabi_d2f>
			 motor_move(125,(uint16_t)calc,800);
 800626c:	ee07 0a90 	vmov	s15, r0
 8006270:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006274:	f44f 7248 	mov.w	r2, #800	; 0x320
 8006278:	edcd 7a02 	vstr	s15, [sp, #8]
 800627c:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 8006280:	207d      	movs	r0, #125	; 0x7d
 8006282:	f000 ffb1 	bl	80071e8 <motor_move>
	  while((TIM3->CNT)>29900){//Oo
 8006286:	f8da 2024 	ldr.w	r2, [sl, #36]	; 0x24
 800628a:	f247 43cc 	movw	r3, #29900	; 0x74cc
 800628e:	429a      	cmp	r2, r3
 8006290:	d8c7      	bhi.n	8006222 <test2+0x32>
		 }
	  }
	  	  	 motor_move(0,0,0);
 8006292:	2200      	movs	r2, #0
 8006294:	4611      	mov	r1, r2
 8006296:	4610      	mov	r0, r2
			 TIM4->CNT=30000;
 8006298:	4c8e      	ldr	r4, [pc, #568]	; (80064d4 <test2+0x2e4>)
	  	  	 motor_move(0,0,0);
 800629a:	f000 ffa5 	bl	80071e8 <motor_move>
			 TIM4->CNT=30000;
 800629e:	f247 5330 	movw	r3, #30000	; 0x7530
 80062a2:	6263      	str	r3, [r4, #36]	; 0x24
			 while(TIM4->CNT>29530){//^
 80062a4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80062a6:	f247 335a 	movw	r3, #29530	; 0x735a
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d90e      	bls.n	80062cc <test2+0xdc>
				 HOUI_Correction(0);
 80062ae:	2000      	movs	r0, #0
 80062b0:	f001 fb34 	bl	800791c <HOUI_Correction>
				 motor_move(125,270,500);
 80062b4:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80062b8:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80062bc:	207d      	movs	r0, #125	; 0x7d
 80062be:	f000 ff93 	bl	80071e8 <motor_move>
			 while(TIM4->CNT>29530){//^
 80062c2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80062c4:	f247 335a 	movw	r3, #29530	; 0x735a
 80062c8:	429a      	cmp	r2, r3
 80062ca:	d8f0      	bhi.n	80062ae <test2+0xbe>
				 }
			 //

			 motor1(1000,1000);
 80062cc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80062d0:	4608      	mov	r0, r1
 80062d2:	f7fd fee9 	bl	80040a8 <motor1>
			 motor2(1000,1000);
 80062d6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80062da:	4608      	mov	r0, r1
 80062dc:	f7fd ff1c 	bl	8004118 <motor2>
			 motor3(1000,1000);
 80062e0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80062e4:	4608      	mov	r0, r1
			 HAL_Delay(300);

			  xprintf(" Rx[0]=%d", Rxbuf[0]);
 80062e6:	4c7c      	ldr	r4, [pc, #496]	; (80064d8 <test2+0x2e8>)
			  xprintf(" Rx[1]=%d", Rxbuf[1]);
			  xprintf(" Rx[2]=%d", Rxbuf[2]);
			  xprintf(" data[0]=%d", data[0]);
 80062e8:	4d7c      	ldr	r5, [pc, #496]	; (80064dc <test2+0x2ec>)
			  xprintf(" data[1]=%d", data[1]);
			  	  xprintf("\r\n");
			  	Txbuf[0]=0xFA;
 80062ea:	4f7d      	ldr	r7, [pc, #500]	; (80064e0 <test2+0x2f0>)
			 motor3(1000,1000);
 80062ec:	f7fd ff4c 	bl	8004188 <motor3>
			 HAL_Delay(300);
 80062f0:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80062f4:	f7fa fcb0 	bl	8000c58 <HAL_Delay>
			  xprintf(" Rx[0]=%d", Rxbuf[0]);
 80062f8:	7821      	ldrb	r1, [r4, #0]
 80062fa:	487a      	ldr	r0, [pc, #488]	; (80064e4 <test2+0x2f4>)
 80062fc:	f003 fb40 	bl	8009980 <xprintf>
			  xprintf(" Rx[1]=%d", Rxbuf[1]);
 8006300:	7861      	ldrb	r1, [r4, #1]
 8006302:	4879      	ldr	r0, [pc, #484]	; (80064e8 <test2+0x2f8>)
 8006304:	f003 fb3c 	bl	8009980 <xprintf>
			  xprintf(" Rx[2]=%d", Rxbuf[2]);
 8006308:	78a1      	ldrb	r1, [r4, #2]
 800630a:	4878      	ldr	r0, [pc, #480]	; (80064ec <test2+0x2fc>)
 800630c:	f003 fb38 	bl	8009980 <xprintf>
			  xprintf(" data[0]=%d", data[0]);
 8006310:	7829      	ldrb	r1, [r5, #0]
 8006312:	4877      	ldr	r0, [pc, #476]	; (80064f0 <test2+0x300>)
 8006314:	f003 fb34 	bl	8009980 <xprintf>
			  xprintf(" data[1]=%d", data[1]);
 8006318:	7869      	ldrb	r1, [r5, #1]
 800631a:	4876      	ldr	r0, [pc, #472]	; (80064f4 <test2+0x304>)
 800631c:	f003 fb30 	bl	8009980 <xprintf>
			  	  xprintf("\r\n");
 8006320:	4875      	ldr	r0, [pc, #468]	; (80064f8 <test2+0x308>)
 8006322:	f003 fb2d 	bl	8009980 <xprintf>
			  	Txbuf[0]=0xFA;
 8006326:	26fa      	movs	r6, #250	; 0xfa
			  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8006328:	4639      	mov	r1, r7
 800632a:	23ff      	movs	r3, #255	; 0xff
 800632c:	2201      	movs	r2, #1
 800632e:	4873      	ldr	r0, [pc, #460]	; (80064fc <test2+0x30c>)
			  	Txbuf[0]=0xFA;
 8006330:	703e      	strb	r6, [r7, #0]
			  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8006332:	f7fd f9c7 	bl	80036c4 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8006336:	4639      	mov	r1, r7
 8006338:	23ff      	movs	r3, #255	; 0xff
 800633a:	2201      	movs	r2, #1
 800633c:	486f      	ldr	r0, [pc, #444]	; (80064fc <test2+0x30c>)
 800633e:	f7fd f9c1 	bl	80036c4 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8006342:	4639      	mov	r1, r7
 8006344:	23ff      	movs	r3, #255	; 0xff
 8006346:	2201      	movs	r2, #1
 8006348:	486c      	ldr	r0, [pc, #432]	; (80064fc <test2+0x30c>)
 800634a:	f7fd f9bb 	bl	80036c4 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 800634e:	4639      	mov	r1, r7
 8006350:	23ff      	movs	r3, #255	; 0xff
 8006352:	2201      	movs	r2, #1
 8006354:	4869      	ldr	r0, [pc, #420]	; (80064fc <test2+0x30c>)
 8006356:	f7fd f9b5 	bl	80036c4 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 800635a:	4639      	mov	r1, r7
 800635c:	23ff      	movs	r3, #255	; 0xff
 800635e:	2201      	movs	r2, #1
 8006360:	4866      	ldr	r0, [pc, #408]	; (80064fc <test2+0x30c>)
 8006362:	f7fd f9af 	bl	80036c4 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8006366:	4639      	mov	r1, r7
 8006368:	23ff      	movs	r3, #255	; 0xff
 800636a:	2201      	movs	r2, #1
 800636c:	4863      	ldr	r0, [pc, #396]	; (80064fc <test2+0x30c>)
 800636e:	f7fd f9a9 	bl	80036c4 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8006372:	4639      	mov	r1, r7
 8006374:	23ff      	movs	r3, #255	; 0xff
 8006376:	2201      	movs	r2, #1
 8006378:	4860      	ldr	r0, [pc, #384]	; (80064fc <test2+0x30c>)
 800637a:	f7fd f9a3 	bl	80036c4 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 800637e:	4639      	mov	r1, r7
 8006380:	23ff      	movs	r3, #255	; 0xff
 8006382:	2201      	movs	r2, #1
 8006384:	485d      	ldr	r0, [pc, #372]	; (80064fc <test2+0x30c>)
 8006386:	f7fd f99d 	bl	80036c4 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 800638a:	4639      	mov	r1, r7
 800638c:	23ff      	movs	r3, #255	; 0xff
 800638e:	2201      	movs	r2, #1
 8006390:	485a      	ldr	r0, [pc, #360]	; (80064fc <test2+0x30c>)
 8006392:	f7fd f997 	bl	80036c4 <HAL_UART_Transmit>
			  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8006396:	4639      	mov	r1, r7
 8006398:	23ff      	movs	r3, #255	; 0xff
 800639a:	2201      	movs	r2, #1
 800639c:	4857      	ldr	r0, [pc, #348]	; (80064fc <test2+0x30c>)
 800639e:	f7fd f991 	bl	80036c4 <HAL_UART_Transmit>
			  int cunttime_syageki=0;
			  int datatemp;
			  while(((data[1]&0b00100000)>>5)==0 && cunttime_syageki<1800){
 80063a2:	786e      	ldrb	r6, [r5, #1]
 80063a4:	f016 0620 	ands.w	r6, r6, #32
 80063a8:	f040 81c7 	bne.w	800673a <test2+0x54a>
				  	Txbuf[0]=0xFA;
				  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 80063ac:	f8df 914c 	ldr.w	r9, [pc, #332]	; 80064fc <test2+0x30c>
 80063b0:	46b8      	mov	r8, r7
 80063b2:	e041      	b.n	8006438 <test2+0x248>
					if(Rxbuf[0] == 251){
						data[0]=Rxbuf[1];
						data[1]=Rxbuf[2];
					}
					else if(Rxbuf[1] == 251){
 80063b4:	7862      	ldrb	r2, [r4, #1]
 80063b6:	2afb      	cmp	r2, #251	; 0xfb
 80063b8:	f000 8086 	beq.w	80064c8 <test2+0x2d8>
						data[0]=Rxbuf[2];
						data[1]=Rxbuf[0];
					}
					else if(Rxbuf[2] == 251){
 80063bc:	78a1      	ldrb	r1, [r4, #2]
 80063be:	29fb      	cmp	r1, #251	; 0xfb
 80063c0:	bf11      	iteee	ne
 80063c2:	7828      	ldrbne	r0, [r5, #0]
						data[0]=Rxbuf[0];
 80063c4:	702b      	strbeq	r3, [r5, #0]
						data[1]=Rxbuf[1];
 80063c6:	706a      	strbeq	r2, [r5, #1]
 80063c8:	4618      	moveq	r0, r3
					}
				  ics_set_pos1(1,map_a(data[0],0,180,4833,10166));
 80063ca:	f242 73b6 	movw	r3, #10166	; 0x27b6
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	22b4      	movs	r2, #180	; 0xb4
 80063d2:	f241 23e1 	movw	r3, #4833	; 0x12e1
 80063d6:	2100      	movs	r1, #0
 80063d8:	f7fd ff0e 	bl	80041f8 <map_a>
 80063dc:	b281      	uxth	r1, r0
 80063de:	2001      	movs	r0, #1
 80063e0:	f7fd fe1c 	bl	800401c <ics_set_pos1>

				  datatemp=data[1];
 80063e4:	786b      	ldrb	r3, [r5, #1]
				  cunttime_syageki++;
				  if((datatemp&0b00010000)>>4==1){
 80063e6:	06d8      	lsls	r0, r3, #27
				  cunttime_syageki++;
 80063e8:	bf54      	ite	pl
 80063ea:	3601      	addpl	r6, #1
					  cunttime_syageki=10000;
 80063ec:	f242 7610 	movwmi	r6, #10000	; 0x2710
				  }
				  if((datatemp&0b10000000)>>7==1){
 80063f0:	0619      	lsls	r1, r3, #24
 80063f2:	d45e      	bmi.n	80064b2 <test2+0x2c2>
					  }
					  else{
						  motor_move(125,270,200);
					  }
				  }
				  xprintf(" Rx[0]=%d", Rxbuf[0]);
 80063f4:	7821      	ldrb	r1, [r4, #0]
 80063f6:	483b      	ldr	r0, [pc, #236]	; (80064e4 <test2+0x2f4>)
 80063f8:	f003 fac2 	bl	8009980 <xprintf>
				  xprintf(" Rx[1]=%d", Rxbuf[1]);
 80063fc:	7861      	ldrb	r1, [r4, #1]
 80063fe:	483a      	ldr	r0, [pc, #232]	; (80064e8 <test2+0x2f8>)
 8006400:	f003 fabe 	bl	8009980 <xprintf>
				  xprintf(" Rx[2]=%d", Rxbuf[2]);
 8006404:	78a1      	ldrb	r1, [r4, #2]
 8006406:	4839      	ldr	r0, [pc, #228]	; (80064ec <test2+0x2fc>)
 8006408:	f003 faba 	bl	8009980 <xprintf>
				  xprintf(" data[0]=%d", data[0]);
 800640c:	7829      	ldrb	r1, [r5, #0]
 800640e:	4838      	ldr	r0, [pc, #224]	; (80064f0 <test2+0x300>)
 8006410:	f003 fab6 	bl	8009980 <xprintf>
				  xprintf(" data[1]=%d", data[1]);
 8006414:	7869      	ldrb	r1, [r5, #1]
 8006416:	4837      	ldr	r0, [pc, #220]	; (80064f4 <test2+0x304>)
 8006418:	f003 fab2 	bl	8009980 <xprintf>
				  xprintf(" time=%d", cunttime_syageki);
 800641c:	4631      	mov	r1, r6
 800641e:	4838      	ldr	r0, [pc, #224]	; (8006500 <test2+0x310>)
 8006420:	f003 faae 	bl	8009980 <xprintf>
				  xprintf("\r\n");
 8006424:	4834      	ldr	r0, [pc, #208]	; (80064f8 <test2+0x308>)
 8006426:	f003 faab 	bl	8009980 <xprintf>
			  while(((data[1]&0b00100000)>>5)==0 && cunttime_syageki<1800){
 800642a:	786b      	ldrb	r3, [r5, #1]
 800642c:	069b      	lsls	r3, r3, #26
 800642e:	f100 819a 	bmi.w	8006766 <test2+0x576>
 8006432:	f5b6 6fe1 	cmp.w	r6, #1800	; 0x708
 8006436:	da69      	bge.n	800650c <test2+0x31c>
				  	Txbuf[0]=0xFA;
 8006438:	f04f 0efa 	mov.w	lr, #250	; 0xfa
				  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 800643c:	23ff      	movs	r3, #255	; 0xff
 800643e:	2201      	movs	r2, #1
 8006440:	4641      	mov	r1, r8
 8006442:	4648      	mov	r0, r9
				  	Txbuf[0]=0xFA;
 8006444:	f887 e000 	strb.w	lr, [r7]
				  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8006448:	f7fd f93c 	bl	80036c4 <HAL_UART_Transmit>
					if(Rxbuf[0] == 251){
 800644c:	7823      	ldrb	r3, [r4, #0]
 800644e:	2bfb      	cmp	r3, #251	; 0xfb
 8006450:	d1b0      	bne.n	80063b4 <test2+0x1c4>
						data[0]=Rxbuf[1];
 8006452:	7860      	ldrb	r0, [r4, #1]
						data[1]=Rxbuf[2];
 8006454:	78a3      	ldrb	r3, [r4, #2]
						data[0]=Rxbuf[1];
 8006456:	7028      	strb	r0, [r5, #0]
						data[1]=Rxbuf[2];
 8006458:	706b      	strb	r3, [r5, #1]
 800645a:	e7b6      	b.n	80063ca <test2+0x1da>
			 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 800645c:	f7fa f806 	bl	800046c <__aeabi_i2d>
 8006460:	ec41 0b10 	vmov	d0, r0, r1
 8006464:	f003 fb30 	bl	8009ac8 <sqrt>
			 HOUI_Correction(0);
 8006468:	2000      	movs	r0, #0
			 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 800646a:	ed8d 0b02 	vstr	d0, [sp, #8]
			 HOUI_Correction(0);
 800646e:	f001 fa55 	bl	800791c <HOUI_Correction>
			 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8006472:	4628      	mov	r0, r5
 8006474:	f7f9 fffa 	bl	800046c <__aeabi_i2d>
 8006478:	4632      	mov	r2, r6
 800647a:	463b      	mov	r3, r7
 800647c:	f7fa f85c 	bl	8000538 <__aeabi_dmul>
 8006480:	ed9d 0b02 	vldr	d0, [sp, #8]
 8006484:	ec53 2b10 	vmov	r2, r3, d0
 8006488:	f7fa f856 	bl	8000538 <__aeabi_dmul>
 800648c:	f7fa fb4c 	bl	8000b28 <__aeabi_d2f>
			 motor_move(125,(uint16_t)(360.0-calc),800);
 8006490:	f7f9 fffe 	bl	8000490 <__aeabi_f2d>
 8006494:	4602      	mov	r2, r0
 8006496:	460b      	mov	r3, r1
 8006498:	4640      	mov	r0, r8
 800649a:	4649      	mov	r1, r9
 800649c:	f7f9 fe98 	bl	80001d0 <__aeabi_dsub>
 80064a0:	f7fa fb22 	bl	8000ae8 <__aeabi_d2uiz>
 80064a4:	f44f 7248 	mov.w	r2, #800	; 0x320
 80064a8:	b281      	uxth	r1, r0
 80064aa:	207d      	movs	r0, #125	; 0x7d
 80064ac:	f000 fe9c 	bl	80071e8 <motor_move>
 80064b0:	e6b1      	b.n	8006216 <test2+0x26>
					  if((datatemp&0b01000000)>>6==1){
 80064b2:	065a      	lsls	r2, r3, #25
						  motor_move(125,90,250);
 80064b4:	bf47      	ittee	mi
 80064b6:	22fa      	movmi	r2, #250	; 0xfa
 80064b8:	215a      	movmi	r1, #90	; 0x5a
						  motor_move(125,270,200);
 80064ba:	22c8      	movpl	r2, #200	; 0xc8
 80064bc:	f44f 7187 	movpl.w	r1, #270	; 0x10e
 80064c0:	207d      	movs	r0, #125	; 0x7d
 80064c2:	f000 fe91 	bl	80071e8 <motor_move>
 80064c6:	e795      	b.n	80063f4 <test2+0x204>
						data[0]=Rxbuf[2];
 80064c8:	78a0      	ldrb	r0, [r4, #2]
						data[1]=Rxbuf[0];
 80064ca:	706b      	strb	r3, [r5, #1]
						data[0]=Rxbuf[2];
 80064cc:	7028      	strb	r0, [r5, #0]
 80064ce:	e77c      	b.n	80063ca <test2+0x1da>
 80064d0:	3fb00000 	.word	0x3fb00000
 80064d4:	40000800 	.word	0x40000800
 80064d8:	2000013c 	.word	0x2000013c
 80064dc:	2000021c 	.word	0x2000021c
 80064e0:	200002ec 	.word	0x200002ec
 80064e4:	0800ae6c 	.word	0x0800ae6c
 80064e8:	0800ae78 	.word	0x0800ae78
 80064ec:	0800ae84 	.word	0x0800ae84
 80064f0:	0800ae90 	.word	0x0800ae90
 80064f4:	0800ae9c 	.word	0x0800ae9c
 80064f8:	0800aea8 	.word	0x0800aea8
 80064fc:	200009a4 	.word	0x200009a4
 8006500:	0800aeac 	.word	0x0800aeac
 8006504:	40000400 	.word	0x40000400
 8006508:	40768000 	.word	0x40768000
			  }
			 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 800650c:	2201      	movs	r2, #1
 800650e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006512:	48a2      	ldr	r0, [pc, #648]	; (800679c <test2+0x5ac>)
 8006514:	f7fb faa4 	bl	8001a60 <HAL_GPIO_WritePin>
			 HAL_Delay(100);
 8006518:	2064      	movs	r0, #100	; 0x64
 800651a:	f7fa fb9d 	bl	8000c58 <HAL_Delay>
			 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 800651e:	489f      	ldr	r0, [pc, #636]	; (800679c <test2+0x5ac>)
 8006520:	2201      	movs	r2, #1
 8006522:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006526:	f7fb fa9b 	bl	8001a60 <HAL_GPIO_WritePin>
			 HAL_Delay(50);
 800652a:	2032      	movs	r0, #50	; 0x32
 800652c:	f7fa fb94 	bl	8000c58 <HAL_Delay>
			 if(cunttime_syageki>=1800){
				 if(cunttime_syageki==10000){
 8006530:	f242 7310 	movw	r3, #10000	; 0x2710
 8006534:	429e      	cmp	r6, r3
 8006536:	f000 8112 	beq.w	800675e <test2+0x56e>
					 DFPlayer_playmp3(2);
				 }
				 else{DFPlayer_playmp3(5);}
 800653a:	2005      	movs	r0, #5
 800653c:	f7fd fc64 	bl	8003e08 <DFPlayer_playmp3>
			 }else{
			 DFPlayer_playmp3(2);
			 }
			 Rxbuf[0]=0;
 8006540:	2600      	movs	r6, #0
			 Rxbuf[1]=0;
			 Rxbuf[2]=0;
			 data[0]=90;
 8006542:	275a      	movs	r7, #90	; 0x5a
			 data[1]=0;


			 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8006544:	4632      	mov	r2, r6
 8006546:	f44f 7180 	mov.w	r1, #256	; 0x100
 800654a:	4894      	ldr	r0, [pc, #592]	; (800679c <test2+0x5ac>)
			 Rxbuf[0]=0;
 800654c:	7026      	strb	r6, [r4, #0]
			 Rxbuf[1]=0;
 800654e:	7066      	strb	r6, [r4, #1]
			 Rxbuf[2]=0;
 8006550:	70a6      	strb	r6, [r4, #2]
			 data[1]=0;
 8006552:	706e      	strb	r6, [r5, #1]
			 data[0]=90;
 8006554:	702f      	strb	r7, [r5, #0]
			 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,0);
 8006556:	f7fb fa83 	bl	8001a60 <HAL_GPIO_WritePin>
			 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 800655a:	4632      	mov	r2, r6
 800655c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006560:	488e      	ldr	r0, [pc, #568]	; (800679c <test2+0x5ac>)
			 HAL_Delay(300);

			 ics_set_pos1(1,map_a(90,0,180,4833,10166));

	  		  servo(90,30,30,90);
			 while(TIM4->CNT>29200){//[
 8006562:	4c8f      	ldr	r4, [pc, #572]	; (80067a0 <test2+0x5b0>)
			 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,0);
 8006564:	f7fb fa7c 	bl	8001a60 <HAL_GPIO_WritePin>
			 HAL_Delay(300);
 8006568:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800656c:	f7fa fb74 	bl	8000c58 <HAL_Delay>
			 ics_set_pos1(1,map_a(90,0,180,4833,10166));
 8006570:	f242 73b6 	movw	r3, #10166	; 0x27b6
 8006574:	22b4      	movs	r2, #180	; 0xb4
 8006576:	4631      	mov	r1, r6
 8006578:	9300      	str	r3, [sp, #0]
 800657a:	4638      	mov	r0, r7
 800657c:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8006580:	f7fd fe3a 	bl	80041f8 <map_a>
 8006584:	b281      	uxth	r1, r0
 8006586:	2001      	movs	r0, #1
 8006588:	f7fd fd48 	bl	800401c <ics_set_pos1>
	  		  servo(90,30,30,90);
 800658c:	221e      	movs	r2, #30
 800658e:	463b      	mov	r3, r7
 8006590:	4611      	mov	r1, r2
 8006592:	4638      	mov	r0, r7
 8006594:	f7fd fc9e 	bl	8003ed4 <servo>
			 while(TIM4->CNT>29200){//[
 8006598:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800659a:	f247 2310 	movw	r3, #29200	; 0x7210
 800659e:	429a      	cmp	r2, r3
 80065a0:	d91e      	bls.n	80065e0 <test2+0x3f0>
				 HOUI_Correction(0);
 80065a2:	2000      	movs	r0, #0
 80065a4:	f001 f9ba 	bl	800791c <HOUI_Correction>
				 motor_move(125,270,500);
 80065a8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80065ac:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80065b0:	207d      	movs	r0, #125	; 0x7d
 80065b2:	f000 fe19 	bl	80071e8 <motor_move>
			 while(TIM4->CNT>29200){//[
 80065b6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80065b8:	f247 2310 	movw	r3, #29200	; 0x7210
 80065bc:	429a      	cmp	r2, r3
 80065be:	d8f0      	bhi.n	80065a2 <test2+0x3b2>
				 }
			 while(line_get_data_poorly_made()>300){//
 80065c0:	f001 fbae 	bl	8007d20 <line_get_data_poorly_made>
 80065c4:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
				 HOUI_Correction(0);
 80065c8:	f04f 0000 	mov.w	r0, #0
			 while(line_get_data_poorly_made()>300){//
 80065cc:	d90f      	bls.n	80065ee <test2+0x3fe>
				 HOUI_Correction(0);
 80065ce:	f001 f9a5 	bl	800791c <HOUI_Correction>
				 motor_move(125,270,500);
 80065d2:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80065d6:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80065da:	207d      	movs	r0, #125	; 0x7d
 80065dc:	f000 fe04 	bl	80071e8 <motor_move>
			 while(line_get_data_poorly_made()>300){//
 80065e0:	f001 fb9e 	bl	8007d20 <line_get_data_poorly_made>
 80065e4:	f5b0 7f96 	cmp.w	r0, #300	; 0x12c
				 HOUI_Correction(0);
 80065e8:	f04f 0000 	mov.w	r0, #0
			 while(line_get_data_poorly_made()>300){//
 80065ec:	d8ef      	bhi.n	80065ce <test2+0x3de>
			 }
	  		  servo(90,100,90,90);
 80065ee:	235a      	movs	r3, #90	; 0x5a
 80065f0:	4618      	mov	r0, r3
 80065f2:	461a      	mov	r2, r3
 80065f4:	2164      	movs	r1, #100	; 0x64
 80065f6:	f7fd fc6d 	bl	8003ed4 <servo>
		 motor1(1000,1000);
 80065fa:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80065fe:	4608      	mov	r0, r1
 8006600:	f7fd fd52 	bl	80040a8 <motor1>
		 motor2(1000,1000);
 8006604:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006608:	4608      	mov	r0, r1
 800660a:	f7fd fd85 	bl	8004118 <motor2>
		 motor3(1000,1000);
 800660e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006612:	4608      	mov	r0, r1
 8006614:	f7fd fdb8 	bl	8004188 <motor3>
		 HOUI_Correction(180);//]
 8006618:	20b4      	movs	r0, #180	; 0xb4
 800661a:	f001 f97f 	bl	800791c <HOUI_Correction>
 800661e:	f8df 8194 	ldr.w	r8, [pc, #404]	; 80067b4 <test2+0x5c4>
		 while(marker_count_data==1){//}[J[
			 digree_now=line_get_data_poorly_made();
			 if(line_get_marker()==10){
				 marker_count_data++;
			 }
			 if(marker_count_data_ != marker_count_data){
 8006622:	f8df 9194 	ldr.w	r9, [pc, #404]	; 80067b8 <test2+0x5c8>
				 HOUI_Correction(180);
				 motor_move(125,(uint16_t)calc,800);
			 }
			 else{
				 if(digree_now==270){calc=270;}
				 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8006626:	4d5f      	ldr	r5, [pc, #380]	; (80067a4 <test2+0x5b4>)
				 HOUI_Correction(180);
				 motor_move(125,(uint16_t)(360.0-calc),800);
 8006628:	4f5f      	ldr	r7, [pc, #380]	; (80067a8 <test2+0x5b8>)
				 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 800662a:	2400      	movs	r4, #0
				 motor_move(125,(uint16_t)(360.0-calc),800);
 800662c:	2600      	movs	r6, #0
		 while(marker_count_data==1){//}[J[
 800662e:	f898 3000 	ldrb.w	r3, [r8]
 8006632:	2b01      	cmp	r3, #1
 8006634:	d146      	bne.n	80066c4 <test2+0x4d4>
			 digree_now=line_get_data_poorly_made();
 8006636:	f001 fb73 	bl	8007d20 <line_get_data_poorly_made>
 800663a:	4682      	mov	sl, r0
			 if(line_get_marker()==10){
 800663c:	f001 fae4 	bl	8007c08 <line_get_marker>
 8006640:	280a      	cmp	r0, #10
				 marker_count_data++;
 8006642:	f898 3000 	ldrb.w	r3, [r8]
			 if(line_get_marker()==10){
 8006646:	d073      	beq.n	8006730 <test2+0x540>
			 if(marker_count_data_ != marker_count_data){
 8006648:	f899 2000 	ldrb.w	r2, [r9]
				 TIM3->CNT=30000;
 800664c:	4957      	ldr	r1, [pc, #348]	; (80067ac <test2+0x5bc>)
				 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 800664e:	f5ca 7bb4 	rsb	fp, sl, #360	; 0x168
			 if(marker_count_data_ != marker_count_data){
 8006652:	429a      	cmp	r2, r3
				 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 8006654:	ea4f 004b 	mov.w	r0, fp, lsl #1
			 if(marker_count_data_ != marker_count_data){
 8006658:	d004      	beq.n	8006664 <test2+0x474>
				 marker_count_data_=marker_count_data;
 800665a:	f889 3000 	strb.w	r3, [r9]
				 TIM3->CNT=30000;
 800665e:	f247 5330 	movw	r3, #30000	; 0x7530
 8006662:	624b      	str	r3, [r1, #36]	; 0x24
			 if(digree_now<180){
 8006664:	f1ba 0fb3 	cmp.w	sl, #179	; 0xb3
 8006668:	d837      	bhi.n	80066da <test2+0x4ea>
				 calc=digree_now*(sqrt(digree_now*2))/16;
 800666a:	ea4f 004a 	mov.w	r0, sl, lsl #1
 800666e:	f7f9 fefd 	bl	800046c <__aeabi_i2d>
 8006672:	ec41 0b10 	vmov	d0, r0, r1
 8006676:	f003 fa27 	bl	8009ac8 <sqrt>
				 HOUI_Correction(180);
 800667a:	20b4      	movs	r0, #180	; 0xb4
				 calc=digree_now*(sqrt(digree_now*2))/16;
 800667c:	ed8d 0b02 	vstr	d0, [sp, #8]
				 HOUI_Correction(180);
 8006680:	f001 f94c 	bl	800791c <HOUI_Correction>
				 calc=digree_now*(sqrt(digree_now*2))/16;
 8006684:	4650      	mov	r0, sl
 8006686:	f7f9 fef1 	bl	800046c <__aeabi_i2d>
 800668a:	4622      	mov	r2, r4
 800668c:	462b      	mov	r3, r5
 800668e:	f7f9 ff53 	bl	8000538 <__aeabi_dmul>
 8006692:	ed9d 0b02 	vldr	d0, [sp, #8]
 8006696:	ec53 2b10 	vmov	r2, r3, d0
 800669a:	f7f9 ff4d 	bl	8000538 <__aeabi_dmul>
 800669e:	f7fa fa43 	bl	8000b28 <__aeabi_d2f>
				 motor_move(125,(uint16_t)calc,800);
 80066a2:	ee07 0a90 	vmov	s15, r0
 80066a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80066aa:	f44f 7248 	mov.w	r2, #800	; 0x320
 80066ae:	edcd 7a02 	vstr	s15, [sp, #8]
 80066b2:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 80066b6:	207d      	movs	r0, #125	; 0x7d
 80066b8:	f000 fd96 	bl	80071e8 <motor_move>
		 while(marker_count_data==1){//}[J[
 80066bc:	f898 3000 	ldrb.w	r3, [r8]
 80066c0:	2b01      	cmp	r3, #1
 80066c2:	d0b8      	beq.n	8006636 <test2+0x446>
			 }

		 }
		 	 HAL_Delay(100000000);
 80066c4:	483a      	ldr	r0, [pc, #232]	; (80067b0 <test2+0x5c0>)
 80066c6:	f7fa fac7 	bl	8000c58 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 80066ca:	4834      	ldr	r0, [pc, #208]	; (800679c <test2+0x5ac>)
 80066cc:	f44f 6180 	mov.w	r1, #1024	; 0x400
}
 80066d0:	b005      	add	sp, #20
 80066d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 80066d6:	f7fb b9c9 	b.w	8001a6c <HAL_GPIO_TogglePin>
				 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80066da:	f7f9 fec7 	bl	800046c <__aeabi_i2d>
 80066de:	ec41 0b10 	vmov	d0, r0, r1
 80066e2:	f003 f9f1 	bl	8009ac8 <sqrt>
				 HOUI_Correction(180);
 80066e6:	20b4      	movs	r0, #180	; 0xb4
				 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80066e8:	ed8d 0b02 	vstr	d0, [sp, #8]
				 HOUI_Correction(180);
 80066ec:	f001 f916 	bl	800791c <HOUI_Correction>
				 calc=(360-digree_now)*(sqrt((360-digree_now)*2))/16;
 80066f0:	4658      	mov	r0, fp
 80066f2:	f7f9 febb 	bl	800046c <__aeabi_i2d>
 80066f6:	4622      	mov	r2, r4
 80066f8:	462b      	mov	r3, r5
 80066fa:	f7f9 ff1d 	bl	8000538 <__aeabi_dmul>
 80066fe:	ed9d 0b02 	vldr	d0, [sp, #8]
 8006702:	ec53 2b10 	vmov	r2, r3, d0
 8006706:	f7f9 ff17 	bl	8000538 <__aeabi_dmul>
 800670a:	f7fa fa0d 	bl	8000b28 <__aeabi_d2f>
				 motor_move(125,(uint16_t)(360.0-calc),800);
 800670e:	f7f9 febf 	bl	8000490 <__aeabi_f2d>
 8006712:	4602      	mov	r2, r0
 8006714:	460b      	mov	r3, r1
 8006716:	4630      	mov	r0, r6
 8006718:	4639      	mov	r1, r7
 800671a:	f7f9 fd59 	bl	80001d0 <__aeabi_dsub>
 800671e:	f7fa f9e3 	bl	8000ae8 <__aeabi_d2uiz>
 8006722:	f44f 7248 	mov.w	r2, #800	; 0x320
 8006726:	b281      	uxth	r1, r0
 8006728:	207d      	movs	r0, #125	; 0x7d
 800672a:	f000 fd5d 	bl	80071e8 <motor_move>
 800672e:	e77e      	b.n	800662e <test2+0x43e>
				 marker_count_data++;
 8006730:	3301      	adds	r3, #1
 8006732:	b2db      	uxtb	r3, r3
 8006734:	f888 3000 	strb.w	r3, [r8]
 8006738:	e786      	b.n	8006648 <test2+0x458>
			 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 800673a:	2201      	movs	r2, #1
 800673c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006740:	4816      	ldr	r0, [pc, #88]	; (800679c <test2+0x5ac>)
 8006742:	f7fb f98d 	bl	8001a60 <HAL_GPIO_WritePin>
			 HAL_Delay(100);
 8006746:	2064      	movs	r0, #100	; 0x64
 8006748:	f7fa fa86 	bl	8000c58 <HAL_Delay>
			 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 800674c:	4813      	ldr	r0, [pc, #76]	; (800679c <test2+0x5ac>)
 800674e:	2201      	movs	r2, #1
 8006750:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006754:	f7fb f984 	bl	8001a60 <HAL_GPIO_WritePin>
			 HAL_Delay(50);
 8006758:	2032      	movs	r0, #50	; 0x32
 800675a:	f7fa fa7d 	bl	8000c58 <HAL_Delay>
					 DFPlayer_playmp3(2);
 800675e:	2002      	movs	r0, #2
 8006760:	f7fd fb52 	bl	8003e08 <DFPlayer_playmp3>
 8006764:	e6ec      	b.n	8006540 <test2+0x350>
			 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_8,1);
 8006766:	2201      	movs	r2, #1
 8006768:	f44f 7180 	mov.w	r1, #256	; 0x100
 800676c:	480b      	ldr	r0, [pc, #44]	; (800679c <test2+0x5ac>)
 800676e:	f7fb f977 	bl	8001a60 <HAL_GPIO_WritePin>
			 HAL_Delay(100);
 8006772:	2064      	movs	r0, #100	; 0x64
 8006774:	f7fa fa70 	bl	8000c58 <HAL_Delay>
			 HAL_GPIO_WritePin(GPIOD,GPIO_PIN_9,1);
 8006778:	2201      	movs	r2, #1
 800677a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800677e:	4807      	ldr	r0, [pc, #28]	; (800679c <test2+0x5ac>)
 8006780:	f7fb f96e 	bl	8001a60 <HAL_GPIO_WritePin>
			 HAL_Delay(50);
 8006784:	2032      	movs	r0, #50	; 0x32
 8006786:	f7fa fa67 	bl	8000c58 <HAL_Delay>
			 if(cunttime_syageki>=1800){
 800678a:	f5b6 6fe1 	cmp.w	r6, #1800	; 0x708
 800678e:	f6bf aecf 	bge.w	8006530 <test2+0x340>
					 DFPlayer_playmp3(2);
 8006792:	2002      	movs	r0, #2
 8006794:	f7fd fb38 	bl	8003e08 <DFPlayer_playmp3>
 8006798:	e6d2      	b.n	8006540 <test2+0x350>
 800679a:	bf00      	nop
 800679c:	48000c00 	.word	0x48000c00
 80067a0:	40000800 	.word	0x40000800
 80067a4:	3fb00000 	.word	0x3fb00000
 80067a8:	40768000 	.word	0x40768000
 80067ac:	40000400 	.word	0x40000400
 80067b0:	05f5e100 	.word	0x05f5e100
 80067b4:	20000116 	.word	0x20000116
 80067b8:	20000206 	.word	0x20000206

080067bc <test>:


void test(){
 80067bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80067be:	b083      	sub	sp, #12

	ics_set_pos1(1,map_a(130,0,180,4833,10166));
 80067c0:	f242 74b6 	movw	r4, #10166	; 0x27b6
 80067c4:	9400      	str	r4, [sp, #0]
 80067c6:	f241 23e1 	movw	r3, #4833	; 0x12e1
 80067ca:	22b4      	movs	r2, #180	; 0xb4
 80067cc:	2100      	movs	r1, #0
 80067ce:	2082      	movs	r0, #130	; 0x82
 80067d0:	f7fd fd12 	bl	80041f8 <map_a>
 80067d4:	b281      	uxth	r1, r0
 80067d6:	2001      	movs	r0, #1
 80067d8:	f7fd fc20 	bl	800401c <ics_set_pos1>
	ics_set_pos1(0,map_a(120,0,180,4833,10166));
 80067dc:	f241 23e1 	movw	r3, #4833	; 0x12e1
 80067e0:	22b4      	movs	r2, #180	; 0xb4
 80067e2:	9400      	str	r4, [sp, #0]
 80067e4:	2100      	movs	r1, #0
 80067e6:	2078      	movs	r0, #120	; 0x78
 80067e8:	f7fd fd06 	bl	80041f8 <map_a>
	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
	  Txbuf[0]=0xFA;
 80067ec:	4e16      	ldr	r6, [pc, #88]	; (8006848 <test+0x8c>)
	  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
	  xprintf(" Rx[0]=%d", Rxbuf[0]);
 80067ee:	4c17      	ldr	r4, [pc, #92]	; (800684c <test+0x90>)
	  xprintf(" Rx[1]=%d", Rxbuf[1]);
	  xprintf(" Rx[2]=%d", Rxbuf[2]);
	  xprintf(" data[0]=%d", data[0]);
 80067f0:	4d17      	ldr	r5, [pc, #92]	; (8006850 <test+0x94>)
	ics_set_pos1(0,map_a(120,0,180,4833,10166));
 80067f2:	b281      	uxth	r1, r0
 80067f4:	2000      	movs	r0, #0
 80067f6:	f7fd fc11 	bl	800401c <ics_set_pos1>
	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 80067fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80067fe:	4815      	ldr	r0, [pc, #84]	; (8006854 <test+0x98>)
 8006800:	f7fb f934 	bl	8001a6c <HAL_GPIO_TogglePin>
	  Txbuf[0]=0xFA;
 8006804:	27fa      	movs	r7, #250	; 0xfa
	  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8006806:	23ff      	movs	r3, #255	; 0xff
 8006808:	2201      	movs	r2, #1
 800680a:	4631      	mov	r1, r6
 800680c:	4812      	ldr	r0, [pc, #72]	; (8006858 <test+0x9c>)
	  Txbuf[0]=0xFA;
 800680e:	7037      	strb	r7, [r6, #0]
	  HAL_UART_Transmit(&huart2,(uint8_t *)Txbuf,1,0xFF);
 8006810:	f7fc ff58 	bl	80036c4 <HAL_UART_Transmit>
	  xprintf(" Rx[0]=%d", Rxbuf[0]);
 8006814:	7821      	ldrb	r1, [r4, #0]
 8006816:	4811      	ldr	r0, [pc, #68]	; (800685c <test+0xa0>)
 8006818:	f003 f8b2 	bl	8009980 <xprintf>
	  xprintf(" Rx[1]=%d", Rxbuf[1]);
 800681c:	7861      	ldrb	r1, [r4, #1]
 800681e:	4810      	ldr	r0, [pc, #64]	; (8006860 <test+0xa4>)
 8006820:	f003 f8ae 	bl	8009980 <xprintf>
	  xprintf(" Rx[2]=%d", Rxbuf[2]);
 8006824:	78a1      	ldrb	r1, [r4, #2]
 8006826:	480f      	ldr	r0, [pc, #60]	; (8006864 <test+0xa8>)
 8006828:	f003 f8aa 	bl	8009980 <xprintf>
	  xprintf(" data[0]=%d", data[0]);
 800682c:	7829      	ldrb	r1, [r5, #0]
 800682e:	480e      	ldr	r0, [pc, #56]	; (8006868 <test+0xac>)
 8006830:	f003 f8a6 	bl	8009980 <xprintf>
	  xprintf(" data[1]=%d", data[1]);
 8006834:	7869      	ldrb	r1, [r5, #1]
 8006836:	480d      	ldr	r0, [pc, #52]	; (800686c <test+0xb0>)
 8006838:	f003 f8a2 	bl	8009980 <xprintf>
	  	  xprintf("\r\n");
 800683c:	480c      	ldr	r0, [pc, #48]	; (8006870 <test+0xb4>)
}
 800683e:	b003      	add	sp, #12
 8006840:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	  	  xprintf("\r\n");
 8006844:	f003 b89c 	b.w	8009980 <xprintf>
 8006848:	200002ec 	.word	0x200002ec
 800684c:	2000013c 	.word	0x2000013c
 8006850:	2000021c 	.word	0x2000021c
 8006854:	48000c00 	.word	0x48000c00
 8006858:	200009a4 	.word	0x200009a4
 800685c:	0800ae6c 	.word	0x0800ae6c
 8006860:	0800ae78 	.word	0x0800ae78
 8006864:	0800ae84 	.word	0x0800ae84
 8006868:	0800ae90 	.word	0x0800ae90
 800686c:	0800ae9c 	.word	0x0800ae9c
 8006870:	0800aea8 	.word	0x0800aea8

08006874 <state_print>:



void state_print(){
 8006874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	  xprintf(" SW1=%d",HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14));
 8006876:	4f6a      	ldr	r7, [pc, #424]	; (8006a20 <state_print+0x1ac>)
	  xprintf(" SW_C=%d",HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15));
	  xprintf(" SW_S=%d",ADCdata1[1]);
	  xprintf(" m1=%d", TIM3->CNT);
	  xprintf(" m2=%d", TIM4->CNT);
	  xprintf(" m3=%d", TIM8->CNT);
	  xprintf(" 1=%d",Linedata[0]);
 8006878:	4c6a      	ldr	r4, [pc, #424]	; (8006a24 <state_print+0x1b0>)
	  xprintf(" 20=%d",Linedata[19]);
	  xprintf(" 21=%d",Linedata[20]);
	  xprintf(" 22=%d",Linedata[21]);
	  xprintf(" 23=%d",Linedata[22]);
	  xprintf(" 24=%d",Linedata[23]);
	  xprintf(" R1=%d",Linedata_R[0]);
 800687a:	4e6b      	ldr	r6, [pc, #428]	; (8006a28 <state_print+0x1b4>)
	  xprintf(" R2=%d",Linedata_R[1]);
	  xprintf(" R3=%d",Linedata_R[0]);
	  xprintf(" L1=%d",Linedata_L[0]);
 800687c:	4d6b      	ldr	r5, [pc, #428]	; (8006a2c <state_print+0x1b8>)
	  xprintf(" SW1=%d",HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14));
 800687e:	4638      	mov	r0, r7
 8006880:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006884:	f7fb f8e6 	bl	8001a54 <HAL_GPIO_ReadPin>
 8006888:	4601      	mov	r1, r0
 800688a:	4869      	ldr	r0, [pc, #420]	; (8006a30 <state_print+0x1bc>)
 800688c:	f003 f878 	bl	8009980 <xprintf>
	  xprintf(" SW2=%d",HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13));
 8006890:	4638      	mov	r0, r7
 8006892:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006896:	f7fb f8dd 	bl	8001a54 <HAL_GPIO_ReadPin>
 800689a:	4601      	mov	r1, r0
 800689c:	4865      	ldr	r0, [pc, #404]	; (8006a34 <state_print+0x1c0>)
 800689e:	f003 f86f 	bl	8009980 <xprintf>
	  xprintf(" SW3=%d",HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6));
 80068a2:	2140      	movs	r1, #64	; 0x40
 80068a4:	4864      	ldr	r0, [pc, #400]	; (8006a38 <state_print+0x1c4>)
 80068a6:	f7fb f8d5 	bl	8001a54 <HAL_GPIO_ReadPin>
 80068aa:	4601      	mov	r1, r0
 80068ac:	4863      	ldr	r0, [pc, #396]	; (8006a3c <state_print+0x1c8>)
 80068ae:	f003 f867 	bl	8009980 <xprintf>
	  xprintf(" SW_C=%d",HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15));
 80068b2:	4638      	mov	r0, r7
 80068b4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80068b8:	f7fb f8cc 	bl	8001a54 <HAL_GPIO_ReadPin>
 80068bc:	4601      	mov	r1, r0
 80068be:	4860      	ldr	r0, [pc, #384]	; (8006a40 <state_print+0x1cc>)
 80068c0:	f003 f85e 	bl	8009980 <xprintf>
	  xprintf(" SW_S=%d",ADCdata1[1]);
 80068c4:	4b5f      	ldr	r3, [pc, #380]	; (8006a44 <state_print+0x1d0>)
 80068c6:	4860      	ldr	r0, [pc, #384]	; (8006a48 <state_print+0x1d4>)
 80068c8:	8859      	ldrh	r1, [r3, #2]
 80068ca:	f003 f859 	bl	8009980 <xprintf>
	  xprintf(" m1=%d", TIM3->CNT);
 80068ce:	4b5f      	ldr	r3, [pc, #380]	; (8006a4c <state_print+0x1d8>)
 80068d0:	485f      	ldr	r0, [pc, #380]	; (8006a50 <state_print+0x1dc>)
 80068d2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80068d4:	f003 f854 	bl	8009980 <xprintf>
	  xprintf(" m2=%d", TIM4->CNT);
 80068d8:	4b5e      	ldr	r3, [pc, #376]	; (8006a54 <state_print+0x1e0>)
 80068da:	485f      	ldr	r0, [pc, #380]	; (8006a58 <state_print+0x1e4>)
 80068dc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80068de:	f003 f84f 	bl	8009980 <xprintf>
	  xprintf(" m3=%d", TIM8->CNT);
 80068e2:	4b5e      	ldr	r3, [pc, #376]	; (8006a5c <state_print+0x1e8>)
 80068e4:	485e      	ldr	r0, [pc, #376]	; (8006a60 <state_print+0x1ec>)
 80068e6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80068e8:	f003 f84a 	bl	8009980 <xprintf>
	  xprintf(" 1=%d",Linedata[0]);
 80068ec:	8821      	ldrh	r1, [r4, #0]
 80068ee:	485d      	ldr	r0, [pc, #372]	; (8006a64 <state_print+0x1f0>)
 80068f0:	f003 f846 	bl	8009980 <xprintf>
	  xprintf(" 2=%d",Linedata[1]);
 80068f4:	8861      	ldrh	r1, [r4, #2]
 80068f6:	485c      	ldr	r0, [pc, #368]	; (8006a68 <state_print+0x1f4>)
 80068f8:	f003 f842 	bl	8009980 <xprintf>
	  xprintf(" 3=%d",Linedata[2]);
 80068fc:	88a1      	ldrh	r1, [r4, #4]
 80068fe:	485b      	ldr	r0, [pc, #364]	; (8006a6c <state_print+0x1f8>)
 8006900:	f003 f83e 	bl	8009980 <xprintf>
	  xprintf(" 4=%d",Linedata[3]);
 8006904:	88e1      	ldrh	r1, [r4, #6]
 8006906:	485a      	ldr	r0, [pc, #360]	; (8006a70 <state_print+0x1fc>)
 8006908:	f003 f83a 	bl	8009980 <xprintf>
	  xprintf(" 5=%d",Linedata[4]);
 800690c:	8921      	ldrh	r1, [r4, #8]
 800690e:	4859      	ldr	r0, [pc, #356]	; (8006a74 <state_print+0x200>)
 8006910:	f003 f836 	bl	8009980 <xprintf>
	  xprintf(" 6=%d",Linedata[5]);
 8006914:	8961      	ldrh	r1, [r4, #10]
 8006916:	4858      	ldr	r0, [pc, #352]	; (8006a78 <state_print+0x204>)
 8006918:	f003 f832 	bl	8009980 <xprintf>
	  xprintf(" 7=%d",Linedata[6]);
 800691c:	89a1      	ldrh	r1, [r4, #12]
 800691e:	4857      	ldr	r0, [pc, #348]	; (8006a7c <state_print+0x208>)
 8006920:	f003 f82e 	bl	8009980 <xprintf>
	  xprintf(" 8=%d",Linedata[7]);
 8006924:	89e1      	ldrh	r1, [r4, #14]
 8006926:	4856      	ldr	r0, [pc, #344]	; (8006a80 <state_print+0x20c>)
 8006928:	f003 f82a 	bl	8009980 <xprintf>
	  xprintf(" 9=%d",Linedata[8]);
 800692c:	8a21      	ldrh	r1, [r4, #16]
 800692e:	4855      	ldr	r0, [pc, #340]	; (8006a84 <state_print+0x210>)
 8006930:	f003 f826 	bl	8009980 <xprintf>
	  xprintf(" 10=%d",Linedata[9]);
 8006934:	8a61      	ldrh	r1, [r4, #18]
 8006936:	4854      	ldr	r0, [pc, #336]	; (8006a88 <state_print+0x214>)
 8006938:	f003 f822 	bl	8009980 <xprintf>
	  xprintf(" 11=%d",Linedata[10]);
 800693c:	8aa1      	ldrh	r1, [r4, #20]
 800693e:	4853      	ldr	r0, [pc, #332]	; (8006a8c <state_print+0x218>)
 8006940:	f003 f81e 	bl	8009980 <xprintf>
	  xprintf(" 12=%d",Linedata[11]);
 8006944:	8ae1      	ldrh	r1, [r4, #22]
 8006946:	4852      	ldr	r0, [pc, #328]	; (8006a90 <state_print+0x21c>)
 8006948:	f003 f81a 	bl	8009980 <xprintf>
	  xprintf(" 13=%d",Linedata[12]);
 800694c:	8b21      	ldrh	r1, [r4, #24]
 800694e:	4851      	ldr	r0, [pc, #324]	; (8006a94 <state_print+0x220>)
 8006950:	f003 f816 	bl	8009980 <xprintf>
	  xprintf(" 14=%d",Linedata[13]);
 8006954:	8b61      	ldrh	r1, [r4, #26]
 8006956:	4850      	ldr	r0, [pc, #320]	; (8006a98 <state_print+0x224>)
 8006958:	f003 f812 	bl	8009980 <xprintf>
	  xprintf(" 15=%d",Linedata[14]);
 800695c:	8ba1      	ldrh	r1, [r4, #28]
 800695e:	484f      	ldr	r0, [pc, #316]	; (8006a9c <state_print+0x228>)
 8006960:	f003 f80e 	bl	8009980 <xprintf>
	  xprintf(" 16=%d",Linedata[15]);
 8006964:	8be1      	ldrh	r1, [r4, #30]
 8006966:	484e      	ldr	r0, [pc, #312]	; (8006aa0 <state_print+0x22c>)
 8006968:	f003 f80a 	bl	8009980 <xprintf>
	  xprintf(" 17=%d",Linedata[16]);
 800696c:	8c21      	ldrh	r1, [r4, #32]
 800696e:	484d      	ldr	r0, [pc, #308]	; (8006aa4 <state_print+0x230>)
 8006970:	f003 f806 	bl	8009980 <xprintf>
	  xprintf(" 18=%d",Linedata[17]);
 8006974:	8c61      	ldrh	r1, [r4, #34]	; 0x22
 8006976:	484c      	ldr	r0, [pc, #304]	; (8006aa8 <state_print+0x234>)
 8006978:	f003 f802 	bl	8009980 <xprintf>
	  xprintf(" 19=%d",Linedata[18]);
 800697c:	8ca1      	ldrh	r1, [r4, #36]	; 0x24
 800697e:	484b      	ldr	r0, [pc, #300]	; (8006aac <state_print+0x238>)
 8006980:	f002 fffe 	bl	8009980 <xprintf>
	  xprintf(" 20=%d",Linedata[19]);
 8006984:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8006986:	484a      	ldr	r0, [pc, #296]	; (8006ab0 <state_print+0x23c>)
 8006988:	f002 fffa 	bl	8009980 <xprintf>
	  xprintf(" 21=%d",Linedata[20]);
 800698c:	8d21      	ldrh	r1, [r4, #40]	; 0x28
 800698e:	4849      	ldr	r0, [pc, #292]	; (8006ab4 <state_print+0x240>)
 8006990:	f002 fff6 	bl	8009980 <xprintf>
	  xprintf(" 22=%d",Linedata[21]);
 8006994:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8006996:	4848      	ldr	r0, [pc, #288]	; (8006ab8 <state_print+0x244>)
 8006998:	f002 fff2 	bl	8009980 <xprintf>
	  xprintf(" 23=%d",Linedata[22]);
 800699c:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 800699e:	4847      	ldr	r0, [pc, #284]	; (8006abc <state_print+0x248>)
 80069a0:	f002 ffee 	bl	8009980 <xprintf>
	  xprintf(" 24=%d",Linedata[23]);
 80069a4:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 80069a6:	4846      	ldr	r0, [pc, #280]	; (8006ac0 <state_print+0x24c>)
 80069a8:	f002 ffea 	bl	8009980 <xprintf>
	  xprintf(" R1=%d",Linedata_R[0]);
 80069ac:	8831      	ldrh	r1, [r6, #0]
 80069ae:	4845      	ldr	r0, [pc, #276]	; (8006ac4 <state_print+0x250>)
 80069b0:	f002 ffe6 	bl	8009980 <xprintf>
	  xprintf(" R2=%d",Linedata_R[1]);
 80069b4:	8871      	ldrh	r1, [r6, #2]
 80069b6:	4844      	ldr	r0, [pc, #272]	; (8006ac8 <state_print+0x254>)
 80069b8:	f002 ffe2 	bl	8009980 <xprintf>
	  xprintf(" R3=%d",Linedata_R[0]);
 80069bc:	8831      	ldrh	r1, [r6, #0]
 80069be:	4843      	ldr	r0, [pc, #268]	; (8006acc <state_print+0x258>)
 80069c0:	f002 ffde 	bl	8009980 <xprintf>
	  xprintf(" L1=%d",Linedata_L[0]);
 80069c4:	8829      	ldrh	r1, [r5, #0]
 80069c6:	4842      	ldr	r0, [pc, #264]	; (8006ad0 <state_print+0x25c>)
 80069c8:	f002 ffda 	bl	8009980 <xprintf>
	  xprintf(" L2=%d",Linedata_L[1]);
 80069cc:	8869      	ldrh	r1, [r5, #2]
 80069ce:	4841      	ldr	r0, [pc, #260]	; (8006ad4 <state_print+0x260>)
 80069d0:	f002 ffd6 	bl	8009980 <xprintf>
	  xprintf(" L3=%d",Linedata_L[2]);
 80069d4:	88a9      	ldrh	r1, [r5, #4]
 80069d6:	4840      	ldr	r0, [pc, #256]	; (8006ad8 <state_print+0x264>)
 80069d8:	f002 ffd2 	bl	8009980 <xprintf>
	  xprintf(" Dig=%d",JY901_yaw_get(HOUI_def));
 80069dc:	4b3f      	ldr	r3, [pc, #252]	; (8006adc <state_print+0x268>)
 80069de:	8818      	ldrh	r0, [r3, #0]
 80069e0:	f7fd fa54 	bl	8003e8c <JY901_yaw_get>
 80069e4:	4601      	mov	r1, r0
 80069e6:	483e      	ldr	r0, [pc, #248]	; (8006ae0 <state_print+0x26c>)
 80069e8:	f002 ffca 	bl	8009980 <xprintf>
	  xprintf(" theta=%d",line_get_data_poorly_made());
 80069ec:	f001 f998 	bl	8007d20 <line_get_data_poorly_made>
 80069f0:	4601      	mov	r1, r0
 80069f2:	483c      	ldr	r0, [pc, #240]	; (8006ae4 <state_print+0x270>)
 80069f4:	f002 ffc4 	bl	8009980 <xprintf>
	  xprintf(" marker=%d", line_get_marker());
 80069f8:	f001 f906 	bl	8007c08 <line_get_marker>
 80069fc:	4601      	mov	r1, r0
 80069fe:	483a      	ldr	r0, [pc, #232]	; (8006ae8 <state_print+0x274>)
 8006a00:	f002 ffbe 	bl	8009980 <xprintf>
	  xprintf("\r\n");
 8006a04:	4839      	ldr	r0, [pc, #228]	; (8006aec <state_print+0x278>)
 8006a06:	f002 ffbb 	bl	8009980 <xprintf>
	  HAL_Delay(50);
 8006a0a:	2032      	movs	r0, #50	; 0x32
 8006a0c:	f7fa f924 	bl	8000c58 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 8006a10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006a14:	4836      	ldr	r0, [pc, #216]	; (8006af0 <state_print+0x27c>)
}
 8006a16:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 8006a1a:	f7fb b827 	b.w	8001a6c <HAL_GPIO_TogglePin>
 8006a1e:	bf00      	nop
 8006a20:	48000800 	.word	0x48000800
 8006a24:	20000160 	.word	0x20000160
 8006a28:	20000110 	.word	0x20000110
 8006a2c:	200002a4 	.word	0x200002a4
 8006a30:	0800aeec 	.word	0x0800aeec
 8006a34:	0800aef4 	.word	0x0800aef4
 8006a38:	48001000 	.word	0x48001000
 8006a3c:	0800aefc 	.word	0x0800aefc
 8006a40:	0800af04 	.word	0x0800af04
 8006a44:	20000300 	.word	0x20000300
 8006a48:	0800af10 	.word	0x0800af10
 8006a4c:	40000400 	.word	0x40000400
 8006a50:	0800aeb8 	.word	0x0800aeb8
 8006a54:	40000800 	.word	0x40000800
 8006a58:	0800aec0 	.word	0x0800aec0
 8006a5c:	40013400 	.word	0x40013400
 8006a60:	0800aec8 	.word	0x0800aec8
 8006a64:	0800af1c 	.word	0x0800af1c
 8006a68:	0800af24 	.word	0x0800af24
 8006a6c:	0800af2c 	.word	0x0800af2c
 8006a70:	0800af34 	.word	0x0800af34
 8006a74:	0800af3c 	.word	0x0800af3c
 8006a78:	0800af44 	.word	0x0800af44
 8006a7c:	0800af4c 	.word	0x0800af4c
 8006a80:	0800af54 	.word	0x0800af54
 8006a84:	0800af5c 	.word	0x0800af5c
 8006a88:	0800af64 	.word	0x0800af64
 8006a8c:	0800af6c 	.word	0x0800af6c
 8006a90:	0800af74 	.word	0x0800af74
 8006a94:	0800af7c 	.word	0x0800af7c
 8006a98:	0800af84 	.word	0x0800af84
 8006a9c:	0800af8c 	.word	0x0800af8c
 8006aa0:	0800af94 	.word	0x0800af94
 8006aa4:	0800af9c 	.word	0x0800af9c
 8006aa8:	0800afa4 	.word	0x0800afa4
 8006aac:	0800afac 	.word	0x0800afac
 8006ab0:	0800afb4 	.word	0x0800afb4
 8006ab4:	0800afbc 	.word	0x0800afbc
 8006ab8:	0800afc4 	.word	0x0800afc4
 8006abc:	0800afcc 	.word	0x0800afcc
 8006ac0:	0800afd4 	.word	0x0800afd4
 8006ac4:	0800afdc 	.word	0x0800afdc
 8006ac8:	0800afe4 	.word	0x0800afe4
 8006acc:	0800afec 	.word	0x0800afec
 8006ad0:	0800aff4 	.word	0x0800aff4
 8006ad4:	0800affc 	.word	0x0800affc
 8006ad8:	0800b004 	.word	0x0800b004
 8006adc:	200000ca 	.word	0x200000ca
 8006ae0:	0800b00c 	.word	0x0800b00c
 8006ae4:	0800b014 	.word	0x0800b014
 8006ae8:	0800b020 	.word	0x0800b020
 8006aec:	0800aea8 	.word	0x0800aea8
 8006af0:	48000c00 	.word	0x48000c00

08006af4 <main>:
{
 8006af4:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 8006af8:	b083      	sub	sp, #12
  HAL_Init();
 8006afa:	f7fa f889 	bl	8000c10 <HAL_Init>
  SystemClock_Config();
 8006afe:	f7fe fa65 	bl	8004fcc <SystemClock_Config>
  MX_GPIO_Init();
 8006b02:	f7fd ffd7 	bl	8004ab4 <MX_GPIO_Init>
  MX_DMA_Init();
 8006b06:	f7fd ff93 	bl	8004a30 <MX_DMA_Init>
  MX_ADC1_Init();
 8006b0a:	f7fd fb83 	bl	8004214 <MX_ADC1_Init>
  MX_ADC2_Init();
 8006b0e:	f7fd fc43 	bl	8004398 <MX_ADC2_Init>
  MX_ADC3_Init();
 8006b12:	f7fd fcb7 	bl	8004484 <MX_ADC3_Init>
  MX_USART1_UART_Init();
 8006b16:	f002 faa1 	bl	800905c <MX_USART1_UART_Init>
  MX_ADC4_Init();
 8006b1a:	f7fd fda5 	bl	8004668 <MX_ADC4_Init>
  MX_USART2_UART_Init();
 8006b1e:	f002 fac3 	bl	80090a8 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8006b22:	f002 fae7 	bl	80090f4 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8006b26:	f001 fc81 	bl	800842c <MX_TIM1_Init>
  MX_TIM2_Init();
 8006b2a:	f001 fd79 	bl	8008620 <MX_TIM2_Init>
  MX_TIM6_Init();
 8006b2e:	f001 feaf 	bl	8008890 <MX_TIM6_Init>
  MX_I2C1_Init();
 8006b32:	f7fe f853 	bl	8004bdc <MX_I2C1_Init>
  MX_UART4_Init();
 8006b36:	f002 fa6f 	bl	8009018 <MX_UART4_Init>
  MX_TIM8_Init();
 8006b3a:	f001 fed7 	bl	80088ec <MX_TIM8_Init>
  MX_TIM4_Init();
 8006b3e:	f001 fe6b 	bl	8008818 <MX_TIM4_Init>
  MX_TIM3_Init();
 8006b42:	f001 fe2d 	bl	80087a0 <MX_TIM3_Init>
  MX_TIM17_Init();
 8006b46:	f002 f8b1 	bl	8008cac <MX_TIM17_Init>
  MX_TIM15_Init();
 8006b4a:	f001 ff0f 	bl	800896c <MX_TIM15_Init>
  MX_TIM16_Init();
 8006b4e:	f001 ffe1 	bl	8008b14 <MX_TIM16_Init>
  xprintf_init(&huart1);
 8006b52:	48bc      	ldr	r0, [pc, #752]	; (8006e44 <main+0x350>)
  HOUI_def=JY901_def_set();
 8006b54:	f8df a368 	ldr.w	sl, [pc, #872]	; 8006ec0 <main+0x3cc>
  xprintf_init(&huart1);
 8006b58:	f002 ff06 	bl	8009968 <xprintf_init>
  JY901_init(&hi2c1);
 8006b5c:	48ba      	ldr	r0, [pc, #744]	; (8006e48 <main+0x354>)
 8006b5e:	f7fd f96f 	bl	8003e40 <JY901_init>
  oled_i2c_to_oled(&hi2c1);
 8006b62:	48b9      	ldr	r0, [pc, #740]	; (8006e48 <main+0x354>)
 8006b64:	f7fe f978 	bl	8004e58 <oled_i2c_to_oled>
  DFPlayer_init(&huart4);
 8006b68:	48b8      	ldr	r0, [pc, #736]	; (8006e4c <main+0x358>)
 8006b6a:	f7fd f92b 	bl	8003dc4 <DFPlayer_init>
  oled_returnhome();
 8006b6e:	f7fe fa17 	bl	8004fa0 <oled_returnhome>
  oled_puts("Is The Order a");
 8006b72:	48b7      	ldr	r0, [pc, #732]	; (8006e50 <main+0x35c>)
 8006b74:	f7fe f892 	bl	8004c9c <oled_puts>
  oled_setcursor(1,2);
 8006b78:	2102      	movs	r1, #2
 8006b7a:	2001      	movs	r0, #1
 8006b7c:	f7fe f9d2 	bl	8004f24 <oled_setcursor>
  oled_puts("Lancer Robot?");
 8006b80:	48b4      	ldr	r0, [pc, #720]	; (8006e54 <main+0x360>)
 8006b82:	f7fe f88b 	bl	8004c9c <oled_puts>
  HAL_Delay(500);
 8006b86:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006b8a:	f7fa f865 	bl	8000c58 <HAL_Delay>
  DFPlayer_setvolume(0x12);
 8006b8e:	2012      	movs	r0, #18
 8006b90:	f7fd f91e 	bl	8003dd0 <DFPlayer_setvolume>
  HAL_Delay(500);
 8006b94:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006b98:	f7fa f85e 	bl	8000c58 <HAL_Delay>
  DFPlayer_playmp3(1);
 8006b9c:	2001      	movs	r0, #1
 8006b9e:	f7fd f933 	bl	8003e08 <DFPlayer_playmp3>
  HOUI_def=JY901_def_set();
 8006ba2:	f7fd f953 	bl	8003e4c <JY901_def_set>
  if(HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK){Error_Handler();}
 8006ba6:	49ac      	ldr	r1, [pc, #688]	; (8006e58 <main+0x364>)
  HOUI_def=JY901_def_set();
 8006ba8:	f8aa 0000 	strh.w	r0, [sl]
  if(HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK){Error_Handler();}
 8006bac:	48ab      	ldr	r0, [pc, #684]	; (8006e5c <main+0x368>)
 8006bae:	f7fc f973 	bl	8002e98 <HAL_TIM_Encoder_Init>
 8006bb2:	b100      	cbz	r0, 8006bb6 <main+0xc2>
 8006bb4:	e7fe      	b.n	8006bb4 <main+0xc0>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8006bb6:	213c      	movs	r1, #60	; 0x3c
 8006bb8:	48a8      	ldr	r0, [pc, #672]	; (8006e5c <main+0x368>)
 8006bba:	f7fc fa3b 	bl	8003034 <HAL_TIM_Encoder_Start>
  TIM3->CNT=30000;
 8006bbe:	4ba8      	ldr	r3, [pc, #672]	; (8006e60 <main+0x36c>)
  if(HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK){Error_Handler();}
 8006bc0:	49a5      	ldr	r1, [pc, #660]	; (8006e58 <main+0x364>)
 8006bc2:	48a8      	ldr	r0, [pc, #672]	; (8006e64 <main+0x370>)
  TIM3->CNT=30000;
 8006bc4:	f247 5430 	movw	r4, #30000	; 0x7530
 8006bc8:	625c      	str	r4, [r3, #36]	; 0x24
  if(HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK){Error_Handler();}
 8006bca:	f7fc f965 	bl	8002e98 <HAL_TIM_Encoder_Init>
 8006bce:	b100      	cbz	r0, 8006bd2 <main+0xde>
 8006bd0:	e7fe      	b.n	8006bd0 <main+0xdc>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8006bd2:	213c      	movs	r1, #60	; 0x3c
 8006bd4:	48a3      	ldr	r0, [pc, #652]	; (8006e64 <main+0x370>)
 8006bd6:	f7fc fa2d 	bl	8003034 <HAL_TIM_Encoder_Start>
  TIM4->CNT=30000;
 8006bda:	4ba3      	ldr	r3, [pc, #652]	; (8006e68 <main+0x374>)
  if(HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK){Error_Handler();}
 8006bdc:	499e      	ldr	r1, [pc, #632]	; (8006e58 <main+0x364>)
  TIM4->CNT=30000;
 8006bde:	625c      	str	r4, [r3, #36]	; 0x24
  if(HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK){Error_Handler();}
 8006be0:	48a2      	ldr	r0, [pc, #648]	; (8006e6c <main+0x378>)
 8006be2:	f7fc f959 	bl	8002e98 <HAL_TIM_Encoder_Init>
 8006be6:	b100      	cbz	r0, 8006bea <main+0xf6>
 8006be8:	e7fe      	b.n	8006be8 <main+0xf4>
  HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8006bea:	213c      	movs	r1, #60	; 0x3c
 8006bec:	489f      	ldr	r0, [pc, #636]	; (8006e6c <main+0x378>)
 8006bee:	f7fc fa21 	bl	8003034 <HAL_TIM_Encoder_Start>
  TIM8->CNT=30000;
 8006bf2:	4b9f      	ldr	r3, [pc, #636]	; (8006e70 <main+0x37c>)
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCdata1,9) != HAL_OK){Error_Handler();}
 8006bf4:	499f      	ldr	r1, [pc, #636]	; (8006e74 <main+0x380>)
  TIM8->CNT=30000;
 8006bf6:	625c      	str	r4, [r3, #36]	; 0x24
  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t *)ADCdata1,9) != HAL_OK){Error_Handler();}
 8006bf8:	2209      	movs	r2, #9
 8006bfa:	489f      	ldr	r0, [pc, #636]	; (8006e78 <main+0x384>)
 8006bfc:	f7fa f9de 	bl	8000fbc <HAL_ADC_Start_DMA>
 8006c00:	b100      	cbz	r0, 8006c04 <main+0x110>
 8006c02:	e7fe      	b.n	8006c02 <main+0x10e>
  if (HAL_ADC_Start_DMA(&hadc2, (uint32_t *)ADCdata2,sizeof(ADCdata2)) != HAL_OK){Error_Handler();}
 8006c04:	220a      	movs	r2, #10
 8006c06:	499d      	ldr	r1, [pc, #628]	; (8006e7c <main+0x388>)
 8006c08:	489d      	ldr	r0, [pc, #628]	; (8006e80 <main+0x38c>)
 8006c0a:	f7fa f9d7 	bl	8000fbc <HAL_ADC_Start_DMA>
 8006c0e:	b100      	cbz	r0, 8006c12 <main+0x11e>
 8006c10:	e7fe      	b.n	8006c10 <main+0x11c>
  if (HAL_ADC_Start_DMA(&hadc3, (uint32_t *)ADCdata3,sizeof(ADCdata3)) != HAL_OK){Error_Handler();}
 8006c12:	2216      	movs	r2, #22
 8006c14:	499b      	ldr	r1, [pc, #620]	; (8006e84 <main+0x390>)
 8006c16:	489c      	ldr	r0, [pc, #624]	; (8006e88 <main+0x394>)
 8006c18:	f7fa f9d0 	bl	8000fbc <HAL_ADC_Start_DMA>
 8006c1c:	b100      	cbz	r0, 8006c20 <main+0x12c>
 8006c1e:	e7fe      	b.n	8006c1e <main+0x12a>
  if (HAL_ADC_Start_DMA(&hadc4, (uint32_t *)ADCdata4,sizeof(ADCdata4)) != HAL_OK){Error_Handler();}
 8006c20:	220a      	movs	r2, #10
 8006c22:	499a      	ldr	r1, [pc, #616]	; (8006e8c <main+0x398>)
 8006c24:	489a      	ldr	r0, [pc, #616]	; (8006e90 <main+0x39c>)
 8006c26:	f7fa f9c9 	bl	8000fbc <HAL_ADC_Start_DMA>
 8006c2a:	b100      	cbz	r0, 8006c2e <main+0x13a>
 8006c2c:	e7fe      	b.n	8006c2c <main+0x138>
  if (HAL_UART_Receive_DMA(&huart2, (uint8_t *)Rxbuf,sizeof(Rxbuf)) != HAL_OK){Error_Handler();}
 8006c2e:	4c99      	ldr	r4, [pc, #612]	; (8006e94 <main+0x3a0>)
 8006c30:	4899      	ldr	r0, [pc, #612]	; (8006e98 <main+0x3a4>)
 8006c32:	4621      	mov	r1, r4
 8006c34:	2203      	movs	r2, #3
 8006c36:	f7fc fe47 	bl	80038c8 <HAL_UART_Receive_DMA>
 8006c3a:	4607      	mov	r7, r0
 8006c3c:	b100      	cbz	r0, 8006c40 <main+0x14c>
 8006c3e:	e7fe      	b.n	8006c3e <main+0x14a>
  HOUI_def=JY901_def_set();
 8006c40:	f7fd f904 	bl	8003e4c <JY901_def_set>
  data[0]=90;
 8006c44:	f8df 927c 	ldr.w	r9, [pc, #636]	; 8006ec4 <main+0x3d0>
	  	  			 HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)*2 +HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14);
 8006c48:	4d94      	ldr	r5, [pc, #592]	; (8006e9c <main+0x3a8>)
	  	  	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 8006c4a:	4e95      	ldr	r6, [pc, #596]	; (8006ea0 <main+0x3ac>)
  HOUI_def=JY901_def_set();
 8006c4c:	f8aa 0000 	strh.w	r0, [sl]
  Rxbuf[1]=90;
 8006c50:	235a      	movs	r3, #90	; 0x5a
  Rxbuf[0]=0;
 8006c52:	7027      	strb	r7, [r4, #0]
  Rxbuf[2]=0;
 8006c54:	70a7      	strb	r7, [r4, #2]
  data[1]=0;
 8006c56:	f889 7001 	strb.w	r7, [r9, #1]
  data[0]=90;
 8006c5a:	f889 3000 	strb.w	r3, [r9]
  Rxbuf[1]=90;
 8006c5e:	7063      	strb	r3, [r4, #1]
	  	  			 HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)*2 +HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14);
 8006c60:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006c64:	4628      	mov	r0, r5
 8006c66:	f7fa fef5 	bl	8001a54 <HAL_GPIO_ReadPin>
 8006c6a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006c6e:	4607      	mov	r7, r0
 8006c70:	4628      	mov	r0, r5
 8006c72:	f7fa feef 	bl	8001a54 <HAL_GPIO_ReadPin>
	  	  	 mode=//HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)*4+
 8006c76:	4a8b      	ldr	r2, [pc, #556]	; (8006ea4 <main+0x3b0>)
	  	  			 HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13)*2 +HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14);
 8006c78:	eb00 0347 	add.w	r3, r0, r7, lsl #1
 8006c7c:	b2db      	uxtb	r3, r3
	  	  	 mode=//HAL_GPIO_ReadPin(GPIOE,GPIO_PIN_6)*4+
 8006c7e:	7013      	strb	r3, [r2, #0]
	  	  	  switch(mode){
 8006c80:	2b03      	cmp	r3, #3
 8006c82:	d805      	bhi.n	8006c90 <main+0x19c>
 8006c84:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006c88:	0120017c 	.word	0x0120017c
 8006c8c:	00240066 	.word	0x00240066
	  	  	  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 8006c90:	4630      	mov	r0, r6
 8006c92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006c96:	f7fa fee9 	bl	8001a6c <HAL_GPIO_TogglePin>
	  	  		  servo(90,100,90,90);
 8006c9a:	235a      	movs	r3, #90	; 0x5a
 8006c9c:	461a      	mov	r2, r3
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	2164      	movs	r1, #100	; 0x64
 8006ca2:	f7fd f917 	bl	8003ed4 <servo>
	  	  	  	  motor_move(0,0,0);
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	4611      	mov	r1, r2
 8006caa:	4610      	mov	r0, r2
 8006cac:	f000 fa9c 	bl	80071e8 <motor_move>
	  	  	  	  oled_returnhome();
 8006cb0:	f7fe f976 	bl	8004fa0 <oled_returnhome>
	  	  	  	  oled_puts("select mode     ");
 8006cb4:	487c      	ldr	r0, [pc, #496]	; (8006ea8 <main+0x3b4>)
 8006cb6:	f7fd fff1 	bl	8004c9c <oled_puts>
	  	  	  	  oled_setcursor(1,0);
 8006cba:	2100      	movs	r1, #0
 8006cbc:	2001      	movs	r0, #1
 8006cbe:	f7fe f931 	bl	8004f24 <oled_setcursor>
	  	  	  	  oled_puts("           SURF ");
 8006cc2:	487a      	ldr	r0, [pc, #488]	; (8006eac <main+0x3b8>)
 8006cc4:	f7fd ffea 	bl	8004c9c <oled_puts>
	  	  	  	  HAL_Delay(5);
 8006cc8:	2005      	movs	r0, #5
 8006cca:	f7f9 ffc5 	bl	8000c58 <HAL_Delay>
	  	  	  break;
 8006cce:	e7c7      	b.n	8006c60 <main+0x16c>
	  	  		  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==1){
 8006cd0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	f7fa febd 	bl	8001a54 <HAL_GPIO_ReadPin>
 8006cda:	2801      	cmp	r0, #1
 8006cdc:	4607      	mov	r7, r0
 8006cde:	d06a      	beq.n	8006db6 <main+0x2c2>
  	  			  servo(90,100,90,90);
 8006ce0:	235a      	movs	r3, #90	; 0x5a
 8006ce2:	461a      	mov	r2, r3
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	2164      	movs	r1, #100	; 0x64
  	  			  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8006ce8:	f242 77b6 	movw	r7, #10166	; 0x27b6
  	  			  servo(90,100,90,90);
 8006cec:	f7fd f8f2 	bl	8003ed4 <servo>
  	  			  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8006cf0:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8006cf4:	22b4      	movs	r2, #180	; 0xb4
 8006cf6:	2100      	movs	r1, #0
 8006cf8:	9700      	str	r7, [sp, #0]
 8006cfa:	205a      	movs	r0, #90	; 0x5a
 8006cfc:	f7fd fa7c 	bl	80041f8 <map_a>
 8006d00:	b281      	uxth	r1, r0
 8006d02:	2000      	movs	r0, #0
 8006d04:	f7fd f98a 	bl	800401c <ics_set_pos1>
  	  			  ics_set_pos1(1,map_a(90,0,180,4833,10166));
 8006d08:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8006d0c:	22b4      	movs	r2, #180	; 0xb4
 8006d0e:	2100      	movs	r1, #0
 8006d10:	9700      	str	r7, [sp, #0]
 8006d12:	205a      	movs	r0, #90	; 0x5a
 8006d14:	f7fd fa70 	bl	80041f8 <map_a>
 8006d18:	b281      	uxth	r1, r0
 8006d1a:	2001      	movs	r0, #1
 8006d1c:	f7fd f97e 	bl	800401c <ics_set_pos1>
  	 	  	  	  motor_move(0,0,0);
 8006d20:	2200      	movs	r2, #0
 8006d22:	4610      	mov	r0, r2
 8006d24:	4611      	mov	r1, r2
 8006d26:	f000 fa5f 	bl	80071e8 <motor_move>
  	  			  oled_returnhome();
 8006d2a:	f7fe f939 	bl	8004fa0 <oled_returnhome>
  	  			  oled_puts("State     select");
 8006d2e:	4860      	ldr	r0, [pc, #384]	; (8006eb0 <main+0x3bc>)
 8006d30:	f7fd ffb4 	bl	8004c9c <oled_puts>
  	  			  oled_setcursor(1,0);
 8006d34:	2100      	movs	r1, #0
 8006d36:	2001      	movs	r0, #1
 8006d38:	f7fe f8f4 	bl	8004f24 <oled_setcursor>
  	  			  oled_puts("OK?     waiting ");
 8006d3c:	485d      	ldr	r0, [pc, #372]	; (8006eb4 <main+0x3c0>)
 8006d3e:	f7fd ffad 	bl	8004c9c <oled_puts>
  	  			  HAL_Delay(5);
 8006d42:	2005      	movs	r0, #5
 8006d44:	f7f9 ff88 	bl	8000c58 <HAL_Delay>
  	  		  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 8006d48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006d4c:	4630      	mov	r0, r6
 8006d4e:	f7fa fe8d 	bl	8001a6c <HAL_GPIO_TogglePin>
 8006d52:	e785      	b.n	8006c60 <main+0x16c>
	  	  		  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==1){
 8006d54:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006d58:	4628      	mov	r0, r5
 8006d5a:	f7fa fe7b 	bl	8001a54 <HAL_GPIO_ReadPin>
 8006d5e:	2801      	cmp	r0, #1
 8006d60:	4607      	mov	r7, r0
 8006d62:	d05e      	beq.n	8006e22 <main+0x32e>
  	  			  servo(90,100,90,90);
 8006d64:	235a      	movs	r3, #90	; 0x5a
 8006d66:	461a      	mov	r2, r3
 8006d68:	4618      	mov	r0, r3
 8006d6a:	2164      	movs	r1, #100	; 0x64
  	  			  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8006d6c:	f242 77b6 	movw	r7, #10166	; 0x27b6
  	  			  servo(90,100,90,90);
 8006d70:	f7fd f8b0 	bl	8003ed4 <servo>
  	  			  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8006d74:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8006d78:	22b4      	movs	r2, #180	; 0xb4
 8006d7a:	2100      	movs	r1, #0
 8006d7c:	9700      	str	r7, [sp, #0]
 8006d7e:	205a      	movs	r0, #90	; 0x5a
 8006d80:	f7fd fa3a 	bl	80041f8 <map_a>
 8006d84:	b281      	uxth	r1, r0
 8006d86:	2000      	movs	r0, #0
 8006d88:	f7fd f948 	bl	800401c <ics_set_pos1>
  	  			  ics_set_pos1(1,map_a(90,0,180,4833,10166));
 8006d8c:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8006d90:	22b4      	movs	r2, #180	; 0xb4
 8006d92:	2100      	movs	r1, #0
 8006d94:	9700      	str	r7, [sp, #0]
 8006d96:	205a      	movs	r0, #90	; 0x5a
 8006d98:	f7fd fa2e 	bl	80041f8 <map_a>
 8006d9c:	b281      	uxth	r1, r0
 8006d9e:	2001      	movs	r0, #1
 8006da0:	f7fd f93c 	bl	800401c <ics_set_pos1>
  	 	  	  	  motor_move(0,0,0);
 8006da4:	2200      	movs	r2, #0
 8006da6:	4610      	mov	r0, r2
 8006da8:	4611      	mov	r1, r2
 8006daa:	f000 fa1d 	bl	80071e8 <motor_move>
  	  			  oled_returnhome();
 8006dae:	f7fe f8f7 	bl	8004fa0 <oled_returnhome>
  	  			  oled_puts("testmode2 select");
 8006db2:	4841      	ldr	r0, [pc, #260]	; (8006eb8 <main+0x3c4>)
 8006db4:	e7bc      	b.n	8006d30 <main+0x23c>
  	  			  state_print();
 8006db6:	f7ff fd5d 	bl	8006874 <state_print>
  	  			  servo(90,100,90,90);
 8006dba:	235a      	movs	r3, #90	; 0x5a
 8006dbc:	461a      	mov	r2, r3
 8006dbe:	4618      	mov	r0, r3
 8006dc0:	2164      	movs	r1, #100	; 0x64
  	  			  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8006dc2:	f242 78b6 	movw	r8, #10166	; 0x27b6
  	  			  servo(90,100,90,90);
 8006dc6:	f7fd f885 	bl	8003ed4 <servo>
  	  			  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8006dca:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8006dce:	22b4      	movs	r2, #180	; 0xb4
 8006dd0:	2100      	movs	r1, #0
 8006dd2:	f8cd 8000 	str.w	r8, [sp]
 8006dd6:	205a      	movs	r0, #90	; 0x5a
 8006dd8:	f7fd fa0e 	bl	80041f8 <map_a>
 8006ddc:	b281      	uxth	r1, r0
 8006dde:	2000      	movs	r0, #0
 8006de0:	f7fd f91c 	bl	800401c <ics_set_pos1>
  	  			  ics_set_pos1(1,map_a(90,0,180,4833,10166));
 8006de4:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8006de8:	22b4      	movs	r2, #180	; 0xb4
 8006dea:	2100      	movs	r1, #0
 8006dec:	f8cd 8000 	str.w	r8, [sp]
 8006df0:	205a      	movs	r0, #90	; 0x5a
 8006df2:	f7fd fa01 	bl	80041f8 <map_a>
 8006df6:	b281      	uxth	r1, r0
 8006df8:	4638      	mov	r0, r7
 8006dfa:	f7fd f90f 	bl	800401c <ics_set_pos1>
  	 	  	  	  motor_move(0,0,0);
 8006dfe:	2200      	movs	r2, #0
 8006e00:	4610      	mov	r0, r2
 8006e02:	4611      	mov	r1, r2
 8006e04:	f000 f9f0 	bl	80071e8 <motor_move>
  	  			  oled_returnhome();
 8006e08:	f7fe f8ca 	bl	8004fa0 <oled_returnhome>
  	  			  oled_puts("State     select");
 8006e0c:	4828      	ldr	r0, [pc, #160]	; (8006eb0 <main+0x3bc>)
 8006e0e:	f7fd ff45 	bl	8004c9c <oled_puts>
  	  			  oled_setcursor(1,0);
 8006e12:	4638      	mov	r0, r7
 8006e14:	2100      	movs	r1, #0
 8006e16:	f7fe f885 	bl	8004f24 <oled_setcursor>
  	  			  oled_puts("running         ");
 8006e1a:	4828      	ldr	r0, [pc, #160]	; (8006ebc <main+0x3c8>)
 8006e1c:	f7fd ff3e 	bl	8004c9c <oled_puts>
 8006e20:	e71e      	b.n	8006c60 <main+0x16c>
  	  			  test2();
 8006e22:	f7ff f9e5 	bl	80061f0 <test2>
  	  			  servo(90,100,90,90);
 8006e26:	235a      	movs	r3, #90	; 0x5a
 8006e28:	461a      	mov	r2, r3
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	2164      	movs	r1, #100	; 0x64
 8006e2e:	f7fd f851 	bl	8003ed4 <servo>
  	 	  	  	  motor_move(0,0,0);
 8006e32:	2200      	movs	r2, #0
 8006e34:	4610      	mov	r0, r2
 8006e36:	4611      	mov	r1, r2
 8006e38:	f000 f9d6 	bl	80071e8 <motor_move>
  	  			  oled_returnhome();
 8006e3c:	f7fe f8b0 	bl	8004fa0 <oled_returnhome>
  	  			  oled_puts("testmode2 select");
 8006e40:	481d      	ldr	r0, [pc, #116]	; (8006eb8 <main+0x3c4>)
 8006e42:	e7e4      	b.n	8006e0e <main+0x31a>
 8006e44:	200008c4 	.word	0x200008c4
 8006e48:	20000580 	.word	0x20000580
 8006e4c:	20000934 	.word	0x20000934
 8006e50:	0800ad60 	.word	0x0800ad60
 8006e54:	0800ad70 	.word	0x0800ad70
 8006e58:	2000025c 	.word	0x2000025c
 8006e5c:	200006d0 	.word	0x200006d0
 8006e60:	40000400 	.word	0x40000400
 8006e64:	20000610 	.word	0x20000610
 8006e68:	40000800 	.word	0x40000800
 8006e6c:	200005d0 	.word	0x200005d0
 8006e70:	40013400 	.word	0x40013400
 8006e74:	20000300 	.word	0x20000300
 8006e78:	200003fc 	.word	0x200003fc
 8006e7c:	200002f4 	.word	0x200002f4
 8006e80:	20000364 	.word	0x20000364
 8006e84:	20000228 	.word	0x20000228
 8006e88:	20000450 	.word	0x20000450
 8006e8c:	200002ac 	.word	0x200002ac
 8006e90:	200004e8 	.word	0x200004e8
 8006e94:	2000013c 	.word	0x2000013c
 8006e98:	200009a4 	.word	0x200009a4
 8006e9c:	48000800 	.word	0x48000800
 8006ea0:	48000c00 	.word	0x48000c00
 8006ea4:	200005cc 	.word	0x200005cc
 8006ea8:	0800ae44 	.word	0x0800ae44
 8006eac:	0800ae58 	.word	0x0800ae58
 8006eb0:	0800ae30 	.word	0x0800ae30
 8006eb4:	0800ade0 	.word	0x0800ade0
 8006eb8:	0800ae1c 	.word	0x0800ae1c
 8006ebc:	0800ae08 	.word	0x0800ae08
 8006ec0:	200000ca 	.word	0x200000ca
 8006ec4:	2000021c 	.word	0x2000021c
	  	  		  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==1){
 8006ec8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006ecc:	4628      	mov	r0, r5
 8006ece:	f7fa fdc1 	bl	8001a54 <HAL_GPIO_ReadPin>
 8006ed2:	2801      	cmp	r0, #1
 8006ed4:	4607      	mov	r7, r0
 8006ed6:	f000 8083 	beq.w	8006fe0 <main+0x4ec>
  	  			  servo(90,100,90,90);
 8006eda:	235a      	movs	r3, #90	; 0x5a
 8006edc:	461a      	mov	r2, r3
 8006ede:	4618      	mov	r0, r3
  	  			  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8006ee0:	f242 77b6 	movw	r7, #10166	; 0x27b6
  	  			  servo(90,100,90,90);
 8006ee4:	2164      	movs	r1, #100	; 0x64
 8006ee6:	f7fc fff5 	bl	8003ed4 <servo>
  	  			  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8006eea:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8006eee:	22b4      	movs	r2, #180	; 0xb4
 8006ef0:	9700      	str	r7, [sp, #0]
 8006ef2:	2100      	movs	r1, #0
 8006ef4:	205a      	movs	r0, #90	; 0x5a
 8006ef6:	f7fd f97f 	bl	80041f8 <map_a>
 8006efa:	b281      	uxth	r1, r0
 8006efc:	2000      	movs	r0, #0
 8006efe:	f7fd f88d 	bl	800401c <ics_set_pos1>
  	  			  ics_set_pos1(1,map_a(90,0,180,4833,10166));
 8006f02:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8006f06:	22b4      	movs	r2, #180	; 0xb4
 8006f08:	9700      	str	r7, [sp, #0]
 8006f0a:	2100      	movs	r1, #0
 8006f0c:	205a      	movs	r0, #90	; 0x5a
 8006f0e:	f7fd f973 	bl	80041f8 <map_a>
 8006f12:	b281      	uxth	r1, r0
 8006f14:	2001      	movs	r0, #1
 8006f16:	f7fd f881 	bl	800401c <ics_set_pos1>
  	 	  	  	  motor_move(0,0,0);
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	4611      	mov	r1, r2
 8006f1e:	4610      	mov	r0, r2
 8006f20:	f000 f962 	bl	80071e8 <motor_move>
  	  			  oled_returnhome();
 8006f24:	f7fe f83c 	bl	8004fa0 <oled_returnhome>
  	  			  oled_puts("testmode1 select");
 8006f28:	4889      	ldr	r0, [pc, #548]	; (8007150 <main+0x65c>)
 8006f2a:	f7fd feb7 	bl	8004c9c <oled_puts>
  	  			  oled_setcursor(1,0);
 8006f2e:	2100      	movs	r1, #0
 8006f30:	2001      	movs	r0, #1
 8006f32:	f7fd fff7 	bl	8004f24 <oled_setcursor>
  	  			  oled_puts("OK?     waiting ");
 8006f36:	4887      	ldr	r0, [pc, #540]	; (8007154 <main+0x660>)
 8006f38:	f7fd feb0 	bl	8004c9c <oled_puts>
  	  			  HAL_Delay(5);
 8006f3c:	2005      	movs	r0, #5
 8006f3e:	f7f9 fe8b 	bl	8000c58 <HAL_Delay>
  	  			xprintf(" Rx[0]=%d", Rxbuf[0]);
 8006f42:	7821      	ldrb	r1, [r4, #0]
 8006f44:	4884      	ldr	r0, [pc, #528]	; (8007158 <main+0x664>)
 8006f46:	f002 fd1b 	bl	8009980 <xprintf>
  	  				  xprintf(" Rx[1]=%d", Rxbuf[1]);
 8006f4a:	7861      	ldrb	r1, [r4, #1]
 8006f4c:	4883      	ldr	r0, [pc, #524]	; (800715c <main+0x668>)
 8006f4e:	f002 fd17 	bl	8009980 <xprintf>
  	  				  xprintf(" Rx[2]=%d", Rxbuf[2]);
 8006f52:	78a1      	ldrb	r1, [r4, #2]
 8006f54:	4882      	ldr	r0, [pc, #520]	; (8007160 <main+0x66c>)
 8006f56:	f002 fd13 	bl	8009980 <xprintf>
  	  				  xprintf(" data[0]=%d", data[0]);
 8006f5a:	f899 1000 	ldrb.w	r1, [r9]
 8006f5e:	4881      	ldr	r0, [pc, #516]	; (8007164 <main+0x670>)
 8006f60:	f002 fd0e 	bl	8009980 <xprintf>
  	  				  xprintf(" data[1]=%d", data[1]);
 8006f64:	f899 1001 	ldrb.w	r1, [r9, #1]
 8006f68:	487f      	ldr	r0, [pc, #508]	; (8007168 <main+0x674>)
 8006f6a:	f002 fd09 	bl	8009980 <xprintf>
  	  				  	  xprintf("\r\n");
 8006f6e:	487f      	ldr	r0, [pc, #508]	; (800716c <main+0x678>)
 8006f70:	f002 fd06 	bl	8009980 <xprintf>
  	  		  HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 8006f74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8006f78:	4630      	mov	r0, r6
 8006f7a:	f7fa fd77 	bl	8001a6c <HAL_GPIO_TogglePin>
 8006f7e:	e66f      	b.n	8006c60 <main+0x16c>
	  	  		  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==1){
 8006f80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f84:	4628      	mov	r0, r5
 8006f86:	f7fa fd65 	bl	8001a54 <HAL_GPIO_ReadPin>
 8006f8a:	2801      	cmp	r0, #1
 8006f8c:	d039      	beq.n	8007002 <main+0x50e>
	  	  			  servo(90,100,90,90);
 8006f8e:	235a      	movs	r3, #90	; 0x5a
 8006f90:	461a      	mov	r2, r3
 8006f92:	4618      	mov	r0, r3
 8006f94:	2164      	movs	r1, #100	; 0x64
	  	  			  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8006f96:	f242 77b6 	movw	r7, #10166	; 0x27b6
	  	  			  servo(90,100,90,90);
 8006f9a:	f7fc ff9b 	bl	8003ed4 <servo>
	  	  			  ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8006f9e:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8006fa2:	22b4      	movs	r2, #180	; 0xb4
 8006fa4:	2100      	movs	r1, #0
 8006fa6:	9700      	str	r7, [sp, #0]
 8006fa8:	205a      	movs	r0, #90	; 0x5a
 8006faa:	f7fd f925 	bl	80041f8 <map_a>
 8006fae:	b281      	uxth	r1, r0
 8006fb0:	2000      	movs	r0, #0
 8006fb2:	f7fd f833 	bl	800401c <ics_set_pos1>
	  	  			  ics_set_pos1(1,map_a(90,0,180,4833,10166));
 8006fb6:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8006fba:	22b4      	movs	r2, #180	; 0xb4
 8006fbc:	2100      	movs	r1, #0
 8006fbe:	9700      	str	r7, [sp, #0]
 8006fc0:	205a      	movs	r0, #90	; 0x5a
 8006fc2:	f7fd f919 	bl	80041f8 <map_a>
 8006fc6:	b281      	uxth	r1, r0
 8006fc8:	2001      	movs	r0, #1
 8006fca:	f7fd f827 	bl	800401c <ics_set_pos1>
	  	 	  	  	  motor_move(0,0,0);
 8006fce:	2200      	movs	r2, #0
 8006fd0:	4610      	mov	r0, r2
 8006fd2:	4611      	mov	r1, r2
 8006fd4:	f000 f908 	bl	80071e8 <motor_move>
	  	  			  oled_returnhome();
 8006fd8:	f7fd ffe2 	bl	8004fa0 <oled_returnhome>
	  	  			  oled_puts("main_run select");
 8006fdc:	4864      	ldr	r0, [pc, #400]	; (8007170 <main+0x67c>)
 8006fde:	e6a7      	b.n	8006d30 <main+0x23c>
  	  			  test();
 8006fe0:	f7ff fbec 	bl	80067bc <test>
  	  			  servo(90,100,90,90);
 8006fe4:	235a      	movs	r3, #90	; 0x5a
 8006fe6:	461a      	mov	r2, r3
 8006fe8:	4618      	mov	r0, r3
 8006fea:	2164      	movs	r1, #100	; 0x64
 8006fec:	f7fc ff72 	bl	8003ed4 <servo>
  	 	  	  	  motor_move(0,0,0);
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	4610      	mov	r0, r2
 8006ff4:	4611      	mov	r1, r2
 8006ff6:	f000 f8f7 	bl	80071e8 <motor_move>
  	  			  oled_returnhome();
 8006ffa:	f7fd ffd1 	bl	8004fa0 <oled_returnhome>
  	  			  oled_puts("testmode1 select");
 8006ffe:	4854      	ldr	r0, [pc, #336]	; (8007150 <main+0x65c>)
 8007000:	e705      	b.n	8006e0e <main+0x31a>
	  	  			  HOUI_def=JY901_def_set();
 8007002:	f7fc ff23 	bl	8003e4c <JY901_def_set>
	  	  			  while(HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_9)){
 8007006:	f8df b190 	ldr.w	fp, [pc, #400]	; 8007198 <main+0x6a4>
	  	  			  HOUI_def=JY901_def_set();
 800700a:	f8aa 0000 	strh.w	r0, [sl]
	  	  			  while(HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_9)){
 800700e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007012:	4658      	mov	r0, fp
 8007014:	f7fa fd1e 	bl	8001a54 <HAL_GPIO_ReadPin>
							servo(90,100,90,90);
 8007018:	235a      	movs	r3, #90	; 0x5a
							ics_set_pos1(0,map_a(90,0,180,4833,10166));
 800701a:	f242 77b6 	movw	r7, #10166	; 0x27b6
							servo(90,100,90,90);
 800701e:	461a      	mov	r2, r3
 8007020:	2164      	movs	r1, #100	; 0x64
	  	  			  while(HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_9)){
 8007022:	2800      	cmp	r0, #0
 8007024:	d03f      	beq.n	80070a6 <main+0x5b2>
							servo(90,100,90,90);
 8007026:	4618      	mov	r0, r3
 8007028:	f7fc ff54 	bl	8003ed4 <servo>
							ics_set_pos1(0,map_a(90,0,180,4833,10166));
 800702c:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8007030:	22b4      	movs	r2, #180	; 0xb4
 8007032:	2100      	movs	r1, #0
 8007034:	9700      	str	r7, [sp, #0]
 8007036:	205a      	movs	r0, #90	; 0x5a
 8007038:	f7fd f8de 	bl	80041f8 <map_a>
 800703c:	b281      	uxth	r1, r0
 800703e:	2000      	movs	r0, #0
 8007040:	f7fc ffec 	bl	800401c <ics_set_pos1>
							ics_set_pos1(1,map_a(90,0,180,4833,10166));
 8007044:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8007048:	22b4      	movs	r2, #180	; 0xb4
 800704a:	2100      	movs	r1, #0
 800704c:	9700      	str	r7, [sp, #0]
 800704e:	205a      	movs	r0, #90	; 0x5a
 8007050:	f7fd f8d2 	bl	80041f8 <map_a>
 8007054:	b281      	uxth	r1, r0
 8007056:	2001      	movs	r0, #1
 8007058:	f7fc ffe0 	bl	800401c <ics_set_pos1>
							motor_move(0,0,0);
 800705c:	2200      	movs	r2, #0
 800705e:	4611      	mov	r1, r2
 8007060:	4610      	mov	r0, r2
 8007062:	f000 f8c1 	bl	80071e8 <motor_move>
							xprintf("digree=%d\r\n",line_get_data_poorly_made());
 8007066:	f000 fe5b 	bl	8007d20 <line_get_data_poorly_made>
 800706a:	4601      	mov	r1, r0
 800706c:	4841      	ldr	r0, [pc, #260]	; (8007174 <main+0x680>)
 800706e:	f002 fc87 	bl	8009980 <xprintf>
							oled_returnhome();
 8007072:	f7fd ff95 	bl	8004fa0 <oled_returnhome>
							oled_puts("main_run waiting ");
 8007076:	4840      	ldr	r0, [pc, #256]	; (8007178 <main+0x684>)
 8007078:	f7fd fe10 	bl	8004c9c <oled_puts>
							oled_setcursor(1,0);
 800707c:	2100      	movs	r1, #0
 800707e:	2001      	movs	r0, #1
 8007080:	f7fd ff50 	bl	8004f24 <oled_setcursor>
							oled_puts("     for start   ");
 8007084:	483d      	ldr	r0, [pc, #244]	; (800717c <main+0x688>)
 8007086:	f7fd fe09 	bl	8004c9c <oled_puts>
							if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==0){goto mofu;}
 800708a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800708e:	4628      	mov	r0, r5
 8007090:	f7fa fce0 	bl	8001a54 <HAL_GPIO_ReadPin>
							HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 8007094:	f44f 6180 	mov.w	r1, #1024	; 0x400
							if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_15)==0){goto mofu;}
 8007098:	2800      	cmp	r0, #0
 800709a:	f43f ade1 	beq.w	8006c60 <main+0x16c>
							HAL_GPIO_TogglePin(GPIOD,GPIO_PIN_10);
 800709e:	4630      	mov	r0, r6
 80070a0:	f7fa fce4 	bl	8001a6c <HAL_GPIO_TogglePin>
 80070a4:	e7b3      	b.n	800700e <main+0x51a>
 80070a6:	4607      	mov	r7, r0
	  	  			  	  DFPlayer_setvolume(0x22);
 80070a8:	2022      	movs	r0, #34	; 0x22
 80070aa:	f7fc fe91 	bl	8003dd0 <DFPlayer_setvolume>
	  	  			  	oled_clear();
 80070ae:	f7fd ff23 	bl	8004ef8 <oled_clear>
	  	  			    oled_returnhome();
 80070b2:	f7fd ff75 	bl	8004fa0 <oled_returnhome>
	  	  			    oled_puts("main_run select ");
 80070b6:	4832      	ldr	r0, [pc, #200]	; (8007180 <main+0x68c>)
					    while(HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_9)==0){
 80070b8:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 8007198 <main+0x6a4>
	  	  			    oled_puts("main_run select ");
 80070bc:	f7fd fdee 	bl	8004c9c <oled_puts>
	  	  			    oled_setcursor(1,0);
 80070c0:	4639      	mov	r1, r7
 80070c2:	2001      	movs	r0, #1
 80070c4:	f7fd ff2e 	bl	8004f24 <oled_setcursor>
	  	  			    oled_puts("running");
 80070c8:	482e      	ldr	r0, [pc, #184]	; (8007184 <main+0x690>)
 80070ca:	f7fd fde7 	bl	8004c9c <oled_puts>
	  	  			    HOUI_def=JY901_def_set();
 80070ce:	f7fc febd 	bl	8003e4c <JY901_def_set>
					    TIM3->CNT=3000;
 80070d2:	4a2d      	ldr	r2, [pc, #180]	; (8007188 <main+0x694>)
	  	  			    HOUI_def=JY901_def_set();
 80070d4:	f8aa 0000 	strh.w	r0, [sl]
					    TIM3->CNT=3000;
 80070d8:	f640 33b8 	movw	r3, #3000	; 0xbb8
 80070dc:	6253      	str	r3, [r2, #36]	; 0x24
					    TIM4->CNT=3000;
 80070de:	492b      	ldr	r1, [pc, #172]	; (800718c <main+0x698>)
					    TIM8->CNT=3000;
 80070e0:	f502 3298 	add.w	r2, r2, #77824	; 0x13000
					    TIM4->CNT=3000;
 80070e4:	624b      	str	r3, [r1, #36]	; 0x24
					    TIM8->CNT=3000;
 80070e6:	6253      	str	r3, [r2, #36]	; 0x24
					    marker_count_data=0;
 80070e8:	4b29      	ldr	r3, [pc, #164]	; (8007190 <main+0x69c>)
 80070ea:	701f      	strb	r7, [r3, #0]
					    marker_count_data_=0;
 80070ec:	4b29      	ldr	r3, [pc, #164]	; (8007194 <main+0x6a0>)
 80070ee:	701f      	strb	r7, [r3, #0]
					    while(HAL_GPIO_ReadPin(GPIOF,GPIO_PIN_9)==0){
 80070f0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80070f4:	4640      	mov	r0, r8
 80070f6:	f7fa fcad 	bl	8001a54 <HAL_GPIO_ReadPin>
 80070fa:	b910      	cbnz	r0, 8007102 <main+0x60e>
	  	  			  		main_run();
 80070fc:	f7fd ffb4 	bl	8005068 <main_run>
 8007100:	e7f6      	b.n	80070f0 <main+0x5fc>
	  	  				servo(90,100,90,90);
 8007102:	235a      	movs	r3, #90	; 0x5a
 8007104:	461a      	mov	r2, r3
 8007106:	4618      	mov	r0, r3
		  	  			ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8007108:	f242 77b6 	movw	r7, #10166	; 0x27b6
	  	  				servo(90,100,90,90);
 800710c:	2164      	movs	r1, #100	; 0x64
 800710e:	f7fc fee1 	bl	8003ed4 <servo>
		  	  			ics_set_pos1(0,map_a(90,0,180,4833,10166));
 8007112:	f241 23e1 	movw	r3, #4833	; 0x12e1
 8007116:	22b4      	movs	r2, #180	; 0xb4
 8007118:	9700      	str	r7, [sp, #0]
 800711a:	2100      	movs	r1, #0
 800711c:	205a      	movs	r0, #90	; 0x5a
 800711e:	f7fd f86b 	bl	80041f8 <map_a>
 8007122:	b281      	uxth	r1, r0
 8007124:	2000      	movs	r0, #0
 8007126:	f7fc ff79 	bl	800401c <ics_set_pos1>
		  	  			ics_set_pos1(1,map_a(90,0,180,4833,10166));
 800712a:	f241 23e1 	movw	r3, #4833	; 0x12e1
 800712e:	22b4      	movs	r2, #180	; 0xb4
 8007130:	9700      	str	r7, [sp, #0]
 8007132:	2100      	movs	r1, #0
 8007134:	205a      	movs	r0, #90	; 0x5a
 8007136:	f7fd f85f 	bl	80041f8 <map_a>
 800713a:	b281      	uxth	r1, r0
 800713c:	2001      	movs	r0, #1
 800713e:	f7fc ff6d 	bl	800401c <ics_set_pos1>
	  	  				motor_move(0,0,0);
 8007142:	2200      	movs	r2, #0
 8007144:	4611      	mov	r1, r2
 8007146:	4610      	mov	r0, r2
 8007148:	f000 f84e 	bl	80071e8 <motor_move>
 800714c:	e588      	b.n	8006c60 <main+0x16c>
 800714e:	bf00      	nop
 8007150:	0800adf4 	.word	0x0800adf4
 8007154:	0800ade0 	.word	0x0800ade0
 8007158:	0800ae6c 	.word	0x0800ae6c
 800715c:	0800ae78 	.word	0x0800ae78
 8007160:	0800ae84 	.word	0x0800ae84
 8007164:	0800ae90 	.word	0x0800ae90
 8007168:	0800ae9c 	.word	0x0800ae9c
 800716c:	0800aea8 	.word	0x0800aea8
 8007170:	0800add0 	.word	0x0800add0
 8007174:	0800ad80 	.word	0x0800ad80
 8007178:	0800ad8c 	.word	0x0800ad8c
 800717c:	0800ada0 	.word	0x0800ada0
 8007180:	0800adb4 	.word	0x0800adb4
 8007184:	0800adc8 	.word	0x0800adc8
 8007188:	40000400 	.word	0x40000400
 800718c:	40000800 	.word	0x40000800
 8007190:	20000116 	.word	0x20000116
 8007194:	20000206 	.word	0x20000206
 8007198:	48001400 	.word	0x48001400

0800719c <HAL_UART_RxCpltCallback>:
}
}


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
	if(Rxbuf[0] == 251){
 800719c:	4b0e      	ldr	r3, [pc, #56]	; (80071d8 <HAL_UART_RxCpltCallback+0x3c>)
 800719e:	781a      	ldrb	r2, [r3, #0]
 80071a0:	2afb      	cmp	r2, #251	; 0xfb
 80071a2:	d00b      	beq.n	80071bc <HAL_UART_RxCpltCallback+0x20>
		data[0]=Rxbuf[1];
		data[1]=Rxbuf[2];
	}
	else if(Rxbuf[1] == 251){
 80071a4:	7859      	ldrb	r1, [r3, #1]
 80071a6:	29fb      	cmp	r1, #251	; 0xfb
 80071a8:	d00e      	beq.n	80071c8 <HAL_UART_RxCpltCallback+0x2c>
		data[0]=Rxbuf[2];
		data[1]=Rxbuf[0];
	}
	else if(Rxbuf[2] == 251){
 80071aa:	789b      	ldrb	r3, [r3, #2]
 80071ac:	2bfb      	cmp	r3, #251	; 0xfb
		data[0]=Rxbuf[0];
 80071ae:	4b0b      	ldr	r3, [pc, #44]	; (80071dc <HAL_UART_RxCpltCallback+0x40>)
	else if(Rxbuf[2] == 251){
 80071b0:	d00f      	beq.n	80071d2 <HAL_UART_RxCpltCallback+0x36>
		data[1]=Rxbuf[1];
	}
	else{
		data[0]=90;
 80071b2:	215a      	movs	r1, #90	; 0x5a
		data[1]=0;
 80071b4:	2200      	movs	r2, #0
		data[0]=90;
 80071b6:	7019      	strb	r1, [r3, #0]
		data[1]=0;
 80071b8:	705a      	strb	r2, [r3, #1]
 80071ba:	4770      	bx	lr
		data[0]=Rxbuf[1];
 80071bc:	4a07      	ldr	r2, [pc, #28]	; (80071dc <HAL_UART_RxCpltCallback+0x40>)
 80071be:	7859      	ldrb	r1, [r3, #1]
		data[1]=Rxbuf[2];
 80071c0:	789b      	ldrb	r3, [r3, #2]
		data[0]=Rxbuf[1];
 80071c2:	7011      	strb	r1, [r2, #0]
		data[1]=Rxbuf[2];
 80071c4:	7053      	strb	r3, [r2, #1]
 80071c6:	4770      	bx	lr
		data[0]=Rxbuf[2];
 80071c8:	4904      	ldr	r1, [pc, #16]	; (80071dc <HAL_UART_RxCpltCallback+0x40>)
 80071ca:	789b      	ldrb	r3, [r3, #2]
 80071cc:	700b      	strb	r3, [r1, #0]
		data[1]=Rxbuf[0];
 80071ce:	704a      	strb	r2, [r1, #1]
 80071d0:	4770      	bx	lr
		data[0]=Rxbuf[0];
 80071d2:	701a      	strb	r2, [r3, #0]
		data[1]=Rxbuf[1];
 80071d4:	7059      	strb	r1, [r3, #1]
 80071d6:	4770      	bx	lr
 80071d8:	2000013c 	.word	0x2000013c
 80071dc:	2000021c 	.word	0x2000021c

080071e0 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80071e0:	e7fe      	b.n	80071e0 <_Error_Handler>
 80071e2:	bf00      	nop
 80071e4:	0000      	movs	r0, r0
	...

080071e8 <motor_move>:
 */


#include "omni_wheelThree-wheeled.h"

void motor_move(uint8_t comand,uint16_t digree,uint16_t power){
 80071e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		  switch(comand){
 80071ea:	2896      	cmp	r0, #150	; 0x96
void motor_move(uint8_t comand,uint16_t digree,uint16_t power){
 80071ec:	ed2d 8b04 	vpush	{d8-d9}
 80071f0:	4614      	mov	r4, r2
		  switch(comand){
 80071f2:	f000 80bc 	beq.w	800736e <motor_move+0x186>
 80071f6:	28c8      	cmp	r0, #200	; 0xc8
 80071f8:	f000 80a9 	beq.w	800734e <motor_move+0x166>
 80071fc:	287d      	cmp	r0, #125	; 0x7d
 80071fe:	d00f      	beq.n	8007220 <motor_move+0x38>
				motor2(power,0);
				motor3(power,0);
		  break;

		  default:
				motor1(0,0);
 8007200:	2100      	movs	r1, #0
 8007202:	4608      	mov	r0, r1
 8007204:	f7fc ff50 	bl	80040a8 <motor1>
			    motor2(0,0);
 8007208:	2100      	movs	r1, #0
 800720a:	4608      	mov	r0, r1
 800720c:	f7fc ff84 	bl	8004118 <motor2>
			    motor3(0,0);
		  break;
		  }
	}
 8007210:	ecbd 8b04 	vpop	{d8-d9}
			    motor3(0,0);
 8007214:	2100      	movs	r1, #0
 8007216:	4608      	mov	r0, r1
	}
 8007218:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			    motor3(0,0);
 800721c:	f7fc bfb4 	b.w	8004188 <motor3>
					if(digree>=0 && digree<=360){
 8007220:	f5b1 7fb4 	cmp.w	r1, #360	; 0x168
 8007224:	460d      	mov	r5, r1
 8007226:	d8eb      	bhi.n	8007200 <motor_move+0x18>
					if(digree>=0 && digree<=60){
 8007228:	293c      	cmp	r1, #60	; 0x3c
 800722a:	f200 80b0 	bhi.w	800738e <motor_move+0x1a6>
						power1=(float)sin((60-digree)*M_PI/180)*power;
 800722e:	f1c1 003c 	rsb	r0, r1, #60	; 0x3c
 8007232:	f7f9 f91b 	bl	800046c <__aeabi_i2d>
 8007236:	a3e2      	add	r3, pc, #904	; (adr r3, 80075c0 <motor_move+0x3d8>)
 8007238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800723c:	f7f9 f97c 	bl	8000538 <__aeabi_dmul>
 8007240:	ec41 0b10 	vmov	d0, r0, r1
 8007244:	f002 fbf8 	bl	8009a38 <sin>
 8007248:	ec51 0b10 	vmov	r0, r1, d0
 800724c:	f7f9 fc6c 	bl	8000b28 <__aeabi_d2f>
 8007250:	ee07 4a90 	vmov	s15, r4
 8007254:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8007258:	ee07 0a90 	vmov	s15, r0
						power2=(float)sin((180-digree)*M_PI/180)*power;
 800725c:	f1c5 00b4 	rsb	r0, r5, #180	; 0xb4
						power1=(float)sin((60-digree)*M_PI/180)*power;
 8007260:	ee67 8a88 	vmul.f32	s17, s15, s16
						power2=(float)sin((180-digree)*M_PI/180)*power;
 8007264:	f7f9 f902 	bl	800046c <__aeabi_i2d>
 8007268:	a3d5      	add	r3, pc, #852	; (adr r3, 80075c0 <motor_move+0x3d8>)
 800726a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800726e:	f7f9 f963 	bl	8000538 <__aeabi_dmul>
 8007272:	ec41 0b10 	vmov	d0, r0, r1
 8007276:	f002 fbdf 	bl	8009a38 <sin>
 800727a:	ec51 0b10 	vmov	r0, r1, d0
 800727e:	f7f9 fc53 	bl	8000b28 <__aeabi_d2f>
 8007282:	ee07 0a90 	vmov	s15, r0
						power3=(float)sin((300-digree)*M_PI/180)*-1*power;
 8007286:	f5c5 7096 	rsb	r0, r5, #300	; 0x12c
						power2=(float)sin((180-digree)*M_PI/180)*power;
 800728a:	ee27 9a88 	vmul.f32	s18, s15, s16
						power3=(float)sin((300-digree)*M_PI/180)*-1*power;
 800728e:	f7f9 f8ed 	bl	800046c <__aeabi_i2d>
 8007292:	a3cb      	add	r3, pc, #812	; (adr r3, 80075c0 <motor_move+0x3d8>)
 8007294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007298:	f7f9 f94e 	bl	8000538 <__aeabi_dmul>
 800729c:	ec41 0b10 	vmov	d0, r0, r1
 80072a0:	f002 fbca 	bl	8009a38 <sin>
 80072a4:	ec51 0b10 	vmov	r0, r1, d0
 80072a8:	f7f9 fc3e 	bl	8000b28 <__aeabi_d2f>
 80072ac:	ee07 0a90 	vmov	s15, r0
						power1=(float)sin((60-digree)*M_PI/180)*power;
 80072b0:	eefd 8ae8 	vcvt.s32.f32	s17, s17
						power2=(float)sin((180-digree)*M_PI/180)*power;
 80072b4:	eebd 9ac9 	vcvt.s32.f32	s18, s18
						power3=(float)sin((300-digree)*M_PI/180)*-1*power;
 80072b8:	ee27 8ac8 	vnmul.f32	s16, s15, s16
 80072bc:	ee18 2a90 	vmov	r2, s17
 80072c0:	ee19 3a10 	vmov	r3, s18
 80072c4:	eebd 8ac8 	vcvt.s32.f32	s16, s16
 80072c8:	429a      	cmp	r2, r3
 80072ca:	bfb8      	it	lt
 80072cc:	461a      	movlt	r2, r3
 80072ce:	ee18 3a10 	vmov	r3, s16
						power1=power1*((float)power/y);
 80072d2:	ee07 4a90 	vmov	s15, r4
 80072d6:	4293      	cmp	r3, r2
 80072d8:	bfb8      	it	lt
 80072da:	4613      	movlt	r3, r2
 80072dc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80072e0:	ee07 3a90 	vmov	s15, r3
 80072e4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80072e8:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 80072ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
						y=max(power3,temp1);
 80072f0:	49b5      	ldr	r1, [pc, #724]	; (80075c8 <motor_move+0x3e0>)
						temp1=max(power1,power2);
 80072f2:	48b6      	ldr	r0, [pc, #728]	; (80075cc <motor_move+0x3e4>)
						y=max(power3,temp1);
 80072f4:	600b      	str	r3, [r1, #0]
						power2=power2*((float)power/y);
 80072f6:	4fb6      	ldr	r7, [pc, #728]	; (80075d0 <motor_move+0x3e8>)
						power3=power3*((float)power/y);
 80072f8:	4eb6      	ldr	r6, [pc, #728]	; (80075d4 <motor_move+0x3ec>)
						power1=power1*((float)power/y);
 80072fa:	4cb7      	ldr	r4, [pc, #732]	; (80075d8 <motor_move+0x3f0>)
						temp1=max(power1,power2);
 80072fc:	6002      	str	r2, [r0, #0]
						motor1(0,power1);
 80072fe:	2000      	movs	r0, #0
						power2=power2*((float)power/y);
 8007300:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
						power3=power3*((float)power/y);
 8007304:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
						power1=power1*((float)power/y);
 8007308:	ee68 8aa7 	vmul.f32	s17, s17, s15
						power2=power2*((float)power/y);
 800730c:	ee29 9a27 	vmul.f32	s18, s18, s15
						power3=power3*((float)power/y);
 8007310:	ee28 8a27 	vmul.f32	s16, s16, s15
						power1=power1*((float)power/y);
 8007314:	eefd 7ae8 	vcvt.s32.f32	s15, s17
						power2=power2*((float)power/y);
 8007318:	eebd 9ac9 	vcvt.s32.f32	s18, s18
						power1=power1*((float)power/y);
 800731c:	ee17 3a90 	vmov	r3, s15
						power3=power3*((float)power/y);
 8007320:	eebd 8ac8 	vcvt.s32.f32	s16, s16
						motor1(0,power1);
 8007324:	ee17 1a90 	vmov	r1, s15
						power1=power1*((float)power/y);
 8007328:	6023      	str	r3, [r4, #0]
						power2=power2*((float)power/y);
 800732a:	ed87 9a00 	vstr	s18, [r7]
						power3=power3*((float)power/y);
 800732e:	ed86 8a00 	vstr	s16, [r6]
						motor1(power1,0);
 8007332:	f7fc feb9 	bl	80040a8 <motor1>
						motor2(0,power2);
 8007336:	6839      	ldr	r1, [r7, #0]
 8007338:	2000      	movs	r0, #0
 800733a:	f7fc feed 	bl	8004118 <motor2>
	}
 800733e:	ecbd 8b04 	vpop	{d8-d9}
						motor3(power3,0);
 8007342:	6830      	ldr	r0, [r6, #0]
 8007344:	2100      	movs	r1, #0
	}
 8007346:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
						motor3(power3,0);
 800734a:	f7fc bf1d 	b.w	8004188 <motor3>
				motor1(power,0);
 800734e:	4610      	mov	r0, r2
 8007350:	2100      	movs	r1, #0
 8007352:	f7fc fea9 	bl	80040a8 <motor1>
				motor2(power,0);
 8007356:	4620      	mov	r0, r4
 8007358:	2100      	movs	r1, #0
 800735a:	f7fc fedd 	bl	8004118 <motor2>
	}
 800735e:	ecbd 8b04 	vpop	{d8-d9}
				motor3(power,0);
 8007362:	4620      	mov	r0, r4
 8007364:	2100      	movs	r1, #0
	}
 8007366:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				motor3(power,0);
 800736a:	f7fc bf0d 	b.w	8004188 <motor3>
				motor1(0,power);
 800736e:	4611      	mov	r1, r2
 8007370:	2000      	movs	r0, #0
 8007372:	f7fc fe99 	bl	80040a8 <motor1>
				motor2(0,power);
 8007376:	4621      	mov	r1, r4
 8007378:	2000      	movs	r0, #0
 800737a:	f7fc fecd 	bl	8004118 <motor2>
	}
 800737e:	ecbd 8b04 	vpop	{d8-d9}
				motor3(0,power);
 8007382:	4621      	mov	r1, r4
 8007384:	2000      	movs	r0, #0
	}
 8007386:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				motor3(0,power);
 800738a:	f7fc befd 	b.w	8004188 <motor3>
					else if(digree>60 && digree<=120){
 800738e:	f1a1 033d 	sub.w	r3, r1, #61	; 0x3d
 8007392:	2b3b      	cmp	r3, #59	; 0x3b
 8007394:	f240 8094 	bls.w	80074c0 <motor_move+0x2d8>
					else if(digree>120 && digree<=180){
 8007398:	f1a1 0379 	sub.w	r3, r1, #121	; 0x79
 800739c:	2b3b      	cmp	r3, #59	; 0x3b
 800739e:	f200 811d 	bhi.w	80075dc <motor_move+0x3f4>
						power1=(float)sin((digree-60)*M_PI/180)*power;
 80073a2:	f1a1 003c 	sub.w	r0, r1, #60	; 0x3c
 80073a6:	f7f9 f861 	bl	800046c <__aeabi_i2d>
 80073aa:	a385      	add	r3, pc, #532	; (adr r3, 80075c0 <motor_move+0x3d8>)
 80073ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073b0:	f7f9 f8c2 	bl	8000538 <__aeabi_dmul>
 80073b4:	ec41 0b10 	vmov	d0, r0, r1
 80073b8:	f002 fb3e 	bl	8009a38 <sin>
 80073bc:	ec51 0b10 	vmov	r0, r1, d0
 80073c0:	f7f9 fbb2 	bl	8000b28 <__aeabi_d2f>
 80073c4:	ee07 4a90 	vmov	s15, r4
 80073c8:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80073cc:	ee07 0a90 	vmov	s15, r0
						power2=(float)sin((180-digree)*M_PI/180)*power;
 80073d0:	f1c5 00b4 	rsb	r0, r5, #180	; 0xb4
						power1=(float)sin((digree-60)*M_PI/180)*power;
 80073d4:	ee67 8a88 	vmul.f32	s17, s15, s16
						power2=(float)sin((180-digree)*M_PI/180)*power;
 80073d8:	f7f9 f848 	bl	800046c <__aeabi_i2d>
 80073dc:	a378      	add	r3, pc, #480	; (adr r3, 80075c0 <motor_move+0x3d8>)
 80073de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073e2:	f7f9 f8a9 	bl	8000538 <__aeabi_dmul>
 80073e6:	ec41 0b10 	vmov	d0, r0, r1
 80073ea:	f002 fb25 	bl	8009a38 <sin>
 80073ee:	ec51 0b10 	vmov	r0, r1, d0
 80073f2:	f7f9 fb99 	bl	8000b28 <__aeabi_d2f>
 80073f6:	ee07 0a90 	vmov	s15, r0
						power3=(float)sin((300-digree)*M_PI/180)*power;
 80073fa:	f5c5 7096 	rsb	r0, r5, #300	; 0x12c
						power2=(float)sin((180-digree)*M_PI/180)*power;
 80073fe:	ee27 9a88 	vmul.f32	s18, s15, s16
						power3=(float)sin((300-digree)*M_PI/180)*power;
 8007402:	f7f9 f833 	bl	800046c <__aeabi_i2d>
 8007406:	a36e      	add	r3, pc, #440	; (adr r3, 80075c0 <motor_move+0x3d8>)
 8007408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800740c:	f7f9 f894 	bl	8000538 <__aeabi_dmul>
 8007410:	ec41 0b10 	vmov	d0, r0, r1
 8007414:	f002 fb10 	bl	8009a38 <sin>
 8007418:	ec51 0b10 	vmov	r0, r1, d0
 800741c:	f7f9 fb84 	bl	8000b28 <__aeabi_d2f>
 8007420:	ee07 0a90 	vmov	s15, r0
						power1=(float)sin((digree-60)*M_PI/180)*power;
 8007424:	eefd 8ae8 	vcvt.s32.f32	s17, s17
						power2=(float)sin((180-digree)*M_PI/180)*power;
 8007428:	eebd 9ac9 	vcvt.s32.f32	s18, s18
						power3=(float)sin((300-digree)*M_PI/180)*power;
 800742c:	ee27 8a88 	vmul.f32	s16, s15, s16
 8007430:	ee18 2a90 	vmov	r2, s17
 8007434:	ee19 3a10 	vmov	r3, s18
 8007438:	eebd 8ac8 	vcvt.s32.f32	s16, s16
 800743c:	429a      	cmp	r2, r3
 800743e:	bfb8      	it	lt
 8007440:	461a      	movlt	r2, r3
 8007442:	ee18 3a10 	vmov	r3, s16
						power1=power1*((float)power/y);
 8007446:	ee07 4a90 	vmov	s15, r4
 800744a:	4293      	cmp	r3, r2
 800744c:	bfb8      	it	lt
 800744e:	4613      	movlt	r3, r2
 8007450:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007454:	ee07 3a90 	vmov	s15, r3
 8007458:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800745c:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 8007460:	eec6 7a87 	vdiv.f32	s15, s13, s14
						temp1=max(power1,power2);
 8007464:	4959      	ldr	r1, [pc, #356]	; (80075cc <motor_move+0x3e4>)
						y=max(power3,temp1);
 8007466:	4858      	ldr	r0, [pc, #352]	; (80075c8 <motor_move+0x3e0>)
						power2=power2*((float)power/y);
 8007468:	4f59      	ldr	r7, [pc, #356]	; (80075d0 <motor_move+0x3e8>)
						power3=power3*((float)power/y);
 800746a:	4e5a      	ldr	r6, [pc, #360]	; (80075d4 <motor_move+0x3ec>)
						power1=power1*((float)power/y);
 800746c:	4c5a      	ldr	r4, [pc, #360]	; (80075d8 <motor_move+0x3f0>)
						temp1=max(power1,power2);
 800746e:	600a      	str	r2, [r1, #0]
						y=max(power3,temp1);
 8007470:	6003      	str	r3, [r0, #0]
						motor1(power1,0);
 8007472:	2100      	movs	r1, #0
						power2=power2*((float)power/y);
 8007474:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
						power3=power3*((float)power/y);
 8007478:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
						power1=power1*((float)power/y);
 800747c:	ee68 8aa7 	vmul.f32	s17, s17, s15
						power2=power2*((float)power/y);
 8007480:	ee29 9a27 	vmul.f32	s18, s18, s15
						power3=power3*((float)power/y);
 8007484:	ee28 8a27 	vmul.f32	s16, s16, s15
						power1=power1*((float)power/y);
 8007488:	eefd 7ae8 	vcvt.s32.f32	s15, s17
						power2=power2*((float)power/y);
 800748c:	eebd 9ac9 	vcvt.s32.f32	s18, s18
						power3=power3*((float)power/y);
 8007490:	eebd 8ac8 	vcvt.s32.f32	s16, s16
						motor1(power1,0);
 8007494:	ee17 0a90 	vmov	r0, s15
						power1=power1*((float)power/y);
 8007498:	edc4 7a00 	vstr	s15, [r4]
						power2=power2*((float)power/y);
 800749c:	ed87 9a00 	vstr	s18, [r7]
						power3=power3*((float)power/y);
 80074a0:	ed86 8a00 	vstr	s16, [r6]
						motor1(power1,0);
 80074a4:	f7fc fe00 	bl	80040a8 <motor1>
						motor2(0,power2);
 80074a8:	6839      	ldr	r1, [r7, #0]
 80074aa:	2000      	movs	r0, #0
						motor2(power2,0);
 80074ac:	f7fc fe34 	bl	8004118 <motor2>
	}
 80074b0:	ecbd 8b04 	vpop	{d8-d9}
						motor3(0,power3);
 80074b4:	6831      	ldr	r1, [r6, #0]
 80074b6:	2000      	movs	r0, #0
	}
 80074b8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
						motor3(0,power3);
 80074bc:	f7fc be64 	b.w	8004188 <motor3>
						power1=(float)sin((digree-60)*M_PI/180)*power;
 80074c0:	f1a1 003c 	sub.w	r0, r1, #60	; 0x3c
 80074c4:	f7f8 ffd2 	bl	800046c <__aeabi_i2d>
 80074c8:	a33d      	add	r3, pc, #244	; (adr r3, 80075c0 <motor_move+0x3d8>)
 80074ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ce:	f7f9 f833 	bl	8000538 <__aeabi_dmul>
 80074d2:	ec41 0b10 	vmov	d0, r0, r1
 80074d6:	f002 faaf 	bl	8009a38 <sin>
 80074da:	ec51 0b10 	vmov	r0, r1, d0
 80074de:	f7f9 fb23 	bl	8000b28 <__aeabi_d2f>
 80074e2:	ee07 4a90 	vmov	s15, r4
 80074e6:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 80074ea:	ee07 0a90 	vmov	s15, r0
						power2=(float)sin((180-digree)*M_PI/180)*power;
 80074ee:	f1c5 00b4 	rsb	r0, r5, #180	; 0xb4
						power1=(float)sin((digree-60)*M_PI/180)*power;
 80074f2:	ee67 8a88 	vmul.f32	s17, s15, s16
						power2=(float)sin((180-digree)*M_PI/180)*power;
 80074f6:	f7f8 ffb9 	bl	800046c <__aeabi_i2d>
 80074fa:	a331      	add	r3, pc, #196	; (adr r3, 80075c0 <motor_move+0x3d8>)
 80074fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007500:	f7f9 f81a 	bl	8000538 <__aeabi_dmul>
 8007504:	ec41 0b10 	vmov	d0, r0, r1
 8007508:	f002 fa96 	bl	8009a38 <sin>
 800750c:	ec51 0b10 	vmov	r0, r1, d0
 8007510:	f7f9 fb0a 	bl	8000b28 <__aeabi_d2f>
 8007514:	ee07 0a90 	vmov	s15, r0
						power3=(float)sin((300-digree)*M_PI/180)*-1*power;
 8007518:	f5c5 7096 	rsb	r0, r5, #300	; 0x12c
						power2=(float)sin((180-digree)*M_PI/180)*power;
 800751c:	ee27 9a88 	vmul.f32	s18, s15, s16
						power3=(float)sin((300-digree)*M_PI/180)*-1*power;
 8007520:	f7f8 ffa4 	bl	800046c <__aeabi_i2d>
 8007524:	a326      	add	r3, pc, #152	; (adr r3, 80075c0 <motor_move+0x3d8>)
 8007526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752a:	f7f9 f805 	bl	8000538 <__aeabi_dmul>
 800752e:	ec41 0b10 	vmov	d0, r0, r1
 8007532:	f002 fa81 	bl	8009a38 <sin>
 8007536:	ec51 0b10 	vmov	r0, r1, d0
 800753a:	f7f9 faf5 	bl	8000b28 <__aeabi_d2f>
 800753e:	ee07 0a90 	vmov	s15, r0
						power1=(float)sin((digree-60)*M_PI/180)*power;
 8007542:	eefd 8ae8 	vcvt.s32.f32	s17, s17
						power2=(float)sin((180-digree)*M_PI/180)*power;
 8007546:	eebd 9ac9 	vcvt.s32.f32	s18, s18
						power3=(float)sin((300-digree)*M_PI/180)*-1*power;
 800754a:	ee27 8ac8 	vnmul.f32	s16, s15, s16
 800754e:	ee18 2a90 	vmov	r2, s17
 8007552:	ee19 3a10 	vmov	r3, s18
 8007556:	eebd 8ac8 	vcvt.s32.f32	s16, s16
 800755a:	429a      	cmp	r2, r3
 800755c:	bfb8      	it	lt
 800755e:	461a      	movlt	r2, r3
 8007560:	ee18 3a10 	vmov	r3, s16
						power1=power1*((float)power/y);
 8007564:	ee07 4a90 	vmov	s15, r4
 8007568:	4293      	cmp	r3, r2
 800756a:	bfb8      	it	lt
 800756c:	4613      	movlt	r3, r2
 800756e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007572:	ee07 3a90 	vmov	s15, r3
 8007576:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800757a:	eef8 8ae8 	vcvt.f32.s32	s17, s17
 800757e:	eec6 7a87 	vdiv.f32	s15, s13, s14
						temp1=max(power1,power2);
 8007582:	4912      	ldr	r1, [pc, #72]	; (80075cc <motor_move+0x3e4>)
						y=max(power3,temp1);
 8007584:	4810      	ldr	r0, [pc, #64]	; (80075c8 <motor_move+0x3e0>)
						temp1=max(power1,power2);
 8007586:	600a      	str	r2, [r1, #0]
						y=max(power3,temp1);
 8007588:	6003      	str	r3, [r0, #0]
						power2=power2*((float)power/y);
 800758a:	4f11      	ldr	r7, [pc, #68]	; (80075d0 <motor_move+0x3e8>)
						power3=power3*((float)power/y);
 800758c:	4e11      	ldr	r6, [pc, #68]	; (80075d4 <motor_move+0x3ec>)
						power1=power1*((float)power/y);
 800758e:	4c12      	ldr	r4, [pc, #72]	; (80075d8 <motor_move+0x3f0>)
						motor1(power1,0);
 8007590:	2100      	movs	r1, #0
						power2=power2*((float)power/y);
 8007592:	eeb8 9ac9 	vcvt.f32.s32	s18, s18
						power3=power3*((float)power/y);
 8007596:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
						power1=power1*((float)power/y);
 800759a:	ee68 8aa7 	vmul.f32	s17, s17, s15
						power2=power2*((float)power/y);
 800759e:	ee29 9a27 	vmul.f32	s18, s18, s15
						power3=power3*((float)power/y);
 80075a2:	ee28 8a27 	vmul.f32	s16, s16, s15
						power1=power1*((float)power/y);
 80075a6:	eefd 7ae8 	vcvt.s32.f32	s15, s17
						power2=power2*((float)power/y);
 80075aa:	eebd 9ac9 	vcvt.s32.f32	s18, s18
						power1=power1*((float)power/y);
 80075ae:	ee17 3a90 	vmov	r3, s15
						power3=power3*((float)power/y);
 80075b2:	eebd 8ac8 	vcvt.s32.f32	s16, s16
						motor1(power1,0);
 80075b6:	ee17 0a90 	vmov	r0, s15
 80075ba:	e6b5      	b.n	8007328 <motor_move+0x140>
 80075bc:	f3af 8000 	nop.w
 80075c0:	a2529d39 	.word	0xa2529d39
 80075c4:	3f91df46 	.word	0x3f91df46
 80075c8:	20000240 	.word	0x20000240
 80075cc:	2000015c 	.word	0x2000015c
 80075d0:	200001c0 	.word	0x200001c0
 80075d4:	20000138 	.word	0x20000138
 80075d8:	200002d0 	.word	0x200002d0
					else if(digree>180 && digree<=240){
 80075dc:	f1a1 03b5 	sub.w	r3, r1, #181	; 0xb5
 80075e0:	2b3b      	cmp	r3, #59	; 0x3b
 80075e2:	f200 8087 	bhi.w	80076f4 <motor_move+0x50c>
						power1=(float)sin((digree-60)*M_PI/180)*power;
 80075e6:	f1a1 003c 	sub.w	r0, r1, #60	; 0x3c
 80075ea:	f7f8 ff3f 	bl	800046c <__aeabi_i2d>
 80075ee:	a3c4      	add	r3, pc, #784	; (adr r3, 8007900 <motor_move+0x718>)
 80075f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f4:	f7f8 ffa0 	bl	8000538 <__aeabi_dmul>
 80075f8:	ec41 0b10 	vmov	d0, r0, r1
 80075fc:	f002 fa1c 	bl	8009a38 <sin>
 8007600:	ec51 0b10 	vmov	r0, r1, d0
 8007604:	f7f9 fa90 	bl	8000b28 <__aeabi_d2f>
 8007608:	ee07 4a90 	vmov	s15, r4
 800760c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8007610:	ee07 0a90 	vmov	s15, r0
						power2=(float)sin((180-digree)*M_PI/180)*-1*power;
 8007614:	f1c5 00b4 	rsb	r0, r5, #180	; 0xb4
						power1=(float)sin((digree-60)*M_PI/180)*power;
 8007618:	ee67 8a88 	vmul.f32	s17, s15, s16
						power2=(float)sin((180-digree)*M_PI/180)*-1*power;
 800761c:	f7f8 ff26 	bl	800046c <__aeabi_i2d>
 8007620:	a3b7      	add	r3, pc, #732	; (adr r3, 8007900 <motor_move+0x718>)
 8007622:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007626:	f7f8 ff87 	bl	8000538 <__aeabi_dmul>
 800762a:	ec41 0b10 	vmov	d0, r0, r1
 800762e:	f002 fa03 	bl	8009a38 <sin>
 8007632:	ec51 0b10 	vmov	r0, r1, d0
 8007636:	f7f9 fa77 	bl	8000b28 <__aeabi_d2f>
 800763a:	ee07 0a90 	vmov	s15, r0
						power3=(float)sin((300-digree)*M_PI/180)*power;
 800763e:	f5c5 7096 	rsb	r0, r5, #300	; 0x12c
						power2=(float)sin((180-digree)*M_PI/180)*-1*power;
 8007642:	ee27 9ac8 	vnmul.f32	s18, s15, s16
						power3=(float)sin((300-digree)*M_PI/180)*power;
 8007646:	f7f8 ff11 	bl	800046c <__aeabi_i2d>
 800764a:	a3ad      	add	r3, pc, #692	; (adr r3, 8007900 <motor_move+0x718>)
 800764c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007650:	f7f8 ff72 	bl	8000538 <__aeabi_dmul>
 8007654:	ec41 0b10 	vmov	d0, r0, r1
 8007658:	f002 f9ee 	bl	8009a38 <sin>
 800765c:	ec51 0b10 	vmov	r0, r1, d0
 8007660:	f7f9 fa62 	bl	8000b28 <__aeabi_d2f>
 8007664:	ee07 0a90 	vmov	s15, r0
						power1=(float)sin((digree-60)*M_PI/180)*power;
 8007668:	eefd 8ae8 	vcvt.s32.f32	s17, s17
						power2=(float)sin((180-digree)*M_PI/180)*-1*power;
 800766c:	eebd 9ac9 	vcvt.s32.f32	s18, s18
						power3=(float)sin((300-digree)*M_PI/180)*power;
 8007670:	ee67 7a88 	vmul.f32	s15, s15, s16
 8007674:	ee18 2a90 	vmov	r2, s17
 8007678:	ee19 3a10 	vmov	r3, s18
 800767c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007680:	429a      	cmp	r2, r3
 8007682:	bfb8      	it	lt
 8007684:	461a      	movlt	r2, r3
 8007686:	ee17 3a90 	vmov	r3, s15
						power1=power1*((float)power/y);
 800768a:	ee07 4a10 	vmov	s14, r4
 800768e:	4293      	cmp	r3, r2
 8007690:	bfb8      	it	lt
 8007692:	4613      	movlt	r3, r2
 8007694:	eef8 5a47 	vcvt.f32.u32	s11, s14
 8007698:	ee07 3a10 	vmov	s14, r3
 800769c:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80076a0:	eeb8 7ae8 	vcvt.f32.s32	s14, s17
 80076a4:	ee85 6aa6 	vdiv.f32	s12, s11, s13
						y=max(power3,temp1);
 80076a8:	4897      	ldr	r0, [pc, #604]	; (8007908 <motor_move+0x720>)
						temp1=max(power1,power2);
 80076aa:	4998      	ldr	r1, [pc, #608]	; (800790c <motor_move+0x724>)
						y=max(power3,temp1);
 80076ac:	6003      	str	r3, [r0, #0]
						power2=power2*((float)power/y);
 80076ae:	4f98      	ldr	r7, [pc, #608]	; (8007910 <motor_move+0x728>)
						power3=power3*((float)power/y);
 80076b0:	4e98      	ldr	r6, [pc, #608]	; (8007914 <motor_move+0x72c>)
						power1=power1*((float)power/y);
 80076b2:	4c99      	ldr	r4, [pc, #612]	; (8007918 <motor_move+0x730>)
						temp1=max(power1,power2);
 80076b4:	600a      	str	r2, [r1, #0]
						motor1(power1,0);
 80076b6:	2100      	movs	r1, #0
						power2=power2*((float)power/y);
 80076b8:	eef8 6ac9 	vcvt.f32.s32	s13, s18
						power3=power3*((float)power/y);
 80076bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						power1=power1*((float)power/y);
 80076c0:	ee27 7a06 	vmul.f32	s14, s14, s12
						power2=power2*((float)power/y);
 80076c4:	ee66 6a86 	vmul.f32	s13, s13, s12
						power1=power1*((float)power/y);
 80076c8:	eebd 7ac7 	vcvt.s32.f32	s14, s14
						power3=power3*((float)power/y);
 80076cc:	ee67 7a86 	vmul.f32	s15, s15, s12
						power1=power1*((float)power/y);
 80076d0:	ee17 3a10 	vmov	r3, s14
						power2=power2*((float)power/y);
 80076d4:	eefd 6ae6 	vcvt.s32.f32	s13, s13
						power3=power3*((float)power/y);
 80076d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
						motor1(power1,0);
 80076dc:	ee17 0a10 	vmov	r0, s14
						power1=power1*((float)power/y);
 80076e0:	6023      	str	r3, [r4, #0]
						power2=power2*((float)power/y);
 80076e2:	edc7 6a00 	vstr	s13, [r7]
						power3=power3*((float)power/y);
 80076e6:	edc6 7a00 	vstr	s15, [r6]
						motor1(power1,0);
 80076ea:	f7fc fcdd 	bl	80040a8 <motor1>
						motor2(power2,0);
 80076ee:	6838      	ldr	r0, [r7, #0]
 80076f0:	2100      	movs	r1, #0
 80076f2:	e6db      	b.n	80074ac <motor_move+0x2c4>
					else if(digree>240 && digree<=300){
 80076f4:	f1a1 03f1 	sub.w	r3, r1, #241	; 0xf1
 80076f8:	2b3b      	cmp	r3, #59	; 0x3b
						power1=(float)sin((digree-60)*M_PI/180)*-1*power;
 80076fa:	f1a1 003c 	sub.w	r0, r1, #60	; 0x3c
					else if(digree>240 && digree<=300){
 80076fe:	d87b      	bhi.n	80077f8 <motor_move+0x610>
						power1=(float)sin((digree-60)*M_PI/180)*-1*power;
 8007700:	f7f8 feb4 	bl	800046c <__aeabi_i2d>
 8007704:	a37e      	add	r3, pc, #504	; (adr r3, 8007900 <motor_move+0x718>)
 8007706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800770a:	f7f8 ff15 	bl	8000538 <__aeabi_dmul>
 800770e:	ec41 0b10 	vmov	d0, r0, r1
 8007712:	f002 f991 	bl	8009a38 <sin>
 8007716:	ec51 0b10 	vmov	r0, r1, d0
 800771a:	f7f9 fa05 	bl	8000b28 <__aeabi_d2f>
 800771e:	ee07 4a90 	vmov	s15, r4
 8007722:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8007726:	ee07 0a90 	vmov	s15, r0
						power2=(float)sin((digree-180)*M_PI/180)*power;
 800772a:	f1a5 00b4 	sub.w	r0, r5, #180	; 0xb4
						power1=(float)sin((digree-60)*M_PI/180)*-1*power;
 800772e:	ee67 8ac8 	vnmul.f32	s17, s15, s16
						power2=(float)sin((digree-180)*M_PI/180)*power;
 8007732:	f7f8 fe9b 	bl	800046c <__aeabi_i2d>
 8007736:	a372      	add	r3, pc, #456	; (adr r3, 8007900 <motor_move+0x718>)
 8007738:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773c:	f7f8 fefc 	bl	8000538 <__aeabi_dmul>
 8007740:	ec41 0b10 	vmov	d0, r0, r1
 8007744:	f002 f978 	bl	8009a38 <sin>
 8007748:	ec51 0b10 	vmov	r0, r1, d0
 800774c:	f7f9 f9ec 	bl	8000b28 <__aeabi_d2f>
 8007750:	ee07 0a90 	vmov	s15, r0
						power3=(float)sin((300-digree)*M_PI/180)*power;
 8007754:	f5c5 7096 	rsb	r0, r5, #300	; 0x12c
						power2=(float)sin((digree-180)*M_PI/180)*power;
 8007758:	ee27 9a88 	vmul.f32	s18, s15, s16
						power3=(float)sin((300-digree)*M_PI/180)*power;
 800775c:	f7f8 fe86 	bl	800046c <__aeabi_i2d>
 8007760:	a367      	add	r3, pc, #412	; (adr r3, 8007900 <motor_move+0x718>)
 8007762:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007766:	f7f8 fee7 	bl	8000538 <__aeabi_dmul>
 800776a:	ec41 0b10 	vmov	d0, r0, r1
 800776e:	f002 f963 	bl	8009a38 <sin>
 8007772:	ec51 0b10 	vmov	r0, r1, d0
 8007776:	f7f9 f9d7 	bl	8000b28 <__aeabi_d2f>
 800777a:	ee07 0a90 	vmov	s15, r0
						power1=(float)sin((digree-60)*M_PI/180)*-1*power;
 800777e:	eefd 8ae8 	vcvt.s32.f32	s17, s17
						power2=(float)sin((digree-180)*M_PI/180)*power;
 8007782:	eebd 9ac9 	vcvt.s32.f32	s18, s18
						power3=(float)sin((300-digree)*M_PI/180)*power;
 8007786:	ee67 7a88 	vmul.f32	s15, s15, s16
 800778a:	ee18 2a90 	vmov	r2, s17
 800778e:	ee19 3a10 	vmov	r3, s18
 8007792:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007796:	429a      	cmp	r2, r3
 8007798:	bfb8      	it	lt
 800779a:	461a      	movlt	r2, r3
 800779c:	ee17 3a90 	vmov	r3, s15
						power1=power1*((float)power/y);
 80077a0:	ee07 4a10 	vmov	s14, r4
 80077a4:	4293      	cmp	r3, r2
 80077a6:	bfb8      	it	lt
 80077a8:	4613      	movlt	r3, r2
 80077aa:	eef8 5a47 	vcvt.f32.u32	s11, s14
 80077ae:	ee07 3a10 	vmov	s14, r3
 80077b2:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80077b6:	eeb8 7ae8 	vcvt.f32.s32	s14, s17
 80077ba:	ee85 6aa6 	vdiv.f32	s12, s11, s13
						temp1=max(power1,power2);
 80077be:	4853      	ldr	r0, [pc, #332]	; (800790c <motor_move+0x724>)
						y=max(power3,temp1);
 80077c0:	4951      	ldr	r1, [pc, #324]	; (8007908 <motor_move+0x720>)
						temp1=max(power1,power2);
 80077c2:	6002      	str	r2, [r0, #0]
						y=max(power3,temp1);
 80077c4:	600b      	str	r3, [r1, #0]
						power2=power2*((float)power/y);
 80077c6:	4f52      	ldr	r7, [pc, #328]	; (8007910 <motor_move+0x728>)
						power3=power3*((float)power/y);
 80077c8:	4e52      	ldr	r6, [pc, #328]	; (8007914 <motor_move+0x72c>)
						power1=power1*((float)power/y);
 80077ca:	4c53      	ldr	r4, [pc, #332]	; (8007918 <motor_move+0x730>)
						motor1(0,power1);
 80077cc:	2000      	movs	r0, #0
						power2=power2*((float)power/y);
 80077ce:	eef8 6ac9 	vcvt.f32.s32	s13, s18
						power3=power3*((float)power/y);
 80077d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						power1=power1*((float)power/y);
 80077d6:	ee27 7a06 	vmul.f32	s14, s14, s12
						power2=power2*((float)power/y);
 80077da:	ee66 6a86 	vmul.f32	s13, s13, s12
						power1=power1*((float)power/y);
 80077de:	eebd 7ac7 	vcvt.s32.f32	s14, s14
						power3=power3*((float)power/y);
 80077e2:	ee67 7a86 	vmul.f32	s15, s15, s12
						power1=power1*((float)power/y);
 80077e6:	ee17 3a10 	vmov	r3, s14
						power2=power2*((float)power/y);
 80077ea:	eefd 6ae6 	vcvt.s32.f32	s13, s13
						power3=power3*((float)power/y);
 80077ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
						motor1(0,power1);
 80077f2:	ee17 1a10 	vmov	r1, s14
 80077f6:	e773      	b.n	80076e0 <motor_move+0x4f8>
						power1=(float)sin((digree-60)*M_PI/180)*-1*power;
 80077f8:	f7f8 fe38 	bl	800046c <__aeabi_i2d>
 80077fc:	a340      	add	r3, pc, #256	; (adr r3, 8007900 <motor_move+0x718>)
 80077fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007802:	f7f8 fe99 	bl	8000538 <__aeabi_dmul>
 8007806:	ec41 0b10 	vmov	d0, r0, r1
 800780a:	f002 f915 	bl	8009a38 <sin>
 800780e:	ec51 0b10 	vmov	r0, r1, d0
 8007812:	f7f9 f989 	bl	8000b28 <__aeabi_d2f>
 8007816:	ee07 4a90 	vmov	s15, r4
 800781a:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 800781e:	ee07 0a90 	vmov	s15, r0
						power2=(float)sin((digree-180)*M_PI/180)*power;
 8007822:	f1a5 00b4 	sub.w	r0, r5, #180	; 0xb4
						power1=(float)sin((digree-60)*M_PI/180)*-1*power;
 8007826:	ee67 8ac8 	vnmul.f32	s17, s15, s16
						power2=(float)sin((digree-180)*M_PI/180)*power;
 800782a:	f7f8 fe1f 	bl	800046c <__aeabi_i2d>
 800782e:	a334      	add	r3, pc, #208	; (adr r3, 8007900 <motor_move+0x718>)
 8007830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007834:	f7f8 fe80 	bl	8000538 <__aeabi_dmul>
 8007838:	ec41 0b10 	vmov	d0, r0, r1
 800783c:	f002 f8fc 	bl	8009a38 <sin>
 8007840:	ec51 0b10 	vmov	r0, r1, d0
 8007844:	f7f9 f970 	bl	8000b28 <__aeabi_d2f>
 8007848:	ee07 0a90 	vmov	s15, r0
						power3=(float)sin((300-digree)*M_PI/180)*-1*power;
 800784c:	f5c5 7096 	rsb	r0, r5, #300	; 0x12c
						power2=(float)sin((digree-180)*M_PI/180)*power;
 8007850:	ee27 9a88 	vmul.f32	s18, s15, s16
						power3=(float)sin((300-digree)*M_PI/180)*-1*power;
 8007854:	f7f8 fe0a 	bl	800046c <__aeabi_i2d>
 8007858:	a329      	add	r3, pc, #164	; (adr r3, 8007900 <motor_move+0x718>)
 800785a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800785e:	f7f8 fe6b 	bl	8000538 <__aeabi_dmul>
 8007862:	ec41 0b10 	vmov	d0, r0, r1
 8007866:	f002 f8e7 	bl	8009a38 <sin>
 800786a:	ec51 0b10 	vmov	r0, r1, d0
 800786e:	f7f9 f95b 	bl	8000b28 <__aeabi_d2f>
 8007872:	ee07 0a90 	vmov	s15, r0
						power1=(float)sin((digree-60)*M_PI/180)*-1*power;
 8007876:	eefd 8ae8 	vcvt.s32.f32	s17, s17
						power2=(float)sin((digree-180)*M_PI/180)*power;
 800787a:	eebd 9ac9 	vcvt.s32.f32	s18, s18
						power3=(float)sin((300-digree)*M_PI/180)*-1*power;
 800787e:	ee67 7ac8 	vnmul.f32	s15, s15, s16
 8007882:	ee18 2a90 	vmov	r2, s17
 8007886:	ee19 3a10 	vmov	r3, s18
 800788a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800788e:	429a      	cmp	r2, r3
 8007890:	bfb8      	it	lt
 8007892:	461a      	movlt	r2, r3
 8007894:	ee17 3a90 	vmov	r3, s15
						power1=power1*((float)power/y);
 8007898:	ee07 4a10 	vmov	s14, r4
 800789c:	4293      	cmp	r3, r2
 800789e:	bfb8      	it	lt
 80078a0:	4613      	movlt	r3, r2
 80078a2:	eef8 5a47 	vcvt.f32.u32	s11, s14
 80078a6:	ee07 3a10 	vmov	s14, r3
 80078aa:	eef8 6ac7 	vcvt.f32.s32	s13, s14
 80078ae:	eeb8 7ae8 	vcvt.f32.s32	s14, s17
 80078b2:	ee85 6aa6 	vdiv.f32	s12, s11, s13
						temp1=max(power1,power2);
 80078b6:	4815      	ldr	r0, [pc, #84]	; (800790c <motor_move+0x724>)
						y=max(power3,temp1);
 80078b8:	4913      	ldr	r1, [pc, #76]	; (8007908 <motor_move+0x720>)
						power2=power2*((float)power/y);
 80078ba:	4f15      	ldr	r7, [pc, #84]	; (8007910 <motor_move+0x728>)
						power3=power3*((float)power/y);
 80078bc:	4e15      	ldr	r6, [pc, #84]	; (8007914 <motor_move+0x72c>)
						power1=power1*((float)power/y);
 80078be:	4c16      	ldr	r4, [pc, #88]	; (8007918 <motor_move+0x730>)
						temp1=max(power1,power2);
 80078c0:	6002      	str	r2, [r0, #0]
						y=max(power3,temp1);
 80078c2:	600b      	str	r3, [r1, #0]
						motor1(0,power1);
 80078c4:	2000      	movs	r0, #0
						power2=power2*((float)power/y);
 80078c6:	eef8 6ac9 	vcvt.f32.s32	s13, s18
						power3=power3*((float)power/y);
 80078ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
						power1=power1*((float)power/y);
 80078ce:	ee27 7a06 	vmul.f32	s14, s14, s12
						power2=power2*((float)power/y);
 80078d2:	ee66 6a86 	vmul.f32	s13, s13, s12
						power3=power3*((float)power/y);
 80078d6:	ee67 7a86 	vmul.f32	s15, s15, s12
						power1=power1*((float)power/y);
 80078da:	eebd 7ac7 	vcvt.s32.f32	s14, s14
						power2=power2*((float)power/y);
 80078de:	eefd 6ae6 	vcvt.s32.f32	s13, s13
						power3=power3*((float)power/y);
 80078e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
						motor1(0,power1);
 80078e6:	ee17 1a10 	vmov	r1, s14
						power1=power1*((float)power/y);
 80078ea:	ed84 7a00 	vstr	s14, [r4]
						power2=power2*((float)power/y);
 80078ee:	edc7 6a00 	vstr	s13, [r7]
						power3=power3*((float)power/y);
 80078f2:	edc6 7a00 	vstr	s15, [r6]
						motor1(0,power1);
 80078f6:	f7fc fbd7 	bl	80040a8 <motor1>
						motor2(power2,0);
 80078fa:	6838      	ldr	r0, [r7, #0]
 80078fc:	2100      	movs	r1, #0
 80078fe:	e51c      	b.n	800733a <motor_move+0x152>
 8007900:	a2529d39 	.word	0xa2529d39
 8007904:	3f91df46 	.word	0x3f91df46
 8007908:	20000240 	.word	0x20000240
 800790c:	2000015c 	.word	0x2000015c
 8007910:	200001c0 	.word	0x200001c0
 8007914:	20000138 	.word	0x20000138
 8007918:	200002d0 	.word	0x200002d0

0800791c <HOUI_Correction>:

void HOUI_Correction(uint16_t digree){
 800791c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if(digree==0){
 8007920:	b120      	cbz	r0, 800792c <HOUI_Correction+0x10>
			}
			motor1(1000,1000);
			motor2(1000,1000);
			motor3(1000,1000);
			}}
	else if(digree==180){
 8007922:	28b4      	cmp	r0, #180	; 0xb4
 8007924:	f000 80a1 	beq.w	8007a6a <HOUI_Correction+0x14e>
 8007928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		HOUI=JY901_yaw_get(HOUI_def);
 800792c:	4e90      	ldr	r6, [pc, #576]	; (8007b70 <HOUI_Correction+0x254>)
 800792e:	4c91      	ldr	r4, [pc, #580]	; (8007b74 <HOUI_Correction+0x258>)
 8007930:	8830      	ldrh	r0, [r6, #0]
 8007932:	f7fc faab 	bl	8003e8c <JY901_yaw_get>
 8007936:	b280      	uxth	r0, r0
			if(HOUI>= 3 && HOUI<=357){
 8007938:	1ec3      	subs	r3, r0, #3
 800793a:	f5b3 7fb1 	cmp.w	r3, #354	; 0x162
		HOUI=JY901_yaw_get(HOUI_def);
 800793e:	8020      	strh	r0, [r4, #0]
			if(HOUI>= 3 && HOUI<=357){
 8007940:	d8f2      	bhi.n	8007928 <HOUI_Correction+0xc>
			motor1(1000,1000);
 8007942:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007946:	4608      	mov	r0, r1
 8007948:	f7fc fbae 	bl	80040a8 <motor1>
			motor2(1000,1000);
 800794c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007950:	4608      	mov	r0, r1
 8007952:	f7fc fbe1 	bl	8004118 <motor2>
			motor3(1000,1000);
 8007956:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800795a:	4608      	mov	r0, r1
 800795c:	f7fc fc14 	bl	8004188 <motor3>
int max(int a,int b){
	if(a>b){return a;}
	else{return b;}
}
long map_m(long x, long in_min, long in_max, long out_min, long out_max) {
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007960:	f8df 8218 	ldr.w	r8, [pc, #536]	; 8007b7c <HOUI_Correction+0x260>
 8007964:	4f84      	ldr	r7, [pc, #528]	; (8007b78 <HOUI_Correction+0x25c>)
 8007966:	f04f 09fa 	mov.w	r9, #250	; 0xfa
			while(HOUI>=3 && HOUI<=357){
 800796a:	8823      	ldrh	r3, [r4, #0]
 800796c:	3b03      	subs	r3, #3
 800796e:	b29b      	uxth	r3, r3
 8007970:	f5b3 7fb1 	cmp.w	r3, #354	; 0x162
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007974:	f44f 7596 	mov.w	r5, #300	; 0x12c
			while(HOUI>=3 && HOUI<=357){
 8007978:	d866      	bhi.n	8007a48 <HOUI_Correction+0x12c>
			HOUI=JY901_yaw_get(HOUI_def);
 800797a:	8830      	ldrh	r0, [r6, #0]
 800797c:	f7fc fa86 	bl	8003e8c <JY901_yaw_get>
 8007980:	4602      	mov	r2, r0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007982:	b283      	uxth	r3, r0
 8007984:	f46f 70b3 	mvn.w	r0, #358	; 0x166
 8007988:	4403      	add	r3, r0
 800798a:	fb09 f303 	mul.w	r3, r9, r3
 800798e:	fa1f fe82 	uxth.w	lr, r2
 8007992:	fb88 1003 	smull	r1, r0, r8, r3
 8007996:	fb05 fe0e 	mul.w	lr, r5, lr
 800799a:	fb87 c10e 	smull	ip, r1, r7, lr
 800799e:	4418      	add	r0, r3
			HOUI=JY901_yaw_get(HOUI_def);
 80079a0:	b292      	uxth	r2, r2
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80079a2:	17db      	asrs	r3, r3, #31
 80079a4:	eba3 10e0 	sub.w	r0, r3, r0, asr #7
			if(HOUI<180){
 80079a8:	2ab3      	cmp	r2, #179	; 0xb3
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80079aa:	eb01 030e 	add.w	r3, r1, lr
 80079ae:	ea4f 7eee 	mov.w	lr, lr, asr #31
				motor1((int)map_m(HOUI,359,180,250,500),0);
 80079b2:	f04f 0100 	mov.w	r1, #0
 80079b6:	f100 00fa 	add.w	r0, r0, #250	; 0xfa
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80079ba:	ebce 1ee3 	rsb	lr, lr, r3, asr #7
			HOUI=JY901_yaw_get(HOUI_def);
 80079be:	8022      	strh	r2, [r4, #0]
			if(HOUI<180){
 80079c0:	d81f      	bhi.n	8007a02 <HOUI_Correction+0xe6>
			motor1(0,(int)map_m(HOUI,0,180,200,500));
 80079c2:	f10e 01c8 	add.w	r1, lr, #200	; 0xc8
 80079c6:	2000      	movs	r0, #0
 80079c8:	f7fc fb6e 	bl	80040a8 <motor1>
			motor2(0,(int)map_m(HOUI,0,180,200,500));
 80079cc:	8823      	ldrh	r3, [r4, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80079ce:	fb05 f303 	mul.w	r3, r5, r3
 80079d2:	fb87 2103 	smull	r2, r1, r7, r3
 80079d6:	4419      	add	r1, r3
 80079d8:	17db      	asrs	r3, r3, #31
 80079da:	ebc3 11e1 	rsb	r1, r3, r1, asr #7
			motor2(0,(int)map_m(HOUI,0,180,200,500));
 80079de:	31c8      	adds	r1, #200	; 0xc8
 80079e0:	2000      	movs	r0, #0
 80079e2:	f7fc fb99 	bl	8004118 <motor2>
			motor3(0,(int)map_m(HOUI,0,180,200,500));
 80079e6:	8821      	ldrh	r1, [r4, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80079e8:	fb05 f501 	mul.w	r5, r5, r1
 80079ec:	fb87 3105 	smull	r3, r1, r7, r5
 80079f0:	4429      	add	r1, r5
 80079f2:	17ed      	asrs	r5, r5, #31
 80079f4:	ebc5 11e1 	rsb	r1, r5, r1, asr #7
			motor3(0,(int)map_m(HOUI,0,180,200,500));
 80079f8:	31c8      	adds	r1, #200	; 0xc8
 80079fa:	2000      	movs	r0, #0
 80079fc:	f7fc fbc4 	bl	8004188 <motor3>
 8007a00:	e7b3      	b.n	800796a <HOUI_Correction+0x4e>
				motor1((int)map_m(HOUI,359,180,250,500),0);
 8007a02:	f7fc fb51 	bl	80040a8 <motor1>
				motor2((int)map_m(HOUI,359,180,250,500),0);
 8007a06:	8823      	ldrh	r3, [r4, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007a08:	f46f 72b3 	mvn.w	r2, #358	; 0x166
 8007a0c:	4413      	add	r3, r2
 8007a0e:	fb09 f303 	mul.w	r3, r9, r3
 8007a12:	fb88 2003 	smull	r2, r0, r8, r3
 8007a16:	4418      	add	r0, r3
 8007a18:	17db      	asrs	r3, r3, #31
 8007a1a:	eba3 10e0 	sub.w	r0, r3, r0, asr #7
				motor2((int)map_m(HOUI,359,180,250,500),0);
 8007a1e:	30fa      	adds	r0, #250	; 0xfa
 8007a20:	2100      	movs	r1, #0
 8007a22:	f7fc fb79 	bl	8004118 <motor2>
				motor3((int)map_m(HOUI,359,180,250,500),0);
 8007a26:	8823      	ldrh	r3, [r4, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007a28:	f46f 71b3 	mvn.w	r1, #358	; 0x166
 8007a2c:	440b      	add	r3, r1
 8007a2e:	fb09 f303 	mul.w	r3, r9, r3
 8007a32:	fb88 2003 	smull	r2, r0, r8, r3
 8007a36:	4418      	add	r0, r3
 8007a38:	17db      	asrs	r3, r3, #31
 8007a3a:	eba3 10e0 	sub.w	r0, r3, r0, asr #7
				motor3((int)map_m(HOUI,359,180,250,500),0);
 8007a3e:	30fa      	adds	r0, #250	; 0xfa
 8007a40:	2100      	movs	r1, #0
 8007a42:	f7fc fba1 	bl	8004188 <motor3>
 8007a46:	e790      	b.n	800796a <HOUI_Correction+0x4e>
			motor1(1000,1000);
 8007a48:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007a4c:	4608      	mov	r0, r1
 8007a4e:	f7fc fb2b 	bl	80040a8 <motor1>
			motor2(1000,1000);
 8007a52:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007a56:	4608      	mov	r0, r1
 8007a58:	f7fc fb5e 	bl	8004118 <motor2>
			motor3(1000,1000);
 8007a5c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007a60:	4608      	mov	r0, r1
}
 8007a62:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
			motor3(1000,1000);
 8007a66:	f7fc bb8f 	b.w	8004188 <motor3>
		HOUI=JY901_yaw_get(HOUI_def);
 8007a6a:	4e41      	ldr	r6, [pc, #260]	; (8007b70 <HOUI_Correction+0x254>)
 8007a6c:	4c41      	ldr	r4, [pc, #260]	; (8007b74 <HOUI_Correction+0x258>)
 8007a6e:	8830      	ldrh	r0, [r6, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007a70:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8007b7c <HOUI_Correction+0x260>
 8007a74:	f8df 8100 	ldr.w	r8, [pc, #256]	; 8007b78 <HOUI_Correction+0x25c>
		HOUI=JY901_yaw_get(HOUI_def);
 8007a78:	f7fc fa08 	bl	8003e8c <JY901_yaw_get>
			motor1(1000,1000);
 8007a7c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		HOUI=JY901_yaw_get(HOUI_def);
 8007a80:	8020      	strh	r0, [r4, #0]
			motor1(1000,1000);
 8007a82:	4608      	mov	r0, r1
 8007a84:	f7fc fb10 	bl	80040a8 <motor1>
			motor2(1000,1000);
 8007a88:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007a8c:	4608      	mov	r0, r1
 8007a8e:	f7fc fb43 	bl	8004118 <motor2>
			motor3(1000,1000);
 8007a92:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8007a96:	4608      	mov	r0, r1
 8007a98:	f7fc fb76 	bl	8004188 <motor3>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007a9c:	27fa      	movs	r7, #250	; 0xfa
			while(HOUI<=177 || HOUI>=183){
 8007a9e:	8823      	ldrh	r3, [r4, #0]
 8007aa0:	3bb2      	subs	r3, #178	; 0xb2
 8007aa2:	b29b      	uxth	r3, r3
 8007aa4:	2b04      	cmp	r3, #4
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007aa6:	f44f 7596 	mov.w	r5, #300	; 0x12c
			while(HOUI<=177 || HOUI>=183){
 8007aaa:	d9cd      	bls.n	8007a48 <HOUI_Correction+0x12c>
			HOUI=JY901_yaw_get(HOUI_def);
 8007aac:	8830      	ldrh	r0, [r6, #0]
 8007aae:	f7fc f9ed 	bl	8003e8c <JY901_yaw_get>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007ab2:	b283      	uxth	r3, r0
 8007ab4:	3bb4      	subs	r3, #180	; 0xb4
 8007ab6:	469e      	mov	lr, r3
 8007ab8:	fb05 f303 	mul.w	r3, r5, r3
 8007abc:	fb07 fe0e 	mul.w	lr, r7, lr
			HOUI=JY901_yaw_get(HOUI_def);
 8007ac0:	4602      	mov	r2, r0
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007ac2:	fb88 1003 	smull	r1, r0, r8, r3
 8007ac6:	4418      	add	r0, r3
 8007ac8:	fb89 c10e 	smull	ip, r1, r9, lr
			HOUI=JY901_yaw_get(HOUI_def);
 8007acc:	b292      	uxth	r2, r2
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007ace:	17db      	asrs	r3, r3, #31
 8007ad0:	4471      	add	r1, lr
 8007ad2:	eba3 10e0 	sub.w	r0, r3, r0, asr #7
 8007ad6:	ea4f 7eee 	mov.w	lr, lr, asr #31
			if(HOUI<180){
 8007ada:	2ab3      	cmp	r2, #179	; 0xb3
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007adc:	ebce 1ee1 	rsb	lr, lr, r1, asr #7
			motor1((int)map_m(HOUI,180,0,200,500),0);
 8007ae0:	f100 00c8 	add.w	r0, r0, #200	; 0xc8
 8007ae4:	f04f 0100 	mov.w	r1, #0
			HOUI=JY901_yaw_get(HOUI_def);
 8007ae8:	8022      	strh	r2, [r4, #0]
			if(HOUI<180){
 8007aea:	d81e      	bhi.n	8007b2a <HOUI_Correction+0x20e>
			motor1((int)map_m(HOUI,180,0,200,500),0);
 8007aec:	f7fc fadc 	bl	80040a8 <motor1>
			motor2((int)map_m(HOUI,180,0,200,500),0);
 8007af0:	8823      	ldrh	r3, [r4, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007af2:	3bb4      	subs	r3, #180	; 0xb4
 8007af4:	fb05 f303 	mul.w	r3, r5, r3
 8007af8:	fb88 2003 	smull	r2, r0, r8, r3
 8007afc:	4418      	add	r0, r3
 8007afe:	17db      	asrs	r3, r3, #31
 8007b00:	eba3 10e0 	sub.w	r0, r3, r0, asr #7
			motor2((int)map_m(HOUI,180,0,200,500),0);
 8007b04:	30c8      	adds	r0, #200	; 0xc8
 8007b06:	2100      	movs	r1, #0
 8007b08:	f7fc fb06 	bl	8004118 <motor2>
			motor3((int)map_m(HOUI,180,0,200,500),0);
 8007b0c:	8820      	ldrh	r0, [r4, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007b0e:	38b4      	subs	r0, #180	; 0xb4
 8007b10:	fb05 f500 	mul.w	r5, r5, r0
 8007b14:	fb88 3005 	smull	r3, r0, r8, r5
 8007b18:	4428      	add	r0, r5
 8007b1a:	17ed      	asrs	r5, r5, #31
 8007b1c:	eba5 10e0 	sub.w	r0, r5, r0, asr #7
			motor3((int)map_m(HOUI,180,0,200,500),0);
 8007b20:	30c8      	adds	r0, #200	; 0xc8
 8007b22:	2100      	movs	r1, #0
 8007b24:	f7fc fb30 	bl	8004188 <motor3>
 8007b28:	e7b9      	b.n	8007a9e <HOUI_Correction+0x182>
				motor1(0,(int)map_m(HOUI,180,359,250,500));
 8007b2a:	f10e 01fa 	add.w	r1, lr, #250	; 0xfa
 8007b2e:	2000      	movs	r0, #0
 8007b30:	f7fc faba 	bl	80040a8 <motor1>
				motor2(0,(int)map_m(HOUI,180,359,250,500));
 8007b34:	8823      	ldrh	r3, [r4, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007b36:	3bb4      	subs	r3, #180	; 0xb4
 8007b38:	fb07 f303 	mul.w	r3, r7, r3
 8007b3c:	fb89 2103 	smull	r2, r1, r9, r3
 8007b40:	4419      	add	r1, r3
 8007b42:	17db      	asrs	r3, r3, #31
 8007b44:	ebc3 11e1 	rsb	r1, r3, r1, asr #7
				motor2(0,(int)map_m(HOUI,180,359,250,500));
 8007b48:	31fa      	adds	r1, #250	; 0xfa
 8007b4a:	2000      	movs	r0, #0
 8007b4c:	f7fc fae4 	bl	8004118 <motor2>
				motor3(0,(int)map_m(HOUI,180,359,250,500));
 8007b50:	8823      	ldrh	r3, [r4, #0]
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8007b52:	3bb4      	subs	r3, #180	; 0xb4
 8007b54:	fb07 f303 	mul.w	r3, r7, r3
 8007b58:	fb89 2103 	smull	r2, r1, r9, r3
 8007b5c:	4419      	add	r1, r3
 8007b5e:	17db      	asrs	r3, r3, #31
 8007b60:	ebc3 11e1 	rsb	r1, r3, r1, asr #7
				motor3(0,(int)map_m(HOUI,180,359,250,500));
 8007b64:	31fa      	adds	r1, #250	; 0xfa
 8007b66:	2000      	movs	r0, #0
 8007b68:	f7fc fb0e 	bl	8004188 <motor3>
 8007b6c:	e797      	b.n	8007a9e <HOUI_Correction+0x182>
 8007b6e:	bf00      	nop
 8007b70:	200000ca 	.word	0x200000ca
 8007b74:	200001a0 	.word	0x200001a0
 8007b78:	b60b60b7 	.word	0xb60b60b7
 8007b7c:	b70fbb5b 	.word	0xb70fbb5b

08007b80 <line_get_data>:

const int Brightness_const=2500;

const int Brightness_const_marker=2650;
void line_get_data(){
	 	 	 	Linedata_R[0]= ADCdata4[2];
 8007b80:	481a      	ldr	r0, [pc, #104]	; (8007bec <line_get_data+0x6c>)
			    Linedata_R[1]= ADCdata4[3];
			    Linedata_R[2]= ADCdata4[4];

			    Linedata_L[0]= ADCdata4[1];
			    Linedata_L[1]= ADCdata4[0];
			    Linedata_L[2]= ADCdata3[10];
 8007b82:	4a1b      	ldr	r2, [pc, #108]	; (8007bf0 <line_get_data+0x70>)

				Linedata[0]=ADCdata1[0];
 8007b84:	491b      	ldr	r1, [pc, #108]	; (8007bf4 <line_get_data+0x74>)
 8007b86:	4b1c      	ldr	r3, [pc, #112]	; (8007bf8 <line_get_data+0x78>)
 8007b88:	f8d1 c004 	ldr.w	ip, [r1, #4]
void line_get_data(){
 8007b8c:	b5f0      	push	{r4, r5, r6, r7, lr}
	 	 	 	Linedata_R[0]= ADCdata4[2];
 8007b8e:	4e1b      	ldr	r6, [pc, #108]	; (8007bfc <line_get_data+0x7c>)
 8007b90:	8887      	ldrh	r7, [r0, #4]
 8007b92:	8037      	strh	r7, [r6, #0]
			    Linedata_R[1]= ADCdata4[3];
 8007b94:	88c7      	ldrh	r7, [r0, #6]
			    Linedata_L[0]= ADCdata4[1];
 8007b96:	4d1a      	ldr	r5, [pc, #104]	; (8007c00 <line_get_data+0x80>)
			    Linedata_R[1]= ADCdata4[3];
 8007b98:	8077      	strh	r7, [r6, #2]
			    Linedata_R[2]= ADCdata4[4];
 8007b9a:	8907      	ldrh	r7, [r0, #8]
				Linedata[4]=ADCdata1[4];
				Linedata[5]=ADCdata1[5];
				Linedata[6]=ADCdata1[6];
				Linedata[7]=ADCdata1[7];
				Linedata[8]=ADCdata1[8];
				Linedata[9]=ADCdata2[0];
 8007b9c:	4c19      	ldr	r4, [pc, #100]	; (8007c04 <line_get_data+0x84>)
			    Linedata_R[2]= ADCdata4[4];
 8007b9e:	80b7      	strh	r7, [r6, #4]
			    Linedata_L[0]= ADCdata4[1];
 8007ba0:	8847      	ldrh	r7, [r0, #2]
			    Linedata_L[1]= ADCdata4[0];
 8007ba2:	8800      	ldrh	r0, [r0, #0]
			    Linedata_L[2]= ADCdata3[10];
 8007ba4:	8a96      	ldrh	r6, [r2, #20]
			    Linedata_L[1]= ADCdata4[0];
 8007ba6:	8068      	strh	r0, [r5, #2]
				Linedata[0]=ADCdata1[0];
 8007ba8:	6808      	ldr	r0, [r1, #0]
			    Linedata_L[0]= ADCdata4[1];
 8007baa:	802f      	strh	r7, [r5, #0]
			    Linedata_L[2]= ADCdata3[10];
 8007bac:	80ae      	strh	r6, [r5, #4]
				Linedata[0]=ADCdata1[0];
 8007bae:	f8d1 e008 	ldr.w	lr, [r1, #8]
				Linedata[9]=ADCdata2[0];
 8007bb2:	8825      	ldrh	r5, [r4, #0]
				Linedata[0]=ADCdata1[0];
 8007bb4:	68cf      	ldr	r7, [r1, #12]
				Linedata[8]=ADCdata1[8];
 8007bb6:	8a0e      	ldrh	r6, [r1, #16]
				Linedata[0]=ADCdata1[0];
 8007bb8:	6018      	str	r0, [r3, #0]
				Linedata[10]=ADCdata2[1];
 8007bba:	f8d4 1006 	ldr.w	r1, [r4, #6]
 8007bbe:	f8d4 0002 	ldr.w	r0, [r4, #2]
				Linedata[9]=ADCdata2[0];
 8007bc2:	825d      	strh	r5, [r3, #18]
				Linedata[11]=ADCdata2[2];
				Linedata[12]=ADCdata2[3];
				Linedata[13]=ADCdata2[4];
				Linedata[14]=ADCdata3[0];
 8007bc4:	6894      	ldr	r4, [r2, #8]
 8007bc6:	6855      	ldr	r5, [r2, #4]
				Linedata[10]=ADCdata2[1];
 8007bc8:	6158      	str	r0, [r3, #20]
				Linedata[0]=ADCdata1[0];
 8007bca:	f8c3 c004 	str.w	ip, [r3, #4]
				Linedata[14]=ADCdata3[0];
 8007bce:	68d0      	ldr	r0, [r2, #12]
				Linedata[0]=ADCdata1[0];
 8007bd0:	f8c3 e008 	str.w	lr, [r3, #8]
 8007bd4:	60df      	str	r7, [r3, #12]
				Linedata[8]=ADCdata1[8];
 8007bd6:	821e      	strh	r6, [r3, #16]
				Linedata[10]=ADCdata2[1];
 8007bd8:	6199      	str	r1, [r3, #24]
				Linedata[14]=ADCdata3[0];
 8007bda:	6911      	ldr	r1, [r2, #16]
 8007bdc:	6812      	ldr	r2, [r2, #0]
 8007bde:	61da      	str	r2, [r3, #28]
 8007be0:	621d      	str	r5, [r3, #32]
 8007be2:	625c      	str	r4, [r3, #36]	; 0x24
 8007be4:	6298      	str	r0, [r3, #40]	; 0x28
 8007be6:	62d9      	str	r1, [r3, #44]	; 0x2c
 8007be8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007bea:	bf00      	nop
 8007bec:	200002ac 	.word	0x200002ac
 8007bf0:	20000228 	.word	0x20000228
 8007bf4:	20000300 	.word	0x20000300
 8007bf8:	20000160 	.word	0x20000160
 8007bfc:	20000110 	.word	0x20000110
 8007c00:	200002a4 	.word	0x200002a4
 8007c04:	200002f4 	.word	0x200002f4

08007c08 <line_get_marker>:
				Linedata[22]=ADCdata3[8];
				Linedata[23]=ADCdata3[9];
}


uint16_t line_get_marker(){
 8007c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	 	 	 	Linedata_R[0]= ADCdata4[2];
 8007c0c:	4c3c      	ldr	r4, [pc, #240]	; (8007d00 <line_get_marker+0xf8>)
			    Linedata_L[2]= ADCdata3[10];
 8007c0e:	493d      	ldr	r1, [pc, #244]	; (8007d04 <line_get_marker+0xfc>)
				Linedata[0]=ADCdata1[0];
 8007c10:	483d      	ldr	r0, [pc, #244]	; (8007d08 <line_get_marker+0x100>)
	 	 	 	Linedata_R[0]= ADCdata4[2];
 8007c12:	4f3e      	ldr	r7, [pc, #248]	; (8007d0c <line_get_marker+0x104>)
 8007c14:	88a3      	ldrh	r3, [r4, #4]
				Linedata[0]=ADCdata1[0];
 8007c16:	4a3e      	ldr	r2, [pc, #248]	; (8007d10 <line_get_marker+0x108>)
				Linedata[9]=ADCdata2[0];
 8007c18:	4d3e      	ldr	r5, [pc, #248]	; (8007d14 <line_get_marker+0x10c>)
			    Linedata_L[0]= ADCdata4[1];
 8007c1a:	4e3f      	ldr	r6, [pc, #252]	; (8007d18 <line_get_marker+0x110>)
			    Linedata_R[1]= ADCdata4[3];
 8007c1c:	f8b4 9006 	ldrh.w	r9, [r4, #6]
			    Linedata_R[2]= ADCdata4[4];
 8007c20:	f8b4 8008 	ldrh.w	r8, [r4, #8]
	 	 	 	Linedata_R[0]= ADCdata4[2];
 8007c24:	803b      	strh	r3, [r7, #0]
			    Linedata_L[0]= ADCdata4[1];
 8007c26:	f8b4 c002 	ldrh.w	ip, [r4, #2]
			    Linedata_L[1]= ADCdata4[0];
 8007c2a:	f8b4 e000 	ldrh.w	lr, [r4]
				Linedata[0]=ADCdata1[0];
 8007c2e:	f8d0 a004 	ldr.w	sl, [r0, #4]
			    Linedata_L[2]= ADCdata3[10];
 8007c32:	8a8c      	ldrh	r4, [r1, #20]
				Linedata[0]=ADCdata1[0];
 8007c34:	f8d0 b008 	ldr.w	fp, [r0, #8]
			    Linedata_R[1]= ADCdata4[3];
 8007c38:	f8a7 9002 	strh.w	r9, [r7, #2]
			    Linedata_R[2]= ADCdata4[4];
 8007c3c:	f8a7 8004 	strh.w	r8, [r7, #4]
				Linedata[0]=ADCdata1[0];
 8007c40:	6807      	ldr	r7, [r0, #0]
 8007c42:	f8c2 a004 	str.w	sl, [r2, #4]
 8007c46:	6017      	str	r7, [r2, #0]
				Linedata[8]=ADCdata1[8];
 8007c48:	f8b0 a010 	ldrh.w	sl, [r0, #16]
				Linedata[9]=ADCdata2[0];
 8007c4c:	882f      	ldrh	r7, [r5, #0]
				Linedata[0]=ADCdata1[0];
 8007c4e:	f8c2 b008 	str.w	fp, [r2, #8]
			    Linedata_L[0]= ADCdata4[1];
 8007c52:	f8a6 c000 	strh.w	ip, [r6]
				Linedata[10]=ADCdata2[1];
 8007c56:	f8d5 b002 	ldr.w	fp, [r5, #2]
			    Linedata_L[1]= ADCdata4[0];
 8007c5a:	f8a6 e002 	strh.w	lr, [r6, #2]
			    Linedata_L[2]= ADCdata3[10];
 8007c5e:	80b4      	strh	r4, [r6, #4]
				Linedata[0]=ADCdata1[0];
 8007c60:	68c6      	ldr	r6, [r0, #12]
				Linedata[10]=ADCdata2[1];
 8007c62:	f8d5 0006 	ldr.w	r0, [r5, #6]
				Linedata[0]=ADCdata1[0];
 8007c66:	60d6      	str	r6, [r2, #12]
				Linedata[9]=ADCdata2[0];
 8007c68:	8257      	strh	r7, [r2, #18]
				Linedata[14]=ADCdata3[0];
 8007c6a:	688e      	ldr	r6, [r1, #8]
 8007c6c:	684f      	ldr	r7, [r1, #4]
 8007c6e:	68cd      	ldr	r5, [r1, #12]
				Linedata[8]=ADCdata1[8];
 8007c70:	f8a2 a010 	strh.w	sl, [r2, #16]
				Linedata[10]=ADCdata2[1];
 8007c74:	f8c2 b014 	str.w	fp, [r2, #20]
 8007c78:	6190      	str	r0, [r2, #24]
				Linedata[14]=ADCdata3[0];
 8007c7a:	6908      	ldr	r0, [r1, #16]
 8007c7c:	6809      	ldr	r1, [r1, #0]
 8007c7e:	61d1      	str	r1, [r2, #28]
	uint8_t data=0;
	uint8_t cnt_data_linemarker=0;
	line_get_data();
	if(Linedata_R[0]>Brightness_const_marker){
 8007c80:	f640 215a 	movw	r1, #2650	; 0xa5a
	uint8_t cnt_data_linemarker=0;
 8007c84:	428b      	cmp	r3, r1
 8007c86:	bfcc      	ite	gt
 8007c88:	2301      	movgt	r3, #1
 8007c8a:	2300      	movle	r3, #0
				Linedata[14]=ADCdata3[0];
 8007c8c:	6217      	str	r7, [r2, #32]
		cnt_data_linemarker++;
	}
	if(Linedata_R[1]>Brightness_const_marker){
 8007c8e:	4589      	cmp	r9, r1
				Linedata[14]=ADCdata3[0];
 8007c90:	6256      	str	r6, [r2, #36]	; 0x24
 8007c92:	6295      	str	r5, [r2, #40]	; 0x28
 8007c94:	62d0      	str	r0, [r2, #44]	; 0x2c
		cnt_data_linemarker++;
	}
	if(Linedata_R[2]>Brightness_const_marker){
 8007c96:	f640 225a 	movw	r2, #2650	; 0xa5a
		cnt_data_linemarker++;
 8007c9a:	bfc8      	it	gt
 8007c9c:	3301      	addgt	r3, #1
	if(Linedata_R[2]>Brightness_const_marker){
 8007c9e:	4590      	cmp	r8, r2
		cnt_data_linemarker++;
 8007ca0:	bfc8      	it	gt
 8007ca2:	3301      	addgt	r3, #1
	}
	if(Linedata_L[0]>Brightness_const_marker){
 8007ca4:	f640 225a 	movw	r2, #2650	; 0xa5a
		cnt_data_linemarker++;
 8007ca8:	bfc8      	it	gt
 8007caa:	b2db      	uxtbgt	r3, r3
	if(Linedata_L[0]>Brightness_const_marker){
 8007cac:	4594      	cmp	ip, r2
		cnt_data_linemarker++;
 8007cae:	bfc8      	it	gt
 8007cb0:	3301      	addgt	r3, #1
	}
	if(Linedata_L[1]>Brightness_const_marker){
 8007cb2:	f640 225a 	movw	r2, #2650	; 0xa5a
		cnt_data_linemarker++;
 8007cb6:	bfc8      	it	gt
 8007cb8:	b2db      	uxtbgt	r3, r3
	if(Linedata_L[1]>Brightness_const_marker){
 8007cba:	4596      	cmp	lr, r2
		cnt_data_linemarker++;
 8007cbc:	bfc8      	it	gt
 8007cbe:	3301      	addgt	r3, #1
	}
	if(Linedata_L[2]>Brightness_const_marker){
 8007cc0:	f640 225a 	movw	r2, #2650	; 0xa5a
		cnt_data_linemarker++;
 8007cc4:	bfc8      	it	gt
 8007cc6:	b2db      	uxtbgt	r3, r3
	if(Linedata_L[2]>Brightness_const_marker){
 8007cc8:	4294      	cmp	r4, r2
		cnt_data_linemarker++;
 8007cca:	bfc4      	itt	gt
 8007ccc:	3301      	addgt	r3, #1
 8007cce:	b2db      	uxtbgt	r3, r3
	}
	if(cnt_data_linemarker>=2){
 8007cd0:	2b01      	cmp	r3, #1
		data=1;
		if(Line_data_temp==2){
 8007cd2:	4b12      	ldr	r3, [pc, #72]	; (8007d1c <line_get_marker+0x114>)
	if(cnt_data_linemarker>=2){
 8007cd4:	d90c      	bls.n	8007cf0 <line_get_marker+0xe8>
		if(Line_data_temp==2){
 8007cd6:	781a      	ldrb	r2, [r3, #0]
 8007cd8:	2a02      	cmp	r2, #2
 8007cda:	d00d      	beq.n	8007cf8 <line_get_marker+0xf0>

		}
		else if(Line_data_temp==0){
 8007cdc:	b922      	cbnz	r2, 8007ce8 <line_get_marker+0xe0>
			Line_data_temp=2;
 8007cde:	2202      	movs	r2, #2
 8007ce0:	701a      	strb	r2, [r3, #0]
 8007ce2:	200a      	movs	r0, #10
 8007ce4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			data=10;
		}
		else{
		Line_data_temp=1;
 8007ce8:	2001      	movs	r0, #1
 8007cea:	7018      	strb	r0, [r3, #0]
 8007cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		}
	}
	else{
		Line_data_temp=0;
 8007cf0:	2000      	movs	r0, #0
 8007cf2:	7018      	strb	r0, [r3, #0]
 8007cf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cf8:	2001      	movs	r0, #1
	}
	return data;
}
 8007cfa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cfe:	bf00      	nop
 8007d00:	200002ac 	.word	0x200002ac
 8007d04:	20000228 	.word	0x20000228
 8007d08:	20000300 	.word	0x20000300
 8007d0c:	20000110 	.word	0x20000110
 8007d10:	20000160 	.word	0x20000160
 8007d14:	200002f4 	.word	0x200002f4
 8007d18:	200002a4 	.word	0x200002a4
 8007d1c:	20000190 	.word	0x20000190

08007d20 <line_get_data_poorly_made>:
	angle_data=myAtan2(sin(angle_1)+sin(angle_2),cos(angle_1)+cos(angle_2));

	return angle_data;
}

uint16_t line_get_data_poorly_made(){
 8007d20:	b510      	push	{r4, lr}
	line_get_data();
 8007d22:	f7ff ff2d 	bl	8007b80 <line_get_data>
	if(Linedata[0]>Brightness_const && Linedata[1]<Brightness_const && Linedata[23]<Brightness_const){
 8007d26:	4bc8      	ldr	r3, [pc, #800]	; (8008048 <line_get_data_poorly_made+0x328>)
 8007d28:	8819      	ldrh	r1, [r3, #0]
 8007d2a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007d2e:	4291      	cmp	r1, r2
 8007d30:	8859      	ldrh	r1, [r3, #2]
 8007d32:	dc56      	bgt.n	8007de2 <line_get_data_poorly_made+0xc2>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
		return 353;
	}

	else if(Linedata[1]>Brightness_const && Linedata[2]<Brightness_const){
 8007d34:	4291      	cmp	r1, r2
 8007d36:	f340 80aa 	ble.w	8007e8e <line_get_data_poorly_made+0x16e>
 8007d3a:	8899      	ldrh	r1, [r3, #4]
 8007d3c:	f640 10c3 	movw	r0, #2499	; 0x9c3
 8007d40:	4281      	cmp	r1, r0
 8007d42:	f340 8092 	ble.w	8007e6a <line_get_data_poorly_made+0x14a>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
		return 15;
	}
	else if(Linedata[23]>Brightness_const && Linedata[22]<Brightness_const){
 8007d46:	8ddc      	ldrh	r4, [r3, #46]	; 0x2e
 8007d48:	4294      	cmp	r4, r2
 8007d4a:	f300 80e4 	bgt.w	8007f16 <line_get_data_poorly_made+0x1f6>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
		return 345;
	}

	else if(Linedata[1]>Brightness_const && Linedata[2]>Brightness_const){
 8007d4e:	4291      	cmp	r1, r2
 8007d50:	f300 80f8 	bgt.w	8007f44 <line_get_data_poorly_made+0x224>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
		return 30;
	}
	else if(Linedata[22]>Brightness_const && Linedata[21]<Brightness_const){
 8007d54:	8d98      	ldrh	r0, [r3, #44]	; 0x2c
 8007d56:	4290      	cmp	r0, r2
 8007d58:	dd11      	ble.n	8007d7e <line_get_data_poorly_made+0x5e>
 8007d5a:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8007d5c:	f640 10c3 	movw	r0, #2499	; 0x9c3
 8007d60:	4282      	cmp	r2, r0
 8007d62:	f340 8128 	ble.w	8007fb6 <line_get_data_poorly_made+0x296>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
		return 330;
	}

	else if(Linedata[2]>Brightness_const && Linedata[3]>Brightness_const){
 8007d66:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8007d6a:	4281      	cmp	r1, r0
 8007d6c:	dd02      	ble.n	8007d74 <line_get_data_poorly_made+0x54>
 8007d6e:	88d9      	ldrh	r1, [r3, #6]
 8007d70:	4281      	cmp	r1, r0
 8007d72:	dc68      	bgt.n	8007e46 <line_get_data_poorly_made+0x126>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
		return 37;
	}
	else if(Linedata[22]>Brightness_const && Linedata[21]>Brightness_const){
 8007d74:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8007d78:	428a      	cmp	r2, r1
 8007d7a:	f300 80b9 	bgt.w	8007ef0 <line_get_data_poorly_made+0x1d0>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
		return 353;
	}


	else if(Linedata[3]>Brightness_const && Linedata[4]<Brightness_const){
 8007d7e:	88d9      	ldrh	r1, [r3, #6]
 8007d80:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007d84:	4291      	cmp	r1, r2
 8007d86:	f340 80ef 	ble.w	8007f68 <line_get_data_poorly_made+0x248>
 8007d8a:	8919      	ldrh	r1, [r3, #8]
 8007d8c:	f640 14c3 	movw	r4, #2499	; 0x9c3
 8007d90:	42a1      	cmp	r1, r4
 8007d92:	f340 817c 	ble.w	800808e <line_get_data_poorly_made+0x36e>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
		return 45;
	}
	else if(Linedata[21]>Brightness_const && Linedata[20]<Brightness_const){
 8007d96:	8d58      	ldrh	r0, [r3, #42]	; 0x2a
 8007d98:	4290      	cmp	r0, r2
 8007d9a:	f300 815b 	bgt.w	8008054 <line_get_data_poorly_made+0x334>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
		return 315;
	}

	else if(Linedata[3]>Brightness_const && Linedata[4]>Brightness_const){
 8007d9e:	4291      	cmp	r1, r2
 8007da0:	f300 8187 	bgt.w	80080b2 <line_get_data_poorly_made+0x392>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
		return 60;
	}
	else if(Linedata[20]>Brightness_const && Linedata[19]<Brightness_const){
 8007da4:	8d19      	ldrh	r1, [r3, #40]	; 0x28
 8007da6:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007daa:	4291      	cmp	r1, r2
 8007dac:	f340 81bb 	ble.w	8008126 <line_get_data_poorly_made+0x406>
 8007db0:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
 8007db2:	f640 10c3 	movw	r0, #2499	; 0x9c3
 8007db6:	4281      	cmp	r1, r0
 8007db8:	f300 81b3 	bgt.w	8008122 <line_get_data_poorly_made+0x402>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 8007dbc:	2200      	movs	r2, #0
 8007dbe:	2102      	movs	r1, #2
 8007dc0:	48a2      	ldr	r0, [pc, #648]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007dc2:	f7f9 fe4d 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	2101      	movs	r1, #1
 8007dca:	48a0      	ldr	r0, [pc, #640]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007dcc:	f7f9 fe48 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007dd6:	489e      	ldr	r0, [pc, #632]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007dd8:	f7f9 fe42 	bl	8001a60 <HAL_GPIO_WritePin>
		return 300;
 8007ddc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8007de0:	bd10      	pop	{r4, pc}
	if(Linedata[0]>Brightness_const && Linedata[1]<Brightness_const && Linedata[23]<Brightness_const){
 8007de2:	f640 10c3 	movw	r0, #2499	; 0x9c3
 8007de6:	4281      	cmp	r1, r0
 8007de8:	dd13      	ble.n	8007e12 <line_get_data_poorly_made+0xf2>
	else if(Linedata[0]>Brightness_const && Linedata[1]>Brightness_const){
 8007dea:	4291      	cmp	r1, r2
 8007dec:	dd14      	ble.n	8007e18 <line_get_data_poorly_made+0xf8>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 8007dee:	2201      	movs	r2, #1
 8007df0:	2102      	movs	r1, #2
 8007df2:	4896      	ldr	r0, [pc, #600]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007df4:	f7f9 fe34 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8007df8:	2200      	movs	r2, #0
 8007dfa:	2101      	movs	r1, #1
 8007dfc:	4893      	ldr	r0, [pc, #588]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007dfe:	f7f9 fe2f 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8007e02:	2200      	movs	r2, #0
 8007e04:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007e08:	4891      	ldr	r0, [pc, #580]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007e0a:	f7f9 fe29 	bl	8001a60 <HAL_GPIO_WritePin>
		return 7;
 8007e0e:	2007      	movs	r0, #7
 8007e10:	bd10      	pop	{r4, pc}
	if(Linedata[0]>Brightness_const && Linedata[1]<Brightness_const && Linedata[23]<Brightness_const){
 8007e12:	8dda      	ldrh	r2, [r3, #46]	; 0x2e
 8007e14:	4282      	cmp	r2, r0
 8007e16:	dd59      	ble.n	8007ecc <line_get_data_poorly_made+0x1ac>
	else if(Linedata[0]>Brightness_const && Linedata[23]>Brightness_const){
 8007e18:	8dd9      	ldrh	r1, [r3, #46]	; 0x2e
 8007e1a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007e1e:	4291      	cmp	r1, r2
 8007e20:	dc66      	bgt.n	8007ef0 <line_get_data_poorly_made+0x1d0>
 8007e22:	8899      	ldrh	r1, [r3, #4]
	else if(Linedata[2]>Brightness_const && Linedata[3]<Brightness_const){
 8007e24:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007e28:	4291      	cmp	r1, r2
 8007e2a:	f340 80ba 	ble.w	8007fa2 <line_get_data_poorly_made+0x282>
 8007e2e:	88d8      	ldrh	r0, [r3, #6]
 8007e30:	f640 14c3 	movw	r4, #2499	; 0x9c3
 8007e34:	42a0      	cmp	r0, r4
 8007e36:	f340 80d1 	ble.w	8007fdc <line_get_data_poorly_made+0x2bc>
	else if(Linedata[22]>Brightness_const && Linedata[21]<Brightness_const){
 8007e3a:	8d9c      	ldrh	r4, [r3, #44]	; 0x2c
 8007e3c:	4294      	cmp	r4, r2
 8007e3e:	dc8c      	bgt.n	8007d5a <line_get_data_poorly_made+0x3a>
	else if(Linedata[2]>Brightness_const && Linedata[3]>Brightness_const){
 8007e40:	4290      	cmp	r0, r2
 8007e42:	f340 8091 	ble.w	8007f68 <line_get_data_poorly_made+0x248>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 8007e46:	2201      	movs	r2, #1
 8007e48:	2102      	movs	r1, #2
 8007e4a:	4880      	ldr	r0, [pc, #512]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007e4c:	f7f9 fe08 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8007e50:	2200      	movs	r2, #0
 8007e52:	2101      	movs	r1, #1
 8007e54:	487d      	ldr	r0, [pc, #500]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007e56:	f7f9 fe03 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007e60:	487b      	ldr	r0, [pc, #492]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007e62:	f7f9 fdfd 	bl	8001a60 <HAL_GPIO_WritePin>
		return 37;
 8007e66:	2025      	movs	r0, #37	; 0x25
 8007e68:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 8007e6a:	2201      	movs	r2, #1
 8007e6c:	2102      	movs	r1, #2
 8007e6e:	4877      	ldr	r0, [pc, #476]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007e70:	f7f9 fdf6 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8007e74:	2200      	movs	r2, #0
 8007e76:	2101      	movs	r1, #1
 8007e78:	4874      	ldr	r0, [pc, #464]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007e7a:	f7f9 fdf1 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8007e7e:	2200      	movs	r2, #0
 8007e80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007e84:	4872      	ldr	r0, [pc, #456]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007e86:	f7f9 fdeb 	bl	8001a60 <HAL_GPIO_WritePin>
		return 15;
 8007e8a:	200f      	movs	r0, #15
 8007e8c:	bd10      	pop	{r4, pc}
	else if(Linedata[23]>Brightness_const && Linedata[22]<Brightness_const){
 8007e8e:	8dd9      	ldrh	r1, [r3, #46]	; 0x2e
 8007e90:	4291      	cmp	r1, r2
 8007e92:	ddc6      	ble.n	8007e22 <line_get_data_poorly_made+0x102>
 8007e94:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007e96:	f640 11c3 	movw	r1, #2499	; 0x9c3
 8007e9a:	428a      	cmp	r2, r1
 8007e9c:	dd3f      	ble.n	8007f1e <line_get_data_poorly_made+0x1fe>
	else if(Linedata[23]>Brightness_const && Linedata[22]>Brightness_const){
 8007e9e:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8007ea2:	428a      	cmp	r2, r1
 8007ea4:	ddbd      	ble.n	8007e22 <line_get_data_poorly_made+0x102>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	2102      	movs	r1, #2
 8007eaa:	4868      	ldr	r0, [pc, #416]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007eac:	f7f9 fdd8 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8007eb0:	2200      	movs	r2, #0
 8007eb2:	2101      	movs	r1, #1
 8007eb4:	4865      	ldr	r0, [pc, #404]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007eb6:	f7f9 fdd3 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8007eba:	2201      	movs	r2, #1
 8007ebc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007ec0:	4863      	ldr	r0, [pc, #396]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007ec2:	f7f9 fdcd 	bl	8001a60 <HAL_GPIO_WritePin>
		return 338;
 8007ec6:	f44f 70a9 	mov.w	r0, #338	; 0x152
 8007eca:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 8007ecc:	2200      	movs	r2, #0
 8007ece:	2102      	movs	r1, #2
 8007ed0:	485e      	ldr	r0, [pc, #376]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007ed2:	f7f9 fdc5 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,1);
 8007ed6:	2201      	movs	r2, #1
 8007ed8:	4611      	mov	r1, r2
 8007eda:	485c      	ldr	r0, [pc, #368]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007edc:	f7f9 fdc0 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007ee6:	485a      	ldr	r0, [pc, #360]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007ee8:	f7f9 fdba 	bl	8001a60 <HAL_GPIO_WritePin>
		return 0;
 8007eec:	2000      	movs	r0, #0
 8007eee:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 8007ef0:	2200      	movs	r2, #0
 8007ef2:	2102      	movs	r1, #2
 8007ef4:	4855      	ldr	r0, [pc, #340]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007ef6:	f7f9 fdb3 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8007efa:	2200      	movs	r2, #0
 8007efc:	2101      	movs	r1, #1
 8007efe:	4853      	ldr	r0, [pc, #332]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007f00:	f7f9 fdae 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8007f04:	2201      	movs	r2, #1
 8007f06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007f0a:	4851      	ldr	r0, [pc, #324]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007f0c:	f7f9 fda8 	bl	8001a60 <HAL_GPIO_WritePin>
		return 353;
 8007f10:	f240 1061 	movw	r0, #353	; 0x161
 8007f14:	bd10      	pop	{r4, pc}
	else if(Linedata[23]>Brightness_const && Linedata[22]<Brightness_const){
 8007f16:	8d9c      	ldrh	r4, [r3, #44]	; 0x2c
 8007f18:	4284      	cmp	r4, r0
 8007f1a:	f300 81c1 	bgt.w	80082a0 <line_get_data_poorly_made+0x580>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 8007f1e:	2200      	movs	r2, #0
 8007f20:	2102      	movs	r1, #2
 8007f22:	484a      	ldr	r0, [pc, #296]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007f24:	f7f9 fd9c 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8007f28:	2200      	movs	r2, #0
 8007f2a:	2101      	movs	r1, #1
 8007f2c:	4847      	ldr	r0, [pc, #284]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007f2e:	f7f9 fd97 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8007f32:	2201      	movs	r2, #1
 8007f34:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007f38:	4845      	ldr	r0, [pc, #276]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007f3a:	f7f9 fd91 	bl	8001a60 <HAL_GPIO_WritePin>
		return 345;
 8007f3e:	f240 1059 	movw	r0, #345	; 0x159
 8007f42:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 8007f44:	2201      	movs	r2, #1
 8007f46:	2102      	movs	r1, #2
 8007f48:	4840      	ldr	r0, [pc, #256]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007f4a:	f7f9 fd89 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8007f4e:	2200      	movs	r2, #0
 8007f50:	2101      	movs	r1, #1
 8007f52:	483e      	ldr	r0, [pc, #248]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007f54:	f7f9 fd84 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8007f58:	2200      	movs	r2, #0
 8007f5a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007f5e:	483c      	ldr	r0, [pc, #240]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007f60:	f7f9 fd7e 	bl	8001a60 <HAL_GPIO_WritePin>
		return 22;
 8007f64:	2016      	movs	r0, #22
 8007f66:	bd10      	pop	{r4, pc}
	else if(Linedata[21]>Brightness_const && Linedata[20]<Brightness_const){
 8007f68:	8d59      	ldrh	r1, [r3, #42]	; 0x2a
 8007f6a:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8007f6e:	4291      	cmp	r1, r2
 8007f70:	dd46      	ble.n	8008000 <line_get_data_poorly_made+0x2e0>
 8007f72:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8007f74:	f640 11c3 	movw	r1, #2499	; 0x9c3
 8007f78:	428a      	cmp	r2, r1
 8007f7a:	dc71      	bgt.n	8008060 <line_get_data_poorly_made+0x340>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 8007f7c:	2200      	movs	r2, #0
 8007f7e:	2102      	movs	r1, #2
 8007f80:	4832      	ldr	r0, [pc, #200]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007f82:	f7f9 fd6d 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8007f86:	2200      	movs	r2, #0
 8007f88:	2101      	movs	r1, #1
 8007f8a:	4830      	ldr	r0, [pc, #192]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007f8c:	f7f9 fd68 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8007f90:	2201      	movs	r2, #1
 8007f92:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007f96:	482e      	ldr	r0, [pc, #184]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007f98:	f7f9 fd62 	bl	8001a60 <HAL_GPIO_WritePin>
		return 315;
 8007f9c:	f240 103b 	movw	r0, #315	; 0x13b
 8007fa0:	bd10      	pop	{r4, pc}
	else if(Linedata[22]>Brightness_const && Linedata[21]<Brightness_const){
 8007fa2:	8d99      	ldrh	r1, [r3, #44]	; 0x2c
 8007fa4:	4291      	cmp	r1, r2
 8007fa6:	f77f aeea 	ble.w	8007d7e <line_get_data_poorly_made+0x5e>
 8007faa:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8007fac:	f640 11c3 	movw	r1, #2499	; 0x9c3
 8007fb0:	428a      	cmp	r2, r1
 8007fb2:	f73f aedf 	bgt.w	8007d74 <line_get_data_poorly_made+0x54>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	2102      	movs	r1, #2
 8007fba:	4824      	ldr	r0, [pc, #144]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007fbc:	f7f9 fd50 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	2101      	movs	r1, #1
 8007fc4:	4821      	ldr	r0, [pc, #132]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007fc6:	f7f9 fd4b 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007fd0:	481f      	ldr	r0, [pc, #124]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007fd2:	f7f9 fd45 	bl	8001a60 <HAL_GPIO_WritePin>
		return 330;
 8007fd6:	f44f 70a5 	mov.w	r0, #330	; 0x14a
 8007fda:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 8007fdc:	2201      	movs	r2, #1
 8007fde:	2102      	movs	r1, #2
 8007fe0:	481a      	ldr	r0, [pc, #104]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007fe2:	f7f9 fd3d 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8007fe6:	2200      	movs	r2, #0
 8007fe8:	2101      	movs	r1, #1
 8007fea:	4818      	ldr	r0, [pc, #96]	; (800804c <line_get_data_poorly_made+0x32c>)
 8007fec:	f7f9 fd38 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8007ff0:	2200      	movs	r2, #0
 8007ff2:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007ff6:	4816      	ldr	r0, [pc, #88]	; (8008050 <line_get_data_poorly_made+0x330>)
 8007ff8:	f7f9 fd32 	bl	8001a60 <HAL_GPIO_WritePin>
		return 30;
 8007ffc:	201e      	movs	r0, #30
 8007ffe:	bd10      	pop	{r4, pc}
	else if(Linedata[4]>Brightness_const && Linedata[5]<Brightness_const){
 8008000:	8919      	ldrh	r1, [r3, #8]
 8008002:	f640 12c4 	movw	r2, #2500	; 0x9c4
 8008006:	4291      	cmp	r1, r2
 8008008:	f77f aecc 	ble.w	8007da4 <line_get_data_poorly_made+0x84>
 800800c:	8959      	ldrh	r1, [r3, #10]
 800800e:	f640 10c3 	movw	r0, #2499	; 0x9c3
 8008012:	4281      	cmp	r1, r0
 8008014:	f340 80a3 	ble.w	800815e <line_get_data_poorly_made+0x43e>
	else if(Linedata[20]>Brightness_const && Linedata[19]<Brightness_const){
 8008018:	8d1c      	ldrh	r4, [r3, #40]	; 0x28
 800801a:	4294      	cmp	r4, r2
 800801c:	f300 80c9 	bgt.w	80081b2 <line_get_data_poorly_made+0x492>
	}

	else if(Linedata[4]>Brightness_const && Linedata[5]>Brightness_const){
 8008020:	4291      	cmp	r1, r2
 8008022:	dd58      	ble.n	80080d6 <line_get_data_poorly_made+0x3b6>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 8008024:	2201      	movs	r2, #1
 8008026:	2102      	movs	r1, #2
 8008028:	4808      	ldr	r0, [pc, #32]	; (800804c <line_get_data_poorly_made+0x32c>)
 800802a:	f7f9 fd19 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 800802e:	2200      	movs	r2, #0
 8008030:	2101      	movs	r1, #1
 8008032:	4806      	ldr	r0, [pc, #24]	; (800804c <line_get_data_poorly_made+0x32c>)
 8008034:	f7f9 fd14 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8008038:	2200      	movs	r2, #0
 800803a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800803e:	4804      	ldr	r0, [pc, #16]	; (8008050 <line_get_data_poorly_made+0x330>)
 8008040:	f7f9 fd0e 	bl	8001a60 <HAL_GPIO_WritePin>
		return 67;
 8008044:	2043      	movs	r0, #67	; 0x43
 8008046:	bd10      	pop	{r4, pc}
 8008048:	20000160 	.word	0x20000160
 800804c:	48001000 	.word	0x48001000
 8008050:	48000400 	.word	0x48000400
	else if(Linedata[21]>Brightness_const && Linedata[20]<Brightness_const){
 8008054:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 8008056:	42a0      	cmp	r0, r4
 8008058:	dd90      	ble.n	8007f7c <line_get_data_poorly_made+0x25c>
	else if(Linedata[3]>Brightness_const && Linedata[4]>Brightness_const){
 800805a:	4291      	cmp	r1, r2
 800805c:	dc29      	bgt.n	80080b2 <line_get_data_poorly_made+0x392>
 800805e:	4602      	mov	r2, r0
	else if(Linedata[21]>Brightness_const && Linedata[20]>Brightness_const){
 8008060:	f640 11c4 	movw	r1, #2500	; 0x9c4
 8008064:	428a      	cmp	r2, r1
 8008066:	ddcb      	ble.n	8008000 <line_get_data_poorly_made+0x2e0>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 8008068:	2200      	movs	r2, #0
 800806a:	2102      	movs	r1, #2
 800806c:	488f      	ldr	r0, [pc, #572]	; (80082ac <line_get_data_poorly_made+0x58c>)
 800806e:	f7f9 fcf7 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8008072:	2200      	movs	r2, #0
 8008074:	2101      	movs	r1, #1
 8008076:	488d      	ldr	r0, [pc, #564]	; (80082ac <line_get_data_poorly_made+0x58c>)
 8008078:	f7f9 fcf2 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 800807c:	2201      	movs	r2, #1
 800807e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008082:	488b      	ldr	r0, [pc, #556]	; (80082b0 <line_get_data_poorly_made+0x590>)
 8008084:	f7f9 fcec 	bl	8001a60 <HAL_GPIO_WritePin>
		return 308;
 8008088:	f44f 709a 	mov.w	r0, #308	; 0x134
 800808c:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 800808e:	2201      	movs	r2, #1
 8008090:	2102      	movs	r1, #2
 8008092:	4886      	ldr	r0, [pc, #536]	; (80082ac <line_get_data_poorly_made+0x58c>)
 8008094:	f7f9 fce4 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8008098:	2200      	movs	r2, #0
 800809a:	2101      	movs	r1, #1
 800809c:	4883      	ldr	r0, [pc, #524]	; (80082ac <line_get_data_poorly_made+0x58c>)
 800809e:	f7f9 fcdf 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80080a2:	2200      	movs	r2, #0
 80080a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80080a8:	4881      	ldr	r0, [pc, #516]	; (80082b0 <line_get_data_poorly_made+0x590>)
 80080aa:	f7f9 fcd9 	bl	8001a60 <HAL_GPIO_WritePin>
		return 45;
 80080ae:	202d      	movs	r0, #45	; 0x2d
 80080b0:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 80080b2:	2201      	movs	r2, #1
 80080b4:	2102      	movs	r1, #2
 80080b6:	487d      	ldr	r0, [pc, #500]	; (80082ac <line_get_data_poorly_made+0x58c>)
 80080b8:	f7f9 fcd2 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 80080bc:	2200      	movs	r2, #0
 80080be:	2101      	movs	r1, #1
 80080c0:	487a      	ldr	r0, [pc, #488]	; (80082ac <line_get_data_poorly_made+0x58c>)
 80080c2:	f7f9 fccd 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80080c6:	2200      	movs	r2, #0
 80080c8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80080cc:	4878      	ldr	r0, [pc, #480]	; (80082b0 <line_get_data_poorly_made+0x590>)
 80080ce:	f7f9 fcc7 	bl	8001a60 <HAL_GPIO_WritePin>
		return 52;
 80080d2:	2034      	movs	r0, #52	; 0x34
 80080d4:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
		return 75;
	}
	else if(Linedata[19]>Brightness_const && Linedata[18]<Brightness_const){
 80080d6:	8cd9      	ldrh	r1, [r3, #38]	; 0x26
 80080d8:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80080dc:	4291      	cmp	r1, r2
 80080de:	dd50      	ble.n	8008182 <line_get_data_poorly_made+0x462>
 80080e0:	8c98      	ldrh	r0, [r3, #36]	; 0x24
 80080e2:	f640 14c3 	movw	r4, #2499	; 0x9c3
 80080e6:	42a0      	cmp	r0, r4
 80080e8:	f340 8085 	ble.w	80081f6 <line_get_data_poorly_made+0x4d6>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
		return 285;
	}


	else if(Linedata[6]>Brightness_const && Linedata[7]>Brightness_const){
 80080ec:	899c      	ldrh	r4, [r3, #12]
 80080ee:	4294      	cmp	r4, r2
 80080f0:	f300 80d1 	bgt.w	8008296 <line_get_data_poorly_made+0x576>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
		return 82;
	}
	else if(Linedata[19]>Brightness_const && Linedata[18]>Brightness_const){
 80080f4:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80080f8:	4290      	cmp	r0, r2
 80080fa:	f300 808f 	bgt.w	800821c <line_get_data_poorly_made+0x4fc>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
		return 278;
	}


	else if(Linedata[8]>Brightness_const && Linedata[7]<Brightness_const){
 80080fe:	8a18      	ldrh	r0, [r3, #16]
 8008100:	4290      	cmp	r0, r2
 8008102:	dd0b      	ble.n	800811c <line_get_data_poorly_made+0x3fc>
 8008104:	89d8      	ldrh	r0, [r3, #14]
 8008106:	f640 12c3 	movw	r2, #2499	; 0x9c3
 800810a:	4290      	cmp	r0, r2
 800810c:	f340 80b1 	ble.w	8008272 <line_get_data_poorly_made+0x552>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
		return 90;
	}
	else if(Linedata[18]>Brightness_const && Linedata[19]<Brightness_const){
 8008110:	8c9a      	ldrh	r2, [r3, #36]	; 0x24
 8008112:	f640 13c4 	movw	r3, #2500	; 0x9c4
 8008116:	429a      	cmp	r2, r3
 8008118:	f300 8093 	bgt.w	8008242 <line_get_data_poorly_made+0x522>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
		return 270;
	}


	else{return 10000;}
 800811c:	f242 7010 	movw	r0, #10000	; 0x2710
 8008120:	bd10      	pop	{r4, pc}
	else if(Linedata[20]>Brightness_const && Linedata[19]>Brightness_const){
 8008122:	4291      	cmp	r1, r2
 8008124:	d14e      	bne.n	80081c4 <line_get_data_poorly_made+0x4a4>
	else if(Linedata[5]>Brightness_const && Linedata[6]<Brightness_const){
 8008126:	8959      	ldrh	r1, [r3, #10]
 8008128:	f640 12c4 	movw	r2, #2500	; 0x9c4
 800812c:	4291      	cmp	r1, r2
 800812e:	ddd2      	ble.n	80080d6 <line_get_data_poorly_made+0x3b6>
 8008130:	8999      	ldrh	r1, [r3, #12]
 8008132:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8008136:	4291      	cmp	r1, r2
 8008138:	dccd      	bgt.n	80080d6 <line_get_data_poorly_made+0x3b6>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 800813a:	2201      	movs	r2, #1
 800813c:	2102      	movs	r1, #2
 800813e:	485b      	ldr	r0, [pc, #364]	; (80082ac <line_get_data_poorly_made+0x58c>)
 8008140:	f7f9 fc8e 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8008144:	2200      	movs	r2, #0
 8008146:	2101      	movs	r1, #1
 8008148:	4858      	ldr	r0, [pc, #352]	; (80082ac <line_get_data_poorly_made+0x58c>)
 800814a:	f7f9 fc89 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 800814e:	2200      	movs	r2, #0
 8008150:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008154:	4856      	ldr	r0, [pc, #344]	; (80082b0 <line_get_data_poorly_made+0x590>)
 8008156:	f7f9 fc83 	bl	8001a60 <HAL_GPIO_WritePin>
		return 75;
 800815a:	204b      	movs	r0, #75	; 0x4b
 800815c:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 800815e:	2201      	movs	r2, #1
 8008160:	2102      	movs	r1, #2
 8008162:	4852      	ldr	r0, [pc, #328]	; (80082ac <line_get_data_poorly_made+0x58c>)
 8008164:	f7f9 fc7c 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8008168:	2200      	movs	r2, #0
 800816a:	2101      	movs	r1, #1
 800816c:	484f      	ldr	r0, [pc, #316]	; (80082ac <line_get_data_poorly_made+0x58c>)
 800816e:	f7f9 fc77 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8008172:	2200      	movs	r2, #0
 8008174:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008178:	484d      	ldr	r0, [pc, #308]	; (80082b0 <line_get_data_poorly_made+0x590>)
 800817a:	f7f9 fc71 	bl	8001a60 <HAL_GPIO_WritePin>
		return 60;
 800817e:	203c      	movs	r0, #60	; 0x3c
 8008180:	bd10      	pop	{r4, pc}
	else if(Linedata[6]>Brightness_const && Linedata[7]>Brightness_const){
 8008182:	8998      	ldrh	r0, [r3, #12]
 8008184:	4290      	cmp	r0, r2
 8008186:	dd30      	ble.n	80081ea <line_get_data_poorly_made+0x4ca>
 8008188:	89d8      	ldrh	r0, [r3, #14]
 800818a:	4290      	cmp	r0, r2
 800818c:	dd2d      	ble.n	80081ea <line_get_data_poorly_made+0x4ca>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 800818e:	2201      	movs	r2, #1
 8008190:	2102      	movs	r1, #2
 8008192:	4846      	ldr	r0, [pc, #280]	; (80082ac <line_get_data_poorly_made+0x58c>)
 8008194:	f7f9 fc64 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8008198:	2200      	movs	r2, #0
 800819a:	2101      	movs	r1, #1
 800819c:	4843      	ldr	r0, [pc, #268]	; (80082ac <line_get_data_poorly_made+0x58c>)
 800819e:	f7f9 fc5f 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 80081a2:	2200      	movs	r2, #0
 80081a4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80081a8:	4841      	ldr	r0, [pc, #260]	; (80082b0 <line_get_data_poorly_made+0x590>)
 80081aa:	f7f9 fc59 	bl	8001a60 <HAL_GPIO_WritePin>
		return 82;
 80081ae:	2052      	movs	r0, #82	; 0x52
 80081b0:	bd10      	pop	{r4, pc}
	else if(Linedata[20]>Brightness_const && Linedata[19]<Brightness_const){
 80081b2:	8cdc      	ldrh	r4, [r3, #38]	; 0x26
 80081b4:	4284      	cmp	r4, r0
 80081b6:	f77f ae01 	ble.w	8007dbc <line_get_data_poorly_made+0x9c>
	else if(Linedata[4]>Brightness_const && Linedata[5]>Brightness_const){
 80081ba:	4291      	cmp	r1, r2
 80081bc:	f73f af32 	bgt.w	8008024 <line_get_data_poorly_made+0x304>
	else if(Linedata[20]>Brightness_const && Linedata[19]>Brightness_const){
 80081c0:	4294      	cmp	r4, r2
 80081c2:	dd88      	ble.n	80080d6 <line_get_data_poorly_made+0x3b6>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 80081c4:	2200      	movs	r2, #0
 80081c6:	2102      	movs	r1, #2
 80081c8:	4838      	ldr	r0, [pc, #224]	; (80082ac <line_get_data_poorly_made+0x58c>)
 80081ca:	f7f9 fc49 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 80081ce:	2200      	movs	r2, #0
 80081d0:	2101      	movs	r1, #1
 80081d2:	4836      	ldr	r0, [pc, #216]	; (80082ac <line_get_data_poorly_made+0x58c>)
 80081d4:	f7f9 fc44 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 80081d8:	2201      	movs	r2, #1
 80081da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80081de:	4834      	ldr	r0, [pc, #208]	; (80082b0 <line_get_data_poorly_made+0x590>)
 80081e0:	f7f9 fc3e 	bl	8001a60 <HAL_GPIO_WritePin>
		return 293;
 80081e4:	f240 1025 	movw	r0, #293	; 0x125
 80081e8:	bd10      	pop	{r4, pc}
	else if(Linedata[8]>Brightness_const && Linedata[7]<Brightness_const){
 80081ea:	8a18      	ldrh	r0, [r3, #16]
 80081ec:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80081f0:	4290      	cmp	r0, r2
 80081f2:	dd8d      	ble.n	8008110 <line_get_data_poorly_made+0x3f0>
 80081f4:	e786      	b.n	8008104 <line_get_data_poorly_made+0x3e4>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 80081f6:	2200      	movs	r2, #0
 80081f8:	2102      	movs	r1, #2
 80081fa:	482c      	ldr	r0, [pc, #176]	; (80082ac <line_get_data_poorly_made+0x58c>)
 80081fc:	f7f9 fc30 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8008200:	2200      	movs	r2, #0
 8008202:	2101      	movs	r1, #1
 8008204:	4829      	ldr	r0, [pc, #164]	; (80082ac <line_get_data_poorly_made+0x58c>)
 8008206:	f7f9 fc2b 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 800820a:	2201      	movs	r2, #1
 800820c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008210:	4827      	ldr	r0, [pc, #156]	; (80082b0 <line_get_data_poorly_made+0x590>)
 8008212:	f7f9 fc25 	bl	8001a60 <HAL_GPIO_WritePin>
		return 285;
 8008216:	f240 101d 	movw	r0, #285	; 0x11d
 800821a:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 800821c:	2200      	movs	r2, #0
 800821e:	2102      	movs	r1, #2
 8008220:	4822      	ldr	r0, [pc, #136]	; (80082ac <line_get_data_poorly_made+0x58c>)
 8008222:	f7f9 fc1d 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8008226:	2200      	movs	r2, #0
 8008228:	2101      	movs	r1, #1
 800822a:	4820      	ldr	r0, [pc, #128]	; (80082ac <line_get_data_poorly_made+0x58c>)
 800822c:	f7f9 fc18 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8008230:	2201      	movs	r2, #1
 8008232:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008236:	481e      	ldr	r0, [pc, #120]	; (80082b0 <line_get_data_poorly_made+0x590>)
 8008238:	f7f9 fc12 	bl	8001a60 <HAL_GPIO_WritePin>
		return 278;
 800823c:	f44f 708b 	mov.w	r0, #278	; 0x116
 8008240:	bd10      	pop	{r4, pc}
	else if(Linedata[18]>Brightness_const && Linedata[19]<Brightness_const){
 8008242:	f640 13c3 	movw	r3, #2499	; 0x9c3
 8008246:	4299      	cmp	r1, r3
 8008248:	f73f af68 	bgt.w	800811c <line_get_data_poorly_made+0x3fc>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,0);
 800824c:	2200      	movs	r2, #0
 800824e:	2102      	movs	r1, #2
 8008250:	4816      	ldr	r0, [pc, #88]	; (80082ac <line_get_data_poorly_made+0x58c>)
 8008252:	f7f9 fc05 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 8008256:	2200      	movs	r2, #0
 8008258:	2101      	movs	r1, #1
 800825a:	4814      	ldr	r0, [pc, #80]	; (80082ac <line_get_data_poorly_made+0x58c>)
 800825c:	f7f9 fc00 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,1);
 8008260:	2201      	movs	r2, #1
 8008262:	f44f 7100 	mov.w	r1, #512	; 0x200
 8008266:	4812      	ldr	r0, [pc, #72]	; (80082b0 <line_get_data_poorly_made+0x590>)
 8008268:	f7f9 fbfa 	bl	8001a60 <HAL_GPIO_WritePin>
		return 270;
 800826c:	f44f 7087 	mov.w	r0, #270	; 0x10e
 8008270:	bd10      	pop	{r4, pc}
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_1,1);
 8008272:	2201      	movs	r2, #1
 8008274:	2102      	movs	r1, #2
 8008276:	480d      	ldr	r0, [pc, #52]	; (80082ac <line_get_data_poorly_made+0x58c>)
 8008278:	f7f9 fbf2 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOE,GPIO_PIN_0,0);
 800827c:	2200      	movs	r2, #0
 800827e:	2101      	movs	r1, #1
 8008280:	480a      	ldr	r0, [pc, #40]	; (80082ac <line_get_data_poorly_made+0x58c>)
 8008282:	f7f9 fbed 	bl	8001a60 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,0);
 8008286:	2200      	movs	r2, #0
 8008288:	f44f 7100 	mov.w	r1, #512	; 0x200
 800828c:	4808      	ldr	r0, [pc, #32]	; (80082b0 <line_get_data_poorly_made+0x590>)
 800828e:	f7f9 fbe7 	bl	8001a60 <HAL_GPIO_WritePin>
		return 90;
 8008292:	205a      	movs	r0, #90	; 0x5a
 8008294:	bd10      	pop	{r4, pc}
	else if(Linedata[6]>Brightness_const && Linedata[7]>Brightness_const){
 8008296:	89dc      	ldrh	r4, [r3, #14]
 8008298:	4294      	cmp	r4, r2
 800829a:	f77f af2b 	ble.w	80080f4 <line_get_data_poorly_made+0x3d4>
 800829e:	e776      	b.n	800818e <line_get_data_poorly_made+0x46e>
	else if(Linedata[1]>Brightness_const && Linedata[2]>Brightness_const){
 80082a0:	4291      	cmp	r1, r2
 80082a2:	f73f ae4f 	bgt.w	8007f44 <line_get_data_poorly_made+0x224>
 80082a6:	4622      	mov	r2, r4
 80082a8:	e5f9      	b.n	8007e9e <line_get_data_poorly_made+0x17e>
 80082aa:	bf00      	nop
 80082ac:	48001000 	.word	0x48001000
 80082b0:	48000400 	.word	0x48000400

080082b4 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80082b4:	4b22      	ldr	r3, [pc, #136]	; (8008340 <HAL_MspInit+0x8c>)
{
 80082b6:	b500      	push	{lr}
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80082b8:	699a      	ldr	r2, [r3, #24]
 80082ba:	f042 0201 	orr.w	r2, r2, #1
 80082be:	619a      	str	r2, [r3, #24]
 80082c0:	699a      	ldr	r2, [r3, #24]
{
 80082c2:	b083      	sub	sp, #12
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80082c4:	f002 0201 	and.w	r2, r2, #1
 80082c8:	9200      	str	r2, [sp, #0]
 80082ca:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80082cc:	69da      	ldr	r2, [r3, #28]
 80082ce:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80082d2:	61da      	str	r2, [r3, #28]
 80082d4:	69db      	ldr	r3, [r3, #28]
 80082d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80082da:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80082dc:	2003      	movs	r0, #3
  __HAL_RCC_PWR_CLK_ENABLE();
 80082de:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80082e0:	f7f9 f976 	bl	80015d0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 80082e4:	2200      	movs	r2, #0
 80082e6:	4611      	mov	r1, r2
 80082e8:	f06f 000b 	mvn.w	r0, #11
 80082ec:	f7f9 f982 	bl	80015f4 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 80082f0:	2200      	movs	r2, #0
 80082f2:	4611      	mov	r1, r2
 80082f4:	f06f 000a 	mvn.w	r0, #10
 80082f8:	f7f9 f97c 	bl	80015f4 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 80082fc:	2200      	movs	r2, #0
 80082fe:	4611      	mov	r1, r2
 8008300:	f06f 0009 	mvn.w	r0, #9
 8008304:	f7f9 f976 	bl	80015f4 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8008308:	2200      	movs	r2, #0
 800830a:	4611      	mov	r1, r2
 800830c:	f06f 0004 	mvn.w	r0, #4
 8008310:	f7f9 f970 	bl	80015f4 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8008314:	2200      	movs	r2, #0
 8008316:	4611      	mov	r1, r2
 8008318:	f06f 0003 	mvn.w	r0, #3
 800831c:	f7f9 f96a 	bl	80015f4 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8008320:	2200      	movs	r2, #0
 8008322:	4611      	mov	r1, r2
 8008324:	f06f 0001 	mvn.w	r0, #1
 8008328:	f7f9 f964 	bl	80015f4 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800832c:	2200      	movs	r2, #0
 800832e:	4611      	mov	r1, r2
 8008330:	f04f 30ff 	mov.w	r0, #4294967295
 8008334:	f7f9 f95e 	bl	80015f4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8008338:	b003      	add	sp, #12
 800833a:	f85d fb04 	ldr.w	pc, [sp], #4
 800833e:	bf00      	nop
 8008340:	40021000 	.word	0x40021000

08008344 <NMI_Handler>:
 8008344:	4770      	bx	lr
 8008346:	bf00      	nop

08008348 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8008348:	e7fe      	b.n	8008348 <HardFault_Handler>
 800834a:	bf00      	nop

0800834c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800834c:	e7fe      	b.n	800834c <MemManage_Handler>
 800834e:	bf00      	nop

08008350 <BusFault_Handler>:

/**
* @brief This function handles Pre-fetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8008350:	e7fe      	b.n	8008350 <BusFault_Handler>
 8008352:	bf00      	nop

08008354 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8008354:	e7fe      	b.n	8008354 <UsageFault_Handler>
 8008356:	bf00      	nop

08008358 <SVC_Handler>:
 8008358:	4770      	bx	lr
 800835a:	bf00      	nop

0800835c <DebugMon_Handler>:
 800835c:	4770      	bx	lr
 800835e:	bf00      	nop

08008360 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8008360:	4770      	bx	lr
 8008362:	bf00      	nop

08008364 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8008364:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8008366:	f7f8 fc65 	bl	8000c34 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800836a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800836e:	f7f9 b9ab 	b.w	80016c8 <HAL_SYSTICK_IRQHandler>
 8008372:	bf00      	nop

08008374 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8008374:	4801      	ldr	r0, [pc, #4]	; (800837c <DMA1_Channel1_IRQHandler+0x8>)
 8008376:	f7f9 ba33 	b.w	80017e0 <HAL_DMA_IRQHandler>
 800837a:	bf00      	nop
 800837c:	200004a4 	.word	0x200004a4

08008380 <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8008380:	4801      	ldr	r0, [pc, #4]	; (8008388 <DMA1_Channel6_IRQHandler+0x8>)
 8008382:	f7f9 ba2d 	b.w	80017e0 <HAL_DMA_IRQHandler>
 8008386:	bf00      	nop
 8008388:	20000810 	.word	0x20000810

0800838c <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 800838c:	4801      	ldr	r0, [pc, #4]	; (8008394 <TIM6_DAC_IRQHandler+0x8>)
 800838e:	f7fa be81 	b.w	8003094 <HAL_TIM_IRQHandler>
 8008392:	bf00      	nop
 8008394:	20000710 	.word	0x20000710

08008398 <DMA2_Channel3_IRQHandler>:
void DMA2_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8008398:	4801      	ldr	r0, [pc, #4]	; (80083a0 <DMA2_Channel3_IRQHandler+0x8>)
 800839a:	f7f9 ba21 	b.w	80017e0 <HAL_DMA_IRQHandler>
 800839e:	bf00      	nop
 80083a0:	2000053c 	.word	0x2000053c

080083a4 <DMA2_Channel4_IRQHandler>:
void DMA2_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel4_IRQn 0 */

  /* USER CODE END DMA2_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 80083a4:	4801      	ldr	r0, [pc, #4]	; (80083ac <DMA2_Channel4_IRQHandler+0x8>)
 80083a6:	f7f9 ba1b 	b.w	80017e0 <HAL_DMA_IRQHandler>
 80083aa:	bf00      	nop
 80083ac:	20000314 	.word	0x20000314

080083b0 <DMA2_Channel5_IRQHandler>:
void DMA2_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 80083b0:	4801      	ldr	r0, [pc, #4]	; (80083b8 <DMA2_Channel5_IRQHandler+0x8>)
 80083b2:	f7f9 ba15 	b.w	80017e0 <HAL_DMA_IRQHandler>
 80083b6:	bf00      	nop
 80083b8:	200003b8 	.word	0x200003b8

080083bc <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80083bc:	4917      	ldr	r1, [pc, #92]	; (800841c <SystemInit+0x60>)
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80083be:	4b18      	ldr	r3, [pc, #96]	; (8008420 <SystemInit+0x64>)

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00CU;
 80083c0:	4a18      	ldr	r2, [pc, #96]	; (8008424 <SystemInit+0x68>)

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= 0xFFFFFFF0U;

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= 0xFF00FCCCU;
 80083c2:	4819      	ldr	r0, [pc, #100]	; (8008428 <SystemInit+0x6c>)
{
 80083c4:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80083c6:	f8d1 4088 	ldr.w	r4, [r1, #136]	; 0x88
 80083ca:	f444 0470 	orr.w	r4, r4, #15728640	; 0xf00000
 80083ce:	f8c1 4088 	str.w	r4, [r1, #136]	; 0x88
  RCC->CR |= 0x00000001U;
 80083d2:	681c      	ldr	r4, [r3, #0]
 80083d4:	f044 0401 	orr.w	r4, r4, #1
 80083d8:	601c      	str	r4, [r3, #0]
  RCC->CFGR &= 0xF87FC00CU;
 80083da:	685c      	ldr	r4, [r3, #4]
 80083dc:	4022      	ands	r2, r4
 80083de:	605a      	str	r2, [r3, #4]
  RCC->CR &= 0xFEF6FFFFU;
 80083e0:	681a      	ldr	r2, [r3, #0]
 80083e2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80083e6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80083ea:	601a      	str	r2, [r3, #0]
  RCC->CR &= 0xFFFBFFFFU;
 80083ec:	681a      	ldr	r2, [r3, #0]
 80083ee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80083f2:	601a      	str	r2, [r3, #0]
  RCC->CFGR &= 0xFF80FFFFU;
 80083f4:	685a      	ldr	r2, [r3, #4]
 80083f6:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80083fa:	605a      	str	r2, [r3, #4]
  RCC->CFGR2 &= 0xFFFFFFF0U;
 80083fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083fe:	f022 020f 	bic.w	r2, r2, #15
 8008402:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC->CFGR3 &= 0xFF00FCCCU;
 8008404:	6b1a      	ldr	r2, [r3, #48]	; 0x30

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 8008406:	2400      	movs	r4, #0
  RCC->CFGR3 &= 0xFF00FCCCU;
 8008408:	4010      	ands	r0, r2

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800840a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  RCC->CFGR3 &= 0xFF00FCCCU;
 800840e:	6318      	str	r0, [r3, #48]	; 0x30
  RCC->CIR = 0x00000000U;
 8008410:	609c      	str	r4, [r3, #8]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008412:	608a      	str	r2, [r1, #8]
#endif
}
 8008414:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008418:	4770      	bx	lr
 800841a:	bf00      	nop
 800841c:	e000ed00 	.word	0xe000ed00
 8008420:	40021000 	.word	0x40021000
 8008424:	f87fc00c 	.word	0xf87fc00c
 8008428:	ff00fccc 	.word	0xff00fccc

0800842c <MX_TIM1_Init>:
TIM_HandleTypeDef htim16;
TIM_HandleTypeDef htim17;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800842c:	b570      	push	{r4, r5, r6, lr}

  htim1.Instance = TIM1;
 800842e:	4c6f      	ldr	r4, [pc, #444]	; (80085ec <MX_TIM1_Init+0x1c0>)
 8008430:	4b6f      	ldr	r3, [pc, #444]	; (80085f0 <MX_TIM1_Init+0x1c4>)
 8008432:	6023      	str	r3, [r4, #0]
{
 8008434:	b086      	sub	sp, #24
  htim1.Init.Prescaler = 8;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008436:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 8;
 8008438:	2108      	movs	r1, #8
  htim1.Init.Period = 999;
 800843a:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800843e:	4620      	mov	r0, r4
  htim1.Init.Prescaler = 8;
 8008440:	6061      	str	r1, [r4, #4]
  htim1.Init.Period = 999;
 8008442:	60e2      	str	r2, [r4, #12]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008444:	60a3      	str	r3, [r4, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008446:	6123      	str	r3, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8008448:	6163      	str	r3, [r4, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800844a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800844c:	f7fa fc5e 	bl	8002d0c <HAL_TIM_PWM_Init>
 8008450:	2800      	cmp	r0, #0
 8008452:	d175      	bne.n	8008540 <MX_TIM1_Init+0x114>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008454:	4b67      	ldr	r3, [pc, #412]	; (80085f4 <MX_TIM1_Init+0x1c8>)
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008456:	4865      	ldr	r0, [pc, #404]	; (80085ec <MX_TIM1_Init+0x1c0>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008458:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800845a:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800845c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800845e:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008460:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8008462:	f7fb f8b9 	bl	80035d8 <HAL_TIMEx_MasterConfigSynchronization>
 8008466:	2800      	cmp	r0, #0
 8008468:	d165      	bne.n	8008536 <MX_TIM1_Init+0x10a>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800846a:	4b63      	ldr	r3, [pc, #396]	; (80085f8 <MX_TIM1_Init+0x1cc>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800846c:	485f      	ldr	r0, [pc, #380]	; (80085ec <MX_TIM1_Init+0x1c0>)
  sConfigOC.Pulse = 0;
 800846e:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008470:	2660      	movs	r6, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008472:	4619      	mov	r1, r3
 8008474:	462a      	mov	r2, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008476:	601e      	str	r6, [r3, #0]
  sConfigOC.Pulse = 0;
 8008478:	605d      	str	r5, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800847a:	609d      	str	r5, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800847c:	60dd      	str	r5, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800847e:	611d      	str	r5, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008480:	615d      	str	r5, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008482:	619d      	str	r5, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008484:	f7fa ffb2 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 8008488:	2800      	cmp	r0, #0
 800848a:	d14f      	bne.n	800852c <MX_TIM1_Init+0x100>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800848c:	2204      	movs	r2, #4
 800848e:	495a      	ldr	r1, [pc, #360]	; (80085f8 <MX_TIM1_Init+0x1cc>)
 8008490:	4856      	ldr	r0, [pc, #344]	; (80085ec <MX_TIM1_Init+0x1c0>)
 8008492:	f7fa ffab 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 8008496:	2800      	cmp	r0, #0
 8008498:	d143      	bne.n	8008522 <MX_TIM1_Init+0xf6>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800849a:	2208      	movs	r2, #8
 800849c:	4956      	ldr	r1, [pc, #344]	; (80085f8 <MX_TIM1_Init+0x1cc>)
 800849e:	4853      	ldr	r0, [pc, #332]	; (80085ec <MX_TIM1_Init+0x1c0>)
 80084a0:	f7fa ffa4 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 80084a4:	2800      	cmp	r0, #0
 80084a6:	d137      	bne.n	8008518 <MX_TIM1_Init+0xec>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80084a8:	220c      	movs	r2, #12
 80084aa:	4953      	ldr	r1, [pc, #332]	; (80085f8 <MX_TIM1_Init+0x1cc>)
 80084ac:	484f      	ldr	r0, [pc, #316]	; (80085ec <MX_TIM1_Init+0x1c0>)
 80084ae:	f7fa ff9d 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 80084b2:	2800      	cmp	r0, #0
 80084b4:	d12b      	bne.n	800850e <MX_TIM1_Init+0xe2>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80084b6:	4b51      	ldr	r3, [pc, #324]	; (80085fc <MX_TIM1_Init+0x1d0>)
  sBreakDeadTimeConfig.BreakFilter = 0;
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  sBreakDeadTimeConfig.Break2Filter = 0;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80084b8:	484c      	ldr	r0, [pc, #304]	; (80085ec <MX_TIM1_Init+0x1c0>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80084ba:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80084bc:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80084c0:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80084c4:	4619      	mov	r1, r3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80084c6:	615e      	str	r6, [r3, #20]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80084c8:	621d      	str	r5, [r3, #32]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80084ca:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80084cc:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80084ce:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80084d0:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80084d2:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80084d4:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80084d6:	61da      	str	r2, [r3, #28]
  sBreakDeadTimeConfig.Break2Filter = 0;
 80084d8:	625a      	str	r2, [r3, #36]	; 0x24
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80084da:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80084dc:	f7fb f8a6 	bl	800362c <HAL_TIMEx_ConfigBreakDeadTime>
 80084e0:	b118      	cbz	r0, 80084ea <MX_TIM1_Init+0xbe>
  {
    _Error_Handler(__FILE__, __LINE__);
 80084e2:	2181      	movs	r1, #129	; 0x81
 80084e4:	4846      	ldr	r0, [pc, #280]	; (8008600 <MX_TIM1_Init+0x1d4>)
 80084e6:	f7fe fe7b 	bl	80071e0 <_Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM1)
 80084ea:	6823      	ldr	r3, [r4, #0]
 80084ec:	4a40      	ldr	r2, [pc, #256]	; (80085f0 <MX_TIM1_Init+0x1c4>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d03a      	beq.n	8008568 <MX_TIM1_Init+0x13c>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM2)
 80084f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80084f6:	d05f      	beq.n	80085b8 <MX_TIM1_Init+0x18c>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM15)
 80084f8:	4a42      	ldr	r2, [pc, #264]	; (8008604 <MX_TIM1_Init+0x1d8>)
 80084fa:	4293      	cmp	r3, r2
 80084fc:	d069      	beq.n	80085d2 <MX_TIM1_Init+0x1a6>

  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM16)
 80084fe:	4a42      	ldr	r2, [pc, #264]	; (8008608 <MX_TIM1_Init+0x1dc>)
 8008500:	4293      	cmp	r3, r2
 8008502:	d06e      	beq.n	80085e2 <MX_TIM1_Init+0x1b6>

  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM17)
 8008504:	4a41      	ldr	r2, [pc, #260]	; (800860c <MX_TIM1_Init+0x1e0>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d01f      	beq.n	800854a <MX_TIM1_Init+0x11e>
}
 800850a:	b006      	add	sp, #24
 800850c:	bd70      	pop	{r4, r5, r6, pc}
    _Error_Handler(__FILE__, __LINE__);
 800850e:	2171      	movs	r1, #113	; 0x71
 8008510:	483b      	ldr	r0, [pc, #236]	; (8008600 <MX_TIM1_Init+0x1d4>)
 8008512:	f7fe fe65 	bl	80071e0 <_Error_Handler>
 8008516:	e7ce      	b.n	80084b6 <MX_TIM1_Init+0x8a>
    _Error_Handler(__FILE__, __LINE__);
 8008518:	216c      	movs	r1, #108	; 0x6c
 800851a:	4839      	ldr	r0, [pc, #228]	; (8008600 <MX_TIM1_Init+0x1d4>)
 800851c:	f7fe fe60 	bl	80071e0 <_Error_Handler>
 8008520:	e7c2      	b.n	80084a8 <MX_TIM1_Init+0x7c>
    _Error_Handler(__FILE__, __LINE__);
 8008522:	2167      	movs	r1, #103	; 0x67
 8008524:	4836      	ldr	r0, [pc, #216]	; (8008600 <MX_TIM1_Init+0x1d4>)
 8008526:	f7fe fe5b 	bl	80071e0 <_Error_Handler>
 800852a:	e7b6      	b.n	800849a <MX_TIM1_Init+0x6e>
    _Error_Handler(__FILE__, __LINE__);
 800852c:	2162      	movs	r1, #98	; 0x62
 800852e:	4834      	ldr	r0, [pc, #208]	; (8008600 <MX_TIM1_Init+0x1d4>)
 8008530:	f7fe fe56 	bl	80071e0 <_Error_Handler>
 8008534:	e7aa      	b.n	800848c <MX_TIM1_Init+0x60>
    _Error_Handler(__FILE__, __LINE__);
 8008536:	2156      	movs	r1, #86	; 0x56
 8008538:	4831      	ldr	r0, [pc, #196]	; (8008600 <MX_TIM1_Init+0x1d4>)
 800853a:	f7fe fe51 	bl	80071e0 <_Error_Handler>
 800853e:	e794      	b.n	800846a <MX_TIM1_Init+0x3e>
    _Error_Handler(__FILE__, __LINE__);
 8008540:	214e      	movs	r1, #78	; 0x4e
 8008542:	482f      	ldr	r0, [pc, #188]	; (8008600 <MX_TIM1_Init+0x1d4>)
 8008544:	f7fe fe4c 	bl	80071e0 <_Error_Handler>
 8008548:	e784      	b.n	8008454 <MX_TIM1_Init+0x28>
  /* USER CODE END TIM17_MspPostInit 0 */
  
    /**TIM17 GPIO Configuration    
    PB5     ------> TIM17_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800854a:	2520      	movs	r5, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800854c:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800854e:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8008550:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008552:	482f      	ldr	r0, [pc, #188]	; (8008610 <MX_TIM1_Init+0x1e4>)
 8008554:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8008556:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008558:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800855a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800855c:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 800855e:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008560:	f7f9 f98a 	bl	8001878 <HAL_GPIO_Init>
}
 8008564:	b006      	add	sp, #24
 8008566:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008568:	2400      	movs	r4, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800856a:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800856c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 800856e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008572:	4828      	ldr	r0, [pc, #160]	; (8008614 <MX_TIM1_Init+0x1e8>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8008574:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008576:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8008578:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800857a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800857c:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800857e:	f7f9 f97b 	bl	8001878 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008582:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008584:	f44f 7280 	mov.w	r2, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008588:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800858a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800858e:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008590:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008592:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008594:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008596:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008598:	f7f9 f96e 	bl	8001878 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800859c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 80085a0:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80085a2:	a901      	add	r1, sp, #4
 80085a4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085a8:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085aa:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80085ac:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80085ae:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 80085b0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80085b2:	f7f9 f961 	bl	8001878 <HAL_GPIO_Init>
 80085b6:	e7a8      	b.n	800850a <MX_TIM1_Init+0xde>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085b8:	2202      	movs	r2, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085ba:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80085bc:	2418      	movs	r4, #24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80085be:	a901      	add	r1, sp, #4
 80085c0:	4815      	ldr	r0, [pc, #84]	; (8008618 <MX_TIM1_Init+0x1ec>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80085c2:	9401      	str	r4, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085c4:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 80085c6:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085c8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80085ca:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80085cc:	f7f9 f954 	bl	8001878 <HAL_GPIO_Init>
 80085d0:	e79b      	b.n	800850a <MX_TIM1_Init+0xde>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80085d2:	f44f 6580 	mov.w	r5, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085d6:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085d8:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 80085da:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80085dc:	a901      	add	r1, sp, #4
 80085de:	480f      	ldr	r0, [pc, #60]	; (800861c <MX_TIM1_Init+0x1f0>)
 80085e0:	e7b9      	b.n	8008556 <MX_TIM1_Init+0x12a>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80085e2:	2510      	movs	r5, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80085e4:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80085e6:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 80085e8:	2201      	movs	r2, #1
 80085ea:	e7b2      	b.n	8008552 <MX_TIM1_Init+0x126>
 80085ec:	20000750 	.word	0x20000750
 80085f0:	40012c00 	.word	0x40012c00
 80085f4:	2000011c 	.word	0x2000011c
 80085f8:	200001a4 	.word	0x200001a4
 80085fc:	200001c4 	.word	0x200001c4
 8008600:	0800b044 	.word	0x0800b044
 8008604:	40014000 	.word	0x40014000
 8008608:	40014400 	.word	0x40014400
 800860c:	40014800 	.word	0x40014800
 8008610:	48000400 	.word	0x48000400
 8008614:	48001000 	.word	0x48001000
 8008618:	48000c00 	.word	0x48000c00
 800861c:	48001400 	.word	0x48001400

08008620 <MX_TIM2_Init>:
{
 8008620:	b570      	push	{r4, r5, r6, lr}
  htim2.Instance = TIM2;
 8008622:	4c53      	ldr	r4, [pc, #332]	; (8008770 <MX_TIM2_Init+0x150>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008624:	2300      	movs	r3, #0
{
 8008626:	b086      	sub	sp, #24
  htim2.Instance = TIM2;
 8008628:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 4;
 800862c:	2104      	movs	r1, #4
  htim2.Init.Period = 999;
 800862e:	f240 32e7 	movw	r2, #999	; 0x3e7
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8008632:	4620      	mov	r0, r4
  htim2.Instance = TIM2;
 8008634:	6025      	str	r5, [r4, #0]
  htim2.Init.Prescaler = 4;
 8008636:	6061      	str	r1, [r4, #4]
  htim2.Init.Period = 999;
 8008638:	60e2      	str	r2, [r4, #12]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800863a:	60a3      	str	r3, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800863c:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800863e:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8008640:	f7fa fb64 	bl	8002d0c <HAL_TIM_PWM_Init>
 8008644:	2800      	cmp	r0, #0
 8008646:	d13c      	bne.n	80086c2 <MX_TIM2_Init+0xa2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008648:	4b4a      	ldr	r3, [pc, #296]	; (8008774 <MX_TIM2_Init+0x154>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800864a:	4849      	ldr	r0, [pc, #292]	; (8008770 <MX_TIM2_Init+0x150>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800864c:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800864e:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008650:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008652:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8008654:	f7fa ffc0 	bl	80035d8 <HAL_TIMEx_MasterConfigSynchronization>
 8008658:	2800      	cmp	r0, #0
 800865a:	d12d      	bne.n	80086b8 <MX_TIM2_Init+0x98>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800865c:	4b46      	ldr	r3, [pc, #280]	; (8008778 <MX_TIM2_Init+0x158>)
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800865e:	4844      	ldr	r0, [pc, #272]	; (8008770 <MX_TIM2_Init+0x150>)
  sConfigOC.Pulse = 0;
 8008660:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008662:	2660      	movs	r6, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008664:	4619      	mov	r1, r3
 8008666:	462a      	mov	r2, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008668:	601e      	str	r6, [r3, #0]
  sConfigOC.Pulse = 0;
 800866a:	605d      	str	r5, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800866c:	609d      	str	r5, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800866e:	611d      	str	r5, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008670:	f7fa febc 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 8008674:	b9d8      	cbnz	r0, 80086ae <MX_TIM2_Init+0x8e>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8008676:	2204      	movs	r2, #4
 8008678:	493f      	ldr	r1, [pc, #252]	; (8008778 <MX_TIM2_Init+0x158>)
 800867a:	483d      	ldr	r0, [pc, #244]	; (8008770 <MX_TIM2_Init+0x150>)
 800867c:	f7fa feb6 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 8008680:	b118      	cbz	r0, 800868a <MX_TIM2_Init+0x6a>
    _Error_Handler(__FILE__, __LINE__);
 8008682:	21a8      	movs	r1, #168	; 0xa8
 8008684:	483d      	ldr	r0, [pc, #244]	; (800877c <MX_TIM2_Init+0x15c>)
 8008686:	f7fe fdab 	bl	80071e0 <_Error_Handler>
  if(timHandle->Instance==TIM1)
 800868a:	6823      	ldr	r3, [r4, #0]
 800868c:	4a3c      	ldr	r2, [pc, #240]	; (8008780 <MX_TIM2_Init+0x160>)
 800868e:	4293      	cmp	r3, r2
 8008690:	d02b      	beq.n	80086ea <MX_TIM2_Init+0xca>
  else if(timHandle->Instance==TIM2)
 8008692:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008696:	d050      	beq.n	800873a <MX_TIM2_Init+0x11a>
  else if(timHandle->Instance==TIM15)
 8008698:	4a3a      	ldr	r2, [pc, #232]	; (8008784 <MX_TIM2_Init+0x164>)
 800869a:	4293      	cmp	r3, r2
 800869c:	d05a      	beq.n	8008754 <MX_TIM2_Init+0x134>
  else if(timHandle->Instance==TIM16)
 800869e:	4a3a      	ldr	r2, [pc, #232]	; (8008788 <MX_TIM2_Init+0x168>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d05f      	beq.n	8008764 <MX_TIM2_Init+0x144>
  else if(timHandle->Instance==TIM17)
 80086a4:	4a39      	ldr	r2, [pc, #228]	; (800878c <MX_TIM2_Init+0x16c>)
 80086a6:	4293      	cmp	r3, r2
 80086a8:	d010      	beq.n	80086cc <MX_TIM2_Init+0xac>
}
 80086aa:	b006      	add	sp, #24
 80086ac:	bd70      	pop	{r4, r5, r6, pc}
    _Error_Handler(__FILE__, __LINE__);
 80086ae:	21a3      	movs	r1, #163	; 0xa3
 80086b0:	4832      	ldr	r0, [pc, #200]	; (800877c <MX_TIM2_Init+0x15c>)
 80086b2:	f7fe fd95 	bl	80071e0 <_Error_Handler>
 80086b6:	e7de      	b.n	8008676 <MX_TIM2_Init+0x56>
    _Error_Handler(__FILE__, __LINE__);
 80086b8:	219a      	movs	r1, #154	; 0x9a
 80086ba:	4830      	ldr	r0, [pc, #192]	; (800877c <MX_TIM2_Init+0x15c>)
 80086bc:	f7fe fd90 	bl	80071e0 <_Error_Handler>
 80086c0:	e7cc      	b.n	800865c <MX_TIM2_Init+0x3c>
    _Error_Handler(__FILE__, __LINE__);
 80086c2:	2193      	movs	r1, #147	; 0x93
 80086c4:	482d      	ldr	r0, [pc, #180]	; (800877c <MX_TIM2_Init+0x15c>)
 80086c6:	f7fe fd8b 	bl	80071e0 <_Error_Handler>
 80086ca:	e7bd      	b.n	8008648 <MX_TIM2_Init+0x28>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80086cc:	2520      	movs	r5, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086ce:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086d0:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 80086d2:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80086d4:	482e      	ldr	r0, [pc, #184]	; (8008790 <MX_TIM2_Init+0x170>)
 80086d6:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80086d8:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086da:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086dc:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80086de:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 80086e0:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80086e2:	f7f9 f8c9 	bl	8001878 <HAL_GPIO_Init>
}
 80086e6:	b006      	add	sp, #24
 80086e8:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086ea:	2400      	movs	r4, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086ec:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80086ee:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80086f0:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80086f4:	4827      	ldr	r0, [pc, #156]	; (8008794 <MX_TIM2_Init+0x174>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 80086f6:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80086f8:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80086fa:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80086fc:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80086fe:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008700:	f7f9 f8ba 	bl	8001878 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008704:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008706:	f44f 7280 	mov.w	r2, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800870a:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800870c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008710:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008712:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008714:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008716:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008718:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800871a:	f7f9 f8ad 	bl	8001878 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800871e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8008722:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008724:	a901      	add	r1, sp, #4
 8008726:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800872a:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800872c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800872e:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8008730:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8008732:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008734:	f7f9 f8a0 	bl	8001878 <HAL_GPIO_Init>
 8008738:	e7b7      	b.n	80086aa <MX_TIM2_Init+0x8a>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800873a:	2202      	movs	r2, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800873c:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 800873e:	2418      	movs	r4, #24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008740:	a901      	add	r1, sp, #4
 8008742:	4815      	ldr	r0, [pc, #84]	; (8008798 <MX_TIM2_Init+0x178>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8008744:	9401      	str	r4, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008746:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8008748:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800874a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800874c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800874e:	f7f9 f893 	bl	8001878 <HAL_GPIO_Init>
 8008752:	e7aa      	b.n	80086aa <MX_TIM2_Init+0x8a>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8008754:	f44f 6580 	mov.w	r5, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008758:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800875a:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 800875c:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 800875e:	a901      	add	r1, sp, #4
 8008760:	480e      	ldr	r0, [pc, #56]	; (800879c <MX_TIM2_Init+0x17c>)
 8008762:	e7b9      	b.n	80086d8 <MX_TIM2_Init+0xb8>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8008764:	2510      	movs	r5, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008766:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008768:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 800876a:	2201      	movs	r2, #1
 800876c:	e7b2      	b.n	80086d4 <MX_TIM2_Init+0xb4>
 800876e:	bf00      	nop
 8008770:	20000790 	.word	0x20000790
 8008774:	2000011c 	.word	0x2000011c
 8008778:	200001a4 	.word	0x200001a4
 800877c:	0800b044 	.word	0x0800b044
 8008780:	40012c00 	.word	0x40012c00
 8008784:	40014000 	.word	0x40014000
 8008788:	40014400 	.word	0x40014400
 800878c:	40014800 	.word	0x40014800
 8008790:	48000400 	.word	0x48000400
 8008794:	48001000 	.word	0x48001000
 8008798:	48000c00 	.word	0x48000c00
 800879c:	48001400 	.word	0x48001400

080087a0 <MX_TIM3_Init>:
{
 80087a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80087a2:	4b18      	ldr	r3, [pc, #96]	; (8008804 <MX_TIM3_Init+0x64>)
  htim3.Instance = TIM3;
 80087a4:	4c18      	ldr	r4, [pc, #96]	; (8008808 <MX_TIM3_Init+0x68>)
 80087a6:	4a19      	ldr	r2, [pc, #100]	; (800880c <MX_TIM3_Init+0x6c>)
 80087a8:	6022      	str	r2, [r4, #0]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80087aa:	2501      	movs	r5, #1
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80087ac:	2200      	movs	r2, #0
  htim3.Init.Prescaler = 4;
 80087ae:	2704      	movs	r7, #4
  htim3.Init.Period = 60000;
 80087b0:	f64e 2660 	movw	r6, #60000	; 0xea60
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80087b4:	4620      	mov	r0, r4
 80087b6:	4619      	mov	r1, r3
  htim3.Init.Prescaler = 4;
 80087b8:	6067      	str	r7, [r4, #4]
  htim3.Init.Period = 60000;
 80087ba:	60e6      	str	r6, [r4, #12]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80087bc:	60a2      	str	r2, [r4, #8]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80087be:	6122      	str	r2, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80087c0:	61a2      	str	r2, [r4, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80087c2:	605a      	str	r2, [r3, #4]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80087c4:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 80087c6:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80087c8:	615a      	str	r2, [r3, #20]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80087ca:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 80087cc:	621a      	str	r2, [r3, #32]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80087ce:	601d      	str	r5, [r3, #0]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80087d0:	609d      	str	r5, [r3, #8]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80087d2:	619d      	str	r5, [r3, #24]
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80087d4:	f7fa fb60 	bl	8002e98 <HAL_TIM_Encoder_Init>
 80087d8:	b978      	cbnz	r0, 80087fa <MX_TIM3_Init+0x5a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80087da:	4b0d      	ldr	r3, [pc, #52]	; (8008810 <MX_TIM3_Init+0x70>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80087dc:	480a      	ldr	r0, [pc, #40]	; (8008808 <MX_TIM3_Init+0x68>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80087de:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80087e0:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80087e2:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80087e4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80087e6:	f7fa fef7 	bl	80035d8 <HAL_TIMEx_MasterConfigSynchronization>
 80087ea:	b900      	cbnz	r0, 80087ee <MX_TIM3_Init+0x4e>
 80087ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    _Error_Handler(__FILE__, __LINE__);
 80087ee:	21ca      	movs	r1, #202	; 0xca
 80087f0:	4808      	ldr	r0, [pc, #32]	; (8008814 <MX_TIM3_Init+0x74>)
}
 80087f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    _Error_Handler(__FILE__, __LINE__);
 80087f6:	f7fe bcf3 	b.w	80071e0 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 80087fa:	21c3      	movs	r1, #195	; 0xc3
 80087fc:	4805      	ldr	r0, [pc, #20]	; (8008814 <MX_TIM3_Init+0x74>)
 80087fe:	f7fe fcef 	bl	80071e0 <_Error_Handler>
 8008802:	e7ea      	b.n	80087da <MX_TIM3_Init+0x3a>
 8008804:	2000025c 	.word	0x2000025c
 8008808:	200006d0 	.word	0x200006d0
 800880c:	40000400 	.word	0x40000400
 8008810:	2000011c 	.word	0x2000011c
 8008814:	0800b044 	.word	0x0800b044

08008818 <MX_TIM4_Init>:
{
 8008818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800881a:	4b18      	ldr	r3, [pc, #96]	; (800887c <MX_TIM4_Init+0x64>)
  htim4.Instance = TIM4;
 800881c:	4c18      	ldr	r4, [pc, #96]	; (8008880 <MX_TIM4_Init+0x68>)
 800881e:	4a19      	ldr	r2, [pc, #100]	; (8008884 <MX_TIM4_Init+0x6c>)
 8008820:	6022      	str	r2, [r4, #0]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8008822:	2501      	movs	r5, #1
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008824:	2200      	movs	r2, #0
  htim4.Init.Prescaler = 4;
 8008826:	2704      	movs	r7, #4
  htim4.Init.Period = 60000;
 8008828:	f64e 2660 	movw	r6, #60000	; 0xea60
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800882c:	4620      	mov	r0, r4
 800882e:	4619      	mov	r1, r3
  htim4.Init.Prescaler = 4;
 8008830:	6067      	str	r7, [r4, #4]
  htim4.Init.Period = 60000;
 8008832:	60e6      	str	r6, [r4, #12]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008834:	60a2      	str	r2, [r4, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008836:	6122      	str	r2, [r4, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008838:	61a2      	str	r2, [r4, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800883a:	605a      	str	r2, [r3, #4]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800883c:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 800883e:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008840:	615a      	str	r2, [r3, #20]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008842:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 8008844:	621a      	str	r2, [r3, #32]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8008846:	601d      	str	r5, [r3, #0]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8008848:	609d      	str	r5, [r3, #8]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800884a:	619d      	str	r5, [r3, #24]
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800884c:	f7fa fb24 	bl	8002e98 <HAL_TIM_Encoder_Init>
 8008850:	b978      	cbnz	r0, 8008872 <MX_TIM4_Init+0x5a>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008852:	4b0d      	ldr	r3, [pc, #52]	; (8008888 <MX_TIM4_Init+0x70>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008854:	480a      	ldr	r0, [pc, #40]	; (8008880 <MX_TIM4_Init+0x68>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008856:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8008858:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800885a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800885c:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800885e:	f7fa febb 	bl	80035d8 <HAL_TIMEx_MasterConfigSynchronization>
 8008862:	b900      	cbnz	r0, 8008866 <MX_TIM4_Init+0x4e>
 8008864:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    _Error_Handler(__FILE__, __LINE__);
 8008866:	21ea      	movs	r1, #234	; 0xea
 8008868:	4808      	ldr	r0, [pc, #32]	; (800888c <MX_TIM4_Init+0x74>)
}
 800886a:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    _Error_Handler(__FILE__, __LINE__);
 800886e:	f7fe bcb7 	b.w	80071e0 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 8008872:	21e3      	movs	r1, #227	; 0xe3
 8008874:	4805      	ldr	r0, [pc, #20]	; (800888c <MX_TIM4_Init+0x74>)
 8008876:	f7fe fcb3 	bl	80071e0 <_Error_Handler>
 800887a:	e7ea      	b.n	8008852 <MX_TIM4_Init+0x3a>
 800887c:	2000025c 	.word	0x2000025c
 8008880:	20000610 	.word	0x20000610
 8008884:	40000800 	.word	0x40000800
 8008888:	2000011c 	.word	0x2000011c
 800888c:	0800b044 	.word	0x0800b044

08008890 <MX_TIM6_Init>:
  htim6.Instance = TIM6;
 8008890:	4b12      	ldr	r3, [pc, #72]	; (80088dc <MX_TIM6_Init+0x4c>)
 8008892:	4a13      	ldr	r2, [pc, #76]	; (80088e0 <MX_TIM6_Init+0x50>)
{
 8008894:	b510      	push	{r4, lr}
  htim6.Init.Period = 999;
 8008896:	f240 31e7 	movw	r1, #999	; 0x3e7
  htim6.Instance = TIM6;
 800889a:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 36;
 800889c:	2424      	movs	r4, #36	; 0x24
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800889e:	2200      	movs	r2, #0
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80088a0:	4618      	mov	r0, r3
  htim6.Init.Prescaler = 36;
 80088a2:	605c      	str	r4, [r3, #4]
  htim6.Init.Period = 999;
 80088a4:	60d9      	str	r1, [r3, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80088a6:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80088a8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80088aa:	f7fa f999 	bl	8002be0 <HAL_TIM_Base_Init>
 80088ae:	b980      	cbnz	r0, 80088d2 <MX_TIM6_Init+0x42>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80088b0:	4b0c      	ldr	r3, [pc, #48]	; (80088e4 <MX_TIM6_Init+0x54>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80088b2:	480a      	ldr	r0, [pc, #40]	; (80088dc <MX_TIM6_Init+0x4c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80088b4:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80088b6:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80088b8:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80088ba:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80088bc:	f7fa fe8c 	bl	80035d8 <HAL_TIMEx_MasterConfigSynchronization>
 80088c0:	b900      	cbnz	r0, 80088c4 <MX_TIM6_Init+0x34>
 80088c2:	bd10      	pop	{r4, pc}
    _Error_Handler(__FILE__, __LINE__);
 80088c4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80088c8:	4807      	ldr	r0, [pc, #28]	; (80088e8 <MX_TIM6_Init+0x58>)
}
 80088ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    _Error_Handler(__FILE__, __LINE__);
 80088ce:	f7fe bc87 	b.w	80071e0 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 80088d2:	21f9      	movs	r1, #249	; 0xf9
 80088d4:	4804      	ldr	r0, [pc, #16]	; (80088e8 <MX_TIM6_Init+0x58>)
 80088d6:	f7fe fc83 	bl	80071e0 <_Error_Handler>
 80088da:	e7e9      	b.n	80088b0 <MX_TIM6_Init+0x20>
 80088dc:	20000710 	.word	0x20000710
 80088e0:	40001000 	.word	0x40001000
 80088e4:	2000011c 	.word	0x2000011c
 80088e8:	0800b044 	.word	0x0800b044

080088ec <MX_TIM8_Init>:
{
 80088ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80088ee:	4b1a      	ldr	r3, [pc, #104]	; (8008958 <MX_TIM8_Init+0x6c>)
  htim8.Instance = TIM8;
 80088f0:	4c1a      	ldr	r4, [pc, #104]	; (800895c <MX_TIM8_Init+0x70>)
 80088f2:	4a1b      	ldr	r2, [pc, #108]	; (8008960 <MX_TIM8_Init+0x74>)
 80088f4:	6022      	str	r2, [r4, #0]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80088f6:	2501      	movs	r5, #1
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80088f8:	2200      	movs	r2, #0
  htim8.Init.Prescaler = 4;
 80088fa:	2704      	movs	r7, #4
  htim8.Init.Period = 60000;
 80088fc:	f64e 2660 	movw	r6, #60000	; 0xea60
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8008900:	4620      	mov	r0, r4
 8008902:	4619      	mov	r1, r3
  htim8.Init.Prescaler = 4;
 8008904:	6067      	str	r7, [r4, #4]
  htim8.Init.Period = 60000;
 8008906:	60e6      	str	r6, [r4, #12]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008908:	60a2      	str	r2, [r4, #8]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800890a:	6122      	str	r2, [r4, #16]
  htim8.Init.RepetitionCounter = 0;
 800890c:	6162      	str	r2, [r4, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800890e:	61a2      	str	r2, [r4, #24]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8008910:	605a      	str	r2, [r3, #4]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8008912:	60da      	str	r2, [r3, #12]
  sConfig.IC1Filter = 0;
 8008914:	611a      	str	r2, [r3, #16]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8008916:	615a      	str	r2, [r3, #20]
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8008918:	61da      	str	r2, [r3, #28]
  sConfig.IC2Filter = 0;
 800891a:	621a      	str	r2, [r3, #32]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800891c:	601d      	str	r5, [r3, #0]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800891e:	609d      	str	r5, [r3, #8]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8008920:	619d      	str	r5, [r3, #24]
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8008922:	f7fa fab9 	bl	8002e98 <HAL_TIM_Encoder_Init>
 8008926:	b988      	cbnz	r0, 800894c <MX_TIM8_Init+0x60>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008928:	4b0e      	ldr	r3, [pc, #56]	; (8008964 <MX_TIM8_Init+0x78>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800892a:	480c      	ldr	r0, [pc, #48]	; (800895c <MX_TIM8_Init+0x70>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800892c:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800892e:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008930:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8008932:	605a      	str	r2, [r3, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008934:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8008936:	f7fa fe4f 	bl	80035d8 <HAL_TIMEx_MasterConfigSynchronization>
 800893a:	b900      	cbnz	r0, 800893e <MX_TIM8_Init+0x52>
 800893c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    _Error_Handler(__FILE__, __LINE__);
 800893e:	f44f 7191 	mov.w	r1, #290	; 0x122
 8008942:	4809      	ldr	r0, [pc, #36]	; (8008968 <MX_TIM8_Init+0x7c>)
}
 8008944:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    _Error_Handler(__FILE__, __LINE__);
 8008948:	f7fe bc4a 	b.w	80071e0 <_Error_Handler>
    _Error_Handler(__FILE__, __LINE__);
 800894c:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8008950:	4805      	ldr	r0, [pc, #20]	; (8008968 <MX_TIM8_Init+0x7c>)
 8008952:	f7fe fc45 	bl	80071e0 <_Error_Handler>
 8008956:	e7e7      	b.n	8008928 <MX_TIM8_Init+0x3c>
 8008958:	2000025c 	.word	0x2000025c
 800895c:	200005d0 	.word	0x200005d0
 8008960:	40013400 	.word	0x40013400
 8008964:	2000011c 	.word	0x2000011c
 8008968:	0800b044 	.word	0x0800b044

0800896c <MX_TIM15_Init>:
{
 800896c:	b570      	push	{r4, r5, r6, lr}
  htim15.Instance = TIM15;
 800896e:	4c5c      	ldr	r4, [pc, #368]	; (8008ae0 <MX_TIM15_Init+0x174>)
 8008970:	4b5c      	ldr	r3, [pc, #368]	; (8008ae4 <MX_TIM15_Init+0x178>)
 8008972:	6023      	str	r3, [r4, #0]
{
 8008974:	b086      	sub	sp, #24
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008976:	2300      	movs	r3, #0
  htim15.Init.Prescaler = 144;
 8008978:	2190      	movs	r1, #144	; 0x90
  htim15.Init.Period = 9999;
 800897a:	f242 720f 	movw	r2, #9999	; 0x270f
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800897e:	4620      	mov	r0, r4
  htim15.Init.Prescaler = 144;
 8008980:	6061      	str	r1, [r4, #4]
  htim15.Init.Period = 9999;
 8008982:	60e2      	str	r2, [r4, #12]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008984:	60a3      	str	r3, [r4, #8]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008986:	6123      	str	r3, [r4, #16]
  htim15.Init.RepetitionCounter = 0;
 8008988:	6163      	str	r3, [r4, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800898a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 800898c:	f7fa f9be 	bl	8002d0c <HAL_TIM_PWM_Init>
 8008990:	2800      	cmp	r0, #0
 8008992:	d14d      	bne.n	8008a30 <MX_TIM15_Init+0xc4>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008994:	4b54      	ldr	r3, [pc, #336]	; (8008ae8 <MX_TIM15_Init+0x17c>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 8008996:	4852      	ldr	r0, [pc, #328]	; (8008ae0 <MX_TIM15_Init+0x174>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008998:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800899a:	4619      	mov	r1, r3
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800899c:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800899e:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80089a0:	f7fa fe1a 	bl	80035d8 <HAL_TIMEx_MasterConfigSynchronization>
 80089a4:	2800      	cmp	r0, #0
 80089a6:	d13d      	bne.n	8008a24 <MX_TIM15_Init+0xb8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80089a8:	4b50      	ldr	r3, [pc, #320]	; (8008aec <MX_TIM15_Init+0x180>)
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80089aa:	484d      	ldr	r0, [pc, #308]	; (8008ae0 <MX_TIM15_Init+0x174>)
  sConfigOC.Pulse = 0;
 80089ac:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80089ae:	2660      	movs	r6, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80089b0:	4619      	mov	r1, r3
 80089b2:	2204      	movs	r2, #4
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80089b4:	601e      	str	r6, [r3, #0]
  sConfigOC.Pulse = 0;
 80089b6:	605d      	str	r5, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80089b8:	609d      	str	r5, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80089ba:	60dd      	str	r5, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80089bc:	611d      	str	r5, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80089be:	615d      	str	r5, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80089c0:	619d      	str	r5, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80089c2:	f7fa fd13 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 80089c6:	bb38      	cbnz	r0, 8008a18 <MX_TIM15_Init+0xac>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80089c8:	4b49      	ldr	r3, [pc, #292]	; (8008af0 <MX_TIM15_Init+0x184>)
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80089ca:	4845      	ldr	r0, [pc, #276]	; (8008ae0 <MX_TIM15_Init+0x174>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80089cc:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80089ce:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80089d2:	4619      	mov	r1, r3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80089d4:	615d      	str	r5, [r3, #20]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80089d6:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80089d8:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80089da:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80089dc:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80089de:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80089e0:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80089e2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80089e4:	f7fa fe22 	bl	800362c <HAL_TIMEx_ConfigBreakDeadTime>
 80089e8:	b120      	cbz	r0, 80089f4 <MX_TIM15_Init+0x88>
    _Error_Handler(__FILE__, __LINE__);
 80089ea:	f240 1153 	movw	r1, #339	; 0x153
 80089ee:	4841      	ldr	r0, [pc, #260]	; (8008af4 <MX_TIM15_Init+0x188>)
 80089f0:	f7fe fbf6 	bl	80071e0 <_Error_Handler>
  if(timHandle->Instance==TIM1)
 80089f4:	6823      	ldr	r3, [r4, #0]
 80089f6:	4a40      	ldr	r2, [pc, #256]	; (8008af8 <MX_TIM15_Init+0x18c>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d02e      	beq.n	8008a5a <MX_TIM15_Init+0xee>
  else if(timHandle->Instance==TIM2)
 80089fc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008a00:	d053      	beq.n	8008aaa <MX_TIM15_Init+0x13e>
  else if(timHandle->Instance==TIM15)
 8008a02:	4a38      	ldr	r2, [pc, #224]	; (8008ae4 <MX_TIM15_Init+0x178>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d05d      	beq.n	8008ac4 <MX_TIM15_Init+0x158>
  else if(timHandle->Instance==TIM16)
 8008a08:	4a3c      	ldr	r2, [pc, #240]	; (8008afc <MX_TIM15_Init+0x190>)
 8008a0a:	4293      	cmp	r3, r2
 8008a0c:	d062      	beq.n	8008ad4 <MX_TIM15_Init+0x168>
  else if(timHandle->Instance==TIM17)
 8008a0e:	4a3c      	ldr	r2, [pc, #240]	; (8008b00 <MX_TIM15_Init+0x194>)
 8008a10:	4293      	cmp	r3, r2
 8008a12:	d013      	beq.n	8008a3c <MX_TIM15_Init+0xd0>
}
 8008a14:	b006      	add	sp, #24
 8008a16:	bd70      	pop	{r4, r5, r6, pc}
    _Error_Handler(__FILE__, __LINE__);
 8008a18:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8008a1c:	4835      	ldr	r0, [pc, #212]	; (8008af4 <MX_TIM15_Init+0x188>)
 8008a1e:	f7fe fbdf 	bl	80071e0 <_Error_Handler>
 8008a22:	e7d1      	b.n	80089c8 <MX_TIM15_Init+0x5c>
    _Error_Handler(__FILE__, __LINE__);
 8008a24:	f44f 719d 	mov.w	r1, #314	; 0x13a
 8008a28:	4832      	ldr	r0, [pc, #200]	; (8008af4 <MX_TIM15_Init+0x188>)
 8008a2a:	f7fe fbd9 	bl	80071e0 <_Error_Handler>
 8008a2e:	e7bb      	b.n	80089a8 <MX_TIM15_Init+0x3c>
    _Error_Handler(__FILE__, __LINE__);
 8008a30:	f240 1133 	movw	r1, #307	; 0x133
 8008a34:	482f      	ldr	r0, [pc, #188]	; (8008af4 <MX_TIM15_Init+0x188>)
 8008a36:	f7fe fbd3 	bl	80071e0 <_Error_Handler>
 8008a3a:	e7ab      	b.n	8008994 <MX_TIM15_Init+0x28>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8008a3c:	2520      	movs	r5, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a3e:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a40:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8008a42:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008a44:	482f      	ldr	r0, [pc, #188]	; (8008b04 <MX_TIM15_Init+0x198>)
 8008a46:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8008a48:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a4a:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a4c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a4e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8008a50:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008a52:	f7f8 ff11 	bl	8001878 <HAL_GPIO_Init>
}
 8008a56:	b006      	add	sp, #24
 8008a58:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a5a:	2400      	movs	r4, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a5c:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008a5e:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8008a60:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008a64:	4828      	ldr	r0, [pc, #160]	; (8008b08 <MX_TIM15_Init+0x19c>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8008a66:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a68:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8008a6a:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a6c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a6e:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008a70:	f7f8 ff02 	bl	8001878 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a74:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008a76:	f44f 7280 	mov.w	r2, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008a7a:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008a80:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008a82:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a84:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a86:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a88:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a8a:	f7f8 fef5 	bl	8001878 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8008a8e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8008a92:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a94:	a901      	add	r1, sp, #4
 8008a96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a9a:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a9c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008a9e:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8008aa0:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8008aa2:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008aa4:	f7f8 fee8 	bl	8001878 <HAL_GPIO_Init>
 8008aa8:	e7b4      	b.n	8008a14 <MX_TIM15_Init+0xa8>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008aaa:	2202      	movs	r2, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008aac:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8008aae:	2418      	movs	r4, #24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008ab0:	a901      	add	r1, sp, #4
 8008ab2:	4816      	ldr	r0, [pc, #88]	; (8008b0c <MX_TIM15_Init+0x1a0>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8008ab4:	9401      	str	r4, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ab6:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8008ab8:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008aba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008abc:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008abe:	f7f8 fedb 	bl	8001878 <HAL_GPIO_Init>
 8008ac2:	e7a7      	b.n	8008a14 <MX_TIM15_Init+0xa8>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8008ac4:	f44f 6580 	mov.w	r5, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ac8:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008aca:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 8008acc:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008ace:	a901      	add	r1, sp, #4
 8008ad0:	480f      	ldr	r0, [pc, #60]	; (8008b10 <MX_TIM15_Init+0x1a4>)
 8008ad2:	e7b9      	b.n	8008a48 <MX_TIM15_Init+0xdc>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8008ad4:	2510      	movs	r5, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ad6:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ad8:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8008ada:	2201      	movs	r2, #1
 8008adc:	e7b2      	b.n	8008a44 <MX_TIM15_Init+0xd8>
 8008ade:	bf00      	nop
 8008ae0:	20000650 	.word	0x20000650
 8008ae4:	40014000 	.word	0x40014000
 8008ae8:	2000011c 	.word	0x2000011c
 8008aec:	200001a4 	.word	0x200001a4
 8008af0:	200001c4 	.word	0x200001c4
 8008af4:	0800b044 	.word	0x0800b044
 8008af8:	40012c00 	.word	0x40012c00
 8008afc:	40014400 	.word	0x40014400
 8008b00:	40014800 	.word	0x40014800
 8008b04:	48000400 	.word	0x48000400
 8008b08:	48001000 	.word	0x48001000
 8008b0c:	48000c00 	.word	0x48000c00
 8008b10:	48001400 	.word	0x48001400

08008b14 <MX_TIM16_Init>:
{
 8008b14:	b570      	push	{r4, r5, r6, lr}
  htim16.Instance = TIM16;
 8008b16:	4c59      	ldr	r4, [pc, #356]	; (8008c7c <MX_TIM16_Init+0x168>)
 8008b18:	4b59      	ldr	r3, [pc, #356]	; (8008c80 <MX_TIM16_Init+0x16c>)
 8008b1a:	6023      	str	r3, [r4, #0]
{
 8008b1c:	b086      	sub	sp, #24
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008b1e:	2300      	movs	r3, #0
  htim16.Init.Prescaler = 144;
 8008b20:	2190      	movs	r1, #144	; 0x90
  htim16.Init.Period = 9999;
 8008b22:	f242 720f 	movw	r2, #9999	; 0x270f
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8008b26:	4620      	mov	r0, r4
  htim16.Init.Prescaler = 144;
 8008b28:	6061      	str	r1, [r4, #4]
  htim16.Init.Period = 9999;
 8008b2a:	60e2      	str	r2, [r4, #12]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008b2c:	60a3      	str	r3, [r4, #8]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008b2e:	6123      	str	r3, [r4, #16]
  htim16.Init.RepetitionCounter = 0;
 8008b30:	6163      	str	r3, [r4, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008b32:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8008b34:	f7fa f854 	bl	8002be0 <HAL_TIM_Base_Init>
 8008b38:	2800      	cmp	r0, #0
 8008b3a:	d148      	bne.n	8008bce <MX_TIM16_Init+0xba>
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8008b3c:	484f      	ldr	r0, [pc, #316]	; (8008c7c <MX_TIM16_Init+0x168>)
 8008b3e:	f7fa f8e5 	bl	8002d0c <HAL_TIM_PWM_Init>
 8008b42:	2800      	cmp	r0, #0
 8008b44:	d13d      	bne.n	8008bc2 <MX_TIM16_Init+0xae>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008b46:	4b4f      	ldr	r3, [pc, #316]	; (8008c84 <MX_TIM16_Init+0x170>)
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008b48:	484c      	ldr	r0, [pc, #304]	; (8008c7c <MX_TIM16_Init+0x168>)
  sConfigOC.Pulse = 0;
 8008b4a:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008b4c:	2660      	movs	r6, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008b4e:	4619      	mov	r1, r3
 8008b50:	462a      	mov	r2, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008b52:	601e      	str	r6, [r3, #0]
  sConfigOC.Pulse = 0;
 8008b54:	605d      	str	r5, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008b56:	609d      	str	r5, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008b58:	60dd      	str	r5, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008b5a:	611d      	str	r5, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008b5c:	615d      	str	r5, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008b5e:	619d      	str	r5, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008b60:	f7fa fc44 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 8008b64:	bb38      	cbnz	r0, 8008bb6 <MX_TIM16_Init+0xa2>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008b66:	4b48      	ldr	r3, [pc, #288]	; (8008c88 <MX_TIM16_Init+0x174>)
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8008b68:	4844      	ldr	r0, [pc, #272]	; (8008c7c <MX_TIM16_Init+0x168>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008b6a:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008b6c:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8008b70:	4619      	mov	r1, r3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008b72:	615d      	str	r5, [r3, #20]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008b74:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008b76:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008b78:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008b7a:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008b7c:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8008b7e:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008b80:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8008b82:	f7fa fd53 	bl	800362c <HAL_TIMEx_ConfigBreakDeadTime>
 8008b86:	b120      	cbz	r0, 8008b92 <MX_TIM16_Init+0x7e>
    _Error_Handler(__FILE__, __LINE__);
 8008b88:	f44f 71c2 	mov.w	r1, #388	; 0x184
 8008b8c:	483f      	ldr	r0, [pc, #252]	; (8008c8c <MX_TIM16_Init+0x178>)
 8008b8e:	f7fe fb27 	bl	80071e0 <_Error_Handler>
  if(timHandle->Instance==TIM1)
 8008b92:	6823      	ldr	r3, [r4, #0]
 8008b94:	4a3e      	ldr	r2, [pc, #248]	; (8008c90 <MX_TIM16_Init+0x17c>)
 8008b96:	4293      	cmp	r3, r2
 8008b98:	d02e      	beq.n	8008bf8 <MX_TIM16_Init+0xe4>
  else if(timHandle->Instance==TIM2)
 8008b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b9e:	d053      	beq.n	8008c48 <MX_TIM16_Init+0x134>
  else if(timHandle->Instance==TIM15)
 8008ba0:	4a3c      	ldr	r2, [pc, #240]	; (8008c94 <MX_TIM16_Init+0x180>)
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	d05d      	beq.n	8008c62 <MX_TIM16_Init+0x14e>
  else if(timHandle->Instance==TIM16)
 8008ba6:	4a36      	ldr	r2, [pc, #216]	; (8008c80 <MX_TIM16_Init+0x16c>)
 8008ba8:	4293      	cmp	r3, r2
 8008baa:	d062      	beq.n	8008c72 <MX_TIM16_Init+0x15e>
  else if(timHandle->Instance==TIM17)
 8008bac:	4a3a      	ldr	r2, [pc, #232]	; (8008c98 <MX_TIM16_Init+0x184>)
 8008bae:	4293      	cmp	r3, r2
 8008bb0:	d013      	beq.n	8008bda <MX_TIM16_Init+0xc6>
}
 8008bb2:	b006      	add	sp, #24
 8008bb4:	bd70      	pop	{r4, r5, r6, pc}
    _Error_Handler(__FILE__, __LINE__);
 8008bb6:	f240 1177 	movw	r1, #375	; 0x177
 8008bba:	4834      	ldr	r0, [pc, #208]	; (8008c8c <MX_TIM16_Init+0x178>)
 8008bbc:	f7fe fb10 	bl	80071e0 <_Error_Handler>
 8008bc0:	e7d1      	b.n	8008b66 <MX_TIM16_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 8008bc2:	f240 116b 	movw	r1, #363	; 0x16b
 8008bc6:	4831      	ldr	r0, [pc, #196]	; (8008c8c <MX_TIM16_Init+0x178>)
 8008bc8:	f7fe fb0a 	bl	80071e0 <_Error_Handler>
 8008bcc:	e7bb      	b.n	8008b46 <MX_TIM16_Init+0x32>
    _Error_Handler(__FILE__, __LINE__);
 8008bce:	f44f 71b3 	mov.w	r1, #358	; 0x166
 8008bd2:	482e      	ldr	r0, [pc, #184]	; (8008c8c <MX_TIM16_Init+0x178>)
 8008bd4:	f7fe fb04 	bl	80071e0 <_Error_Handler>
 8008bd8:	e7b0      	b.n	8008b3c <MX_TIM16_Init+0x28>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8008bda:	2520      	movs	r5, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008bdc:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bde:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8008be0:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008be2:	482e      	ldr	r0, [pc, #184]	; (8008c9c <MX_TIM16_Init+0x188>)
 8008be4:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8008be6:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008be8:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bea:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008bec:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8008bee:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008bf0:	f7f8 fe42 	bl	8001878 <HAL_GPIO_Init>
}
 8008bf4:	b006      	add	sp, #24
 8008bf6:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008bf8:	2400      	movs	r4, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008bfa:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008bfc:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8008bfe:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008c02:	4827      	ldr	r0, [pc, #156]	; (8008ca0 <MX_TIM16_Init+0x18c>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8008c04:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c06:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8008c08:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c0a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008c0c:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008c0e:	f7f8 fe33 	bl	8001878 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c12:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008c14:	f44f 7280 	mov.w	r2, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008c18:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c1a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008c1e:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008c20:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c22:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c24:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008c26:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c28:	f7f8 fe26 	bl	8001878 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8008c2c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8008c30:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c32:	a901      	add	r1, sp, #4
 8008c34:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c38:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c3a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008c3c:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8008c3e:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8008c40:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008c42:	f7f8 fe19 	bl	8001878 <HAL_GPIO_Init>
 8008c46:	e7b4      	b.n	8008bb2 <MX_TIM16_Init+0x9e>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c48:	2202      	movs	r2, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c4a:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8008c4c:	2418      	movs	r4, #24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008c4e:	a901      	add	r1, sp, #4
 8008c50:	4814      	ldr	r0, [pc, #80]	; (8008ca4 <MX_TIM16_Init+0x190>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8008c52:	9401      	str	r4, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c54:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8008c56:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c58:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008c5a:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008c5c:	f7f8 fe0c 	bl	8001878 <HAL_GPIO_Init>
 8008c60:	e7a7      	b.n	8008bb2 <MX_TIM16_Init+0x9e>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8008c62:	f44f 6580 	mov.w	r5, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c66:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c68:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 8008c6a:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008c6c:	a901      	add	r1, sp, #4
 8008c6e:	480e      	ldr	r0, [pc, #56]	; (8008ca8 <MX_TIM16_Init+0x194>)
 8008c70:	e7b9      	b.n	8008be6 <MX_TIM16_Init+0xd2>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8008c72:	2510      	movs	r5, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008c74:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008c76:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8008c78:	2201      	movs	r2, #1
 8008c7a:	e7b2      	b.n	8008be2 <MX_TIM16_Init+0xce>
 8008c7c:	200007d0 	.word	0x200007d0
 8008c80:	40014400 	.word	0x40014400
 8008c84:	200001a4 	.word	0x200001a4
 8008c88:	200001c4 	.word	0x200001c4
 8008c8c:	0800b044 	.word	0x0800b044
 8008c90:	40012c00 	.word	0x40012c00
 8008c94:	40014000 	.word	0x40014000
 8008c98:	40014800 	.word	0x40014800
 8008c9c:	48000400 	.word	0x48000400
 8008ca0:	48001000 	.word	0x48001000
 8008ca4:	48000c00 	.word	0x48000c00
 8008ca8:	48001400 	.word	0x48001400

08008cac <MX_TIM17_Init>:
{
 8008cac:	b570      	push	{r4, r5, r6, lr}
  htim17.Instance = TIM17;
 8008cae:	4c59      	ldr	r4, [pc, #356]	; (8008e14 <MX_TIM17_Init+0x168>)
 8008cb0:	4b59      	ldr	r3, [pc, #356]	; (8008e18 <MX_TIM17_Init+0x16c>)
 8008cb2:	6023      	str	r3, [r4, #0]
{
 8008cb4:	b086      	sub	sp, #24
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008cb6:	2300      	movs	r3, #0
  htim17.Init.Prescaler = 144;
 8008cb8:	2190      	movs	r1, #144	; 0x90
  htim17.Init.Period = 9999;
 8008cba:	f242 720f 	movw	r2, #9999	; 0x270f
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8008cbe:	4620      	mov	r0, r4
  htim17.Init.Prescaler = 144;
 8008cc0:	6061      	str	r1, [r4, #4]
  htim17.Init.Period = 9999;
 8008cc2:	60e2      	str	r2, [r4, #12]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008cc4:	60a3      	str	r3, [r4, #8]
  htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008cc6:	6123      	str	r3, [r4, #16]
  htim17.Init.RepetitionCounter = 0;
 8008cc8:	6163      	str	r3, [r4, #20]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008cca:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 8008ccc:	f7f9 ff88 	bl	8002be0 <HAL_TIM_Base_Init>
 8008cd0:	2800      	cmp	r0, #0
 8008cd2:	d148      	bne.n	8008d66 <MX_TIM17_Init+0xba>
  if (HAL_TIM_PWM_Init(&htim17) != HAL_OK)
 8008cd4:	484f      	ldr	r0, [pc, #316]	; (8008e14 <MX_TIM17_Init+0x168>)
 8008cd6:	f7fa f819 	bl	8002d0c <HAL_TIM_PWM_Init>
 8008cda:	2800      	cmp	r0, #0
 8008cdc:	d13d      	bne.n	8008d5a <MX_TIM17_Init+0xae>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008cde:	4b4f      	ldr	r3, [pc, #316]	; (8008e1c <MX_TIM17_Init+0x170>)
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008ce0:	484c      	ldr	r0, [pc, #304]	; (8008e14 <MX_TIM17_Init+0x168>)
  sConfigOC.Pulse = 0;
 8008ce2:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008ce4:	2660      	movs	r6, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008ce6:	4619      	mov	r1, r3
 8008ce8:	462a      	mov	r2, r5
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8008cea:	601e      	str	r6, [r3, #0]
  sConfigOC.Pulse = 0;
 8008cec:	605d      	str	r5, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8008cee:	609d      	str	r5, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8008cf0:	60dd      	str	r5, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8008cf2:	611d      	str	r5, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8008cf4:	615d      	str	r5, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8008cf6:	619d      	str	r5, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim17, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8008cf8:	f7fa fb78 	bl	80033ec <HAL_TIM_PWM_ConfigChannel>
 8008cfc:	bb38      	cbnz	r0, 8008d4e <MX_TIM17_Init+0xa2>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008cfe:	4b48      	ldr	r3, [pc, #288]	; (8008e20 <MX_TIM17_Init+0x174>)
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8008d00:	4844      	ldr	r0, [pc, #272]	; (8008e14 <MX_TIM17_Init+0x168>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008d02:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008d04:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8008d08:	4619      	mov	r1, r3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8008d0a:	615d      	str	r5, [r3, #20]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8008d0c:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8008d0e:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8008d10:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8008d12:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8008d14:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8008d16:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8008d18:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim17, &sBreakDeadTimeConfig) != HAL_OK)
 8008d1a:	f7fa fc87 	bl	800362c <HAL_TIMEx_ConfigBreakDeadTime>
 8008d1e:	b120      	cbz	r0, 8008d2a <MX_TIM17_Init+0x7e>
    _Error_Handler(__FILE__, __LINE__);
 8008d20:	f240 11b5 	movw	r1, #437	; 0x1b5
 8008d24:	483f      	ldr	r0, [pc, #252]	; (8008e24 <MX_TIM17_Init+0x178>)
 8008d26:	f7fe fa5b 	bl	80071e0 <_Error_Handler>
  if(timHandle->Instance==TIM1)
 8008d2a:	6823      	ldr	r3, [r4, #0]
 8008d2c:	4a3e      	ldr	r2, [pc, #248]	; (8008e28 <MX_TIM17_Init+0x17c>)
 8008d2e:	4293      	cmp	r3, r2
 8008d30:	d02e      	beq.n	8008d90 <MX_TIM17_Init+0xe4>
  else if(timHandle->Instance==TIM2)
 8008d32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d36:	d053      	beq.n	8008de0 <MX_TIM17_Init+0x134>
  else if(timHandle->Instance==TIM15)
 8008d38:	4a3c      	ldr	r2, [pc, #240]	; (8008e2c <MX_TIM17_Init+0x180>)
 8008d3a:	4293      	cmp	r3, r2
 8008d3c:	d05d      	beq.n	8008dfa <MX_TIM17_Init+0x14e>
  else if(timHandle->Instance==TIM16)
 8008d3e:	4a3c      	ldr	r2, [pc, #240]	; (8008e30 <MX_TIM17_Init+0x184>)
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d062      	beq.n	8008e0a <MX_TIM17_Init+0x15e>
  else if(timHandle->Instance==TIM17)
 8008d44:	4a34      	ldr	r2, [pc, #208]	; (8008e18 <MX_TIM17_Init+0x16c>)
 8008d46:	4293      	cmp	r3, r2
 8008d48:	d013      	beq.n	8008d72 <MX_TIM17_Init+0xc6>
}
 8008d4a:	b006      	add	sp, #24
 8008d4c:	bd70      	pop	{r4, r5, r6, pc}
    _Error_Handler(__FILE__, __LINE__);
 8008d4e:	f44f 71d4 	mov.w	r1, #424	; 0x1a8
 8008d52:	4834      	ldr	r0, [pc, #208]	; (8008e24 <MX_TIM17_Init+0x178>)
 8008d54:	f7fe fa44 	bl	80071e0 <_Error_Handler>
 8008d58:	e7d1      	b.n	8008cfe <MX_TIM17_Init+0x52>
    _Error_Handler(__FILE__, __LINE__);
 8008d5a:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8008d5e:	4831      	ldr	r0, [pc, #196]	; (8008e24 <MX_TIM17_Init+0x178>)
 8008d60:	f7fe fa3e 	bl	80071e0 <_Error_Handler>
 8008d64:	e7bb      	b.n	8008cde <MX_TIM17_Init+0x32>
    _Error_Handler(__FILE__, __LINE__);
 8008d66:	f240 1197 	movw	r1, #407	; 0x197
 8008d6a:	482e      	ldr	r0, [pc, #184]	; (8008e24 <MX_TIM17_Init+0x178>)
 8008d6c:	f7fe fa38 	bl	80071e0 <_Error_Handler>
 8008d70:	e7b0      	b.n	8008cd4 <MX_TIM17_Init+0x28>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8008d72:	2520      	movs	r5, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d74:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d76:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8008d78:	220a      	movs	r2, #10
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008d7a:	482e      	ldr	r0, [pc, #184]	; (8008e34 <MX_TIM17_Init+0x188>)
 8008d7c:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8008d7e:	9501      	str	r5, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d80:	9402      	str	r4, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d82:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008d84:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM17;
 8008d86:	9205      	str	r2, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008d88:	f7f8 fd76 	bl	8001878 <HAL_GPIO_Init>
}
 8008d8c:	b006      	add	sp, #24
 8008d8e:	bd70      	pop	{r4, r5, r6, pc}
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008d90:	2400      	movs	r4, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d92:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008d94:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8008d96:	f44f 5320 	mov.w	r3, #10240	; 0x2800
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008d9a:	4827      	ldr	r0, [pc, #156]	; (8008e38 <MX_TIM17_Init+0x18c>)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8008d9c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008d9e:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8008da0:	9505      	str	r5, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008da2:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008da4:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008da6:	f7f8 fd67 	bl	8001878 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008daa:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008dac:	f44f 7280 	mov.w	r2, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008db0:	2306      	movs	r3, #6
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008db2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8008db6:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 8008db8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008dba:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008dbc:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008dbe:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008dc0:	f7f8 fd5a 	bl	8001878 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8008dc4:	f44f 6200 	mov.w	r2, #2048	; 0x800
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8008dc8:	230b      	movs	r3, #11
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008dca:	a901      	add	r1, sp, #4
 8008dcc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008dd0:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008dd2:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008dd4:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8008dd6:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF11_TIM1;
 8008dd8:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008dda:	f7f8 fd4d 	bl	8001878 <HAL_GPIO_Init>
 8008dde:	e7b4      	b.n	8008d4a <MX_TIM17_Init+0x9e>
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008de0:	2202      	movs	r2, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008de2:	2300      	movs	r3, #0
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8008de4:	2418      	movs	r4, #24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008de6:	a901      	add	r1, sp, #4
 8008de8:	4814      	ldr	r0, [pc, #80]	; (8008e3c <MX_TIM17_Init+0x190>)
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 8008dea:	9401      	str	r4, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008dec:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM2;
 8008dee:	9205      	str	r2, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008df0:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008df2:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8008df4:	f7f8 fd40 	bl	8001878 <HAL_GPIO_Init>
 8008df8:	e7a7      	b.n	8008d4a <MX_TIM17_Init+0x9e>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8008dfa:	f44f 6580 	mov.w	r5, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008dfe:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e00:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM15;
 8008e02:	2203      	movs	r2, #3
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8008e04:	a901      	add	r1, sp, #4
 8008e06:	480e      	ldr	r0, [pc, #56]	; (8008e40 <MX_TIM17_Init+0x194>)
 8008e08:	e7b9      	b.n	8008d7e <MX_TIM17_Init+0xd2>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8008e0a:	2510      	movs	r5, #16
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008e0c:	2402      	movs	r4, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e0e:	2300      	movs	r3, #0
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8008e10:	2201      	movs	r2, #1
 8008e12:	e7b2      	b.n	8008d7a <MX_TIM17_Init+0xce>
 8008e14:	20000690 	.word	0x20000690
 8008e18:	40014800 	.word	0x40014800
 8008e1c:	200001a4 	.word	0x200001a4
 8008e20:	200001c4 	.word	0x200001c4
 8008e24:	0800b044 	.word	0x0800b044
 8008e28:	40012c00 	.word	0x40012c00
 8008e2c:	40014000 	.word	0x40014000
 8008e30:	40014400 	.word	0x40014400
 8008e34:	48000400 	.word	0x48000400
 8008e38:	48001000 	.word	0x48001000
 8008e3c:	48000c00 	.word	0x48000c00
 8008e40:	48001400 	.word	0x48001400

08008e44 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM1)
 8008e44:	6803      	ldr	r3, [r0, #0]
 8008e46:	4a18      	ldr	r2, [pc, #96]	; (8008ea8 <HAL_TIM_PWM_MspInit+0x64>)
 8008e48:	4293      	cmp	r3, r2
{
 8008e4a:	b084      	sub	sp, #16
  if(tim_pwmHandle->Instance==TIM1)
 8008e4c:	d013      	beq.n	8008e76 <HAL_TIM_PWM_MspInit+0x32>
  else if(tim_pwmHandle->Instance==TIM2)
 8008e4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008e52:	d01c      	beq.n	8008e8e <HAL_TIM_PWM_MspInit+0x4a>
  else if(tim_pwmHandle->Instance==TIM15)
 8008e54:	4a15      	ldr	r2, [pc, #84]	; (8008eac <HAL_TIM_PWM_MspInit+0x68>)
 8008e56:	4293      	cmp	r3, r2
 8008e58:	d001      	beq.n	8008e5e <HAL_TIM_PWM_MspInit+0x1a>
}
 8008e5a:	b004      	add	sp, #16
 8008e5c:	4770      	bx	lr
    __HAL_RCC_TIM15_CLK_ENABLE();
 8008e5e:	4b14      	ldr	r3, [pc, #80]	; (8008eb0 <HAL_TIM_PWM_MspInit+0x6c>)
 8008e60:	699a      	ldr	r2, [r3, #24]
 8008e62:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8008e66:	619a      	str	r2, [r3, #24]
 8008e68:	699b      	ldr	r3, [r3, #24]
 8008e6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008e6e:	9303      	str	r3, [sp, #12]
 8008e70:	9b03      	ldr	r3, [sp, #12]
}
 8008e72:	b004      	add	sp, #16
 8008e74:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 8008e76:	4b0e      	ldr	r3, [pc, #56]	; (8008eb0 <HAL_TIM_PWM_MspInit+0x6c>)
 8008e78:	699a      	ldr	r2, [r3, #24]
 8008e7a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008e7e:	619a      	str	r2, [r3, #24]
 8008e80:	699b      	ldr	r3, [r3, #24]
 8008e82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008e86:	9301      	str	r3, [sp, #4]
 8008e88:	9b01      	ldr	r3, [sp, #4]
}
 8008e8a:	b004      	add	sp, #16
 8008e8c:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8008e8e:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8008e92:	69da      	ldr	r2, [r3, #28]
 8008e94:	f042 0201 	orr.w	r2, r2, #1
 8008e98:	61da      	str	r2, [r3, #28]
 8008e9a:	69db      	ldr	r3, [r3, #28]
 8008e9c:	f003 0301 	and.w	r3, r3, #1
 8008ea0:	9302      	str	r3, [sp, #8]
 8008ea2:	9b02      	ldr	r3, [sp, #8]
 8008ea4:	e7d9      	b.n	8008e5a <HAL_TIM_PWM_MspInit+0x16>
 8008ea6:	bf00      	nop
 8008ea8:	40012c00 	.word	0x40012c00
 8008eac:	40014000 	.word	0x40014000
 8008eb0:	40021000 	.word	0x40021000

08008eb4 <HAL_TIM_Encoder_MspInit>:
{
 8008eb4:	b570      	push	{r4, r5, r6, lr}
  if(tim_encoderHandle->Instance==TIM3)
 8008eb6:	6803      	ldr	r3, [r0, #0]
 8008eb8:	4a2f      	ldr	r2, [pc, #188]	; (8008f78 <HAL_TIM_Encoder_MspInit+0xc4>)
 8008eba:	4293      	cmp	r3, r2
{
 8008ebc:	b088      	sub	sp, #32
  if(tim_encoderHandle->Instance==TIM3)
 8008ebe:	d01f      	beq.n	8008f00 <HAL_TIM_Encoder_MspInit+0x4c>
  else if(tim_encoderHandle->Instance==TIM4)
 8008ec0:	4a2e      	ldr	r2, [pc, #184]	; (8008f7c <HAL_TIM_Encoder_MspInit+0xc8>)
 8008ec2:	4293      	cmp	r3, r2
 8008ec4:	d034      	beq.n	8008f30 <HAL_TIM_Encoder_MspInit+0x7c>
  else if(tim_encoderHandle->Instance==TIM8)
 8008ec6:	4a2e      	ldr	r2, [pc, #184]	; (8008f80 <HAL_TIM_Encoder_MspInit+0xcc>)
 8008ec8:	4293      	cmp	r3, r2
 8008eca:	d001      	beq.n	8008ed0 <HAL_TIM_Encoder_MspInit+0x1c>
}
 8008ecc:	b008      	add	sp, #32
 8008ece:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008ed0:	4b2c      	ldr	r3, [pc, #176]	; (8008f84 <HAL_TIM_Encoder_MspInit+0xd0>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008ed2:	482d      	ldr	r0, [pc, #180]	; (8008f88 <HAL_TIM_Encoder_MspInit+0xd4>)
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008ed4:	699a      	ldr	r2, [r3, #24]
 8008ed6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008eda:	619a      	str	r2, [r3, #24]
 8008edc:	699b      	ldr	r3, [r3, #24]
 8008ede:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008ee2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008ee4:	25c0      	movs	r5, #192	; 0xc0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ee6:	2300      	movs	r3, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ee8:	2402      	movs	r4, #2
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8008eea:	2204      	movs	r2, #4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008eec:	a903      	add	r1, sp, #12
    __HAL_RCC_TIM8_CLK_ENABLE();
 8008eee:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8008ef0:	9503      	str	r5, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ef2:	9404      	str	r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ef4:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008ef6:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8008ef8:	9207      	str	r2, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8008efa:	f7f8 fcbd 	bl	8001878 <HAL_GPIO_Init>
}
 8008efe:	e7e5      	b.n	8008ecc <HAL_TIM_Encoder_MspInit+0x18>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008f00:	4b20      	ldr	r3, [pc, #128]	; (8008f84 <HAL_TIM_Encoder_MspInit+0xd0>)
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008f02:	4822      	ldr	r0, [pc, #136]	; (8008f8c <HAL_TIM_Encoder_MspInit+0xd8>)
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008f04:	69da      	ldr	r2, [r3, #28]
 8008f06:	f042 0202 	orr.w	r2, r2, #2
 8008f0a:	61da      	str	r2, [r3, #28]
 8008f0c:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8008f0e:	240c      	movs	r4, #12
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008f10:	f003 0302 	and.w	r3, r3, #2
 8008f14:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f16:	2202      	movs	r2, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f18:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008f1a:	eb0d 0104 	add.w	r1, sp, r4
    __HAL_RCC_TIM3_CLK_ENABLE();
 8008f1e:	9d00      	ldr	r5, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8008f20:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f22:	9204      	str	r2, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8008f24:	9207      	str	r2, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f26:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f28:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8008f2a:	f7f8 fca5 	bl	8001878 <HAL_GPIO_Init>
 8008f2e:	e7cd      	b.n	8008ecc <HAL_TIM_Encoder_MspInit+0x18>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008f30:	4b14      	ldr	r3, [pc, #80]	; (8008f84 <HAL_TIM_Encoder_MspInit+0xd0>)
 8008f32:	69da      	ldr	r2, [r3, #28]
 8008f34:	f042 0204 	orr.w	r2, r2, #4
 8008f38:	61da      	str	r2, [r3, #28]
 8008f3a:	69db      	ldr	r3, [r3, #28]
 8008f3c:	f003 0304 	and.w	r3, r3, #4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f40:	2400      	movs	r4, #0
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008f42:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f44:	2502      	movs	r5, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f46:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8008f48:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8008f4c:	230a      	movs	r3, #10
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f4e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8008f52:	9307      	str	r3, [sp, #28]
    __HAL_RCC_TIM4_CLK_ENABLE();
 8008f54:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8008f56:	9203      	str	r2, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f58:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f5a:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f5c:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008f5e:	f7f8 fc8b 	bl	8001878 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8008f62:	2340      	movs	r3, #64	; 0x40
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008f64:	a903      	add	r1, sp, #12
 8008f66:	480a      	ldr	r0, [pc, #40]	; (8008f90 <HAL_TIM_Encoder_MspInit+0xdc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008f68:	9504      	str	r5, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008f6a:	9405      	str	r4, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008f6c:	9406      	str	r4, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8008f6e:	9507      	str	r5, [sp, #28]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8008f70:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008f72:	f7f8 fc81 	bl	8001878 <HAL_GPIO_Init>
 8008f76:	e7a9      	b.n	8008ecc <HAL_TIM_Encoder_MspInit+0x18>
 8008f78:	40000400 	.word	0x40000400
 8008f7c:	40000800 	.word	0x40000800
 8008f80:	40013400 	.word	0x40013400
 8008f84:	40021000 	.word	0x40021000
 8008f88:	48000800 	.word	0x48000800
 8008f8c:	48001000 	.word	0x48001000
 8008f90:	48000400 	.word	0x48000400

08008f94 <HAL_TIM_Base_MspInit>:
{
 8008f94:	b500      	push	{lr}
  if(tim_baseHandle->Instance==TIM6)
 8008f96:	6803      	ldr	r3, [r0, #0]
 8008f98:	4a1b      	ldr	r2, [pc, #108]	; (8009008 <HAL_TIM_Base_MspInit+0x74>)
 8008f9a:	4293      	cmp	r3, r2
{
 8008f9c:	b085      	sub	sp, #20
  if(tim_baseHandle->Instance==TIM6)
 8008f9e:	d020      	beq.n	8008fe2 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM16)
 8008fa0:	4a1a      	ldr	r2, [pc, #104]	; (800900c <HAL_TIM_Base_MspInit+0x78>)
 8008fa2:	4293      	cmp	r3, r2
 8008fa4:	d012      	beq.n	8008fcc <HAL_TIM_Base_MspInit+0x38>
  else if(tim_baseHandle->Instance==TIM17)
 8008fa6:	4a1a      	ldr	r2, [pc, #104]	; (8009010 <HAL_TIM_Base_MspInit+0x7c>)
 8008fa8:	4293      	cmp	r3, r2
 8008faa:	d002      	beq.n	8008fb2 <HAL_TIM_Base_MspInit+0x1e>
}
 8008fac:	b005      	add	sp, #20
 8008fae:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM17_CLK_ENABLE();
 8008fb2:	4b18      	ldr	r3, [pc, #96]	; (8009014 <HAL_TIM_Base_MspInit+0x80>)
 8008fb4:	699a      	ldr	r2, [r3, #24]
 8008fb6:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008fba:	619a      	str	r2, [r3, #24]
 8008fbc:	699b      	ldr	r3, [r3, #24]
 8008fbe:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008fc2:	9303      	str	r3, [sp, #12]
 8008fc4:	9b03      	ldr	r3, [sp, #12]
}
 8008fc6:	b005      	add	sp, #20
 8008fc8:	f85d fb04 	ldr.w	pc, [sp], #4
    __HAL_RCC_TIM16_CLK_ENABLE();
 8008fcc:	4b11      	ldr	r3, [pc, #68]	; (8009014 <HAL_TIM_Base_MspInit+0x80>)
 8008fce:	699a      	ldr	r2, [r3, #24]
 8008fd0:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8008fd4:	619a      	str	r2, [r3, #24]
 8008fd6:	699b      	ldr	r3, [r3, #24]
 8008fd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008fdc:	9302      	str	r3, [sp, #8]
 8008fde:	9b02      	ldr	r3, [sp, #8]
 8008fe0:	e7e4      	b.n	8008fac <HAL_TIM_Base_MspInit+0x18>
    __HAL_RCC_TIM6_CLK_ENABLE();
 8008fe2:	4b0c      	ldr	r3, [pc, #48]	; (8009014 <HAL_TIM_Base_MspInit+0x80>)
 8008fe4:	69da      	ldr	r2, [r3, #28]
 8008fe6:	f042 0210 	orr.w	r2, r2, #16
 8008fea:	61da      	str	r2, [r3, #28]
 8008fec:	69db      	ldr	r3, [r3, #28]
 8008fee:	f003 0310 	and.w	r3, r3, #16
 8008ff2:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8008ff4:	2200      	movs	r2, #0
 8008ff6:	2105      	movs	r1, #5
 8008ff8:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8008ffa:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 8008ffc:	f7f8 fafa 	bl	80015f4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8009000:	2036      	movs	r0, #54	; 0x36
 8009002:	f7f8 fb2d 	bl	8001660 <HAL_NVIC_EnableIRQ>
 8009006:	e7d1      	b.n	8008fac <HAL_TIM_Base_MspInit+0x18>
 8009008:	40001000 	.word	0x40001000
 800900c:	40014400 	.word	0x40014400
 8009010:	40014800 	.word	0x40014800
 8009014:	40021000 	.word	0x40021000

08009018 <MX_UART4_Init>:

/* UART4 init function */
void MX_UART4_Init(void)
{

  huart4.Instance = UART4;
 8009018:	4b0d      	ldr	r3, [pc, #52]	; (8009050 <MX_UART4_Init+0x38>)
 800901a:	4a0e      	ldr	r2, [pc, #56]	; (8009054 <MX_UART4_Init+0x3c>)
{
 800901c:	b510      	push	{r4, lr}
  huart4.Init.BaudRate = 9600;
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
  huart4.Init.StopBits = UART_STOPBITS_1;
  huart4.Init.Parity = UART_PARITY_NONE;
  huart4.Init.Mode = UART_MODE_TX_RX;
 800901e:	210c      	movs	r1, #12
  huart4.Instance = UART4;
 8009020:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8009022:	f44f 5416 	mov.w	r4, #9600	; 0x2580
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8009026:	2200      	movs	r2, #0
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8009028:	4618      	mov	r0, r3
  huart4.Init.BaudRate = 9600;
 800902a:	605c      	str	r4, [r3, #4]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800902c:	6159      	str	r1, [r3, #20]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800902e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8009030:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8009032:	611a      	str	r2, [r3, #16]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009034:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8009036:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009038:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800903a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800903c:	f7fa fd3e 	bl	8003abc <HAL_UART_Init>
 8009040:	b900      	cbnz	r0, 8009044 <MX_UART4_Init+0x2c>
 8009042:	bd10      	pop	{r4, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8009044:	2148      	movs	r1, #72	; 0x48
 8009046:	4804      	ldr	r0, [pc, #16]	; (8009058 <MX_UART4_Init+0x40>)
  }

}
 8009048:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    _Error_Handler(__FILE__, __LINE__);
 800904c:	f7fe b8c8 	b.w	80071e0 <_Error_Handler>
 8009050:	20000934 	.word	0x20000934
 8009054:	40004c00 	.word	0x40004c00
 8009058:	0800b054 	.word	0x0800b054

0800905c <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 800905c:	4b0f      	ldr	r3, [pc, #60]	; (800909c <MX_USART1_UART_Init+0x40>)
 800905e:	4a10      	ldr	r2, [pc, #64]	; (80090a0 <MX_USART1_UART_Init+0x44>)
{
 8009060:	b570      	push	{r4, r5, r6, lr}
  huart1.Init.Mode = UART_MODE_TX_RX;
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
  huart1.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 8009062:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  huart1.Instance = USART1;
 8009066:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8009068:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800906c:	2200      	movs	r2, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 800906e:	250c      	movs	r5, #12
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8009070:	2408      	movs	r4, #8
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009072:	4618      	mov	r0, r3
  huart1.Init.BaudRate = 115200;
 8009074:	605e      	str	r6, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8009076:	615d      	str	r5, [r3, #20]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 8009078:	625c      	str	r4, [r3, #36]	; 0x24
  huart1.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 800907a:	6359      	str	r1, [r3, #52]	; 0x34
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800907c:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800907e:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8009080:	611a      	str	r2, [r3, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009082:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8009084:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8009086:	621a      	str	r2, [r3, #32]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8009088:	f7fa fd18 	bl	8003abc <HAL_UART_Init>
 800908c:	b900      	cbnz	r0, 8009090 <MX_USART1_UART_Init+0x34>
 800908e:	bd70      	pop	{r4, r5, r6, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8009090:	215e      	movs	r1, #94	; 0x5e
 8009092:	4804      	ldr	r0, [pc, #16]	; (80090a4 <MX_USART1_UART_Init+0x48>)
  }

}
 8009094:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _Error_Handler(__FILE__, __LINE__);
 8009098:	f7fe b8a2 	b.w	80071e0 <_Error_Handler>
 800909c:	200008c4 	.word	0x200008c4
 80090a0:	40013800 	.word	0x40013800
 80090a4:	0800b054 	.word	0x0800b054

080090a8 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 80090a8:	4b0f      	ldr	r3, [pc, #60]	; (80090e8 <MX_USART2_UART_Init+0x40>)
 80090aa:	4a10      	ldr	r2, [pc, #64]	; (80090ec <MX_USART2_UART_Init+0x44>)
{
 80090ac:	b570      	push	{r4, r5, r6, lr}
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  //huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 80090ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  huart2.Instance = USART2;
 80090b2:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80090b4:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80090b8:	2200      	movs	r2, #0
  huart2.Init.Mode = UART_MODE_TX_RX;
 80090ba:	250c      	movs	r5, #12
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 80090bc:	2408      	movs	r4, #8
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80090be:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 80090c0:	605e      	str	r6, [r3, #4]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80090c2:	615d      	str	r5, [r3, #20]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_SWAP_INIT;
 80090c4:	625c      	str	r4, [r3, #36]	; 0x24
  huart2.AdvancedInit.Swap = UART_ADVFEATURE_SWAP_ENABLE;
 80090c6:	6359      	str	r1, [r3, #52]	; 0x34
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80090c8:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80090ca:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80090cc:	611a      	str	r2, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80090ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80090d0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80090d2:	621a      	str	r2, [r3, #32]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80090d4:	f7fa fcf2 	bl	8003abc <HAL_UART_Init>
 80090d8:	b900      	cbnz	r0, 80090dc <MX_USART2_UART_Init+0x34>
 80090da:	bd70      	pop	{r4, r5, r6, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 80090dc:	2175      	movs	r1, #117	; 0x75
 80090de:	4804      	ldr	r0, [pc, #16]	; (80090f0 <MX_USART2_UART_Init+0x48>)
  }

}
 80090e0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _Error_Handler(__FILE__, __LINE__);
 80090e4:	f7fe b87c 	b.w	80071e0 <_Error_Handler>
 80090e8:	200009a4 	.word	0x200009a4
 80090ec:	40004400 	.word	0x40004400
 80090f0:	0800b054 	.word	0x0800b054

080090f4 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{

  huart3.Instance = USART3;
 80090f4:	4b0f      	ldr	r3, [pc, #60]	; (8009134 <MX_USART3_UART_Init+0x40>)
 80090f6:	4a10      	ldr	r2, [pc, #64]	; (8009138 <MX_USART3_UART_Init+0x44>)
{
 80090f8:	b570      	push	{r4, r5, r6, lr}
  huart3.Init.BaudRate = 115200;
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
  huart3.Init.StopBits = UART_STOPBITS_1;
  huart3.Init.Parity = UART_PARITY_EVEN;
  huart3.Init.Mode = UART_MODE_TX_RX;
 80090fa:	210c      	movs	r1, #12
  huart3.Instance = USART3;
 80090fc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80090fe:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  huart3.Init.StopBits = UART_STOPBITS_1;
 8009102:	2200      	movs	r2, #0
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 8009104:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  huart3.Init.Parity = UART_PARITY_EVEN;
 8009108:	f44f 6480 	mov.w	r4, #1024	; 0x400
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800910c:	4618      	mov	r0, r3
  huart3.Init.BaudRate = 115200;
 800910e:	605e      	str	r6, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_9B;
 8009110:	609d      	str	r5, [r3, #8]
  huart3.Init.Parity = UART_PARITY_EVEN;
 8009112:	611c      	str	r4, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8009114:	6159      	str	r1, [r3, #20]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8009116:	60da      	str	r2, [r3, #12]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8009118:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800911a:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800911c:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800911e:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8009120:	f7fa fccc 	bl	8003abc <HAL_UART_Init>
 8009124:	b900      	cbnz	r0, 8009128 <MX_USART3_UART_Init+0x34>
 8009126:	bd70      	pop	{r4, r5, r6, pc}
  {
    _Error_Handler(__FILE__, __LINE__);
 8009128:	218a      	movs	r1, #138	; 0x8a
 800912a:	4804      	ldr	r0, [pc, #16]	; (800913c <MX_USART3_UART_Init+0x48>)
  }

}
 800912c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    _Error_Handler(__FILE__, __LINE__);
 8009130:	f7fe b856 	b.w	80071e0 <_Error_Handler>
 8009134:	20000854 	.word	0x20000854
 8009138:	40004800 	.word	0x40004800
 800913c:	0800b054 	.word	0x0800b054

08009140 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8009140:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(uartHandle->Instance==UART4)
 8009144:	4a4b      	ldr	r2, [pc, #300]	; (8009274 <HAL_UART_MspInit+0x134>)
 8009146:	6803      	ldr	r3, [r0, #0]
 8009148:	4293      	cmp	r3, r2
{
 800914a:	b08a      	sub	sp, #40	; 0x28
  if(uartHandle->Instance==UART4)
 800914c:	d06c      	beq.n	8009228 <HAL_UART_MspInit+0xe8>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
  else if(uartHandle->Instance==USART1)
 800914e:	4a4a      	ldr	r2, [pc, #296]	; (8009278 <HAL_UART_MspInit+0x138>)
 8009150:	4293      	cmp	r3, r2
 8009152:	d07c      	beq.n	800924e <HAL_UART_MspInit+0x10e>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART2)
 8009154:	4a49      	ldr	r2, [pc, #292]	; (800927c <HAL_UART_MspInit+0x13c>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d021      	beq.n	800919e <HAL_UART_MspInit+0x5e>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
  else if(uartHandle->Instance==USART3)
 800915a:	4a49      	ldr	r2, [pc, #292]	; (8009280 <HAL_UART_MspInit+0x140>)
 800915c:	4293      	cmp	r3, r2
 800915e:	d002      	beq.n	8009166 <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8009160:	b00a      	add	sp, #40	; 0x28
 8009162:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_USART3_CLK_ENABLE();
 8009166:	4b47      	ldr	r3, [pc, #284]	; (8009284 <HAL_UART_MspInit+0x144>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009168:	4847      	ldr	r0, [pc, #284]	; (8009288 <HAL_UART_MspInit+0x148>)
    __HAL_RCC_USART3_CLK_ENABLE();
 800916a:	69da      	ldr	r2, [r3, #28]
 800916c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8009170:	61da      	str	r2, [r3, #28]
 8009172:	69db      	ldr	r3, [r3, #28]
 8009174:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009178:	9304      	str	r3, [sp, #16]
 800917a:	9f04      	ldr	r7, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800917c:	f44f 6640 	mov.w	r6, #3072	; 0xc00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009180:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009182:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009184:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8009186:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009188:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800918a:	9605      	str	r6, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800918c:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800918e:	9407      	str	r4, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009190:	9208      	str	r2, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8009192:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009194:	f7f8 fb70 	bl	8001878 <HAL_GPIO_Init>
}
 8009198:	b00a      	add	sp, #40	; 0x28
 800919a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    __HAL_RCC_USART2_CLK_ENABLE();
 800919e:	4b39      	ldr	r3, [pc, #228]	; (8009284 <HAL_UART_MspInit+0x144>)
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80091a0:	4d3a      	ldr	r5, [pc, #232]	; (800928c <HAL_UART_MspInit+0x14c>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80091a2:	69da      	ldr	r2, [r3, #28]
 80091a4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80091a8:	61da      	str	r2, [r3, #28]
 80091aa:	69db      	ldr	r3, [r3, #28]
 80091ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091b0:	2600      	movs	r6, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 80091b2:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091b4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80091b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091ba:	f04f 0a02 	mov.w	sl, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80091be:	f04f 0903 	mov.w	r9, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80091c2:	f04f 0807 	mov.w	r8, #7
 80091c6:	4604      	mov	r4, r0
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091c8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    __HAL_RCC_USART2_CLK_ENABLE();
 80091cc:	9a03      	ldr	r2, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80091ce:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80091d0:	2720      	movs	r7, #32
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091d2:	f8cd a018 	str.w	sl, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091d6:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80091d8:	f8cd 9020 	str.w	r9, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80091dc:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80091e0:	f7f8 fb4a 	bl	8001878 <HAL_GPIO_Init>
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80091e4:	482a      	ldr	r0, [pc, #168]	; (8009290 <HAL_UART_MspInit+0x150>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80091e6:	f8cd a018 	str.w	sl, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80091ea:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80091ec:	9607      	str	r6, [sp, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80091ee:	f8cd 9020 	str.w	r9, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80091f2:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80091f6:	9705      	str	r7, [sp, #20]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80091f8:	f7f8 fb3e 	bl	8001878 <HAL_GPIO_Init>
    hdma_usart2_rx.Instance = DMA1_Channel6;
 80091fc:	4a25      	ldr	r2, [pc, #148]	; (8009294 <HAL_UART_MspInit+0x154>)
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 80091fe:	61af      	str	r7, [r5, #24]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009200:	2380      	movs	r3, #128	; 0x80
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8009202:	4628      	mov	r0, r5
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8009204:	606e      	str	r6, [r5, #4]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8009206:	60ae      	str	r6, [r5, #8]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8009208:	612e      	str	r6, [r5, #16]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800920a:	616e      	str	r6, [r5, #20]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800920c:	61ee      	str	r6, [r5, #28]
    hdma_usart2_rx.Instance = DMA1_Channel6;
 800920e:	602a      	str	r2, [r5, #0]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8009210:	60eb      	str	r3, [r5, #12]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8009212:	f7f8 fa5d 	bl	80016d0 <HAL_DMA_Init>
 8009216:	b910      	cbnz	r0, 800921e <HAL_UART_MspInit+0xde>
    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8009218:	6665      	str	r5, [r4, #100]	; 0x64
 800921a:	626c      	str	r4, [r5, #36]	; 0x24
 800921c:	e7a0      	b.n	8009160 <HAL_UART_MspInit+0x20>
      _Error_Handler(__FILE__, __LINE__);
 800921e:	21e7      	movs	r1, #231	; 0xe7
 8009220:	481d      	ldr	r0, [pc, #116]	; (8009298 <HAL_UART_MspInit+0x158>)
 8009222:	f7fd ffdd 	bl	80071e0 <_Error_Handler>
 8009226:	e7f7      	b.n	8009218 <HAL_UART_MspInit+0xd8>
    __HAL_RCC_UART4_CLK_ENABLE();
 8009228:	4b16      	ldr	r3, [pc, #88]	; (8009284 <HAL_UART_MspInit+0x144>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800922a:	481c      	ldr	r0, [pc, #112]	; (800929c <HAL_UART_MspInit+0x15c>)
    __HAL_RCC_UART4_CLK_ENABLE();
 800922c:	69da      	ldr	r2, [r3, #28]
 800922e:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8009232:	61da      	str	r2, [r3, #28]
 8009234:	69db      	ldr	r3, [r3, #28]
 8009236:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800923a:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800923c:	f44f 6640 	mov.w	r6, #3072	; 0xc00
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009240:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009242:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009244:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8009246:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009248:	a905      	add	r1, sp, #20
    __HAL_RCC_UART4_CLK_ENABLE();
 800924a:	9f01      	ldr	r7, [sp, #4]
 800924c:	e79d      	b.n	800918a <HAL_UART_MspInit+0x4a>
    __HAL_RCC_USART1_CLK_ENABLE();
 800924e:	4b0d      	ldr	r3, [pc, #52]	; (8009284 <HAL_UART_MspInit+0x144>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009250:	4812      	ldr	r0, [pc, #72]	; (800929c <HAL_UART_MspInit+0x15c>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8009252:	699a      	ldr	r2, [r3, #24]
 8009254:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8009258:	619a      	str	r2, [r3, #24]
 800925a:	699b      	ldr	r3, [r3, #24]
 800925c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009260:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8009262:	2630      	movs	r6, #48	; 0x30
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009264:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009266:	2400      	movs	r4, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009268:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800926a:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800926c:	a905      	add	r1, sp, #20
    __HAL_RCC_USART1_CLK_ENABLE();
 800926e:	9f02      	ldr	r7, [sp, #8]
 8009270:	e78b      	b.n	800918a <HAL_UART_MspInit+0x4a>
 8009272:	bf00      	nop
 8009274:	40004c00 	.word	0x40004c00
 8009278:	40013800 	.word	0x40013800
 800927c:	40004400 	.word	0x40004400
 8009280:	40004800 	.word	0x40004800
 8009284:	40021000 	.word	0x40021000
 8009288:	48000400 	.word	0x48000400
 800928c:	20000810 	.word	0x20000810
 8009290:	48000c00 	.word	0x48000c00
 8009294:	4002006c 	.word	0x4002006c
 8009298:	0800b054 	.word	0x0800b054
 800929c:	48000800 	.word	0x48000800

080092a0 <uart_putc>:
	    c = buf[0];
	    return c;
	}

void uart_putc(uint8_t c)
	{
 80092a0:	b500      	push	{lr}
 80092a2:	b083      	sub	sp, #12
	 char buf[1];
	 buf[0] = c;
 80092a4:	a902      	add	r1, sp, #8
	 HAL_UART_Transmit(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
 80092a6:	4a06      	ldr	r2, [pc, #24]	; (80092c0 <uart_putc+0x20>)
	 buf[0] = c;
 80092a8:	f801 0d04 	strb.w	r0, [r1, #-4]!
	 HAL_UART_Transmit(huart_xprintf, (uint8_t *)buf, sizeof(buf), 0xFFFF);
 80092ac:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80092b0:	6810      	ldr	r0, [r2, #0]
 80092b2:	2201      	movs	r2, #1
 80092b4:	f7fa fa06 	bl	80036c4 <HAL_UART_Transmit>
	}
 80092b8:	b003      	add	sp, #12
 80092ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80092be:	bf00      	nop
 80092c0:	20000150 	.word	0x20000150

080092c4 <xvprintf>:
static
void xvprintf (
	const char*	fmt,	/* Pointer to the format string */
	va_list arp			/* Pointer to arguments */
)
{
 80092c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80092c8:	4d35      	ldr	r5, [pc, #212]	; (80093a0 <xvprintf+0xdc>)
 80092ca:	4f36      	ldr	r7, [pc, #216]	; (80093a4 <xvprintf+0xe0>)
 80092cc:	b087      	sub	sp, #28
 80092ce:	4681      	mov	r9, r0
 80092d0:	4688      	mov	r8, r1
	unsigned long v;
	char s[16], c, d, *p;


	for (;;) {
		c = *fmt++;					/* Get a char */
 80092d2:	f899 4000 	ldrb.w	r4, [r9]
 80092d6:	f109 0601 	add.w	r6, r9, #1
		if (!c) break;				/* End of format? */
 80092da:	b194      	cbz	r4, 8009302 <xvprintf+0x3e>
		if (c != '%') {				/* Pass through it if not a % sequense */
 80092dc:	2c25      	cmp	r4, #37	; 0x25
 80092de:	d013      	beq.n	8009308 <xvprintf+0x44>
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 80092e0:	2c0a      	cmp	r4, #10
 80092e2:	f000 82b6 	beq.w	8009852 <xvprintf+0x58e>
 80092e6:	682b      	ldr	r3, [r5, #0]
	if (outptr) {
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	f000 82a4 	beq.w	8009836 <xvprintf+0x572>
		c = *fmt++;					/* Get a char */
 80092ee:	46b1      	mov	r9, r6
		*outptr++ = (unsigned char)c;
 80092f0:	701c      	strb	r4, [r3, #0]
		c = *fmt++;					/* Get a char */
 80092f2:	f899 4000 	ldrb.w	r4, [r9]
		*outptr++ = (unsigned char)c;
 80092f6:	1c5a      	adds	r2, r3, #1
 80092f8:	602a      	str	r2, [r5, #0]
		c = *fmt++;					/* Get a char */
 80092fa:	f109 0601 	add.w	r6, r9, #1
		if (!c) break;				/* End of format? */
 80092fe:	2c00      	cmp	r4, #0
 8009300:	d1ec      	bne.n	80092dc <xvprintf+0x18>
		j = i; d = (f & 1) ? '0' : ' ';
		while (!(f & 2) && j++ < w) xputc(d);
		do xputc(s[--i]); while(i);
		while (j++ < w) xputc(' ');
	}
}
 8009302:	b007      	add	sp, #28
 8009304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		c = *fmt++;					/* Get first char of the sequense */
 8009308:	f899 6001 	ldrb.w	r6, [r9, #1]
		if (c == '0') {				/* Flag: '0' padded */
 800930c:	2e30      	cmp	r6, #48	; 0x30
 800930e:	f000 8280 	beq.w	8009812 <xvprintf+0x54e>
			if (c == '-') {			/* Flag: left justified */
 8009312:	2e2d      	cmp	r6, #45	; 0x2d
 8009314:	f000 8295 	beq.w	8009842 <xvprintf+0x57e>
		c = *fmt++;					/* Get first char of the sequense */
 8009318:	2200      	movs	r2, #0
 800931a:	f109 0902 	add.w	r9, r9, #2
		f = 0;
 800931e:	4610      	mov	r0, r2
		c = *fmt++;					/* Get first char of the sequense */
 8009320:	2104      	movs	r1, #4
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 8009322:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009326:	2b09      	cmp	r3, #9
 8009328:	f04f 0400 	mov.w	r4, #0
 800932c:	d80b      	bhi.n	8009346 <xvprintf+0x82>
			w = w * 10 + c - '0';
 800932e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 8009332:	eb06 0444 	add.w	r4, r6, r4, lsl #1
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 8009336:	f819 6b01 	ldrb.w	r6, [r9], #1
 800933a:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800933e:	2b09      	cmp	r3, #9
			w = w * 10 + c - '0';
 8009340:	f1a4 0430 	sub.w	r4, r4, #48	; 0x30
		for (w = 0; c >= '0' && c <= '9'; c = *fmt++)	/* Minimum width */
 8009344:	d9f3      	bls.n	800932e <xvprintf+0x6a>
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 8009346:	f006 03df 	and.w	r3, r6, #223	; 0xdf
 800934a:	2b4c      	cmp	r3, #76	; 0x4c
 800934c:	f000 8252 	beq.w	80097f4 <xvprintf+0x530>
 8009350:	f04f 0e00 	mov.w	lr, #0
		if (!c) break;				/* End of format? */
 8009354:	2e00      	cmp	r6, #0
 8009356:	d0d4      	beq.n	8009302 <xvprintf+0x3e>
		if (d >= 'a') d -= 0x20;
 8009358:	2e60      	cmp	r6, #96	; 0x60
 800935a:	bf86      	itte	hi
 800935c:	f1a6 0120 	subhi.w	r1, r6, #32
 8009360:	b2c9      	uxtbhi	r1, r1
 8009362:	4631      	movls	r1, r6
		switch (d) {				/* Type is... */
 8009364:	f1a1 0342 	sub.w	r3, r1, #66	; 0x42
 8009368:	2b16      	cmp	r3, #22
 800936a:	f200 8239 	bhi.w	80097e0 <xvprintf+0x51c>
 800936e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8009372:	01e7      	.short	0x01e7
 8009374:	01c001d8 	.word	0x01c001d8
 8009378:	02370237 	.word	0x02370237
 800937c:	02370237 	.word	0x02370237
 8009380:	02370237 	.word	0x02370237
 8009384:	02370237 	.word	0x02370237
 8009388:	02370237 	.word	0x02370237
 800938c:	0237001b 	.word	0x0237001b
 8009390:	02370237 	.word	0x02370237
 8009394:	023701ed 	.word	0x023701ed
 8009398:	023701c0 	.word	0x023701c0
 800939c:	01b60237 	.word	0x01b60237
 80093a0:	2000009c 	.word	0x2000009c
 80093a4:	20000a18 	.word	0x20000a18
			r = 8; break;
 80093a8:	2308      	movs	r3, #8
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 80093aa:	f1be 0f00 	cmp.w	lr, #0
 80093ae:	f040 81a5 	bne.w	80096fc <xvprintf+0x438>
 80093b2:	2944      	cmp	r1, #68	; 0x44
 80093b4:	f040 8198 	bne.w	80096e8 <xvprintf+0x424>
 80093b8:	f8d8 e000 	ldr.w	lr, [r8]
		if (d == 'D' && (v & 0x80000000)) {
 80093bc:	f1be 0f00 	cmp.w	lr, #0
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 80093c0:	f108 0804 	add.w	r8, r8, #4
		if (d == 'D' && (v & 0x80000000)) {
 80093c4:	f2c0 81a6 	blt.w	8009714 <xvprintf+0x450>
			d = (char)(v % r); v /= r;
 80093c8:	fbbe f1f3 	udiv	r1, lr, r3
 80093cc:	2e78      	cmp	r6, #120	; 0x78
 80093ce:	fb03 e611 	mls	r6, r3, r1, lr
 80093d2:	fa5f fc86 	uxtb.w	ip, r6
 80093d6:	bf0c      	ite	eq
 80093d8:	f04f 0e27 	moveq.w	lr, #39	; 0x27
 80093dc:	f04f 0e07 	movne.w	lr, #7
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80093e0:	2e09      	cmp	r6, #9
 80093e2:	bf84      	itt	hi
 80093e4:	44f4      	addhi	ip, lr
 80093e6:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 80093ea:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80093ee:	f88d c008 	strb.w	ip, [sp, #8]
		} while (v && i < sizeof(s));
 80093f2:	2900      	cmp	r1, #0
 80093f4:	f000 826d 	beq.w	80098d2 <xvprintf+0x60e>
			d = (char)(v % r); v /= r;
 80093f8:	fbb1 f6f3 	udiv	r6, r1, r3
 80093fc:	fb03 1116 	mls	r1, r3, r6, r1
 8009400:	fa5f fc81 	uxtb.w	ip, r1
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8009404:	2909      	cmp	r1, #9
 8009406:	bf84      	itt	hi
 8009408:	44f4      	addhi	ip, lr
 800940a:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 800940e:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8009412:	f88d c009 	strb.w	ip, [sp, #9]
		} while (v && i < sizeof(s));
 8009416:	2e00      	cmp	r6, #0
 8009418:	f000 825d 	beq.w	80098d6 <xvprintf+0x612>
			d = (char)(v % r); v /= r;
 800941c:	fbb6 f1f3 	udiv	r1, r6, r3
 8009420:	fb03 6611 	mls	r6, r3, r1, r6
 8009424:	fa5f fc86 	uxtb.w	ip, r6
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8009428:	2e09      	cmp	r6, #9
 800942a:	bf84      	itt	hi
 800942c:	44f4      	addhi	ip, lr
 800942e:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 8009432:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8009436:	f88d c00a 	strb.w	ip, [sp, #10]
		} while (v && i < sizeof(s));
 800943a:	2900      	cmp	r1, #0
 800943c:	f000 824e 	beq.w	80098dc <xvprintf+0x618>
			d = (char)(v % r); v /= r;
 8009440:	fbb1 f6f3 	udiv	r6, r1, r3
 8009444:	fb03 1116 	mls	r1, r3, r6, r1
 8009448:	fa5f fc81 	uxtb.w	ip, r1
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800944c:	2909      	cmp	r1, #9
 800944e:	bf84      	itt	hi
 8009450:	44f4      	addhi	ip, lr
 8009452:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 8009456:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800945a:	f88d c00b 	strb.w	ip, [sp, #11]
		} while (v && i < sizeof(s));
 800945e:	2e00      	cmp	r6, #0
 8009460:	f000 823f 	beq.w	80098e2 <xvprintf+0x61e>
			d = (char)(v % r); v /= r;
 8009464:	fbb6 f1f3 	udiv	r1, r6, r3
 8009468:	fb03 6611 	mls	r6, r3, r1, r6
 800946c:	fa5f fc86 	uxtb.w	ip, r6
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8009470:	2e09      	cmp	r6, #9
 8009472:	bf84      	itt	hi
 8009474:	44f4      	addhi	ip, lr
 8009476:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 800947a:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800947e:	f88d c00c 	strb.w	ip, [sp, #12]
		} while (v && i < sizeof(s));
 8009482:	2900      	cmp	r1, #0
 8009484:	f000 8230 	beq.w	80098e8 <xvprintf+0x624>
			d = (char)(v % r); v /= r;
 8009488:	fbb1 f6f3 	udiv	r6, r1, r3
 800948c:	fb03 1116 	mls	r1, r3, r6, r1
 8009490:	fa5f fc81 	uxtb.w	ip, r1
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8009494:	2909      	cmp	r1, #9
 8009496:	bf84      	itt	hi
 8009498:	44f4      	addhi	ip, lr
 800949a:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 800949e:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80094a2:	f88d c00d 	strb.w	ip, [sp, #13]
		} while (v && i < sizeof(s));
 80094a6:	2e00      	cmp	r6, #0
 80094a8:	f000 8221 	beq.w	80098ee <xvprintf+0x62a>
			d = (char)(v % r); v /= r;
 80094ac:	fbb6 f1f3 	udiv	r1, r6, r3
 80094b0:	fb03 6611 	mls	r6, r3, r1, r6
 80094b4:	fa5f fc86 	uxtb.w	ip, r6
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80094b8:	2e09      	cmp	r6, #9
 80094ba:	bf84      	itt	hi
 80094bc:	44f4      	addhi	ip, lr
 80094be:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 80094c2:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80094c6:	f88d c00e 	strb.w	ip, [sp, #14]
		} while (v && i < sizeof(s));
 80094ca:	2900      	cmp	r1, #0
 80094cc:	f000 8219 	beq.w	8009902 <xvprintf+0x63e>
			d = (char)(v % r); v /= r;
 80094d0:	fbb1 f6f3 	udiv	r6, r1, r3
 80094d4:	fb03 1116 	mls	r1, r3, r6, r1
 80094d8:	fa5f fc81 	uxtb.w	ip, r1
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80094dc:	2909      	cmp	r1, #9
 80094de:	bf84      	itt	hi
 80094e0:	44f4      	addhi	ip, lr
 80094e2:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 80094e6:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80094ea:	f88d c00f 	strb.w	ip, [sp, #15]
		} while (v && i < sizeof(s));
 80094ee:	2e00      	cmp	r6, #0
 80094f0:	f000 8211 	beq.w	8009916 <xvprintf+0x652>
			d = (char)(v % r); v /= r;
 80094f4:	fbb6 f1f3 	udiv	r1, r6, r3
 80094f8:	fb03 6611 	mls	r6, r3, r1, r6
 80094fc:	fa5f fc86 	uxtb.w	ip, r6
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8009500:	2e09      	cmp	r6, #9
 8009502:	bf84      	itt	hi
 8009504:	44f4      	addhi	ip, lr
 8009506:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 800950a:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800950e:	f88d c010 	strb.w	ip, [sp, #16]
		} while (v && i < sizeof(s));
 8009512:	2900      	cmp	r1, #0
 8009514:	f000 8202 	beq.w	800991c <xvprintf+0x658>
			d = (char)(v % r); v /= r;
 8009518:	fbb1 f6f3 	udiv	r6, r1, r3
 800951c:	fb03 1116 	mls	r1, r3, r6, r1
 8009520:	fa5f fc81 	uxtb.w	ip, r1
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8009524:	2909      	cmp	r1, #9
 8009526:	bf84      	itt	hi
 8009528:	44f4      	addhi	ip, lr
 800952a:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 800952e:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8009532:	f88d c011 	strb.w	ip, [sp, #17]
		} while (v && i < sizeof(s));
 8009536:	2e00      	cmp	r6, #0
 8009538:	f000 81f3 	beq.w	8009922 <xvprintf+0x65e>
			d = (char)(v % r); v /= r;
 800953c:	fbb6 f1f3 	udiv	r1, r6, r3
 8009540:	fb03 6611 	mls	r6, r3, r1, r6
 8009544:	fa5f fc86 	uxtb.w	ip, r6
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8009548:	2e09      	cmp	r6, #9
 800954a:	bf84      	itt	hi
 800954c:	44f4      	addhi	ip, lr
 800954e:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 8009552:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 8009556:	f88d c012 	strb.w	ip, [sp, #18]
		} while (v && i < sizeof(s));
 800955a:	2900      	cmp	r1, #0
 800955c:	f000 81e4 	beq.w	8009928 <xvprintf+0x664>
			d = (char)(v % r); v /= r;
 8009560:	fbb1 f6f3 	udiv	r6, r1, r3
 8009564:	fb03 1116 	mls	r1, r3, r6, r1
 8009568:	fa5f fc81 	uxtb.w	ip, r1
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 800956c:	2909      	cmp	r1, #9
 800956e:	bf84      	itt	hi
 8009570:	44f4      	addhi	ip, lr
 8009572:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 8009576:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800957a:	f88d c013 	strb.w	ip, [sp, #19]
		} while (v && i < sizeof(s));
 800957e:	2e00      	cmp	r6, #0
 8009580:	f000 81d5 	beq.w	800992e <xvprintf+0x66a>
			d = (char)(v % r); v /= r;
 8009584:	fbb6 f1f3 	udiv	r1, r6, r3
 8009588:	fb03 6611 	mls	r6, r3, r1, r6
 800958c:	fa5f fc86 	uxtb.w	ip, r6
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 8009590:	2e09      	cmp	r6, #9
 8009592:	bf84      	itt	hi
 8009594:	44f4      	addhi	ip, lr
 8009596:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 800959a:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 800959e:	f88d c014 	strb.w	ip, [sp, #20]
		} while (v && i < sizeof(s));
 80095a2:	2900      	cmp	r1, #0
 80095a4:	f000 81c6 	beq.w	8009934 <xvprintf+0x670>
			d = (char)(v % r); v /= r;
 80095a8:	fbb1 f6f3 	udiv	r6, r1, r3
 80095ac:	fb03 1116 	mls	r1, r3, r6, r1
 80095b0:	fa5f fc81 	uxtb.w	ip, r1
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80095b4:	2909      	cmp	r1, #9
 80095b6:	bf84      	itt	hi
 80095b8:	44f4      	addhi	ip, lr
 80095ba:	fa5f fc8c 	uxtbhi.w	ip, ip
			s[i++] = d + '0';
 80095be:	f10c 0c30 	add.w	ip, ip, #48	; 0x30
 80095c2:	f88d c015 	strb.w	ip, [sp, #21]
		} while (v && i < sizeof(s));
 80095c6:	2e00      	cmp	r6, #0
 80095c8:	f000 81b7 	beq.w	800993a <xvprintf+0x676>
			d = (char)(v % r); v /= r;
 80095cc:	fbb6 fcf3 	udiv	ip, r6, r3
 80095d0:	fb03 661c 	mls	r6, r3, ip, r6
 80095d4:	b2f1      	uxtb	r1, r6
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80095d6:	2e09      	cmp	r6, #9
 80095d8:	bf84      	itt	hi
 80095da:	4471      	addhi	r1, lr
 80095dc:	b2c9      	uxtbhi	r1, r1
			s[i++] = d + '0';
 80095de:	3130      	adds	r1, #48	; 0x30
 80095e0:	f88d 1016 	strb.w	r1, [sp, #22]
		} while (v && i < sizeof(s));
 80095e4:	f1bc 0f00 	cmp.w	ip, #0
 80095e8:	f000 81aa 	beq.w	8009940 <xvprintf+0x67c>
			d = (char)(v % r); v /= r;
 80095ec:	fbbc f1f3 	udiv	r1, ip, r3
 80095f0:	fb03 c311 	mls	r3, r3, r1, ip
 80095f4:	b2d9      	uxtb	r1, r3
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80095f6:	2b09      	cmp	r3, #9
 80095f8:	bf84      	itt	hi
 80095fa:	4471      	addhi	r1, lr
 80095fc:	b2c9      	uxtbhi	r1, r1
			s[i++] = d + '0';
 80095fe:	3130      	adds	r1, #48	; 0x30
 8009600:	f88d 1017 	strb.w	r1, [sp, #23]
 8009604:	2610      	movs	r6, #16
 8009606:	210f      	movs	r1, #15
		if (f & 8) s[i++] = '-';
 8009608:	0703      	lsls	r3, r0, #28
 800960a:	d506      	bpl.n	800961a <xvprintf+0x356>
 800960c:	ab06      	add	r3, sp, #24
 800960e:	4433      	add	r3, r6
 8009610:	f04f 0e2d 	mov.w	lr, #45	; 0x2d
 8009614:	1c8e      	adds	r6, r1, #2
 8009616:	f803 ec10 	strb.w	lr, [r3, #-16]
		j = i; d = (f & 1) ? '0' : ' ';
 800961a:	f010 0f01 	tst.w	r0, #1
 800961e:	bf14      	ite	ne
 8009620:	f04f 0a30 	movne.w	sl, #48	; 0x30
 8009624:	f04f 0a20 	moveq.w	sl, #32
 8009628:	682b      	ldr	r3, [r5, #0]
 800962a:	2a00      	cmp	r2, #0
 800962c:	f040 814f 	bne.w	80098ce <xvprintf+0x60a>
 8009630:	4632      	mov	r2, r6
		while (!(f & 2) && j++ < w) xputc(d);
 8009632:	42a2      	cmp	r2, r4
 8009634:	f102 0b01 	add.w	fp, r2, #1
 8009638:	d20b      	bcs.n	8009652 <xvprintf+0x38e>
	if (outptr) {
 800963a:	2b00      	cmp	r3, #0
 800963c:	d047      	beq.n	80096ce <xvprintf+0x40a>
		*outptr++ = (unsigned char)c;
 800963e:	1c5a      	adds	r2, r3, #1
 8009640:	f883 a000 	strb.w	sl, [r3]
 8009644:	602a      	str	r2, [r5, #0]
 8009646:	4613      	mov	r3, r2
		while (!(f & 2) && j++ < w) xputc(d);
 8009648:	465a      	mov	r2, fp
 800964a:	42a2      	cmp	r2, r4
 800964c:	f102 0b01 	add.w	fp, r2, #1
 8009650:	d3f3      	bcc.n	800963a <xvprintf+0x376>
 8009652:	aa02      	add	r2, sp, #8
 8009654:	4416      	add	r6, r2
 8009656:	f10d 0a09 	add.w	sl, sp, #9
		do xputc(s[--i]); while(i);
 800965a:	f816 2c01 	ldrb.w	r2, [r6, #-1]
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 800965e:	2a0a      	cmp	r2, #10
 8009660:	d00b      	beq.n	800967a <xvprintf+0x3b6>
	if (outptr) {
 8009662:	b1ab      	cbz	r3, 8009690 <xvprintf+0x3cc>
		*outptr++ = (unsigned char)c;
 8009664:	1c58      	adds	r0, r3, #1
 8009666:	701a      	strb	r2, [r3, #0]
 8009668:	6028      	str	r0, [r5, #0]
		do xputc(s[--i]); while(i);
 800966a:	4556      	cmp	r6, sl
 800966c:	d017      	beq.n	800969e <xvprintf+0x3da>
 800966e:	3e01      	subs	r6, #1
 8009670:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009674:	682b      	ldr	r3, [r5, #0]
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 8009676:	2a0a      	cmp	r2, #10
 8009678:	d1f3      	bne.n	8009662 <xvprintf+0x39e>
	if (outptr) {
 800967a:	2b00      	cmp	r3, #0
 800967c:	f000 80d1 	beq.w	8009822 <xvprintf+0x55e>
		*outptr++ = (unsigned char)c;
 8009680:	1c58      	adds	r0, r3, #1
 8009682:	f04f 010d 	mov.w	r1, #13
 8009686:	7019      	strb	r1, [r3, #0]
 8009688:	4603      	mov	r3, r0
 800968a:	6028      	str	r0, [r5, #0]
	if (outptr) {
 800968c:	2b00      	cmp	r3, #0
 800968e:	d1e9      	bne.n	8009664 <xvprintf+0x3a0>
 8009690:	683b      	ldr	r3, [r7, #0]
	if (xfunc_out) xfunc_out((unsigned char)c);
 8009692:	2b00      	cmp	r3, #0
 8009694:	d0e9      	beq.n	800966a <xvprintf+0x3a6>
 8009696:	4610      	mov	r0, r2
 8009698:	4798      	blx	r3
		do xputc(s[--i]); while(i);
 800969a:	4556      	cmp	r6, sl
 800969c:	d1e7      	bne.n	800966e <xvprintf+0x3aa>
	if (xfunc_out) xfunc_out((unsigned char)c);
 800969e:	2620      	movs	r6, #32
 80096a0:	e003      	b.n	80096aa <xvprintf+0x3e6>
		*outptr++ = (unsigned char)c;
 80096a2:	602a      	str	r2, [r5, #0]
 80096a4:	701e      	strb	r6, [r3, #0]
 80096a6:	f10b 0b01 	add.w	fp, fp, #1
		while (j++ < w) xputc(' ');
 80096aa:	455c      	cmp	r4, fp
 80096ac:	f67f ae11 	bls.w	80092d2 <xvprintf+0xe>
	if (outptr) {
 80096b0:	682b      	ldr	r3, [r5, #0]
		*outptr++ = (unsigned char)c;
 80096b2:	1c5a      	adds	r2, r3, #1
	if (outptr) {
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d1f4      	bne.n	80096a2 <xvprintf+0x3de>
	if (xfunc_out) xfunc_out((unsigned char)c);
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	2020      	movs	r0, #32
 80096bc:	2b00      	cmp	r3, #0
 80096be:	d0f2      	beq.n	80096a6 <xvprintf+0x3e2>
 80096c0:	4798      	blx	r3
 80096c2:	e7f0      	b.n	80096a6 <xvprintf+0x3e2>
		while (!(f & 2) && j++ < w) xputc(d);
 80096c4:	f10b 0201 	add.w	r2, fp, #1
 80096c8:	455c      	cmp	r4, fp
 80096ca:	4693      	mov	fp, r2
 80096cc:	d9c1      	bls.n	8009652 <xvprintf+0x38e>
	if (xfunc_out) xfunc_out((unsigned char)c);
 80096ce:	683a      	ldr	r2, [r7, #0]
 80096d0:	2a00      	cmp	r2, #0
 80096d2:	d0f7      	beq.n	80096c4 <xvprintf+0x400>
 80096d4:	4650      	mov	r0, sl
 80096d6:	4790      	blx	r2
 80096d8:	682b      	ldr	r3, [r5, #0]
 80096da:	465a      	mov	r2, fp
 80096dc:	e7a9      	b.n	8009632 <xvprintf+0x36e>
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 80096de:	f1be 0f00 	cmp.w	lr, #0
 80096e2:	f040 80dd 	bne.w	80098a0 <xvprintf+0x5dc>
			r = 16; break;
 80096e6:	2310      	movs	r3, #16
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 80096e8:	f8d8 e000 	ldr.w	lr, [r8]
 80096ec:	f108 0804 	add.w	r8, r8, #4
 80096f0:	e66a      	b.n	80093c8 <xvprintf+0x104>
			r = 10; break;
 80096f2:	230a      	movs	r3, #10
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 80096f4:	f1be 0f00 	cmp.w	lr, #0
 80096f8:	f43f ae5b 	beq.w	80093b2 <xvprintf+0xee>
 80096fc:	f108 0c04 	add.w	ip, r8, #4
		if (d == 'D' && (v & 0x80000000)) {
 8009700:	2944      	cmp	r1, #68	; 0x44
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 8009702:	f8d8 e000 	ldr.w	lr, [r8]
 8009706:	46e0      	mov	r8, ip
		if (d == 'D' && (v & 0x80000000)) {
 8009708:	f47f ae5e 	bne.w	80093c8 <xvprintf+0x104>
 800970c:	f1be 0f00 	cmp.w	lr, #0
 8009710:	f6bf ae5a 	bge.w	80093c8 <xvprintf+0x104>
 8009714:	f000 0202 	and.w	r2, r0, #2
			v = 0 - v;
 8009718:	f1ce 0e00 	rsb	lr, lr, #0
			f |= 8;
 800971c:	f040 0008 	orr.w	r0, r0, #8
 8009720:	e652      	b.n	80093c8 <xvprintf+0x104>
			xputc((char)va_arg(arp, int)); continue;
 8009722:	f898 4000 	ldrb.w	r4, [r8]
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 8009726:	2c0a      	cmp	r4, #10
			xputc((char)va_arg(arp, int)); continue;
 8009728:	f108 0804 	add.w	r8, r8, #4
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 800972c:	f000 80ec 	beq.w	8009908 <xvprintf+0x644>
 8009730:	682b      	ldr	r3, [r5, #0]
	if (outptr) {
 8009732:	2b00      	cmp	r3, #0
 8009734:	f000 80ba 	beq.w	80098ac <xvprintf+0x5e8>
		*outptr++ = (unsigned char)c;
 8009738:	1c5a      	adds	r2, r3, #1
 800973a:	701c      	strb	r4, [r3, #0]
 800973c:	602a      	str	r2, [r5, #0]
 800973e:	e5c8      	b.n	80092d2 <xvprintf+0xe>
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 8009740:	f1be 0f00 	cmp.w	lr, #0
 8009744:	f040 80a6 	bne.w	8009894 <xvprintf+0x5d0>
			r = 2; break;
 8009748:	2302      	movs	r3, #2
 800974a:	e7cd      	b.n	80096e8 <xvprintf+0x424>
			p = va_arg(arp, char*);
 800974c:	f8d8 a000 	ldr.w	sl, [r8]
			for (j = 0; p[j]; j++) ;
 8009750:	f89a 3000 	ldrb.w	r3, [sl]
			p = va_arg(arp, char*);
 8009754:	f108 0804 	add.w	r8, r8, #4
			for (j = 0; p[j]; j++) ;
 8009758:	b133      	cbz	r3, 8009768 <xvprintf+0x4a4>
 800975a:	4651      	mov	r1, sl
 800975c:	2300      	movs	r3, #0
 800975e:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009762:	3301      	adds	r3, #1
 8009764:	2800      	cmp	r0, #0
 8009766:	d1fa      	bne.n	800975e <xvprintf+0x49a>
 8009768:	2a00      	cmp	r2, #0
 800976a:	f040 80ec 	bne.w	8009946 <xvprintf+0x682>
			while (!(f & 2) && j++ < w) xputc(' ');
 800976e:	42a3      	cmp	r3, r4
	if (xfunc_out) xfunc_out((unsigned char)c);
 8009770:	f04f 0b20 	mov.w	fp, #32
			while (!(f & 2) && j++ < w) xputc(' ');
 8009774:	f103 0601 	add.w	r6, r3, #1
 8009778:	d20b      	bcs.n	8009792 <xvprintf+0x4ce>
	if (outptr) {
 800977a:	682b      	ldr	r3, [r5, #0]
		*outptr++ = (unsigned char)c;
 800977c:	1c5a      	adds	r2, r3, #1
	if (outptr) {
 800977e:	2b00      	cmp	r3, #0
 8009780:	d040      	beq.n	8009804 <xvprintf+0x540>
		*outptr++ = (unsigned char)c;
 8009782:	602a      	str	r2, [r5, #0]
 8009784:	f883 b000 	strb.w	fp, [r3]
			while (!(f & 2) && j++ < w) xputc(' ');
 8009788:	4633      	mov	r3, r6
 800978a:	42a3      	cmp	r3, r4
 800978c:	f103 0601 	add.w	r6, r3, #1
 8009790:	d3f3      	bcc.n	800977a <xvprintf+0x4b6>
 8009792:	f10a 3aff 	add.w	sl, sl, #4294967295
	if (xfunc_out) xfunc_out((unsigned char)c);
 8009796:	f04f 0b0d 	mov.w	fp, #13
	while (*str)
 800979a:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
 800979e:	b15b      	cbz	r3, 80097b8 <xvprintf+0x4f4>
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 80097a0:	2b0a      	cmp	r3, #10
 80097a2:	d063      	beq.n	800986c <xvprintf+0x5a8>
 80097a4:	682a      	ldr	r2, [r5, #0]
	if (outptr) {
 80097a6:	2a00      	cmp	r2, #0
 80097a8:	d05a      	beq.n	8009860 <xvprintf+0x59c>
		*outptr++ = (unsigned char)c;
 80097aa:	7013      	strb	r3, [r2, #0]
	while (*str)
 80097ac:	f81a 3f01 	ldrb.w	r3, [sl, #1]!
		*outptr++ = (unsigned char)c;
 80097b0:	1c51      	adds	r1, r2, #1
 80097b2:	6029      	str	r1, [r5, #0]
	while (*str)
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d1f3      	bne.n	80097a0 <xvprintf+0x4dc>
	if (xfunc_out) xfunc_out((unsigned char)c);
 80097b8:	f04f 0a20 	mov.w	sl, #32
 80097bc:	e003      	b.n	80097c6 <xvprintf+0x502>
		*outptr++ = (unsigned char)c;
 80097be:	602a      	str	r2, [r5, #0]
 80097c0:	f883 a000 	strb.w	sl, [r3]
 80097c4:	3601      	adds	r6, #1
			while (j++ < w) xputc(' ');
 80097c6:	42b4      	cmp	r4, r6
 80097c8:	f67f ad83 	bls.w	80092d2 <xvprintf+0xe>
	if (outptr) {
 80097cc:	682b      	ldr	r3, [r5, #0]
		*outptr++ = (unsigned char)c;
 80097ce:	1c5a      	adds	r2, r3, #1
	if (outptr) {
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d1f4      	bne.n	80097be <xvprintf+0x4fa>
	if (xfunc_out) xfunc_out((unsigned char)c);
 80097d4:	683b      	ldr	r3, [r7, #0]
 80097d6:	2020      	movs	r0, #32
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d0f3      	beq.n	80097c4 <xvprintf+0x500>
 80097dc:	4798      	blx	r3
 80097de:	e7f1      	b.n	80097c4 <xvprintf+0x500>
	if (_CR_CRLF && c == '\n') xputc('\r');		/* CR -> CRLF */
 80097e0:	2e0a      	cmp	r6, #10
 80097e2:	f000 8087 	beq.w	80098f4 <xvprintf+0x630>
 80097e6:	682b      	ldr	r3, [r5, #0]
	if (outptr) {
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d066      	beq.n	80098ba <xvprintf+0x5f6>
		*outptr++ = (unsigned char)c;
 80097ec:	1c5a      	adds	r2, r3, #1
 80097ee:	701e      	strb	r6, [r3, #0]
 80097f0:	602a      	str	r2, [r5, #0]
 80097f2:	e56e      	b.n	80092d2 <xvprintf+0xe>
			f |= 4; c = *fmt++;
 80097f4:	f899 6000 	ldrb.w	r6, [r9]
 80097f8:	4608      	mov	r0, r1
 80097fa:	f04f 0e04 	mov.w	lr, #4
 80097fe:	f109 0901 	add.w	r9, r9, #1
 8009802:	e5a7      	b.n	8009354 <xvprintf+0x90>
	if (xfunc_out) xfunc_out((unsigned char)c);
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	2020      	movs	r0, #32
 8009808:	2b00      	cmp	r3, #0
 800980a:	d0bd      	beq.n	8009788 <xvprintf+0x4c4>
 800980c:	4798      	blx	r3
			while (!(f & 2) && j++ < w) xputc(' ');
 800980e:	4633      	mov	r3, r6
 8009810:	e7bb      	b.n	800978a <xvprintf+0x4c6>
			f = 1; c = *fmt++;
 8009812:	f899 6002 	ldrb.w	r6, [r9, #2]
 8009816:	2200      	movs	r2, #0
 8009818:	f109 0903 	add.w	r9, r9, #3
 800981c:	2105      	movs	r1, #5
 800981e:	2001      	movs	r0, #1
 8009820:	e57f      	b.n	8009322 <xvprintf+0x5e>
	if (xfunc_out) xfunc_out((unsigned char)c);
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	9201      	str	r2, [sp, #4]
 8009826:	2b00      	cmp	r3, #0
 8009828:	f43f af1f 	beq.w	800966a <xvprintf+0x3a6>
 800982c:	200d      	movs	r0, #13
 800982e:	4798      	blx	r3
 8009830:	682b      	ldr	r3, [r5, #0]
 8009832:	9a01      	ldr	r2, [sp, #4]
 8009834:	e715      	b.n	8009662 <xvprintf+0x39e>
 8009836:	683b      	ldr	r3, [r7, #0]
 8009838:	b30b      	cbz	r3, 800987e <xvprintf+0x5ba>
 800983a:	4620      	mov	r0, r4
 800983c:	4798      	blx	r3
		c = *fmt++;					/* Get a char */
 800983e:	46b1      	mov	r9, r6
 8009840:	e547      	b.n	80092d2 <xvprintf+0xe>
				f = 2; c = *fmt++;
 8009842:	2202      	movs	r2, #2
 8009844:	f899 6002 	ldrb.w	r6, [r9, #2]
 8009848:	4610      	mov	r0, r2
 800984a:	2106      	movs	r1, #6
 800984c:	f109 0903 	add.w	r9, r9, #3
 8009850:	e567      	b.n	8009322 <xvprintf+0x5e>
	if (outptr) {
 8009852:	682a      	ldr	r2, [r5, #0]
 8009854:	b18a      	cbz	r2, 800987a <xvprintf+0x5b6>
		*outptr++ = (unsigned char)c;
 8009856:	1c53      	adds	r3, r2, #1
 8009858:	210d      	movs	r1, #13
 800985a:	602b      	str	r3, [r5, #0]
 800985c:	7011      	strb	r1, [r2, #0]
 800985e:	e543      	b.n	80092e8 <xvprintf+0x24>
 8009860:	683a      	ldr	r2, [r7, #0]
	if (xfunc_out) xfunc_out((unsigned char)c);
 8009862:	2a00      	cmp	r2, #0
 8009864:	d099      	beq.n	800979a <xvprintf+0x4d6>
 8009866:	4618      	mov	r0, r3
 8009868:	4790      	blx	r2
 800986a:	e796      	b.n	800979a <xvprintf+0x4d6>
	if (outptr) {
 800986c:	6829      	ldr	r1, [r5, #0]
 800986e:	b141      	cbz	r1, 8009882 <xvprintf+0x5be>
		*outptr++ = (unsigned char)c;
 8009870:	1c4a      	adds	r2, r1, #1
 8009872:	f881 b000 	strb.w	fp, [r1]
 8009876:	602a      	str	r2, [r5, #0]
 8009878:	e795      	b.n	80097a6 <xvprintf+0x4e2>
	if (xfunc_out) xfunc_out((unsigned char)c);
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	bb23      	cbnz	r3, 80098c8 <xvprintf+0x604>
		c = *fmt++;					/* Get a char */
 800987e:	46b1      	mov	r9, r6
 8009880:	e527      	b.n	80092d2 <xvprintf+0xe>
	if (xfunc_out) xfunc_out((unsigned char)c);
 8009882:	683a      	ldr	r2, [r7, #0]
 8009884:	9301      	str	r3, [sp, #4]
 8009886:	2a00      	cmp	r2, #0
 8009888:	d087      	beq.n	800979a <xvprintf+0x4d6>
 800988a:	200d      	movs	r0, #13
 800988c:	4790      	blx	r2
 800988e:	682a      	ldr	r2, [r5, #0]
 8009890:	9b01      	ldr	r3, [sp, #4]
 8009892:	e788      	b.n	80097a6 <xvprintf+0x4e2>
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 8009894:	f8d8 e000 	ldr.w	lr, [r8]
			r = 2; break;
 8009898:	2302      	movs	r3, #2
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 800989a:	f108 0804 	add.w	r8, r8, #4
 800989e:	e593      	b.n	80093c8 <xvprintf+0x104>
 80098a0:	f8d8 e000 	ldr.w	lr, [r8]
			r = 16; break;
 80098a4:	2310      	movs	r3, #16
		v = (f & 4) ? va_arg(arp, long) : ((d == 'D') ? (long)va_arg(arp, int) : (long)va_arg(arp, unsigned int));
 80098a6:	f108 0804 	add.w	r8, r8, #4
 80098aa:	e58d      	b.n	80093c8 <xvprintf+0x104>
 80098ac:	683b      	ldr	r3, [r7, #0]
	if (xfunc_out) xfunc_out((unsigned char)c);
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	f43f ad0f 	beq.w	80092d2 <xvprintf+0xe>
 80098b4:	4620      	mov	r0, r4
 80098b6:	4798      	blx	r3
 80098b8:	e50b      	b.n	80092d2 <xvprintf+0xe>
 80098ba:	683b      	ldr	r3, [r7, #0]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	f43f ad08 	beq.w	80092d2 <xvprintf+0xe>
 80098c2:	4630      	mov	r0, r6
 80098c4:	4798      	blx	r3
 80098c6:	e504      	b.n	80092d2 <xvprintf+0xe>
 80098c8:	200d      	movs	r0, #13
 80098ca:	4798      	blx	r3
 80098cc:	e50b      	b.n	80092e6 <xvprintf+0x22>
		while (!(f & 2) && j++ < w) xputc(d);
 80098ce:	46b3      	mov	fp, r6
 80098d0:	e6bf      	b.n	8009652 <xvprintf+0x38e>
			s[i++] = d + '0';
 80098d2:	2601      	movs	r6, #1
 80098d4:	e698      	b.n	8009608 <xvprintf+0x344>
 80098d6:	2602      	movs	r6, #2
 80098d8:	2101      	movs	r1, #1
 80098da:	e695      	b.n	8009608 <xvprintf+0x344>
 80098dc:	2603      	movs	r6, #3
 80098de:	2102      	movs	r1, #2
 80098e0:	e692      	b.n	8009608 <xvprintf+0x344>
 80098e2:	2604      	movs	r6, #4
 80098e4:	2103      	movs	r1, #3
 80098e6:	e68f      	b.n	8009608 <xvprintf+0x344>
 80098e8:	2605      	movs	r6, #5
 80098ea:	2104      	movs	r1, #4
 80098ec:	e68c      	b.n	8009608 <xvprintf+0x344>
 80098ee:	2606      	movs	r6, #6
 80098f0:	2105      	movs	r1, #5
 80098f2:	e689      	b.n	8009608 <xvprintf+0x344>
	if (outptr) {
 80098f4:	682a      	ldr	r2, [r5, #0]
 80098f6:	b342      	cbz	r2, 800994a <xvprintf+0x686>
		*outptr++ = (unsigned char)c;
 80098f8:	1c53      	adds	r3, r2, #1
 80098fa:	210d      	movs	r1, #13
 80098fc:	602b      	str	r3, [r5, #0]
 80098fe:	7011      	strb	r1, [r2, #0]
 8009900:	e772      	b.n	80097e8 <xvprintf+0x524>
			s[i++] = d + '0';
 8009902:	2607      	movs	r6, #7
 8009904:	2106      	movs	r1, #6
 8009906:	e67f      	b.n	8009608 <xvprintf+0x344>
	if (outptr) {
 8009908:	682a      	ldr	r2, [r5, #0]
 800990a:	b32a      	cbz	r2, 8009958 <xvprintf+0x694>
		*outptr++ = (unsigned char)c;
 800990c:	1c53      	adds	r3, r2, #1
 800990e:	210d      	movs	r1, #13
 8009910:	602b      	str	r3, [r5, #0]
 8009912:	7011      	strb	r1, [r2, #0]
 8009914:	e70d      	b.n	8009732 <xvprintf+0x46e>
			s[i++] = d + '0';
 8009916:	2608      	movs	r6, #8
 8009918:	2107      	movs	r1, #7
 800991a:	e675      	b.n	8009608 <xvprintf+0x344>
 800991c:	2609      	movs	r6, #9
 800991e:	2108      	movs	r1, #8
 8009920:	e672      	b.n	8009608 <xvprintf+0x344>
 8009922:	260a      	movs	r6, #10
 8009924:	2109      	movs	r1, #9
 8009926:	e66f      	b.n	8009608 <xvprintf+0x344>
 8009928:	260b      	movs	r6, #11
 800992a:	210a      	movs	r1, #10
 800992c:	e66c      	b.n	8009608 <xvprintf+0x344>
 800992e:	260c      	movs	r6, #12
 8009930:	210b      	movs	r1, #11
 8009932:	e669      	b.n	8009608 <xvprintf+0x344>
 8009934:	260d      	movs	r6, #13
 8009936:	210c      	movs	r1, #12
 8009938:	e666      	b.n	8009608 <xvprintf+0x344>
 800993a:	260e      	movs	r6, #14
 800993c:	210d      	movs	r1, #13
 800993e:	e663      	b.n	8009608 <xvprintf+0x344>
 8009940:	260f      	movs	r6, #15
 8009942:	210e      	movs	r1, #14
 8009944:	e660      	b.n	8009608 <xvprintf+0x344>
			while (!(f & 2) && j++ < w) xputc(' ');
 8009946:	461e      	mov	r6, r3
 8009948:	e723      	b.n	8009792 <xvprintf+0x4ce>
	if (xfunc_out) xfunc_out((unsigned char)c);
 800994a:	683b      	ldr	r3, [r7, #0]
 800994c:	2b00      	cmp	r3, #0
 800994e:	f43f acc0 	beq.w	80092d2 <xvprintf+0xe>
 8009952:	200d      	movs	r0, #13
 8009954:	4798      	blx	r3
 8009956:	e746      	b.n	80097e6 <xvprintf+0x522>
 8009958:	683b      	ldr	r3, [r7, #0]
 800995a:	2b00      	cmp	r3, #0
 800995c:	f43f acb9 	beq.w	80092d2 <xvprintf+0xe>
 8009960:	200d      	movs	r0, #13
 8009962:	4798      	blx	r3
 8009964:	e6e4      	b.n	8009730 <xvprintf+0x46c>
 8009966:	bf00      	nop

08009968 <xprintf_init>:
	xdev_out(uart_putc);
 8009968:	4a02      	ldr	r2, [pc, #8]	; (8009974 <xprintf_init+0xc>)
	huart_xprintf = handler;
 800996a:	4b03      	ldr	r3, [pc, #12]	; (8009978 <xprintf_init+0x10>)
	xdev_out(uart_putc);
 800996c:	4903      	ldr	r1, [pc, #12]	; (800997c <xprintf_init+0x14>)
 800996e:	6011      	str	r1, [r2, #0]
	huart_xprintf = handler;
 8009970:	6018      	str	r0, [r3, #0]
 8009972:	4770      	bx	lr
 8009974:	20000a18 	.word	0x20000a18
 8009978:	20000150 	.word	0x20000150
 800997c:	080092a1 	.word	0x080092a1

08009980 <xprintf>:

void xprintf (			/* Put a formatted string to the default device */
	const char*	fmt,	/* Pointer to the format string */
	...					/* Optional arguments */
)
{
 8009980:	b40f      	push	{r0, r1, r2, r3}
 8009982:	b500      	push	{lr}
 8009984:	b083      	sub	sp, #12
 8009986:	a904      	add	r1, sp, #16
 8009988:	f851 0b04 	ldr.w	r0, [r1], #4
	va_list arp;


	va_start(arp, fmt);
 800998c:	9101      	str	r1, [sp, #4]
	xvprintf(fmt, arp);
 800998e:	f7ff fc99 	bl	80092c4 <xvprintf>
	va_end(arp);
}
 8009992:	b003      	add	sp, #12
 8009994:	f85d eb04 	ldr.w	lr, [sp], #4
 8009998:	b004      	add	sp, #16
 800999a:	4770      	bx	lr

0800999c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800999c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80099d4 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80099a0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80099a2:	e003      	b.n	80099ac <LoopCopyDataInit>

080099a4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80099a4:	4b0c      	ldr	r3, [pc, #48]	; (80099d8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80099a6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80099a8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80099aa:	3104      	adds	r1, #4

080099ac <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80099ac:	480b      	ldr	r0, [pc, #44]	; (80099dc <LoopForever+0xa>)
	ldr	r3, =_edata
 80099ae:	4b0c      	ldr	r3, [pc, #48]	; (80099e0 <LoopForever+0xe>)
	adds	r2, r0, r1
 80099b0:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80099b2:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80099b4:	d3f6      	bcc.n	80099a4 <CopyDataInit>
	ldr	r2, =_sbss
 80099b6:	4a0b      	ldr	r2, [pc, #44]	; (80099e4 <LoopForever+0x12>)
	b	LoopFillZerobss
 80099b8:	e002      	b.n	80099c0 <LoopFillZerobss>

080099ba <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80099ba:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80099bc:	f842 3b04 	str.w	r3, [r2], #4

080099c0 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80099c0:	4b09      	ldr	r3, [pc, #36]	; (80099e8 <LoopForever+0x16>)
	cmp	r2, r3
 80099c2:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80099c4:	d3f9      	bcc.n	80099ba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80099c6:	f7fe fcf9 	bl	80083bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80099ca:	f000 f811 	bl	80099f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80099ce:	f7fd f891 	bl	8006af4 <main>

080099d2 <LoopForever>:

LoopForever:
    b LoopForever
 80099d2:	e7fe      	b.n	80099d2 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80099d4:	2000a000 	.word	0x2000a000
	ldr	r3, =_sidata
 80099d8:	0800b250 	.word	0x0800b250
	ldr	r0, =_sdata
 80099dc:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80099e0:	20000074 	.word	0x20000074
	ldr	r2, =_sbss
 80099e4:	20000074 	.word	0x20000074
	ldr	r3, = _ebss
 80099e8:	20000a1c 	.word	0x20000a1c

080099ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80099ec:	e7fe      	b.n	80099ec <ADC1_2_IRQHandler>
	...

080099f0 <__libc_init_array>:
 80099f0:	b570      	push	{r4, r5, r6, lr}
 80099f2:	4e0d      	ldr	r6, [pc, #52]	; (8009a28 <__libc_init_array+0x38>)
 80099f4:	4c0d      	ldr	r4, [pc, #52]	; (8009a2c <__libc_init_array+0x3c>)
 80099f6:	1ba4      	subs	r4, r4, r6
 80099f8:	10a4      	asrs	r4, r4, #2
 80099fa:	2500      	movs	r5, #0
 80099fc:	42a5      	cmp	r5, r4
 80099fe:	d109      	bne.n	8009a14 <__libc_init_array+0x24>
 8009a00:	4e0b      	ldr	r6, [pc, #44]	; (8009a30 <__libc_init_array+0x40>)
 8009a02:	4c0c      	ldr	r4, [pc, #48]	; (8009a34 <__libc_init_array+0x44>)
 8009a04:	f001 f972 	bl	800acec <_init>
 8009a08:	1ba4      	subs	r4, r4, r6
 8009a0a:	10a4      	asrs	r4, r4, #2
 8009a0c:	2500      	movs	r5, #0
 8009a0e:	42a5      	cmp	r5, r4
 8009a10:	d105      	bne.n	8009a1e <__libc_init_array+0x2e>
 8009a12:	bd70      	pop	{r4, r5, r6, pc}
 8009a14:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009a18:	4798      	blx	r3
 8009a1a:	3501      	adds	r5, #1
 8009a1c:	e7ee      	b.n	80099fc <__libc_init_array+0xc>
 8009a1e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009a22:	4798      	blx	r3
 8009a24:	3501      	adds	r5, #1
 8009a26:	e7f2      	b.n	8009a0e <__libc_init_array+0x1e>
 8009a28:	0800b248 	.word	0x0800b248
 8009a2c:	0800b248 	.word	0x0800b248
 8009a30:	0800b248 	.word	0x0800b248
 8009a34:	0800b24c 	.word	0x0800b24c

08009a38 <sin>:
 8009a38:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a3a:	ec51 0b10 	vmov	r0, r1, d0
 8009a3e:	4a20      	ldr	r2, [pc, #128]	; (8009ac0 <sin+0x88>)
 8009a40:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009a44:	4293      	cmp	r3, r2
 8009a46:	dc07      	bgt.n	8009a58 <sin+0x20>
 8009a48:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8009ab8 <sin+0x80>
 8009a4c:	2000      	movs	r0, #0
 8009a4e:	f000 ff73 	bl	800a938 <__kernel_sin>
 8009a52:	ec51 0b10 	vmov	r0, r1, d0
 8009a56:	e007      	b.n	8009a68 <sin+0x30>
 8009a58:	4a1a      	ldr	r2, [pc, #104]	; (8009ac4 <sin+0x8c>)
 8009a5a:	4293      	cmp	r3, r2
 8009a5c:	dd09      	ble.n	8009a72 <sin+0x3a>
 8009a5e:	ee10 2a10 	vmov	r2, s0
 8009a62:	460b      	mov	r3, r1
 8009a64:	f7f6 fbb4 	bl	80001d0 <__aeabi_dsub>
 8009a68:	ec41 0b10 	vmov	d0, r0, r1
 8009a6c:	b005      	add	sp, #20
 8009a6e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009a72:	4668      	mov	r0, sp
 8009a74:	f000 f884 	bl	8009b80 <__ieee754_rem_pio2>
 8009a78:	f000 0003 	and.w	r0, r0, #3
 8009a7c:	2801      	cmp	r0, #1
 8009a7e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009a82:	ed9d 0b00 	vldr	d0, [sp]
 8009a86:	d004      	beq.n	8009a92 <sin+0x5a>
 8009a88:	2802      	cmp	r0, #2
 8009a8a:	d005      	beq.n	8009a98 <sin+0x60>
 8009a8c:	b970      	cbnz	r0, 8009aac <sin+0x74>
 8009a8e:	2001      	movs	r0, #1
 8009a90:	e7dd      	b.n	8009a4e <sin+0x16>
 8009a92:	f000 fb19 	bl	800a0c8 <__kernel_cos>
 8009a96:	e7dc      	b.n	8009a52 <sin+0x1a>
 8009a98:	2001      	movs	r0, #1
 8009a9a:	f000 ff4d 	bl	800a938 <__kernel_sin>
 8009a9e:	ec53 2b10 	vmov	r2, r3, d0
 8009aa2:	ee10 0a10 	vmov	r0, s0
 8009aa6:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009aaa:	e7dd      	b.n	8009a68 <sin+0x30>
 8009aac:	f000 fb0c 	bl	800a0c8 <__kernel_cos>
 8009ab0:	e7f5      	b.n	8009a9e <sin+0x66>
 8009ab2:	bf00      	nop
 8009ab4:	f3af 8000 	nop.w
	...
 8009ac0:	3fe921fb 	.word	0x3fe921fb
 8009ac4:	7fefffff 	.word	0x7fefffff

08009ac8 <sqrt>:
 8009ac8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009acc:	ed2d 8b02 	vpush	{d8}
 8009ad0:	b08b      	sub	sp, #44	; 0x2c
 8009ad2:	ec55 4b10 	vmov	r4, r5, d0
 8009ad6:	f000 fa45 	bl	8009f64 <__ieee754_sqrt>
 8009ada:	4b26      	ldr	r3, [pc, #152]	; (8009b74 <sqrt+0xac>)
 8009adc:	eeb0 8a40 	vmov.f32	s16, s0
 8009ae0:	eef0 8a60 	vmov.f32	s17, s1
 8009ae4:	f993 6000 	ldrsb.w	r6, [r3]
 8009ae8:	1c73      	adds	r3, r6, #1
 8009aea:	d02a      	beq.n	8009b42 <sqrt+0x7a>
 8009aec:	4622      	mov	r2, r4
 8009aee:	462b      	mov	r3, r5
 8009af0:	4620      	mov	r0, r4
 8009af2:	4629      	mov	r1, r5
 8009af4:	f7f6 ffba 	bl	8000a6c <__aeabi_dcmpun>
 8009af8:	4607      	mov	r7, r0
 8009afa:	bb10      	cbnz	r0, 8009b42 <sqrt+0x7a>
 8009afc:	f04f 0800 	mov.w	r8, #0
 8009b00:	f04f 0900 	mov.w	r9, #0
 8009b04:	4642      	mov	r2, r8
 8009b06:	464b      	mov	r3, r9
 8009b08:	4620      	mov	r0, r4
 8009b0a:	4629      	mov	r1, r5
 8009b0c:	f7f6 ff86 	bl	8000a1c <__aeabi_dcmplt>
 8009b10:	b1b8      	cbz	r0, 8009b42 <sqrt+0x7a>
 8009b12:	2301      	movs	r3, #1
 8009b14:	9300      	str	r3, [sp, #0]
 8009b16:	4b18      	ldr	r3, [pc, #96]	; (8009b78 <sqrt+0xb0>)
 8009b18:	9301      	str	r3, [sp, #4]
 8009b1a:	9708      	str	r7, [sp, #32]
 8009b1c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009b20:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009b24:	b9b6      	cbnz	r6, 8009b54 <sqrt+0x8c>
 8009b26:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8009b2a:	4668      	mov	r0, sp
 8009b2c:	f001 f84c 	bl	800abc8 <matherr>
 8009b30:	b1d0      	cbz	r0, 8009b68 <sqrt+0xa0>
 8009b32:	9b08      	ldr	r3, [sp, #32]
 8009b34:	b11b      	cbz	r3, 8009b3e <sqrt+0x76>
 8009b36:	f001 f8d3 	bl	800ace0 <__errno>
 8009b3a:	9b08      	ldr	r3, [sp, #32]
 8009b3c:	6003      	str	r3, [r0, #0]
 8009b3e:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009b42:	eeb0 0a48 	vmov.f32	s0, s16
 8009b46:	eef0 0a68 	vmov.f32	s1, s17
 8009b4a:	b00b      	add	sp, #44	; 0x2c
 8009b4c:	ecbd 8b02 	vpop	{d8}
 8009b50:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009b54:	4642      	mov	r2, r8
 8009b56:	464b      	mov	r3, r9
 8009b58:	4640      	mov	r0, r8
 8009b5a:	4649      	mov	r1, r9
 8009b5c:	f7f6 fe16 	bl	800078c <__aeabi_ddiv>
 8009b60:	2e02      	cmp	r6, #2
 8009b62:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009b66:	d1e0      	bne.n	8009b2a <sqrt+0x62>
 8009b68:	f001 f8ba 	bl	800ace0 <__errno>
 8009b6c:	2321      	movs	r3, #33	; 0x21
 8009b6e:	6003      	str	r3, [r0, #0]
 8009b70:	e7df      	b.n	8009b32 <sqrt+0x6a>
 8009b72:	bf00      	nop
 8009b74:	2000000c 	.word	0x2000000c
 8009b78:	0800b064 	.word	0x0800b064
 8009b7c:	00000000 	.word	0x00000000

08009b80 <__ieee754_rem_pio2>:
 8009b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b84:	ec57 6b10 	vmov	r6, r7, d0
 8009b88:	4bc3      	ldr	r3, [pc, #780]	; (8009e98 <__ieee754_rem_pio2+0x318>)
 8009b8a:	b08d      	sub	sp, #52	; 0x34
 8009b8c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8009b90:	4598      	cmp	r8, r3
 8009b92:	4604      	mov	r4, r0
 8009b94:	9704      	str	r7, [sp, #16]
 8009b96:	dc07      	bgt.n	8009ba8 <__ieee754_rem_pio2+0x28>
 8009b98:	2200      	movs	r2, #0
 8009b9a:	2300      	movs	r3, #0
 8009b9c:	ed84 0b00 	vstr	d0, [r4]
 8009ba0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009ba4:	2500      	movs	r5, #0
 8009ba6:	e027      	b.n	8009bf8 <__ieee754_rem_pio2+0x78>
 8009ba8:	4bbc      	ldr	r3, [pc, #752]	; (8009e9c <__ieee754_rem_pio2+0x31c>)
 8009baa:	4598      	cmp	r8, r3
 8009bac:	dc75      	bgt.n	8009c9a <__ieee754_rem_pio2+0x11a>
 8009bae:	9b04      	ldr	r3, [sp, #16]
 8009bb0:	4dbb      	ldr	r5, [pc, #748]	; (8009ea0 <__ieee754_rem_pio2+0x320>)
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	ee10 0a10 	vmov	r0, s0
 8009bb8:	a3a9      	add	r3, pc, #676	; (adr r3, 8009e60 <__ieee754_rem_pio2+0x2e0>)
 8009bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bbe:	4639      	mov	r1, r7
 8009bc0:	dd36      	ble.n	8009c30 <__ieee754_rem_pio2+0xb0>
 8009bc2:	f7f6 fb05 	bl	80001d0 <__aeabi_dsub>
 8009bc6:	45a8      	cmp	r8, r5
 8009bc8:	4606      	mov	r6, r0
 8009bca:	460f      	mov	r7, r1
 8009bcc:	d018      	beq.n	8009c00 <__ieee754_rem_pio2+0x80>
 8009bce:	a3a6      	add	r3, pc, #664	; (adr r3, 8009e68 <__ieee754_rem_pio2+0x2e8>)
 8009bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bd4:	f7f6 fafc 	bl	80001d0 <__aeabi_dsub>
 8009bd8:	4602      	mov	r2, r0
 8009bda:	460b      	mov	r3, r1
 8009bdc:	e9c4 2300 	strd	r2, r3, [r4]
 8009be0:	4630      	mov	r0, r6
 8009be2:	4639      	mov	r1, r7
 8009be4:	f7f6 faf4 	bl	80001d0 <__aeabi_dsub>
 8009be8:	a39f      	add	r3, pc, #636	; (adr r3, 8009e68 <__ieee754_rem_pio2+0x2e8>)
 8009bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bee:	f7f6 faef 	bl	80001d0 <__aeabi_dsub>
 8009bf2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009bf6:	2501      	movs	r5, #1
 8009bf8:	4628      	mov	r0, r5
 8009bfa:	b00d      	add	sp, #52	; 0x34
 8009bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c00:	a39b      	add	r3, pc, #620	; (adr r3, 8009e70 <__ieee754_rem_pio2+0x2f0>)
 8009c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c06:	f7f6 fae3 	bl	80001d0 <__aeabi_dsub>
 8009c0a:	a39b      	add	r3, pc, #620	; (adr r3, 8009e78 <__ieee754_rem_pio2+0x2f8>)
 8009c0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c10:	4606      	mov	r6, r0
 8009c12:	460f      	mov	r7, r1
 8009c14:	f7f6 fadc 	bl	80001d0 <__aeabi_dsub>
 8009c18:	4602      	mov	r2, r0
 8009c1a:	460b      	mov	r3, r1
 8009c1c:	e9c4 2300 	strd	r2, r3, [r4]
 8009c20:	4630      	mov	r0, r6
 8009c22:	4639      	mov	r1, r7
 8009c24:	f7f6 fad4 	bl	80001d0 <__aeabi_dsub>
 8009c28:	a393      	add	r3, pc, #588	; (adr r3, 8009e78 <__ieee754_rem_pio2+0x2f8>)
 8009c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c2e:	e7de      	b.n	8009bee <__ieee754_rem_pio2+0x6e>
 8009c30:	f7f6 fad0 	bl	80001d4 <__adddf3>
 8009c34:	45a8      	cmp	r8, r5
 8009c36:	4606      	mov	r6, r0
 8009c38:	460f      	mov	r7, r1
 8009c3a:	d016      	beq.n	8009c6a <__ieee754_rem_pio2+0xea>
 8009c3c:	a38a      	add	r3, pc, #552	; (adr r3, 8009e68 <__ieee754_rem_pio2+0x2e8>)
 8009c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c42:	f7f6 fac7 	bl	80001d4 <__adddf3>
 8009c46:	4602      	mov	r2, r0
 8009c48:	460b      	mov	r3, r1
 8009c4a:	e9c4 2300 	strd	r2, r3, [r4]
 8009c4e:	4630      	mov	r0, r6
 8009c50:	4639      	mov	r1, r7
 8009c52:	f7f6 fabd 	bl	80001d0 <__aeabi_dsub>
 8009c56:	a384      	add	r3, pc, #528	; (adr r3, 8009e68 <__ieee754_rem_pio2+0x2e8>)
 8009c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c5c:	f7f6 faba 	bl	80001d4 <__adddf3>
 8009c60:	f04f 35ff 	mov.w	r5, #4294967295
 8009c64:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009c68:	e7c6      	b.n	8009bf8 <__ieee754_rem_pio2+0x78>
 8009c6a:	a381      	add	r3, pc, #516	; (adr r3, 8009e70 <__ieee754_rem_pio2+0x2f0>)
 8009c6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c70:	f7f6 fab0 	bl	80001d4 <__adddf3>
 8009c74:	a380      	add	r3, pc, #512	; (adr r3, 8009e78 <__ieee754_rem_pio2+0x2f8>)
 8009c76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c7a:	4606      	mov	r6, r0
 8009c7c:	460f      	mov	r7, r1
 8009c7e:	f7f6 faa9 	bl	80001d4 <__adddf3>
 8009c82:	4602      	mov	r2, r0
 8009c84:	460b      	mov	r3, r1
 8009c86:	e9c4 2300 	strd	r2, r3, [r4]
 8009c8a:	4630      	mov	r0, r6
 8009c8c:	4639      	mov	r1, r7
 8009c8e:	f7f6 fa9f 	bl	80001d0 <__aeabi_dsub>
 8009c92:	a379      	add	r3, pc, #484	; (adr r3, 8009e78 <__ieee754_rem_pio2+0x2f8>)
 8009c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c98:	e7e0      	b.n	8009c5c <__ieee754_rem_pio2+0xdc>
 8009c9a:	4b82      	ldr	r3, [pc, #520]	; (8009ea4 <__ieee754_rem_pio2+0x324>)
 8009c9c:	4598      	cmp	r8, r3
 8009c9e:	f300 80d0 	bgt.w	8009e42 <__ieee754_rem_pio2+0x2c2>
 8009ca2:	f000 ff03 	bl	800aaac <fabs>
 8009ca6:	ec57 6b10 	vmov	r6, r7, d0
 8009caa:	ee10 0a10 	vmov	r0, s0
 8009cae:	a374      	add	r3, pc, #464	; (adr r3, 8009e80 <__ieee754_rem_pio2+0x300>)
 8009cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb4:	4639      	mov	r1, r7
 8009cb6:	f7f6 fc3f 	bl	8000538 <__aeabi_dmul>
 8009cba:	2200      	movs	r2, #0
 8009cbc:	4b7a      	ldr	r3, [pc, #488]	; (8009ea8 <__ieee754_rem_pio2+0x328>)
 8009cbe:	f7f6 fa89 	bl	80001d4 <__adddf3>
 8009cc2:	f7f6 fee9 	bl	8000a98 <__aeabi_d2iz>
 8009cc6:	4605      	mov	r5, r0
 8009cc8:	f7f6 fbd0 	bl	800046c <__aeabi_i2d>
 8009ccc:	a364      	add	r3, pc, #400	; (adr r3, 8009e60 <__ieee754_rem_pio2+0x2e0>)
 8009cce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009cd6:	f7f6 fc2f 	bl	8000538 <__aeabi_dmul>
 8009cda:	4602      	mov	r2, r0
 8009cdc:	460b      	mov	r3, r1
 8009cde:	4630      	mov	r0, r6
 8009ce0:	4639      	mov	r1, r7
 8009ce2:	f7f6 fa75 	bl	80001d0 <__aeabi_dsub>
 8009ce6:	a360      	add	r3, pc, #384	; (adr r3, 8009e68 <__ieee754_rem_pio2+0x2e8>)
 8009ce8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cec:	4682      	mov	sl, r0
 8009cee:	468b      	mov	fp, r1
 8009cf0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009cf4:	f7f6 fc20 	bl	8000538 <__aeabi_dmul>
 8009cf8:	2d1f      	cmp	r5, #31
 8009cfa:	4606      	mov	r6, r0
 8009cfc:	460f      	mov	r7, r1
 8009cfe:	dc2a      	bgt.n	8009d56 <__ieee754_rem_pio2+0x1d6>
 8009d00:	1e6a      	subs	r2, r5, #1
 8009d02:	4b6a      	ldr	r3, [pc, #424]	; (8009eac <__ieee754_rem_pio2+0x32c>)
 8009d04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009d08:	4598      	cmp	r8, r3
 8009d0a:	d024      	beq.n	8009d56 <__ieee754_rem_pio2+0x1d6>
 8009d0c:	4632      	mov	r2, r6
 8009d0e:	463b      	mov	r3, r7
 8009d10:	4650      	mov	r0, sl
 8009d12:	4659      	mov	r1, fp
 8009d14:	f7f6 fa5c 	bl	80001d0 <__aeabi_dsub>
 8009d18:	e9c4 0100 	strd	r0, r1, [r4]
 8009d1c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8009d20:	4650      	mov	r0, sl
 8009d22:	4642      	mov	r2, r8
 8009d24:	464b      	mov	r3, r9
 8009d26:	4659      	mov	r1, fp
 8009d28:	f7f6 fa52 	bl	80001d0 <__aeabi_dsub>
 8009d2c:	463b      	mov	r3, r7
 8009d2e:	4632      	mov	r2, r6
 8009d30:	f7f6 fa4e 	bl	80001d0 <__aeabi_dsub>
 8009d34:	9b04      	ldr	r3, [sp, #16]
 8009d36:	2b00      	cmp	r3, #0
 8009d38:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009d3c:	f6bf af5c 	bge.w	8009bf8 <__ieee754_rem_pio2+0x78>
 8009d40:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8009d44:	6063      	str	r3, [r4, #4]
 8009d46:	f8c4 8000 	str.w	r8, [r4]
 8009d4a:	60a0      	str	r0, [r4, #8]
 8009d4c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009d50:	60e3      	str	r3, [r4, #12]
 8009d52:	426d      	negs	r5, r5
 8009d54:	e750      	b.n	8009bf8 <__ieee754_rem_pio2+0x78>
 8009d56:	4632      	mov	r2, r6
 8009d58:	463b      	mov	r3, r7
 8009d5a:	4650      	mov	r0, sl
 8009d5c:	4659      	mov	r1, fp
 8009d5e:	f7f6 fa37 	bl	80001d0 <__aeabi_dsub>
 8009d62:	ea4f 5228 	mov.w	r2, r8, asr #20
 8009d66:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009d6a:	1ad3      	subs	r3, r2, r3
 8009d6c:	2b10      	cmp	r3, #16
 8009d6e:	e9c4 0100 	strd	r0, r1, [r4]
 8009d72:	9205      	str	r2, [sp, #20]
 8009d74:	ddd2      	ble.n	8009d1c <__ieee754_rem_pio2+0x19c>
 8009d76:	a33e      	add	r3, pc, #248	; (adr r3, 8009e70 <__ieee754_rem_pio2+0x2f0>)
 8009d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009d80:	f7f6 fbda 	bl	8000538 <__aeabi_dmul>
 8009d84:	4606      	mov	r6, r0
 8009d86:	460f      	mov	r7, r1
 8009d88:	4602      	mov	r2, r0
 8009d8a:	460b      	mov	r3, r1
 8009d8c:	4650      	mov	r0, sl
 8009d8e:	4659      	mov	r1, fp
 8009d90:	f7f6 fa1e 	bl	80001d0 <__aeabi_dsub>
 8009d94:	4602      	mov	r2, r0
 8009d96:	460b      	mov	r3, r1
 8009d98:	4680      	mov	r8, r0
 8009d9a:	4689      	mov	r9, r1
 8009d9c:	4650      	mov	r0, sl
 8009d9e:	4659      	mov	r1, fp
 8009da0:	f7f6 fa16 	bl	80001d0 <__aeabi_dsub>
 8009da4:	4632      	mov	r2, r6
 8009da6:	463b      	mov	r3, r7
 8009da8:	f7f6 fa12 	bl	80001d0 <__aeabi_dsub>
 8009dac:	a332      	add	r3, pc, #200	; (adr r3, 8009e78 <__ieee754_rem_pio2+0x2f8>)
 8009dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009db2:	4606      	mov	r6, r0
 8009db4:	460f      	mov	r7, r1
 8009db6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009dba:	f7f6 fbbd 	bl	8000538 <__aeabi_dmul>
 8009dbe:	4632      	mov	r2, r6
 8009dc0:	463b      	mov	r3, r7
 8009dc2:	f7f6 fa05 	bl	80001d0 <__aeabi_dsub>
 8009dc6:	4602      	mov	r2, r0
 8009dc8:	460b      	mov	r3, r1
 8009dca:	4606      	mov	r6, r0
 8009dcc:	460f      	mov	r7, r1
 8009dce:	4640      	mov	r0, r8
 8009dd0:	4649      	mov	r1, r9
 8009dd2:	f7f6 f9fd 	bl	80001d0 <__aeabi_dsub>
 8009dd6:	9a05      	ldr	r2, [sp, #20]
 8009dd8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8009ddc:	1ad3      	subs	r3, r2, r3
 8009dde:	2b31      	cmp	r3, #49	; 0x31
 8009de0:	e9c4 0100 	strd	r0, r1, [r4]
 8009de4:	dd2a      	ble.n	8009e3c <__ieee754_rem_pio2+0x2bc>
 8009de6:	a328      	add	r3, pc, #160	; (adr r3, 8009e88 <__ieee754_rem_pio2+0x308>)
 8009de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009df0:	f7f6 fba2 	bl	8000538 <__aeabi_dmul>
 8009df4:	4606      	mov	r6, r0
 8009df6:	460f      	mov	r7, r1
 8009df8:	4602      	mov	r2, r0
 8009dfa:	460b      	mov	r3, r1
 8009dfc:	4640      	mov	r0, r8
 8009dfe:	4649      	mov	r1, r9
 8009e00:	f7f6 f9e6 	bl	80001d0 <__aeabi_dsub>
 8009e04:	4602      	mov	r2, r0
 8009e06:	460b      	mov	r3, r1
 8009e08:	4682      	mov	sl, r0
 8009e0a:	468b      	mov	fp, r1
 8009e0c:	4640      	mov	r0, r8
 8009e0e:	4649      	mov	r1, r9
 8009e10:	f7f6 f9de 	bl	80001d0 <__aeabi_dsub>
 8009e14:	4632      	mov	r2, r6
 8009e16:	463b      	mov	r3, r7
 8009e18:	f7f6 f9da 	bl	80001d0 <__aeabi_dsub>
 8009e1c:	a31c      	add	r3, pc, #112	; (adr r3, 8009e90 <__ieee754_rem_pio2+0x310>)
 8009e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e22:	4606      	mov	r6, r0
 8009e24:	460f      	mov	r7, r1
 8009e26:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009e2a:	f7f6 fb85 	bl	8000538 <__aeabi_dmul>
 8009e2e:	4632      	mov	r2, r6
 8009e30:	463b      	mov	r3, r7
 8009e32:	f7f6 f9cd 	bl	80001d0 <__aeabi_dsub>
 8009e36:	4606      	mov	r6, r0
 8009e38:	460f      	mov	r7, r1
 8009e3a:	e767      	b.n	8009d0c <__ieee754_rem_pio2+0x18c>
 8009e3c:	46c2      	mov	sl, r8
 8009e3e:	46cb      	mov	fp, r9
 8009e40:	e76c      	b.n	8009d1c <__ieee754_rem_pio2+0x19c>
 8009e42:	4b1b      	ldr	r3, [pc, #108]	; (8009eb0 <__ieee754_rem_pio2+0x330>)
 8009e44:	4598      	cmp	r8, r3
 8009e46:	dd35      	ble.n	8009eb4 <__ieee754_rem_pio2+0x334>
 8009e48:	ee10 2a10 	vmov	r2, s0
 8009e4c:	463b      	mov	r3, r7
 8009e4e:	4630      	mov	r0, r6
 8009e50:	4639      	mov	r1, r7
 8009e52:	f7f6 f9bd 	bl	80001d0 <__aeabi_dsub>
 8009e56:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009e5a:	e9c4 0100 	strd	r0, r1, [r4]
 8009e5e:	e6a1      	b.n	8009ba4 <__ieee754_rem_pio2+0x24>
 8009e60:	54400000 	.word	0x54400000
 8009e64:	3ff921fb 	.word	0x3ff921fb
 8009e68:	1a626331 	.word	0x1a626331
 8009e6c:	3dd0b461 	.word	0x3dd0b461
 8009e70:	1a600000 	.word	0x1a600000
 8009e74:	3dd0b461 	.word	0x3dd0b461
 8009e78:	2e037073 	.word	0x2e037073
 8009e7c:	3ba3198a 	.word	0x3ba3198a
 8009e80:	6dc9c883 	.word	0x6dc9c883
 8009e84:	3fe45f30 	.word	0x3fe45f30
 8009e88:	2e000000 	.word	0x2e000000
 8009e8c:	3ba3198a 	.word	0x3ba3198a
 8009e90:	252049c1 	.word	0x252049c1
 8009e94:	397b839a 	.word	0x397b839a
 8009e98:	3fe921fb 	.word	0x3fe921fb
 8009e9c:	4002d97b 	.word	0x4002d97b
 8009ea0:	3ff921fb 	.word	0x3ff921fb
 8009ea4:	413921fb 	.word	0x413921fb
 8009ea8:	3fe00000 	.word	0x3fe00000
 8009eac:	0800b06c 	.word	0x0800b06c
 8009eb0:	7fefffff 	.word	0x7fefffff
 8009eb4:	ea4f 5528 	mov.w	r5, r8, asr #20
 8009eb8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8009ebc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8009ec0:	4630      	mov	r0, r6
 8009ec2:	460f      	mov	r7, r1
 8009ec4:	f7f6 fde8 	bl	8000a98 <__aeabi_d2iz>
 8009ec8:	f7f6 fad0 	bl	800046c <__aeabi_i2d>
 8009ecc:	4602      	mov	r2, r0
 8009ece:	460b      	mov	r3, r1
 8009ed0:	4630      	mov	r0, r6
 8009ed2:	4639      	mov	r1, r7
 8009ed4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009ed8:	f7f6 f97a 	bl	80001d0 <__aeabi_dsub>
 8009edc:	2200      	movs	r2, #0
 8009ede:	4b1f      	ldr	r3, [pc, #124]	; (8009f5c <__ieee754_rem_pio2+0x3dc>)
 8009ee0:	f7f6 fb2a 	bl	8000538 <__aeabi_dmul>
 8009ee4:	460f      	mov	r7, r1
 8009ee6:	4606      	mov	r6, r0
 8009ee8:	f7f6 fdd6 	bl	8000a98 <__aeabi_d2iz>
 8009eec:	f7f6 fabe 	bl	800046c <__aeabi_i2d>
 8009ef0:	4602      	mov	r2, r0
 8009ef2:	460b      	mov	r3, r1
 8009ef4:	4630      	mov	r0, r6
 8009ef6:	4639      	mov	r1, r7
 8009ef8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009efc:	f7f6 f968 	bl	80001d0 <__aeabi_dsub>
 8009f00:	2200      	movs	r2, #0
 8009f02:	4b16      	ldr	r3, [pc, #88]	; (8009f5c <__ieee754_rem_pio2+0x3dc>)
 8009f04:	f7f6 fb18 	bl	8000538 <__aeabi_dmul>
 8009f08:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009f0c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8009f10:	f04f 0803 	mov.w	r8, #3
 8009f14:	2600      	movs	r6, #0
 8009f16:	2700      	movs	r7, #0
 8009f18:	4632      	mov	r2, r6
 8009f1a:	463b      	mov	r3, r7
 8009f1c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8009f20:	f108 3aff 	add.w	sl, r8, #4294967295
 8009f24:	f7f6 fd70 	bl	8000a08 <__aeabi_dcmpeq>
 8009f28:	b9b0      	cbnz	r0, 8009f58 <__ieee754_rem_pio2+0x3d8>
 8009f2a:	4b0d      	ldr	r3, [pc, #52]	; (8009f60 <__ieee754_rem_pio2+0x3e0>)
 8009f2c:	9301      	str	r3, [sp, #4]
 8009f2e:	2302      	movs	r3, #2
 8009f30:	9300      	str	r3, [sp, #0]
 8009f32:	462a      	mov	r2, r5
 8009f34:	4643      	mov	r3, r8
 8009f36:	4621      	mov	r1, r4
 8009f38:	a806      	add	r0, sp, #24
 8009f3a:	f000 f9ad 	bl	800a298 <__kernel_rem_pio2>
 8009f3e:	9b04      	ldr	r3, [sp, #16]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	4605      	mov	r5, r0
 8009f44:	f6bf ae58 	bge.w	8009bf8 <__ieee754_rem_pio2+0x78>
 8009f48:	6863      	ldr	r3, [r4, #4]
 8009f4a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009f4e:	6063      	str	r3, [r4, #4]
 8009f50:	68e3      	ldr	r3, [r4, #12]
 8009f52:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009f56:	e6fb      	b.n	8009d50 <__ieee754_rem_pio2+0x1d0>
 8009f58:	46d0      	mov	r8, sl
 8009f5a:	e7dd      	b.n	8009f18 <__ieee754_rem_pio2+0x398>
 8009f5c:	41700000 	.word	0x41700000
 8009f60:	0800b0ec 	.word	0x0800b0ec

08009f64 <__ieee754_sqrt>:
 8009f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f68:	ec55 4b10 	vmov	r4, r5, d0
 8009f6c:	4e54      	ldr	r6, [pc, #336]	; (800a0c0 <__ieee754_sqrt+0x15c>)
 8009f6e:	43ae      	bics	r6, r5
 8009f70:	ee10 0a10 	vmov	r0, s0
 8009f74:	462b      	mov	r3, r5
 8009f76:	462a      	mov	r2, r5
 8009f78:	4621      	mov	r1, r4
 8009f7a:	d113      	bne.n	8009fa4 <__ieee754_sqrt+0x40>
 8009f7c:	ee10 2a10 	vmov	r2, s0
 8009f80:	462b      	mov	r3, r5
 8009f82:	ee10 0a10 	vmov	r0, s0
 8009f86:	4629      	mov	r1, r5
 8009f88:	f7f6 fad6 	bl	8000538 <__aeabi_dmul>
 8009f8c:	4602      	mov	r2, r0
 8009f8e:	460b      	mov	r3, r1
 8009f90:	4620      	mov	r0, r4
 8009f92:	4629      	mov	r1, r5
 8009f94:	f7f6 f91e 	bl	80001d4 <__adddf3>
 8009f98:	4604      	mov	r4, r0
 8009f9a:	460d      	mov	r5, r1
 8009f9c:	ec45 4b10 	vmov	d0, r4, r5
 8009fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fa4:	2d00      	cmp	r5, #0
 8009fa6:	dc10      	bgt.n	8009fca <__ieee754_sqrt+0x66>
 8009fa8:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009fac:	4330      	orrs	r0, r6
 8009fae:	d0f5      	beq.n	8009f9c <__ieee754_sqrt+0x38>
 8009fb0:	b15d      	cbz	r5, 8009fca <__ieee754_sqrt+0x66>
 8009fb2:	ee10 2a10 	vmov	r2, s0
 8009fb6:	462b      	mov	r3, r5
 8009fb8:	4620      	mov	r0, r4
 8009fba:	4629      	mov	r1, r5
 8009fbc:	f7f6 f908 	bl	80001d0 <__aeabi_dsub>
 8009fc0:	4602      	mov	r2, r0
 8009fc2:	460b      	mov	r3, r1
 8009fc4:	f7f6 fbe2 	bl	800078c <__aeabi_ddiv>
 8009fc8:	e7e6      	b.n	8009f98 <__ieee754_sqrt+0x34>
 8009fca:	151b      	asrs	r3, r3, #20
 8009fcc:	d10c      	bne.n	8009fe8 <__ieee754_sqrt+0x84>
 8009fce:	2a00      	cmp	r2, #0
 8009fd0:	d06d      	beq.n	800a0ae <__ieee754_sqrt+0x14a>
 8009fd2:	2000      	movs	r0, #0
 8009fd4:	02d6      	lsls	r6, r2, #11
 8009fd6:	d56e      	bpl.n	800a0b6 <__ieee754_sqrt+0x152>
 8009fd8:	1e44      	subs	r4, r0, #1
 8009fda:	1b1b      	subs	r3, r3, r4
 8009fdc:	f1c0 0420 	rsb	r4, r0, #32
 8009fe0:	fa21 f404 	lsr.w	r4, r1, r4
 8009fe4:	4322      	orrs	r2, r4
 8009fe6:	4081      	lsls	r1, r0
 8009fe8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009fec:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8009ff0:	07dd      	lsls	r5, r3, #31
 8009ff2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009ff6:	bf42      	ittt	mi
 8009ff8:	0052      	lslmi	r2, r2, #1
 8009ffa:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 8009ffe:	0049      	lslmi	r1, r1, #1
 800a000:	1058      	asrs	r0, r3, #1
 800a002:	2500      	movs	r5, #0
 800a004:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800a008:	441a      	add	r2, r3
 800a00a:	0049      	lsls	r1, r1, #1
 800a00c:	2316      	movs	r3, #22
 800a00e:	462c      	mov	r4, r5
 800a010:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a014:	19a7      	adds	r7, r4, r6
 800a016:	4297      	cmp	r7, r2
 800a018:	bfde      	ittt	le
 800a01a:	1bd2      	suble	r2, r2, r7
 800a01c:	19bc      	addle	r4, r7, r6
 800a01e:	19ad      	addle	r5, r5, r6
 800a020:	0052      	lsls	r2, r2, #1
 800a022:	3b01      	subs	r3, #1
 800a024:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800a028:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a02c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a030:	d1f0      	bne.n	800a014 <__ieee754_sqrt+0xb0>
 800a032:	f04f 0e20 	mov.w	lr, #32
 800a036:	469c      	mov	ip, r3
 800a038:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a03c:	42a2      	cmp	r2, r4
 800a03e:	eb06 070c 	add.w	r7, r6, ip
 800a042:	dc02      	bgt.n	800a04a <__ieee754_sqrt+0xe6>
 800a044:	d112      	bne.n	800a06c <__ieee754_sqrt+0x108>
 800a046:	428f      	cmp	r7, r1
 800a048:	d810      	bhi.n	800a06c <__ieee754_sqrt+0x108>
 800a04a:	2f00      	cmp	r7, #0
 800a04c:	eb07 0c06 	add.w	ip, r7, r6
 800a050:	da34      	bge.n	800a0bc <__ieee754_sqrt+0x158>
 800a052:	f1bc 0f00 	cmp.w	ip, #0
 800a056:	db31      	blt.n	800a0bc <__ieee754_sqrt+0x158>
 800a058:	f104 0801 	add.w	r8, r4, #1
 800a05c:	1b12      	subs	r2, r2, r4
 800a05e:	428f      	cmp	r7, r1
 800a060:	bf88      	it	hi
 800a062:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800a066:	1bc9      	subs	r1, r1, r7
 800a068:	4433      	add	r3, r6
 800a06a:	4644      	mov	r4, r8
 800a06c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800a070:	f1be 0e01 	subs.w	lr, lr, #1
 800a074:	443a      	add	r2, r7
 800a076:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a07a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a07e:	d1dd      	bne.n	800a03c <__ieee754_sqrt+0xd8>
 800a080:	430a      	orrs	r2, r1
 800a082:	d006      	beq.n	800a092 <__ieee754_sqrt+0x12e>
 800a084:	1c5c      	adds	r4, r3, #1
 800a086:	bf13      	iteet	ne
 800a088:	3301      	addne	r3, #1
 800a08a:	3501      	addeq	r5, #1
 800a08c:	4673      	moveq	r3, lr
 800a08e:	f023 0301 	bicne.w	r3, r3, #1
 800a092:	106a      	asrs	r2, r5, #1
 800a094:	085b      	lsrs	r3, r3, #1
 800a096:	07e9      	lsls	r1, r5, #31
 800a098:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800a09c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800a0a0:	bf48      	it	mi
 800a0a2:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800a0a6:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800a0aa:	461c      	mov	r4, r3
 800a0ac:	e776      	b.n	8009f9c <__ieee754_sqrt+0x38>
 800a0ae:	0aca      	lsrs	r2, r1, #11
 800a0b0:	3b15      	subs	r3, #21
 800a0b2:	0549      	lsls	r1, r1, #21
 800a0b4:	e78b      	b.n	8009fce <__ieee754_sqrt+0x6a>
 800a0b6:	0052      	lsls	r2, r2, #1
 800a0b8:	3001      	adds	r0, #1
 800a0ba:	e78b      	b.n	8009fd4 <__ieee754_sqrt+0x70>
 800a0bc:	46a0      	mov	r8, r4
 800a0be:	e7cd      	b.n	800a05c <__ieee754_sqrt+0xf8>
 800a0c0:	7ff00000 	.word	0x7ff00000
 800a0c4:	00000000 	.word	0x00000000

0800a0c8 <__kernel_cos>:
 800a0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0cc:	ec59 8b10 	vmov	r8, r9, d0
 800a0d0:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 800a0d4:	b085      	sub	sp, #20
 800a0d6:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800a0da:	ed8d 1b00 	vstr	d1, [sp]
 800a0de:	da07      	bge.n	800a0f0 <__kernel_cos+0x28>
 800a0e0:	ee10 0a10 	vmov	r0, s0
 800a0e4:	4649      	mov	r1, r9
 800a0e6:	f7f6 fcd7 	bl	8000a98 <__aeabi_d2iz>
 800a0ea:	2800      	cmp	r0, #0
 800a0ec:	f000 80aa 	beq.w	800a244 <__kernel_cos+0x17c>
 800a0f0:	4642      	mov	r2, r8
 800a0f2:	464b      	mov	r3, r9
 800a0f4:	4640      	mov	r0, r8
 800a0f6:	4649      	mov	r1, r9
 800a0f8:	f7f6 fa1e 	bl	8000538 <__aeabi_dmul>
 800a0fc:	a359      	add	r3, pc, #356	; (adr r3, 800a264 <__kernel_cos+0x19c>)
 800a0fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a102:	4604      	mov	r4, r0
 800a104:	460d      	mov	r5, r1
 800a106:	f7f6 fa17 	bl	8000538 <__aeabi_dmul>
 800a10a:	a358      	add	r3, pc, #352	; (adr r3, 800a26c <__kernel_cos+0x1a4>)
 800a10c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a110:	f7f6 f860 	bl	80001d4 <__adddf3>
 800a114:	4622      	mov	r2, r4
 800a116:	462b      	mov	r3, r5
 800a118:	f7f6 fa0e 	bl	8000538 <__aeabi_dmul>
 800a11c:	a355      	add	r3, pc, #340	; (adr r3, 800a274 <__kernel_cos+0x1ac>)
 800a11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a122:	f7f6 f855 	bl	80001d0 <__aeabi_dsub>
 800a126:	4622      	mov	r2, r4
 800a128:	462b      	mov	r3, r5
 800a12a:	f7f6 fa05 	bl	8000538 <__aeabi_dmul>
 800a12e:	a353      	add	r3, pc, #332	; (adr r3, 800a27c <__kernel_cos+0x1b4>)
 800a130:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a134:	f7f6 f84e 	bl	80001d4 <__adddf3>
 800a138:	4622      	mov	r2, r4
 800a13a:	462b      	mov	r3, r5
 800a13c:	f7f6 f9fc 	bl	8000538 <__aeabi_dmul>
 800a140:	a350      	add	r3, pc, #320	; (adr r3, 800a284 <__kernel_cos+0x1bc>)
 800a142:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a146:	f7f6 f843 	bl	80001d0 <__aeabi_dsub>
 800a14a:	4622      	mov	r2, r4
 800a14c:	462b      	mov	r3, r5
 800a14e:	f7f6 f9f3 	bl	8000538 <__aeabi_dmul>
 800a152:	a34e      	add	r3, pc, #312	; (adr r3, 800a28c <__kernel_cos+0x1c4>)
 800a154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a158:	f7f6 f83c 	bl	80001d4 <__adddf3>
 800a15c:	462b      	mov	r3, r5
 800a15e:	4622      	mov	r2, r4
 800a160:	f7f6 f9ea 	bl	8000538 <__aeabi_dmul>
 800a164:	4b3a      	ldr	r3, [pc, #232]	; (800a250 <__kernel_cos+0x188>)
 800a166:	429f      	cmp	r7, r3
 800a168:	4682      	mov	sl, r0
 800a16a:	468b      	mov	fp, r1
 800a16c:	dc2c      	bgt.n	800a1c8 <__kernel_cos+0x100>
 800a16e:	2200      	movs	r2, #0
 800a170:	4b38      	ldr	r3, [pc, #224]	; (800a254 <__kernel_cos+0x18c>)
 800a172:	4620      	mov	r0, r4
 800a174:	4629      	mov	r1, r5
 800a176:	f7f6 f9df 	bl	8000538 <__aeabi_dmul>
 800a17a:	4652      	mov	r2, sl
 800a17c:	4606      	mov	r6, r0
 800a17e:	460f      	mov	r7, r1
 800a180:	465b      	mov	r3, fp
 800a182:	4620      	mov	r0, r4
 800a184:	4629      	mov	r1, r5
 800a186:	f7f6 f9d7 	bl	8000538 <__aeabi_dmul>
 800a18a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a18e:	4604      	mov	r4, r0
 800a190:	460d      	mov	r5, r1
 800a192:	4640      	mov	r0, r8
 800a194:	4649      	mov	r1, r9
 800a196:	f7f6 f9cf 	bl	8000538 <__aeabi_dmul>
 800a19a:	4602      	mov	r2, r0
 800a19c:	460b      	mov	r3, r1
 800a19e:	4620      	mov	r0, r4
 800a1a0:	4629      	mov	r1, r5
 800a1a2:	f7f6 f815 	bl	80001d0 <__aeabi_dsub>
 800a1a6:	4602      	mov	r2, r0
 800a1a8:	460b      	mov	r3, r1
 800a1aa:	4630      	mov	r0, r6
 800a1ac:	4639      	mov	r1, r7
 800a1ae:	f7f6 f80f 	bl	80001d0 <__aeabi_dsub>
 800a1b2:	460b      	mov	r3, r1
 800a1b4:	4928      	ldr	r1, [pc, #160]	; (800a258 <__kernel_cos+0x190>)
 800a1b6:	4602      	mov	r2, r0
 800a1b8:	2000      	movs	r0, #0
 800a1ba:	f7f6 f809 	bl	80001d0 <__aeabi_dsub>
 800a1be:	ec41 0b10 	vmov	d0, r0, r1
 800a1c2:	b005      	add	sp, #20
 800a1c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1c8:	4b24      	ldr	r3, [pc, #144]	; (800a25c <__kernel_cos+0x194>)
 800a1ca:	4923      	ldr	r1, [pc, #140]	; (800a258 <__kernel_cos+0x190>)
 800a1cc:	429f      	cmp	r7, r3
 800a1ce:	bfd7      	itett	le
 800a1d0:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 800a1d4:	4f22      	ldrgt	r7, [pc, #136]	; (800a260 <__kernel_cos+0x198>)
 800a1d6:	2200      	movle	r2, #0
 800a1d8:	4616      	movle	r6, r2
 800a1da:	bfd4      	ite	le
 800a1dc:	461f      	movle	r7, r3
 800a1de:	2600      	movgt	r6, #0
 800a1e0:	4632      	mov	r2, r6
 800a1e2:	463b      	mov	r3, r7
 800a1e4:	2000      	movs	r0, #0
 800a1e6:	f7f5 fff3 	bl	80001d0 <__aeabi_dsub>
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1f0:	4b18      	ldr	r3, [pc, #96]	; (800a254 <__kernel_cos+0x18c>)
 800a1f2:	4620      	mov	r0, r4
 800a1f4:	4629      	mov	r1, r5
 800a1f6:	f7f6 f99f 	bl	8000538 <__aeabi_dmul>
 800a1fa:	4632      	mov	r2, r6
 800a1fc:	463b      	mov	r3, r7
 800a1fe:	f7f5 ffe7 	bl	80001d0 <__aeabi_dsub>
 800a202:	4652      	mov	r2, sl
 800a204:	4606      	mov	r6, r0
 800a206:	460f      	mov	r7, r1
 800a208:	465b      	mov	r3, fp
 800a20a:	4620      	mov	r0, r4
 800a20c:	4629      	mov	r1, r5
 800a20e:	f7f6 f993 	bl	8000538 <__aeabi_dmul>
 800a212:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a216:	4604      	mov	r4, r0
 800a218:	460d      	mov	r5, r1
 800a21a:	4640      	mov	r0, r8
 800a21c:	4649      	mov	r1, r9
 800a21e:	f7f6 f98b 	bl	8000538 <__aeabi_dmul>
 800a222:	4602      	mov	r2, r0
 800a224:	460b      	mov	r3, r1
 800a226:	4620      	mov	r0, r4
 800a228:	4629      	mov	r1, r5
 800a22a:	f7f5 ffd1 	bl	80001d0 <__aeabi_dsub>
 800a22e:	4602      	mov	r2, r0
 800a230:	460b      	mov	r3, r1
 800a232:	4630      	mov	r0, r6
 800a234:	4639      	mov	r1, r7
 800a236:	f7f5 ffcb 	bl	80001d0 <__aeabi_dsub>
 800a23a:	4602      	mov	r2, r0
 800a23c:	460b      	mov	r3, r1
 800a23e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a242:	e7ba      	b.n	800a1ba <__kernel_cos+0xf2>
 800a244:	2000      	movs	r0, #0
 800a246:	4904      	ldr	r1, [pc, #16]	; (800a258 <__kernel_cos+0x190>)
 800a248:	e7b9      	b.n	800a1be <__kernel_cos+0xf6>
 800a24a:	bf00      	nop
 800a24c:	f3af 8000 	nop.w
 800a250:	3fd33332 	.word	0x3fd33332
 800a254:	3fe00000 	.word	0x3fe00000
 800a258:	3ff00000 	.word	0x3ff00000
 800a25c:	3fe90000 	.word	0x3fe90000
 800a260:	3fd20000 	.word	0x3fd20000
 800a264:	be8838d4 	.word	0xbe8838d4
 800a268:	bda8fae9 	.word	0xbda8fae9
 800a26c:	bdb4b1c4 	.word	0xbdb4b1c4
 800a270:	3e21ee9e 	.word	0x3e21ee9e
 800a274:	809c52ad 	.word	0x809c52ad
 800a278:	3e927e4f 	.word	0x3e927e4f
 800a27c:	19cb1590 	.word	0x19cb1590
 800a280:	3efa01a0 	.word	0x3efa01a0
 800a284:	16c15177 	.word	0x16c15177
 800a288:	3f56c16c 	.word	0x3f56c16c
 800a28c:	5555554c 	.word	0x5555554c
 800a290:	3fa55555 	.word	0x3fa55555
 800a294:	00000000 	.word	0x00000000

0800a298 <__kernel_rem_pio2>:
 800a298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a29c:	ed2d 8b02 	vpush	{d8}
 800a2a0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800a2a4:	1ed4      	subs	r4, r2, #3
 800a2a6:	9306      	str	r3, [sp, #24]
 800a2a8:	9102      	str	r1, [sp, #8]
 800a2aa:	4bc3      	ldr	r3, [pc, #780]	; (800a5b8 <__kernel_rem_pio2+0x320>)
 800a2ac:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800a2ae:	9009      	str	r0, [sp, #36]	; 0x24
 800a2b0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a2b4:	9300      	str	r3, [sp, #0]
 800a2b6:	9b06      	ldr	r3, [sp, #24]
 800a2b8:	3b01      	subs	r3, #1
 800a2ba:	9304      	str	r3, [sp, #16]
 800a2bc:	2318      	movs	r3, #24
 800a2be:	fb94 f4f3 	sdiv	r4, r4, r3
 800a2c2:	f06f 0317 	mvn.w	r3, #23
 800a2c6:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800a2ca:	fb04 3303 	mla	r3, r4, r3, r3
 800a2ce:	eb03 0a02 	add.w	sl, r3, r2
 800a2d2:	9b00      	ldr	r3, [sp, #0]
 800a2d4:	9a04      	ldr	r2, [sp, #16]
 800a2d6:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 800a5a8 <__kernel_rem_pio2+0x310>
 800a2da:	eb03 0802 	add.w	r8, r3, r2
 800a2de:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a2e0:	1aa7      	subs	r7, r4, r2
 800a2e2:	ae20      	add	r6, sp, #128	; 0x80
 800a2e4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a2e8:	2500      	movs	r5, #0
 800a2ea:	4545      	cmp	r5, r8
 800a2ec:	dd13      	ble.n	800a316 <__kernel_rem_pio2+0x7e>
 800a2ee:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800a5a8 <__kernel_rem_pio2+0x310>
 800a2f2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800a2f6:	2600      	movs	r6, #0
 800a2f8:	9b00      	ldr	r3, [sp, #0]
 800a2fa:	429e      	cmp	r6, r3
 800a2fc:	dc32      	bgt.n	800a364 <__kernel_rem_pio2+0xcc>
 800a2fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a300:	9303      	str	r3, [sp, #12]
 800a302:	9b06      	ldr	r3, [sp, #24]
 800a304:	199d      	adds	r5, r3, r6
 800a306:	ab20      	add	r3, sp, #128	; 0x80
 800a308:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a30c:	9308      	str	r3, [sp, #32]
 800a30e:	ec59 8b18 	vmov	r8, r9, d8
 800a312:	2700      	movs	r7, #0
 800a314:	e01f      	b.n	800a356 <__kernel_rem_pio2+0xbe>
 800a316:	42ef      	cmn	r7, r5
 800a318:	d407      	bmi.n	800a32a <__kernel_rem_pio2+0x92>
 800a31a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a31e:	f7f6 f8a5 	bl	800046c <__aeabi_i2d>
 800a322:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a326:	3501      	adds	r5, #1
 800a328:	e7df      	b.n	800a2ea <__kernel_rem_pio2+0x52>
 800a32a:	ec51 0b18 	vmov	r0, r1, d8
 800a32e:	e7f8      	b.n	800a322 <__kernel_rem_pio2+0x8a>
 800a330:	9908      	ldr	r1, [sp, #32]
 800a332:	9d03      	ldr	r5, [sp, #12]
 800a334:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800a338:	9108      	str	r1, [sp, #32]
 800a33a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800a33e:	9503      	str	r5, [sp, #12]
 800a340:	f7f6 f8fa 	bl	8000538 <__aeabi_dmul>
 800a344:	4602      	mov	r2, r0
 800a346:	460b      	mov	r3, r1
 800a348:	4640      	mov	r0, r8
 800a34a:	4649      	mov	r1, r9
 800a34c:	f7f5 ff42 	bl	80001d4 <__adddf3>
 800a350:	3701      	adds	r7, #1
 800a352:	4680      	mov	r8, r0
 800a354:	4689      	mov	r9, r1
 800a356:	9b04      	ldr	r3, [sp, #16]
 800a358:	429f      	cmp	r7, r3
 800a35a:	dde9      	ble.n	800a330 <__kernel_rem_pio2+0x98>
 800a35c:	e8eb 8902 	strd	r8, r9, [fp], #8
 800a360:	3601      	adds	r6, #1
 800a362:	e7c9      	b.n	800a2f8 <__kernel_rem_pio2+0x60>
 800a364:	9b00      	ldr	r3, [sp, #0]
 800a366:	9f00      	ldr	r7, [sp, #0]
 800a368:	aa0c      	add	r2, sp, #48	; 0x30
 800a36a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a36e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a370:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800a372:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a376:	930a      	str	r3, [sp, #40]	; 0x28
 800a378:	ab98      	add	r3, sp, #608	; 0x260
 800a37a:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800a37e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800a382:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a386:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800a38a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a38e:	9308      	str	r3, [sp, #32]
 800a390:	9a08      	ldr	r2, [sp, #32]
 800a392:	ab98      	add	r3, sp, #608	; 0x260
 800a394:	4413      	add	r3, r2
 800a396:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 800a39a:	2600      	movs	r6, #0
 800a39c:	1bbb      	subs	r3, r7, r6
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	dc77      	bgt.n	800a492 <__kernel_rem_pio2+0x1fa>
 800a3a2:	ec49 8b10 	vmov	d0, r8, r9
 800a3a6:	4650      	mov	r0, sl
 800a3a8:	f000 fc12 	bl	800abd0 <scalbn>
 800a3ac:	ec55 4b10 	vmov	r4, r5, d0
 800a3b0:	2200      	movs	r2, #0
 800a3b2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800a3b6:	ee10 0a10 	vmov	r0, s0
 800a3ba:	4629      	mov	r1, r5
 800a3bc:	f7f6 f8bc 	bl	8000538 <__aeabi_dmul>
 800a3c0:	ec41 0b10 	vmov	d0, r0, r1
 800a3c4:	f000 fb7c 	bl	800aac0 <floor>
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	ec51 0b10 	vmov	r0, r1, d0
 800a3ce:	4b7b      	ldr	r3, [pc, #492]	; (800a5bc <__kernel_rem_pio2+0x324>)
 800a3d0:	f7f6 f8b2 	bl	8000538 <__aeabi_dmul>
 800a3d4:	4602      	mov	r2, r0
 800a3d6:	460b      	mov	r3, r1
 800a3d8:	4620      	mov	r0, r4
 800a3da:	4629      	mov	r1, r5
 800a3dc:	f7f5 fef8 	bl	80001d0 <__aeabi_dsub>
 800a3e0:	460d      	mov	r5, r1
 800a3e2:	4604      	mov	r4, r0
 800a3e4:	f7f6 fb58 	bl	8000a98 <__aeabi_d2iz>
 800a3e8:	9003      	str	r0, [sp, #12]
 800a3ea:	f7f6 f83f 	bl	800046c <__aeabi_i2d>
 800a3ee:	4602      	mov	r2, r0
 800a3f0:	460b      	mov	r3, r1
 800a3f2:	4620      	mov	r0, r4
 800a3f4:	4629      	mov	r1, r5
 800a3f6:	f7f5 feeb 	bl	80001d0 <__aeabi_dsub>
 800a3fa:	f1ba 0f00 	cmp.w	sl, #0
 800a3fe:	4680      	mov	r8, r0
 800a400:	4689      	mov	r9, r1
 800a402:	dd6b      	ble.n	800a4dc <__kernel_rem_pio2+0x244>
 800a404:	1e7a      	subs	r2, r7, #1
 800a406:	ab0c      	add	r3, sp, #48	; 0x30
 800a408:	f1ca 0118 	rsb	r1, sl, #24
 800a40c:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800a410:	9c03      	ldr	r4, [sp, #12]
 800a412:	fa40 f301 	asr.w	r3, r0, r1
 800a416:	441c      	add	r4, r3
 800a418:	408b      	lsls	r3, r1
 800a41a:	1ac0      	subs	r0, r0, r3
 800a41c:	ab0c      	add	r3, sp, #48	; 0x30
 800a41e:	9403      	str	r4, [sp, #12]
 800a420:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800a424:	f1ca 0317 	rsb	r3, sl, #23
 800a428:	fa40 fb03 	asr.w	fp, r0, r3
 800a42c:	f1bb 0f00 	cmp.w	fp, #0
 800a430:	dd62      	ble.n	800a4f8 <__kernel_rem_pio2+0x260>
 800a432:	9b03      	ldr	r3, [sp, #12]
 800a434:	2200      	movs	r2, #0
 800a436:	3301      	adds	r3, #1
 800a438:	9303      	str	r3, [sp, #12]
 800a43a:	4614      	mov	r4, r2
 800a43c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800a440:	4297      	cmp	r7, r2
 800a442:	f300 8089 	bgt.w	800a558 <__kernel_rem_pio2+0x2c0>
 800a446:	f1ba 0f00 	cmp.w	sl, #0
 800a44a:	dd07      	ble.n	800a45c <__kernel_rem_pio2+0x1c4>
 800a44c:	f1ba 0f01 	cmp.w	sl, #1
 800a450:	f000 8096 	beq.w	800a580 <__kernel_rem_pio2+0x2e8>
 800a454:	f1ba 0f02 	cmp.w	sl, #2
 800a458:	f000 809c 	beq.w	800a594 <__kernel_rem_pio2+0x2fc>
 800a45c:	f1bb 0f02 	cmp.w	fp, #2
 800a460:	d14a      	bne.n	800a4f8 <__kernel_rem_pio2+0x260>
 800a462:	4642      	mov	r2, r8
 800a464:	464b      	mov	r3, r9
 800a466:	2000      	movs	r0, #0
 800a468:	4955      	ldr	r1, [pc, #340]	; (800a5c0 <__kernel_rem_pio2+0x328>)
 800a46a:	f7f5 feb1 	bl	80001d0 <__aeabi_dsub>
 800a46e:	4680      	mov	r8, r0
 800a470:	4689      	mov	r9, r1
 800a472:	2c00      	cmp	r4, #0
 800a474:	d040      	beq.n	800a4f8 <__kernel_rem_pio2+0x260>
 800a476:	4650      	mov	r0, sl
 800a478:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 800a5b0 <__kernel_rem_pio2+0x318>
 800a47c:	f000 fba8 	bl	800abd0 <scalbn>
 800a480:	4640      	mov	r0, r8
 800a482:	4649      	mov	r1, r9
 800a484:	ec53 2b10 	vmov	r2, r3, d0
 800a488:	f7f5 fea2 	bl	80001d0 <__aeabi_dsub>
 800a48c:	4680      	mov	r8, r0
 800a48e:	4689      	mov	r9, r1
 800a490:	e032      	b.n	800a4f8 <__kernel_rem_pio2+0x260>
 800a492:	2200      	movs	r2, #0
 800a494:	4b4b      	ldr	r3, [pc, #300]	; (800a5c4 <__kernel_rem_pio2+0x32c>)
 800a496:	4640      	mov	r0, r8
 800a498:	4649      	mov	r1, r9
 800a49a:	f7f6 f84d 	bl	8000538 <__aeabi_dmul>
 800a49e:	f7f6 fafb 	bl	8000a98 <__aeabi_d2iz>
 800a4a2:	f7f5 ffe3 	bl	800046c <__aeabi_i2d>
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	4b47      	ldr	r3, [pc, #284]	; (800a5c8 <__kernel_rem_pio2+0x330>)
 800a4aa:	4604      	mov	r4, r0
 800a4ac:	460d      	mov	r5, r1
 800a4ae:	f7f6 f843 	bl	8000538 <__aeabi_dmul>
 800a4b2:	4602      	mov	r2, r0
 800a4b4:	460b      	mov	r3, r1
 800a4b6:	4640      	mov	r0, r8
 800a4b8:	4649      	mov	r1, r9
 800a4ba:	f7f5 fe89 	bl	80001d0 <__aeabi_dsub>
 800a4be:	f7f6 faeb 	bl	8000a98 <__aeabi_d2iz>
 800a4c2:	ab0c      	add	r3, sp, #48	; 0x30
 800a4c4:	4629      	mov	r1, r5
 800a4c6:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800a4ca:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800a4ce:	4620      	mov	r0, r4
 800a4d0:	f7f5 fe80 	bl	80001d4 <__adddf3>
 800a4d4:	3601      	adds	r6, #1
 800a4d6:	4680      	mov	r8, r0
 800a4d8:	4689      	mov	r9, r1
 800a4da:	e75f      	b.n	800a39c <__kernel_rem_pio2+0x104>
 800a4dc:	d106      	bne.n	800a4ec <__kernel_rem_pio2+0x254>
 800a4de:	1e7b      	subs	r3, r7, #1
 800a4e0:	aa0c      	add	r2, sp, #48	; 0x30
 800a4e2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800a4e6:	ea4f 5be0 	mov.w	fp, r0, asr #23
 800a4ea:	e79f      	b.n	800a42c <__kernel_rem_pio2+0x194>
 800a4ec:	2200      	movs	r2, #0
 800a4ee:	4b37      	ldr	r3, [pc, #220]	; (800a5cc <__kernel_rem_pio2+0x334>)
 800a4f0:	f7f6 faa8 	bl	8000a44 <__aeabi_dcmpge>
 800a4f4:	bb68      	cbnz	r0, 800a552 <__kernel_rem_pio2+0x2ba>
 800a4f6:	4683      	mov	fp, r0
 800a4f8:	2200      	movs	r2, #0
 800a4fa:	2300      	movs	r3, #0
 800a4fc:	4640      	mov	r0, r8
 800a4fe:	4649      	mov	r1, r9
 800a500:	f7f6 fa82 	bl	8000a08 <__aeabi_dcmpeq>
 800a504:	2800      	cmp	r0, #0
 800a506:	f000 80c1 	beq.w	800a68c <__kernel_rem_pio2+0x3f4>
 800a50a:	1e7c      	subs	r4, r7, #1
 800a50c:	4623      	mov	r3, r4
 800a50e:	2200      	movs	r2, #0
 800a510:	9900      	ldr	r1, [sp, #0]
 800a512:	428b      	cmp	r3, r1
 800a514:	da5c      	bge.n	800a5d0 <__kernel_rem_pio2+0x338>
 800a516:	2a00      	cmp	r2, #0
 800a518:	f040 808b 	bne.w	800a632 <__kernel_rem_pio2+0x39a>
 800a51c:	2401      	movs	r4, #1
 800a51e:	f06f 0203 	mvn.w	r2, #3
 800a522:	fb02 f304 	mul.w	r3, r2, r4
 800a526:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a528:	58cb      	ldr	r3, [r1, r3]
 800a52a:	2b00      	cmp	r3, #0
 800a52c:	d056      	beq.n	800a5dc <__kernel_rem_pio2+0x344>
 800a52e:	9b08      	ldr	r3, [sp, #32]
 800a530:	aa98      	add	r2, sp, #608	; 0x260
 800a532:	4413      	add	r3, r2
 800a534:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 800a538:	9b06      	ldr	r3, [sp, #24]
 800a53a:	19dd      	adds	r5, r3, r7
 800a53c:	ab20      	add	r3, sp, #128	; 0x80
 800a53e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a542:	19e3      	adds	r3, r4, r7
 800a544:	1c7e      	adds	r6, r7, #1
 800a546:	9303      	str	r3, [sp, #12]
 800a548:	9b03      	ldr	r3, [sp, #12]
 800a54a:	429e      	cmp	r6, r3
 800a54c:	dd48      	ble.n	800a5e0 <__kernel_rem_pio2+0x348>
 800a54e:	461f      	mov	r7, r3
 800a550:	e712      	b.n	800a378 <__kernel_rem_pio2+0xe0>
 800a552:	f04f 0b02 	mov.w	fp, #2
 800a556:	e76c      	b.n	800a432 <__kernel_rem_pio2+0x19a>
 800a558:	ab0c      	add	r3, sp, #48	; 0x30
 800a55a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a55e:	b94c      	cbnz	r4, 800a574 <__kernel_rem_pio2+0x2dc>
 800a560:	b12b      	cbz	r3, 800a56e <__kernel_rem_pio2+0x2d6>
 800a562:	a80c      	add	r0, sp, #48	; 0x30
 800a564:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800a568:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a56c:	2301      	movs	r3, #1
 800a56e:	3201      	adds	r2, #1
 800a570:	461c      	mov	r4, r3
 800a572:	e765      	b.n	800a440 <__kernel_rem_pio2+0x1a8>
 800a574:	a80c      	add	r0, sp, #48	; 0x30
 800a576:	1acb      	subs	r3, r1, r3
 800a578:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800a57c:	4623      	mov	r3, r4
 800a57e:	e7f6      	b.n	800a56e <__kernel_rem_pio2+0x2d6>
 800a580:	1e7a      	subs	r2, r7, #1
 800a582:	ab0c      	add	r3, sp, #48	; 0x30
 800a584:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a588:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a58c:	a90c      	add	r1, sp, #48	; 0x30
 800a58e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a592:	e763      	b.n	800a45c <__kernel_rem_pio2+0x1c4>
 800a594:	1e7a      	subs	r2, r7, #1
 800a596:	ab0c      	add	r3, sp, #48	; 0x30
 800a598:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a59c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a5a0:	e7f4      	b.n	800a58c <__kernel_rem_pio2+0x2f4>
 800a5a2:	bf00      	nop
 800a5a4:	f3af 8000 	nop.w
	...
 800a5b4:	3ff00000 	.word	0x3ff00000
 800a5b8:	0800b238 	.word	0x0800b238
 800a5bc:	40200000 	.word	0x40200000
 800a5c0:	3ff00000 	.word	0x3ff00000
 800a5c4:	3e700000 	.word	0x3e700000
 800a5c8:	41700000 	.word	0x41700000
 800a5cc:	3fe00000 	.word	0x3fe00000
 800a5d0:	a90c      	add	r1, sp, #48	; 0x30
 800a5d2:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a5d6:	3b01      	subs	r3, #1
 800a5d8:	430a      	orrs	r2, r1
 800a5da:	e799      	b.n	800a510 <__kernel_rem_pio2+0x278>
 800a5dc:	3401      	adds	r4, #1
 800a5de:	e7a0      	b.n	800a522 <__kernel_rem_pio2+0x28a>
 800a5e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a5e2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a5e6:	f7f5 ff41 	bl	800046c <__aeabi_i2d>
 800a5ea:	e8e5 0102 	strd	r0, r1, [r5], #8
 800a5ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a5f0:	9508      	str	r5, [sp, #32]
 800a5f2:	461c      	mov	r4, r3
 800a5f4:	2700      	movs	r7, #0
 800a5f6:	f04f 0800 	mov.w	r8, #0
 800a5fa:	f04f 0900 	mov.w	r9, #0
 800a5fe:	9b04      	ldr	r3, [sp, #16]
 800a600:	429f      	cmp	r7, r3
 800a602:	dd03      	ble.n	800a60c <__kernel_rem_pio2+0x374>
 800a604:	e8eb 8902 	strd	r8, r9, [fp], #8
 800a608:	3601      	adds	r6, #1
 800a60a:	e79d      	b.n	800a548 <__kernel_rem_pio2+0x2b0>
 800a60c:	9908      	ldr	r1, [sp, #32]
 800a60e:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800a612:	9108      	str	r1, [sp, #32]
 800a614:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800a618:	f7f5 ff8e 	bl	8000538 <__aeabi_dmul>
 800a61c:	4602      	mov	r2, r0
 800a61e:	460b      	mov	r3, r1
 800a620:	4640      	mov	r0, r8
 800a622:	4649      	mov	r1, r9
 800a624:	f7f5 fdd6 	bl	80001d4 <__adddf3>
 800a628:	3701      	adds	r7, #1
 800a62a:	4680      	mov	r8, r0
 800a62c:	4689      	mov	r9, r1
 800a62e:	e7e6      	b.n	800a5fe <__kernel_rem_pio2+0x366>
 800a630:	3c01      	subs	r4, #1
 800a632:	ab0c      	add	r3, sp, #48	; 0x30
 800a634:	f1aa 0a18 	sub.w	sl, sl, #24
 800a638:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d0f7      	beq.n	800a630 <__kernel_rem_pio2+0x398>
 800a640:	4650      	mov	r0, sl
 800a642:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 800a918 <__kernel_rem_pio2+0x680>
 800a646:	f000 fac3 	bl	800abd0 <scalbn>
 800a64a:	00e5      	lsls	r5, r4, #3
 800a64c:	ab98      	add	r3, sp, #608	; 0x260
 800a64e:	eb03 0905 	add.w	r9, r3, r5
 800a652:	ec57 6b10 	vmov	r6, r7, d0
 800a656:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 800a65a:	46a0      	mov	r8, r4
 800a65c:	f1b8 0f00 	cmp.w	r8, #0
 800a660:	da4d      	bge.n	800a6fe <__kernel_rem_pio2+0x466>
 800a662:	ed9f 8baf 	vldr	d8, [pc, #700]	; 800a920 <__kernel_rem_pio2+0x688>
 800a666:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800a66a:	2300      	movs	r3, #0
 800a66c:	9304      	str	r3, [sp, #16]
 800a66e:	4657      	mov	r7, sl
 800a670:	9b04      	ldr	r3, [sp, #16]
 800a672:	ebb4 0903 	subs.w	r9, r4, r3
 800a676:	d476      	bmi.n	800a766 <__kernel_rem_pio2+0x4ce>
 800a678:	4bab      	ldr	r3, [pc, #684]	; (800a928 <__kernel_rem_pio2+0x690>)
 800a67a:	461e      	mov	r6, r3
 800a67c:	ab70      	add	r3, sp, #448	; 0x1c0
 800a67e:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800a682:	ed8d 8b06 	vstr	d8, [sp, #24]
 800a686:	f04f 0800 	mov.w	r8, #0
 800a68a:	e05e      	b.n	800a74a <__kernel_rem_pio2+0x4b2>
 800a68c:	f1ca 0000 	rsb	r0, sl, #0
 800a690:	ec49 8b10 	vmov	d0, r8, r9
 800a694:	f000 fa9c 	bl	800abd0 <scalbn>
 800a698:	ec55 4b10 	vmov	r4, r5, d0
 800a69c:	2200      	movs	r2, #0
 800a69e:	4ba3      	ldr	r3, [pc, #652]	; (800a92c <__kernel_rem_pio2+0x694>)
 800a6a0:	ee10 0a10 	vmov	r0, s0
 800a6a4:	4629      	mov	r1, r5
 800a6a6:	f7f6 f9cd 	bl	8000a44 <__aeabi_dcmpge>
 800a6aa:	b1f8      	cbz	r0, 800a6ec <__kernel_rem_pio2+0x454>
 800a6ac:	2200      	movs	r2, #0
 800a6ae:	4ba0      	ldr	r3, [pc, #640]	; (800a930 <__kernel_rem_pio2+0x698>)
 800a6b0:	4620      	mov	r0, r4
 800a6b2:	4629      	mov	r1, r5
 800a6b4:	f7f5 ff40 	bl	8000538 <__aeabi_dmul>
 800a6b8:	f7f6 f9ee 	bl	8000a98 <__aeabi_d2iz>
 800a6bc:	4606      	mov	r6, r0
 800a6be:	f7f5 fed5 	bl	800046c <__aeabi_i2d>
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	4b99      	ldr	r3, [pc, #612]	; (800a92c <__kernel_rem_pio2+0x694>)
 800a6c6:	f7f5 ff37 	bl	8000538 <__aeabi_dmul>
 800a6ca:	460b      	mov	r3, r1
 800a6cc:	4602      	mov	r2, r0
 800a6ce:	4629      	mov	r1, r5
 800a6d0:	4620      	mov	r0, r4
 800a6d2:	f7f5 fd7d 	bl	80001d0 <__aeabi_dsub>
 800a6d6:	f7f6 f9df 	bl	8000a98 <__aeabi_d2iz>
 800a6da:	1c7c      	adds	r4, r7, #1
 800a6dc:	ab0c      	add	r3, sp, #48	; 0x30
 800a6de:	f10a 0a18 	add.w	sl, sl, #24
 800a6e2:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800a6e6:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 800a6ea:	e7a9      	b.n	800a640 <__kernel_rem_pio2+0x3a8>
 800a6ec:	4620      	mov	r0, r4
 800a6ee:	4629      	mov	r1, r5
 800a6f0:	f7f6 f9d2 	bl	8000a98 <__aeabi_d2iz>
 800a6f4:	ab0c      	add	r3, sp, #48	; 0x30
 800a6f6:	463c      	mov	r4, r7
 800a6f8:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800a6fc:	e7a0      	b.n	800a640 <__kernel_rem_pio2+0x3a8>
 800a6fe:	ab0c      	add	r3, sp, #48	; 0x30
 800a700:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800a704:	f7f5 feb2 	bl	800046c <__aeabi_i2d>
 800a708:	4632      	mov	r2, r6
 800a70a:	463b      	mov	r3, r7
 800a70c:	f7f5 ff14 	bl	8000538 <__aeabi_dmul>
 800a710:	2200      	movs	r2, #0
 800a712:	e969 0102 	strd	r0, r1, [r9, #-8]!
 800a716:	4b86      	ldr	r3, [pc, #536]	; (800a930 <__kernel_rem_pio2+0x698>)
 800a718:	4630      	mov	r0, r6
 800a71a:	4639      	mov	r1, r7
 800a71c:	f7f5 ff0c 	bl	8000538 <__aeabi_dmul>
 800a720:	f108 38ff 	add.w	r8, r8, #4294967295
 800a724:	4606      	mov	r6, r0
 800a726:	460f      	mov	r7, r1
 800a728:	e798      	b.n	800a65c <__kernel_rem_pio2+0x3c4>
 800a72a:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800a72e:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 800a732:	f7f5 ff01 	bl	8000538 <__aeabi_dmul>
 800a736:	4602      	mov	r2, r0
 800a738:	460b      	mov	r3, r1
 800a73a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800a73e:	f7f5 fd49 	bl	80001d4 <__adddf3>
 800a742:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800a746:	f108 0801 	add.w	r8, r8, #1
 800a74a:	9b00      	ldr	r3, [sp, #0]
 800a74c:	4598      	cmp	r8, r3
 800a74e:	dc02      	bgt.n	800a756 <__kernel_rem_pio2+0x4be>
 800a750:	9b04      	ldr	r3, [sp, #16]
 800a752:	4598      	cmp	r8, r3
 800a754:	dde9      	ble.n	800a72a <__kernel_rem_pio2+0x492>
 800a756:	9b04      	ldr	r3, [sp, #16]
 800a758:	ed9d 7b06 	vldr	d7, [sp, #24]
 800a75c:	3301      	adds	r3, #1
 800a75e:	ecaa 7b02 	vstmia	sl!, {d7}
 800a762:	9304      	str	r3, [sp, #16]
 800a764:	e784      	b.n	800a670 <__kernel_rem_pio2+0x3d8>
 800a766:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800a768:	2b03      	cmp	r3, #3
 800a76a:	d85d      	bhi.n	800a828 <__kernel_rem_pio2+0x590>
 800a76c:	e8df f003 	tbb	[pc, r3]
 800a770:	0226264b 	.word	0x0226264b
 800a774:	ab98      	add	r3, sp, #608	; 0x260
 800a776:	441d      	add	r5, r3
 800a778:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800a77c:	462e      	mov	r6, r5
 800a77e:	46a2      	mov	sl, r4
 800a780:	f1ba 0f00 	cmp.w	sl, #0
 800a784:	dc6e      	bgt.n	800a864 <__kernel_rem_pio2+0x5cc>
 800a786:	462e      	mov	r6, r5
 800a788:	46a2      	mov	sl, r4
 800a78a:	f1ba 0f01 	cmp.w	sl, #1
 800a78e:	f300 808a 	bgt.w	800a8a6 <__kernel_rem_pio2+0x60e>
 800a792:	2000      	movs	r0, #0
 800a794:	2100      	movs	r1, #0
 800a796:	2c01      	cmp	r4, #1
 800a798:	f300 80a6 	bgt.w	800a8e8 <__kernel_rem_pio2+0x650>
 800a79c:	f1bb 0f00 	cmp.w	fp, #0
 800a7a0:	f040 80a8 	bne.w	800a8f4 <__kernel_rem_pio2+0x65c>
 800a7a4:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 800a7a8:	9c02      	ldr	r4, [sp, #8]
 800a7aa:	e9c4 2300 	strd	r2, r3, [r4]
 800a7ae:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 800a7b2:	e9c4 0104 	strd	r0, r1, [r4, #16]
 800a7b6:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800a7ba:	e035      	b.n	800a828 <__kernel_rem_pio2+0x590>
 800a7bc:	3508      	adds	r5, #8
 800a7be:	ab48      	add	r3, sp, #288	; 0x120
 800a7c0:	441d      	add	r5, r3
 800a7c2:	4626      	mov	r6, r4
 800a7c4:	2000      	movs	r0, #0
 800a7c6:	2100      	movs	r1, #0
 800a7c8:	2e00      	cmp	r6, #0
 800a7ca:	da3c      	bge.n	800a846 <__kernel_rem_pio2+0x5ae>
 800a7cc:	f1bb 0f00 	cmp.w	fp, #0
 800a7d0:	d03f      	beq.n	800a852 <__kernel_rem_pio2+0x5ba>
 800a7d2:	4602      	mov	r2, r0
 800a7d4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a7d8:	9d02      	ldr	r5, [sp, #8]
 800a7da:	e9c5 2300 	strd	r2, r3, [r5]
 800a7de:	4602      	mov	r2, r0
 800a7e0:	460b      	mov	r3, r1
 800a7e2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800a7e6:	f7f5 fcf3 	bl	80001d0 <__aeabi_dsub>
 800a7ea:	ae4a      	add	r6, sp, #296	; 0x128
 800a7ec:	2501      	movs	r5, #1
 800a7ee:	42ac      	cmp	r4, r5
 800a7f0:	da32      	bge.n	800a858 <__kernel_rem_pio2+0x5c0>
 800a7f2:	f1bb 0f00 	cmp.w	fp, #0
 800a7f6:	d002      	beq.n	800a7fe <__kernel_rem_pio2+0x566>
 800a7f8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a7fc:	4619      	mov	r1, r3
 800a7fe:	9b02      	ldr	r3, [sp, #8]
 800a800:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a804:	e010      	b.n	800a828 <__kernel_rem_pio2+0x590>
 800a806:	ab98      	add	r3, sp, #608	; 0x260
 800a808:	441d      	add	r5, r3
 800a80a:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 800a80e:	2000      	movs	r0, #0
 800a810:	2100      	movs	r1, #0
 800a812:	2c00      	cmp	r4, #0
 800a814:	da11      	bge.n	800a83a <__kernel_rem_pio2+0x5a2>
 800a816:	f1bb 0f00 	cmp.w	fp, #0
 800a81a:	d002      	beq.n	800a822 <__kernel_rem_pio2+0x58a>
 800a81c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a820:	4619      	mov	r1, r3
 800a822:	9b02      	ldr	r3, [sp, #8]
 800a824:	e9c3 0100 	strd	r0, r1, [r3]
 800a828:	9b03      	ldr	r3, [sp, #12]
 800a82a:	f003 0007 	and.w	r0, r3, #7
 800a82e:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800a832:	ecbd 8b02 	vpop	{d8}
 800a836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a83a:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800a83e:	f7f5 fcc9 	bl	80001d4 <__adddf3>
 800a842:	3c01      	subs	r4, #1
 800a844:	e7e5      	b.n	800a812 <__kernel_rem_pio2+0x57a>
 800a846:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800a84a:	f7f5 fcc3 	bl	80001d4 <__adddf3>
 800a84e:	3e01      	subs	r6, #1
 800a850:	e7ba      	b.n	800a7c8 <__kernel_rem_pio2+0x530>
 800a852:	4602      	mov	r2, r0
 800a854:	460b      	mov	r3, r1
 800a856:	e7bf      	b.n	800a7d8 <__kernel_rem_pio2+0x540>
 800a858:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800a85c:	f7f5 fcba 	bl	80001d4 <__adddf3>
 800a860:	3501      	adds	r5, #1
 800a862:	e7c4      	b.n	800a7ee <__kernel_rem_pio2+0x556>
 800a864:	ed16 7b02 	vldr	d7, [r6, #-8]
 800a868:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800a86c:	ec53 2b17 	vmov	r2, r3, d7
 800a870:	4640      	mov	r0, r8
 800a872:	4649      	mov	r1, r9
 800a874:	ed8d 7b00 	vstr	d7, [sp]
 800a878:	f7f5 fcac 	bl	80001d4 <__adddf3>
 800a87c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a880:	4602      	mov	r2, r0
 800a882:	460b      	mov	r3, r1
 800a884:	4640      	mov	r0, r8
 800a886:	4649      	mov	r1, r9
 800a888:	f7f5 fca2 	bl	80001d0 <__aeabi_dsub>
 800a88c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a890:	f7f5 fca0 	bl	80001d4 <__adddf3>
 800a894:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a898:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800a89c:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a8a0:	ed06 7b02 	vstr	d7, [r6, #-8]
 800a8a4:	e76c      	b.n	800a780 <__kernel_rem_pio2+0x4e8>
 800a8a6:	ed16 7b02 	vldr	d7, [r6, #-8]
 800a8aa:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800a8ae:	ec53 2b17 	vmov	r2, r3, d7
 800a8b2:	4640      	mov	r0, r8
 800a8b4:	4649      	mov	r1, r9
 800a8b6:	ed8d 7b00 	vstr	d7, [sp]
 800a8ba:	f7f5 fc8b 	bl	80001d4 <__adddf3>
 800a8be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8c2:	4602      	mov	r2, r0
 800a8c4:	460b      	mov	r3, r1
 800a8c6:	4640      	mov	r0, r8
 800a8c8:	4649      	mov	r1, r9
 800a8ca:	f7f5 fc81 	bl	80001d0 <__aeabi_dsub>
 800a8ce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8d2:	f7f5 fc7f 	bl	80001d4 <__adddf3>
 800a8d6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800a8da:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800a8de:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a8e2:	ed06 7b02 	vstr	d7, [r6, #-8]
 800a8e6:	e750      	b.n	800a78a <__kernel_rem_pio2+0x4f2>
 800a8e8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800a8ec:	f7f5 fc72 	bl	80001d4 <__adddf3>
 800a8f0:	3c01      	subs	r4, #1
 800a8f2:	e750      	b.n	800a796 <__kernel_rem_pio2+0x4fe>
 800a8f4:	9a02      	ldr	r2, [sp, #8]
 800a8f6:	683b      	ldr	r3, [r7, #0]
 800a8f8:	6013      	str	r3, [r2, #0]
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6110      	str	r0, [r2, #16]
 800a8fe:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a902:	6053      	str	r3, [r2, #4]
 800a904:	68bb      	ldr	r3, [r7, #8]
 800a906:	6093      	str	r3, [r2, #8]
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a90e:	60d3      	str	r3, [r2, #12]
 800a910:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a914:	6153      	str	r3, [r2, #20]
 800a916:	e787      	b.n	800a828 <__kernel_rem_pio2+0x590>
 800a918:	00000000 	.word	0x00000000
 800a91c:	3ff00000 	.word	0x3ff00000
	...
 800a928:	0800b1f8 	.word	0x0800b1f8
 800a92c:	41700000 	.word	0x41700000
 800a930:	3e700000 	.word	0x3e700000
 800a934:	00000000 	.word	0x00000000

0800a938 <__kernel_sin>:
 800a938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a93c:	ec55 4b10 	vmov	r4, r5, d0
 800a940:	b085      	sub	sp, #20
 800a942:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a946:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800a94a:	ed8d 1b00 	vstr	d1, [sp]
 800a94e:	9002      	str	r0, [sp, #8]
 800a950:	da06      	bge.n	800a960 <__kernel_sin+0x28>
 800a952:	ee10 0a10 	vmov	r0, s0
 800a956:	4629      	mov	r1, r5
 800a958:	f7f6 f89e 	bl	8000a98 <__aeabi_d2iz>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	d051      	beq.n	800aa04 <__kernel_sin+0xcc>
 800a960:	4622      	mov	r2, r4
 800a962:	462b      	mov	r3, r5
 800a964:	4620      	mov	r0, r4
 800a966:	4629      	mov	r1, r5
 800a968:	f7f5 fde6 	bl	8000538 <__aeabi_dmul>
 800a96c:	4682      	mov	sl, r0
 800a96e:	468b      	mov	fp, r1
 800a970:	4602      	mov	r2, r0
 800a972:	460b      	mov	r3, r1
 800a974:	4620      	mov	r0, r4
 800a976:	4629      	mov	r1, r5
 800a978:	f7f5 fdde 	bl	8000538 <__aeabi_dmul>
 800a97c:	a341      	add	r3, pc, #260	; (adr r3, 800aa84 <__kernel_sin+0x14c>)
 800a97e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a982:	4680      	mov	r8, r0
 800a984:	4689      	mov	r9, r1
 800a986:	4650      	mov	r0, sl
 800a988:	4659      	mov	r1, fp
 800a98a:	f7f5 fdd5 	bl	8000538 <__aeabi_dmul>
 800a98e:	a33f      	add	r3, pc, #252	; (adr r3, 800aa8c <__kernel_sin+0x154>)
 800a990:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a994:	f7f5 fc1c 	bl	80001d0 <__aeabi_dsub>
 800a998:	4652      	mov	r2, sl
 800a99a:	465b      	mov	r3, fp
 800a99c:	f7f5 fdcc 	bl	8000538 <__aeabi_dmul>
 800a9a0:	a33c      	add	r3, pc, #240	; (adr r3, 800aa94 <__kernel_sin+0x15c>)
 800a9a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9a6:	f7f5 fc15 	bl	80001d4 <__adddf3>
 800a9aa:	4652      	mov	r2, sl
 800a9ac:	465b      	mov	r3, fp
 800a9ae:	f7f5 fdc3 	bl	8000538 <__aeabi_dmul>
 800a9b2:	a33a      	add	r3, pc, #232	; (adr r3, 800aa9c <__kernel_sin+0x164>)
 800a9b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9b8:	f7f5 fc0a 	bl	80001d0 <__aeabi_dsub>
 800a9bc:	4652      	mov	r2, sl
 800a9be:	465b      	mov	r3, fp
 800a9c0:	f7f5 fdba 	bl	8000538 <__aeabi_dmul>
 800a9c4:	a337      	add	r3, pc, #220	; (adr r3, 800aaa4 <__kernel_sin+0x16c>)
 800a9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ca:	f7f5 fc03 	bl	80001d4 <__adddf3>
 800a9ce:	9b02      	ldr	r3, [sp, #8]
 800a9d0:	4606      	mov	r6, r0
 800a9d2:	460f      	mov	r7, r1
 800a9d4:	b9db      	cbnz	r3, 800aa0e <__kernel_sin+0xd6>
 800a9d6:	4602      	mov	r2, r0
 800a9d8:	460b      	mov	r3, r1
 800a9da:	4650      	mov	r0, sl
 800a9dc:	4659      	mov	r1, fp
 800a9de:	f7f5 fdab 	bl	8000538 <__aeabi_dmul>
 800a9e2:	a325      	add	r3, pc, #148	; (adr r3, 800aa78 <__kernel_sin+0x140>)
 800a9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9e8:	f7f5 fbf2 	bl	80001d0 <__aeabi_dsub>
 800a9ec:	4642      	mov	r2, r8
 800a9ee:	464b      	mov	r3, r9
 800a9f0:	f7f5 fda2 	bl	8000538 <__aeabi_dmul>
 800a9f4:	4602      	mov	r2, r0
 800a9f6:	460b      	mov	r3, r1
 800a9f8:	4620      	mov	r0, r4
 800a9fa:	4629      	mov	r1, r5
 800a9fc:	f7f5 fbea 	bl	80001d4 <__adddf3>
 800aa00:	4604      	mov	r4, r0
 800aa02:	460d      	mov	r5, r1
 800aa04:	ec45 4b10 	vmov	d0, r4, r5
 800aa08:	b005      	add	sp, #20
 800aa0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa0e:	2200      	movs	r2, #0
 800aa10:	4b1b      	ldr	r3, [pc, #108]	; (800aa80 <__kernel_sin+0x148>)
 800aa12:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aa16:	f7f5 fd8f 	bl	8000538 <__aeabi_dmul>
 800aa1a:	4632      	mov	r2, r6
 800aa1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800aa20:	463b      	mov	r3, r7
 800aa22:	4640      	mov	r0, r8
 800aa24:	4649      	mov	r1, r9
 800aa26:	f7f5 fd87 	bl	8000538 <__aeabi_dmul>
 800aa2a:	4602      	mov	r2, r0
 800aa2c:	460b      	mov	r3, r1
 800aa2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800aa32:	f7f5 fbcd 	bl	80001d0 <__aeabi_dsub>
 800aa36:	4652      	mov	r2, sl
 800aa38:	465b      	mov	r3, fp
 800aa3a:	f7f5 fd7d 	bl	8000538 <__aeabi_dmul>
 800aa3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa42:	f7f5 fbc5 	bl	80001d0 <__aeabi_dsub>
 800aa46:	a30c      	add	r3, pc, #48	; (adr r3, 800aa78 <__kernel_sin+0x140>)
 800aa48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa4c:	4606      	mov	r6, r0
 800aa4e:	460f      	mov	r7, r1
 800aa50:	4640      	mov	r0, r8
 800aa52:	4649      	mov	r1, r9
 800aa54:	f7f5 fd70 	bl	8000538 <__aeabi_dmul>
 800aa58:	4602      	mov	r2, r0
 800aa5a:	460b      	mov	r3, r1
 800aa5c:	4630      	mov	r0, r6
 800aa5e:	4639      	mov	r1, r7
 800aa60:	f7f5 fbb8 	bl	80001d4 <__adddf3>
 800aa64:	4602      	mov	r2, r0
 800aa66:	460b      	mov	r3, r1
 800aa68:	4620      	mov	r0, r4
 800aa6a:	4629      	mov	r1, r5
 800aa6c:	f7f5 fbb0 	bl	80001d0 <__aeabi_dsub>
 800aa70:	e7c6      	b.n	800aa00 <__kernel_sin+0xc8>
 800aa72:	bf00      	nop
 800aa74:	f3af 8000 	nop.w
 800aa78:	55555549 	.word	0x55555549
 800aa7c:	3fc55555 	.word	0x3fc55555
 800aa80:	3fe00000 	.word	0x3fe00000
 800aa84:	5acfd57c 	.word	0x5acfd57c
 800aa88:	3de5d93a 	.word	0x3de5d93a
 800aa8c:	8a2b9ceb 	.word	0x8a2b9ceb
 800aa90:	3e5ae5e6 	.word	0x3e5ae5e6
 800aa94:	57b1fe7d 	.word	0x57b1fe7d
 800aa98:	3ec71de3 	.word	0x3ec71de3
 800aa9c:	19c161d5 	.word	0x19c161d5
 800aaa0:	3f2a01a0 	.word	0x3f2a01a0
 800aaa4:	1110f8a6 	.word	0x1110f8a6
 800aaa8:	3f811111 	.word	0x3f811111

0800aaac <fabs>:
 800aaac:	ec53 2b10 	vmov	r2, r3, d0
 800aab0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800aab4:	ec43 2b10 	vmov	d0, r2, r3
 800aab8:	4770      	bx	lr
 800aaba:	0000      	movs	r0, r0
 800aabc:	0000      	movs	r0, r0
	...

0800aac0 <floor>:
 800aac0:	ec51 0b10 	vmov	r0, r1, d0
 800aac4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aac8:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800aacc:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800aad0:	2e13      	cmp	r6, #19
 800aad2:	ee10 8a10 	vmov	r8, s0
 800aad6:	460c      	mov	r4, r1
 800aad8:	ee10 5a10 	vmov	r5, s0
 800aadc:	dc35      	bgt.n	800ab4a <floor+0x8a>
 800aade:	2e00      	cmp	r6, #0
 800aae0:	da17      	bge.n	800ab12 <floor+0x52>
 800aae2:	a335      	add	r3, pc, #212	; (adr r3, 800abb8 <floor+0xf8>)
 800aae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aae8:	f7f5 fb74 	bl	80001d4 <__adddf3>
 800aaec:	2200      	movs	r2, #0
 800aaee:	2300      	movs	r3, #0
 800aaf0:	f7f5 ffb2 	bl	8000a58 <__aeabi_dcmpgt>
 800aaf4:	b150      	cbz	r0, 800ab0c <floor+0x4c>
 800aaf6:	2c00      	cmp	r4, #0
 800aaf8:	da5a      	bge.n	800abb0 <floor+0xf0>
 800aafa:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800aafe:	ea53 0308 	orrs.w	r3, r3, r8
 800ab02:	4b2f      	ldr	r3, [pc, #188]	; (800abc0 <floor+0x100>)
 800ab04:	f04f 0500 	mov.w	r5, #0
 800ab08:	bf18      	it	ne
 800ab0a:	461c      	movne	r4, r3
 800ab0c:	4621      	mov	r1, r4
 800ab0e:	4628      	mov	r0, r5
 800ab10:	e025      	b.n	800ab5e <floor+0x9e>
 800ab12:	4f2c      	ldr	r7, [pc, #176]	; (800abc4 <floor+0x104>)
 800ab14:	4137      	asrs	r7, r6
 800ab16:	ea01 0307 	and.w	r3, r1, r7
 800ab1a:	4303      	orrs	r3, r0
 800ab1c:	d01f      	beq.n	800ab5e <floor+0x9e>
 800ab1e:	a326      	add	r3, pc, #152	; (adr r3, 800abb8 <floor+0xf8>)
 800ab20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab24:	f7f5 fb56 	bl	80001d4 <__adddf3>
 800ab28:	2200      	movs	r2, #0
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	f7f5 ff94 	bl	8000a58 <__aeabi_dcmpgt>
 800ab30:	2800      	cmp	r0, #0
 800ab32:	d0eb      	beq.n	800ab0c <floor+0x4c>
 800ab34:	2c00      	cmp	r4, #0
 800ab36:	bfbe      	ittt	lt
 800ab38:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800ab3c:	fa43 f606 	asrlt.w	r6, r3, r6
 800ab40:	19a4      	addlt	r4, r4, r6
 800ab42:	ea24 0407 	bic.w	r4, r4, r7
 800ab46:	2500      	movs	r5, #0
 800ab48:	e7e0      	b.n	800ab0c <floor+0x4c>
 800ab4a:	2e33      	cmp	r6, #51	; 0x33
 800ab4c:	dd0b      	ble.n	800ab66 <floor+0xa6>
 800ab4e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800ab52:	d104      	bne.n	800ab5e <floor+0x9e>
 800ab54:	ee10 2a10 	vmov	r2, s0
 800ab58:	460b      	mov	r3, r1
 800ab5a:	f7f5 fb3b 	bl	80001d4 <__adddf3>
 800ab5e:	ec41 0b10 	vmov	d0, r0, r1
 800ab62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab66:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800ab6a:	f04f 33ff 	mov.w	r3, #4294967295
 800ab6e:	fa23 f707 	lsr.w	r7, r3, r7
 800ab72:	4238      	tst	r0, r7
 800ab74:	d0f3      	beq.n	800ab5e <floor+0x9e>
 800ab76:	a310      	add	r3, pc, #64	; (adr r3, 800abb8 <floor+0xf8>)
 800ab78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab7c:	f7f5 fb2a 	bl	80001d4 <__adddf3>
 800ab80:	2200      	movs	r2, #0
 800ab82:	2300      	movs	r3, #0
 800ab84:	f7f5 ff68 	bl	8000a58 <__aeabi_dcmpgt>
 800ab88:	2800      	cmp	r0, #0
 800ab8a:	d0bf      	beq.n	800ab0c <floor+0x4c>
 800ab8c:	2c00      	cmp	r4, #0
 800ab8e:	da02      	bge.n	800ab96 <floor+0xd6>
 800ab90:	2e14      	cmp	r6, #20
 800ab92:	d103      	bne.n	800ab9c <floor+0xdc>
 800ab94:	3401      	adds	r4, #1
 800ab96:	ea25 0507 	bic.w	r5, r5, r7
 800ab9a:	e7b7      	b.n	800ab0c <floor+0x4c>
 800ab9c:	2301      	movs	r3, #1
 800ab9e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800aba2:	fa03 f606 	lsl.w	r6, r3, r6
 800aba6:	4435      	add	r5, r6
 800aba8:	45a8      	cmp	r8, r5
 800abaa:	bf88      	it	hi
 800abac:	18e4      	addhi	r4, r4, r3
 800abae:	e7f2      	b.n	800ab96 <floor+0xd6>
 800abb0:	2500      	movs	r5, #0
 800abb2:	462c      	mov	r4, r5
 800abb4:	e7aa      	b.n	800ab0c <floor+0x4c>
 800abb6:	bf00      	nop
 800abb8:	8800759c 	.word	0x8800759c
 800abbc:	7e37e43c 	.word	0x7e37e43c
 800abc0:	bff00000 	.word	0xbff00000
 800abc4:	000fffff 	.word	0x000fffff

0800abc8 <matherr>:
 800abc8:	2000      	movs	r0, #0
 800abca:	4770      	bx	lr
 800abcc:	0000      	movs	r0, r0
	...

0800abd0 <scalbn>:
 800abd0:	b570      	push	{r4, r5, r6, lr}
 800abd2:	ec55 4b10 	vmov	r4, r5, d0
 800abd6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800abda:	4606      	mov	r6, r0
 800abdc:	462b      	mov	r3, r5
 800abde:	b9b2      	cbnz	r2, 800ac0e <scalbn+0x3e>
 800abe0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800abe4:	4323      	orrs	r3, r4
 800abe6:	d03c      	beq.n	800ac62 <scalbn+0x92>
 800abe8:	2200      	movs	r2, #0
 800abea:	4b33      	ldr	r3, [pc, #204]	; (800acb8 <scalbn+0xe8>)
 800abec:	4629      	mov	r1, r5
 800abee:	ee10 0a10 	vmov	r0, s0
 800abf2:	f7f5 fca1 	bl	8000538 <__aeabi_dmul>
 800abf6:	4a31      	ldr	r2, [pc, #196]	; (800acbc <scalbn+0xec>)
 800abf8:	4296      	cmp	r6, r2
 800abfa:	4604      	mov	r4, r0
 800abfc:	460d      	mov	r5, r1
 800abfe:	460b      	mov	r3, r1
 800ac00:	da13      	bge.n	800ac2a <scalbn+0x5a>
 800ac02:	a329      	add	r3, pc, #164	; (adr r3, 800aca8 <scalbn+0xd8>)
 800ac04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac08:	f7f5 fc96 	bl	8000538 <__aeabi_dmul>
 800ac0c:	e00a      	b.n	800ac24 <scalbn+0x54>
 800ac0e:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800ac12:	428a      	cmp	r2, r1
 800ac14:	d10c      	bne.n	800ac30 <scalbn+0x60>
 800ac16:	ee10 2a10 	vmov	r2, s0
 800ac1a:	462b      	mov	r3, r5
 800ac1c:	4620      	mov	r0, r4
 800ac1e:	4629      	mov	r1, r5
 800ac20:	f7f5 fad8 	bl	80001d4 <__adddf3>
 800ac24:	4604      	mov	r4, r0
 800ac26:	460d      	mov	r5, r1
 800ac28:	e01b      	b.n	800ac62 <scalbn+0x92>
 800ac2a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ac2e:	3a36      	subs	r2, #54	; 0x36
 800ac30:	4432      	add	r2, r6
 800ac32:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800ac36:	428a      	cmp	r2, r1
 800ac38:	dd0b      	ble.n	800ac52 <scalbn+0x82>
 800ac3a:	ec45 4b11 	vmov	d1, r4, r5
 800ac3e:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800acb0 <scalbn+0xe0>
 800ac42:	f000 f83f 	bl	800acc4 <copysign>
 800ac46:	a31a      	add	r3, pc, #104	; (adr r3, 800acb0 <scalbn+0xe0>)
 800ac48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac4c:	ec51 0b10 	vmov	r0, r1, d0
 800ac50:	e7da      	b.n	800ac08 <scalbn+0x38>
 800ac52:	2a00      	cmp	r2, #0
 800ac54:	dd08      	ble.n	800ac68 <scalbn+0x98>
 800ac56:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ac5a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ac5e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ac62:	ec45 4b10 	vmov	d0, r4, r5
 800ac66:	bd70      	pop	{r4, r5, r6, pc}
 800ac68:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ac6c:	da0d      	bge.n	800ac8a <scalbn+0xba>
 800ac6e:	f24c 3350 	movw	r3, #50000	; 0xc350
 800ac72:	429e      	cmp	r6, r3
 800ac74:	ec45 4b11 	vmov	d1, r4, r5
 800ac78:	dce1      	bgt.n	800ac3e <scalbn+0x6e>
 800ac7a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800aca8 <scalbn+0xd8>
 800ac7e:	f000 f821 	bl	800acc4 <copysign>
 800ac82:	a309      	add	r3, pc, #36	; (adr r3, 800aca8 <scalbn+0xd8>)
 800ac84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac88:	e7e0      	b.n	800ac4c <scalbn+0x7c>
 800ac8a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800ac8e:	3236      	adds	r2, #54	; 0x36
 800ac90:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ac94:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800ac98:	4620      	mov	r0, r4
 800ac9a:	4629      	mov	r1, r5
 800ac9c:	2200      	movs	r2, #0
 800ac9e:	4b08      	ldr	r3, [pc, #32]	; (800acc0 <scalbn+0xf0>)
 800aca0:	e7b2      	b.n	800ac08 <scalbn+0x38>
 800aca2:	bf00      	nop
 800aca4:	f3af 8000 	nop.w
 800aca8:	c2f8f359 	.word	0xc2f8f359
 800acac:	01a56e1f 	.word	0x01a56e1f
 800acb0:	8800759c 	.word	0x8800759c
 800acb4:	7e37e43c 	.word	0x7e37e43c
 800acb8:	43500000 	.word	0x43500000
 800acbc:	ffff3cb0 	.word	0xffff3cb0
 800acc0:	3c900000 	.word	0x3c900000

0800acc4 <copysign>:
 800acc4:	ec53 2b10 	vmov	r2, r3, d0
 800acc8:	ee11 0a90 	vmov	r0, s3
 800accc:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800acd0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800acd4:	ea41 0300 	orr.w	r3, r1, r0
 800acd8:	ec43 2b10 	vmov	d0, r2, r3
 800acdc:	4770      	bx	lr
	...

0800ace0 <__errno>:
 800ace0:	4b01      	ldr	r3, [pc, #4]	; (800ace8 <__errno+0x8>)
 800ace2:	6818      	ldr	r0, [r3, #0]
 800ace4:	4770      	bx	lr
 800ace6:	bf00      	nop
 800ace8:	20000010 	.word	0x20000010

0800acec <_init>:
 800acec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acee:	bf00      	nop
 800acf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acf2:	bc08      	pop	{r3}
 800acf4:	469e      	mov	lr, r3
 800acf6:	4770      	bx	lr

0800acf8 <_fini>:
 800acf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800acfa:	bf00      	nop
 800acfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800acfe:	bc08      	pop	{r3}
 800ad00:	469e      	mov	lr, r3
 800ad02:	4770      	bx	lr
