
byggern.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000162  00800200  00001c56  00001cea  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c56  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000003c  00800362  00800362  00001e4c  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001e4c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001ea8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000300  00000000  00000000  00001ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002f9b  00000000  00000000  000021e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b2b  00000000  00000000  00005183  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001aa5  00000000  00000000  00006cae  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000708  00000000  00000000  00008754  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000c7a  00000000  00000000  00008e5c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001470  00000000  00000000  00009ad6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000228  00000000  00000000  0000af46  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	d9 c0       	rjmp	.+434    	; 0x1b4 <__ctors_end>
       2:	00 00       	nop
       4:	f7 c0       	rjmp	.+494    	; 0x1f4 <__bad_interrupt>
       6:	00 00       	nop
       8:	f5 c0       	rjmp	.+490    	; 0x1f4 <__bad_interrupt>
       a:	00 00       	nop
       c:	f3 c0       	rjmp	.+486    	; 0x1f4 <__bad_interrupt>
       e:	00 00       	nop
      10:	f1 c0       	rjmp	.+482    	; 0x1f4 <__bad_interrupt>
      12:	00 00       	nop
      14:	ff c0       	rjmp	.+510    	; 0x214 <__vector_5>
      16:	00 00       	nop
      18:	ed c0       	rjmp	.+474    	; 0x1f4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	eb c0       	rjmp	.+470    	; 0x1f4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	e9 c0       	rjmp	.+466    	; 0x1f4 <__bad_interrupt>
      22:	00 00       	nop
      24:	e7 c0       	rjmp	.+462    	; 0x1f4 <__bad_interrupt>
      26:	00 00       	nop
      28:	e5 c0       	rjmp	.+458    	; 0x1f4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	e3 c0       	rjmp	.+454    	; 0x1f4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	e1 c0       	rjmp	.+450    	; 0x1f4 <__bad_interrupt>
      32:	00 00       	nop
      34:	df c0       	rjmp	.+446    	; 0x1f4 <__bad_interrupt>
      36:	00 00       	nop
      38:	dd c0       	rjmp	.+442    	; 0x1f4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	db c0       	rjmp	.+438    	; 0x1f4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	d9 c0       	rjmp	.+434    	; 0x1f4 <__bad_interrupt>
      42:	00 00       	nop
      44:	d7 c0       	rjmp	.+430    	; 0x1f4 <__bad_interrupt>
      46:	00 00       	nop
      48:	d5 c0       	rjmp	.+426    	; 0x1f4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	d3 c0       	rjmp	.+422    	; 0x1f4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	d1 c0       	rjmp	.+418    	; 0x1f4 <__bad_interrupt>
      52:	00 00       	nop
      54:	cf c0       	rjmp	.+414    	; 0x1f4 <__bad_interrupt>
      56:	00 00       	nop
      58:	cd c0       	rjmp	.+410    	; 0x1f4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	cb c0       	rjmp	.+406    	; 0x1f4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	c9 c0       	rjmp	.+402    	; 0x1f4 <__bad_interrupt>
      62:	00 00       	nop
      64:	c7 c0       	rjmp	.+398    	; 0x1f4 <__bad_interrupt>
      66:	00 00       	nop
      68:	c5 c0       	rjmp	.+394    	; 0x1f4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	c3 c0       	rjmp	.+390    	; 0x1f4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	c1 c0       	rjmp	.+386    	; 0x1f4 <__bad_interrupt>
      72:	00 00       	nop
      74:	bf c0       	rjmp	.+382    	; 0x1f4 <__bad_interrupt>
      76:	00 00       	nop
      78:	bd c0       	rjmp	.+378    	; 0x1f4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	bb c0       	rjmp	.+374    	; 0x1f4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	b9 c0       	rjmp	.+370    	; 0x1f4 <__bad_interrupt>
      82:	00 00       	nop
      84:	b8 c0       	rjmp	.+368    	; 0x1f6 <__vector_33>
      86:	00 00       	nop
      88:	b5 c0       	rjmp	.+362    	; 0x1f4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	b3 c0       	rjmp	.+358    	; 0x1f4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	b1 c0       	rjmp	.+354    	; 0x1f4 <__bad_interrupt>
      92:	00 00       	nop
      94:	af c0       	rjmp	.+350    	; 0x1f4 <__bad_interrupt>
      96:	00 00       	nop
      98:	ad c0       	rjmp	.+346    	; 0x1f4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	b5 c5       	rjmp	.+2922   	; 0xc08 <__vector_39>
      9e:	00 00       	nop
      a0:	a9 c0       	rjmp	.+338    	; 0x1f4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	a7 c0       	rjmp	.+334    	; 0x1f4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	a5 c0       	rjmp	.+330    	; 0x1f4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	a3 c0       	rjmp	.+326    	; 0x1f4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	a1 c0       	rjmp	.+322    	; 0x1f4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	9f c0       	rjmp	.+318    	; 0x1f4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	9d c0       	rjmp	.+314    	; 0x1f4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	9b c0       	rjmp	.+310    	; 0x1f4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	99 c0       	rjmp	.+306    	; 0x1f4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	97 c0       	rjmp	.+302    	; 0x1f4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	95 c0       	rjmp	.+298    	; 0x1f4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	93 c0       	rjmp	.+294    	; 0x1f4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	91 c0       	rjmp	.+290    	; 0x1f4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	8f c0       	rjmp	.+286    	; 0x1f4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	8d c0       	rjmp	.+282    	; 0x1f4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	8b c0       	rjmp	.+278    	; 0x1f4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	89 c0       	rjmp	.+274    	; 0x1f4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	22 06       	cpc	r2, r18
      e6:	74 06       	cpc	r7, r20
      e8:	74 06       	cpc	r7, r20
      ea:	74 06       	cpc	r7, r20
      ec:	74 06       	cpc	r7, r20
      ee:	74 06       	cpc	r7, r20
      f0:	74 06       	cpc	r7, r20
      f2:	74 06       	cpc	r7, r20
      f4:	22 06       	cpc	r2, r18
      f6:	74 06       	cpc	r7, r20
      f8:	74 06       	cpc	r7, r20
      fa:	74 06       	cpc	r7, r20
      fc:	74 06       	cpc	r7, r20
      fe:	74 06       	cpc	r7, r20
     100:	74 06       	cpc	r7, r20
     102:	74 06       	cpc	r7, r20
     104:	24 06       	cpc	r2, r20
     106:	74 06       	cpc	r7, r20
     108:	74 06       	cpc	r7, r20
     10a:	74 06       	cpc	r7, r20
     10c:	74 06       	cpc	r7, r20
     10e:	74 06       	cpc	r7, r20
     110:	74 06       	cpc	r7, r20
     112:	74 06       	cpc	r7, r20
     114:	74 06       	cpc	r7, r20
     116:	74 06       	cpc	r7, r20
     118:	74 06       	cpc	r7, r20
     11a:	74 06       	cpc	r7, r20
     11c:	74 06       	cpc	r7, r20
     11e:	74 06       	cpc	r7, r20
     120:	74 06       	cpc	r7, r20
     122:	74 06       	cpc	r7, r20
     124:	24 06       	cpc	r2, r20
     126:	74 06       	cpc	r7, r20
     128:	74 06       	cpc	r7, r20
     12a:	74 06       	cpc	r7, r20
     12c:	74 06       	cpc	r7, r20
     12e:	74 06       	cpc	r7, r20
     130:	74 06       	cpc	r7, r20
     132:	74 06       	cpc	r7, r20
     134:	74 06       	cpc	r7, r20
     136:	74 06       	cpc	r7, r20
     138:	74 06       	cpc	r7, r20
     13a:	74 06       	cpc	r7, r20
     13c:	74 06       	cpc	r7, r20
     13e:	74 06       	cpc	r7, r20
     140:	74 06       	cpc	r7, r20
     142:	74 06       	cpc	r7, r20
     144:	70 06       	cpc	r7, r16
     146:	74 06       	cpc	r7, r20
     148:	74 06       	cpc	r7, r20
     14a:	74 06       	cpc	r7, r20
     14c:	74 06       	cpc	r7, r20
     14e:	74 06       	cpc	r7, r20
     150:	74 06       	cpc	r7, r20
     152:	74 06       	cpc	r7, r20
     154:	4d 06       	cpc	r4, r29
     156:	74 06       	cpc	r7, r20
     158:	74 06       	cpc	r7, r20
     15a:	74 06       	cpc	r7, r20
     15c:	74 06       	cpc	r7, r20
     15e:	74 06       	cpc	r7, r20
     160:	74 06       	cpc	r7, r20
     162:	74 06       	cpc	r7, r20
     164:	74 06       	cpc	r7, r20
     166:	74 06       	cpc	r7, r20
     168:	74 06       	cpc	r7, r20
     16a:	74 06       	cpc	r7, r20
     16c:	74 06       	cpc	r7, r20
     16e:	74 06       	cpc	r7, r20
     170:	74 06       	cpc	r7, r20
     172:	74 06       	cpc	r7, r20
     174:	41 06       	cpc	r4, r17
     176:	74 06       	cpc	r7, r20
     178:	74 06       	cpc	r7, r20
     17a:	74 06       	cpc	r7, r20
     17c:	74 06       	cpc	r7, r20
     17e:	74 06       	cpc	r7, r20
     180:	74 06       	cpc	r7, r20
     182:	74 06       	cpc	r7, r20
     184:	5f 06       	cpc	r5, r31
     186:	08 4a       	sbci	r16, 0xA8	; 168
     188:	d7 3b       	cpi	r29, 0xB7	; 183
     18a:	3b ce       	rjmp	.-906    	; 0xfffffe02 <__eeprom_end+0xff7efe02>
     18c:	01 6e       	ori	r16, 0xE1	; 225
     18e:	84 bc       	out	0x24, r8	; 36
     190:	bf fd       	.word	0xfdbf	; ????
     192:	c1 2f       	mov	r28, r17
     194:	3d 6c       	ori	r19, 0xCD	; 205
     196:	74 31       	cpi	r23, 0x14	; 20
     198:	9a bd       	out	0x2a, r25	; 42
     19a:	56 83       	std	Z+6, r21	; 0x06
     19c:	3d da       	rcall	.-2950   	; 0xfffff618 <__eeprom_end+0xff7ef618>
     19e:	3d 00       	.word	0x003d	; ????
     1a0:	c7 7f       	andi	r28, 0xF7	; 247
     1a2:	11 be       	out	0x31, r1	; 49
     1a4:	d9 e4       	ldi	r29, 0x49	; 73
     1a6:	bb 4c       	sbci	r27, 0xCB	; 203
     1a8:	3e 91       	ld	r19, -X
     1aa:	6b aa       	std	Y+51, r6	; 0x33
     1ac:	aa be       	out	0x3a, r10	; 58
     1ae:	00 00       	nop
     1b0:	00 80       	ld	r0, Z
     1b2:	3f 00       	.word	0x003f	; ????

000001b4 <__ctors_end>:
     1b4:	11 24       	eor	r1, r1
     1b6:	1f be       	out	0x3f, r1	; 63
     1b8:	cf ef       	ldi	r28, 0xFF	; 255
     1ba:	d1 e2       	ldi	r29, 0x21	; 33
     1bc:	de bf       	out	0x3e, r29	; 62
     1be:	cd bf       	out	0x3d, r28	; 61
     1c0:	00 e0       	ldi	r16, 0x00	; 0
     1c2:	0c bf       	out	0x3c, r16	; 60

000001c4 <__do_copy_data>:
     1c4:	13 e0       	ldi	r17, 0x03	; 3
     1c6:	a0 e0       	ldi	r26, 0x00	; 0
     1c8:	b2 e0       	ldi	r27, 0x02	; 2
     1ca:	e6 e5       	ldi	r30, 0x56	; 86
     1cc:	fc e1       	ldi	r31, 0x1C	; 28
     1ce:	00 e0       	ldi	r16, 0x00	; 0
     1d0:	0b bf       	out	0x3b, r16	; 59
     1d2:	02 c0       	rjmp	.+4      	; 0x1d8 <__do_copy_data+0x14>
     1d4:	07 90       	elpm	r0, Z+
     1d6:	0d 92       	st	X+, r0
     1d8:	a2 36       	cpi	r26, 0x62	; 98
     1da:	b1 07       	cpc	r27, r17
     1dc:	d9 f7       	brne	.-10     	; 0x1d4 <__do_copy_data+0x10>

000001de <__do_clear_bss>:
     1de:	23 e0       	ldi	r18, 0x03	; 3
     1e0:	a2 e6       	ldi	r26, 0x62	; 98
     1e2:	b3 e0       	ldi	r27, 0x03	; 3
     1e4:	01 c0       	rjmp	.+2      	; 0x1e8 <.do_clear_bss_start>

000001e6 <.do_clear_bss_loop>:
     1e6:	1d 92       	st	X+, r1

000001e8 <.do_clear_bss_start>:
     1e8:	ae 39       	cpi	r26, 0x9E	; 158
     1ea:	b2 07       	cpc	r27, r18
     1ec:	e1 f7       	brne	.-8      	; 0x1e6 <.do_clear_bss_loop>
     1ee:	21 d0       	rcall	.+66     	; 0x232 <main>
     1f0:	0c 94 29 0e 	jmp	0x1c52	; 0x1c52 <_exit>

000001f4 <__bad_interrupt>:
     1f4:	05 cf       	rjmp	.-502    	; 0x0 <__vectors>

000001f6 <__vector_33>:
#include "slider.h"
#include "touchButton.h"
#include "solenoid.h"
uint8_t timerFlag = 0;
uint8_t regulatorOn = 0;
ISR (TIMER3_COMPB_vect) {
     1f6:	1f 92       	push	r1
     1f8:	0f 92       	push	r0
     1fa:	0f b6       	in	r0, 0x3f	; 63
     1fc:	0f 92       	push	r0
     1fe:	11 24       	eor	r1, r1
     200:	8f 93       	push	r24
	
	
	timerFlag = 1;
     202:	81 e0       	ldi	r24, 0x01	; 1
     204:	80 93 64 03 	sts	0x0364, r24	; 0x800364 <timerFlag>
	
	
}
     208:	8f 91       	pop	r24
     20a:	0f 90       	pop	r0
     20c:	0f be       	out	0x3f, r0	; 63
     20e:	0f 90       	pop	r0
     210:	1f 90       	pop	r1
     212:	18 95       	reti

00000214 <__vector_5>:

volatile CAN_message_t received_message;
volatile uint8_t CANFlag = 0;
ISR (INT4_vect) {
     214:	1f 92       	push	r1
     216:	0f 92       	push	r0
     218:	0f b6       	in	r0, 0x3f	; 63
     21a:	0f 92       	push	r0
     21c:	11 24       	eor	r1, r1
     21e:	8f 93       	push	r24
	//cli();
	CANFlag= 1;
     220:	81 e0       	ldi	r24, 0x01	; 1
     222:	80 93 62 03 	sts	0x0362, r24	; 0x800362 <__data_end>
	
	
	
	//sei();
	
}
     226:	8f 91       	pop	r24
     228:	0f 90       	pop	r0
     22a:	0f be       	out	0x3f, r0	; 63
     22c:	0f 90       	pop	r0
     22e:	1f 90       	pop	r1
     230:	18 95       	reti

00000232 <main>:


int main(void)
//p.23 for can read instructions
{
	setupInit();
     232:	21 d4       	rcall	.+2114   	; 0xa76 <setupInit>
	printf("\n\r---------------------------------------\n\n\n\n\n\n\r");
     234:	87 e0       	ldi	r24, 0x07	; 7
     236:	92 e0       	ldi	r25, 0x02	; 2
     238:	9f 93       	push	r25
     23a:	8f 93       	push	r24
     23c:	0e 94 27 0a 	call	0x144e	; 0x144e <printf>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     240:	2f ef       	ldi	r18, 0xFF	; 255
     242:	87 ea       	ldi	r24, 0xA7	; 167
     244:	91 e6       	ldi	r25, 0x61	; 97
     246:	21 50       	subi	r18, 0x01	; 1
     248:	80 40       	sbci	r24, 0x00	; 0
     24a:	90 40       	sbci	r25, 0x00	; 0
     24c:	e1 f7       	brne	.-8      	; 0x246 <main+0x14>
     24e:	00 c0       	rjmp	.+0      	; 0x250 <main+0x1e>
     250:	00 00       	nop
	message.data[0] = 13;
	message.data[1] = 22;
	message.data[2] = 33;
	*/
	_delay_ms(2000);
	pwm_setPulseWidth(2);
     252:	60 e0       	ldi	r22, 0x00	; 0
     254:	70 e0       	ldi	r23, 0x00	; 0
     256:	80 e0       	ldi	r24, 0x00	; 0
     258:	90 e4       	ldi	r25, 0x40	; 64
     25a:	e1 d3       	rcall	.+1986   	; 0xa1e <pwm_setPulseWidth>
    CAN_controller_setMode(MODE_NORMAL);
     25c:	80 e0       	ldi	r24, 0x00	; 0
     25e:	7a d1       	rcall	.+756    	; 0x554 <CAN_controller_setMode>
     260:	0f 90       	pop	r0
     262:	0f 90       	pop	r0
     264:	c8 e3       	ldi	r28, 0x38	; 56
	while (1) {

		//Put microcontroller to sleep until next interrupt. 
		printf("alive");
     266:	d2 e0       	ldi	r29, 0x02	; 2
     268:	0e e3       	ldi	r16, 0x3E	; 62
		sleep_now();
		if (CANFlag) {
			printf("REceived message\n\r");
     26a:	12 e0       	ldi	r17, 0x02	; 2
     26c:	0f 2e       	mov	r0, r31
			cli();
			CANFlag=0;
			CAN_receiveMessage();
			if (slider_pos.left_pos>0) {
     26e:	f7 e7       	ldi	r31, 0x77	; 119
     270:	ef 2e       	mov	r14, r31
     272:	f3 e0       	ldi	r31, 0x03	; 3
     274:	ff 2e       	mov	r15, r31
     276:	f0 2d       	mov	r31, r0
     278:	99 24       	eor	r9, r9
				regulatorOn = 1;
     27a:	93 94       	inc	r9
     27c:	0f 2e       	mov	r0, r31
			sei();
			
		}
		if (timerFlag) {
			cli();
			TCNT3 = 0x00;
     27e:	f4 e9       	ldi	r31, 0x94	; 148
     280:	af 2e       	mov	r10, r31
     282:	b1 2c       	mov	r11, r1
     284:	f0 2d       	mov	r31, r0
     286:	0f 2e       	mov	r0, r31
			encoder_readValues();
			if (regulatorOn) {
				motor_control();
			}
			
			if (buttons.left_button && !(shooting)) {
     288:	f4 e7       	ldi	r31, 0x74	; 116
     28a:	cf 2e       	mov	r12, r31
     28c:	f3 e0       	ldi	r31, 0x03	; 3
     28e:	df 2e       	mov	r13, r31
     290:	f0 2d       	mov	r31, r0
     292:	df 93       	push	r29
	pwm_setPulseWidth(2);
    CAN_controller_setMode(MODE_NORMAL);
	while (1) {

		//Put microcontroller to sleep until next interrupt. 
		printf("alive");
     294:	cf 93       	push	r28
     296:	0e 94 27 0a 	call	0x144e	; 0x144e <printf>
		sleep_now();
     29a:	1c d4       	rcall	.+2104   	; 0xad4 <sleep_now>
     29c:	80 91 62 03 	lds	r24, 0x0362	; 0x800362 <__data_end>
		if (CANFlag) {
     2a0:	0f 90       	pop	r0
     2a2:	0f 90       	pop	r0
     2a4:	88 23       	and	r24, r24
     2a6:	09 f1       	breq	.+66     	; 0x2ea <main+0xb8>
     2a8:	1f 93       	push	r17
			printf("REceived message\n\r");
     2aa:	0f 93       	push	r16
     2ac:	0e 94 27 0a 	call	0x144e	; 0x144e <printf>
			cli();
     2b0:	f8 94       	cli
			CANFlag=0;
     2b2:	10 92 62 03 	sts	0x0362, r1	; 0x800362 <__data_end>
			CAN_receiveMessage();
     2b6:	c6 d0       	rcall	.+396    	; 0x444 <CAN_receiveMessage>
     2b8:	f7 01       	movw	r30, r14
			if (slider_pos.left_pos>0) {
     2ba:	80 81       	ld	r24, Z
     2bc:	91 81       	ldd	r25, Z+1	; 0x01
     2be:	a2 81       	ldd	r26, Z+2	; 0x02
     2c0:	b3 81       	ldd	r27, Z+3	; 0x03
     2c2:	0f 90       	pop	r0
     2c4:	0f 90       	pop	r0
     2c6:	18 16       	cp	r1, r24
     2c8:	19 06       	cpc	r1, r25
     2ca:	1a 06       	cpc	r1, r26
     2cc:	1b 06       	cpc	r1, r27
     2ce:	1c f4       	brge	.+6      	; 0x2d6 <main+0xa4>
				regulatorOn = 1;
     2d0:	90 92 63 03 	sts	0x0363, r9	; 0x800363 <regulatorOn>
			} else {
				motor_setSpeed(0);
     2d4:	04 c0       	rjmp	.+8      	; 0x2de <main+0xac>
     2d6:	80 e0       	ldi	r24, 0x00	; 0
     2d8:	8f d2       	rcall	.+1310   	; 0x7f8 <motor_setSpeed>
				regulatorOn = 0;
     2da:	10 92 63 03 	sts	0x0363, r1	; 0x800363 <regulatorOn>
			}
			
			joystick_setServo();
     2de:	53 d2       	rcall	.+1190   	; 0x786 <joystick_setServo>
			uint8_t mask = 0b11; 
			
			CAN_controller_bitModify(mask, CANINTF, 0b00);
     2e0:	40 e0       	ldi	r20, 0x00	; 0
     2e2:	6c e2       	ldi	r22, 0x2C	; 44
     2e4:	83 e0       	ldi	r24, 0x03	; 3
     2e6:	0e d1       	rcall	.+540    	; 0x504 <CAN_controller_bitModify>
     2e8:	78 94       	sei
			sei();
     2ea:	80 91 64 03 	lds	r24, 0x0364	; 0x800364 <timerFlag>
			
		}
		if (timerFlag) {
     2ee:	88 23       	and	r24, r24
     2f0:	81 f2       	breq	.-96     	; 0x292 <main+0x60>
			cli();
			TCNT3 = 0x00;
     2f2:	f8 94       	cli
     2f4:	f5 01       	movw	r30, r10
     2f6:	11 82       	std	Z+1, r1	; 0x01
			encoder_readValues();
     2f8:	10 82       	st	Z, r1
     2fa:	0f d2       	rcall	.+1054   	; 0x71a <encoder_readValues>
			if (regulatorOn) {
     2fc:	80 91 63 03 	lds	r24, 0x0363	; 0x800363 <regulatorOn>
     300:	81 11       	cpse	r24, r1
				motor_control();
     302:	a9 d2       	rcall	.+1362   	; 0x856 <motor_control>
			}
			
			if (buttons.left_button && !(shooting)) {
     304:	f6 01       	movw	r30, r12
     306:	80 81       	ld	r24, Z
     308:	88 23       	and	r24, r24
     30a:	31 f0       	breq	.+12     	; 0x318 <main+0xe6>
     30c:	80 91 76 03 	lds	r24, 0x0376	; 0x800376 <shooting>
     310:	81 11       	cpse	r24, r1
     312:	04 c0       	rjmp	.+8      	; 0x31c <main+0xea>
				solenoid_setPulse();
     314:	f7 d3       	rcall	.+2030   	; 0xb04 <solenoid_setPulse>
     316:	02 c0       	rjmp	.+4      	; 0x31c <main+0xea>
     318:	10 92 76 03 	sts	0x0376, r1	; 0x800376 <shooting>
			} 
			else if (buttons.left_button == 0) {
				
				shooting = 0;
     31c:	78 94       	sei
			}
			sei();
     31e:	b9 cf       	rjmp	.-142    	; 0x292 <main+0x60>

00000320 <CAN_readPosition>:
     320:	8f 92       	push	r8
	*/
	
	
}

void CAN_readPosition(CAN_message_t mess) {
     322:	9f 92       	push	r9
     324:	af 92       	push	r10
     326:	bf 92       	push	r11
     328:	ef 92       	push	r14
     32a:	ff 92       	push	r15
     32c:	0f 93       	push	r16
     32e:	1f 93       	push	r17
     330:	cf 93       	push	r28
     332:	df 93       	push	r29
     334:	cd b7       	in	r28, 0x3d	; 61
     336:	de b7       	in	r29, 0x3e	; 62
     338:	2b 97       	sbiw	r28, 0x0b	; 11
     33a:	0f b6       	in	r0, 0x3f	; 63
     33c:	f8 94       	cli
     33e:	de bf       	out	0x3e, r29	; 62
     340:	0f be       	out	0x3f, r0	; 63
     342:	cd bf       	out	0x3d, r28	; 61
     344:	e9 82       	std	Y+1, r14	; 0x01
     346:	fa 82       	std	Y+2, r15	; 0x02
     348:	0b 83       	std	Y+3, r16	; 0x03
     34a:	1c 83       	std	Y+4, r17	; 0x04
     34c:	2d 83       	std	Y+5, r18	; 0x05
     34e:	3e 83       	std	Y+6, r19	; 0x06
     350:	4f 83       	std	Y+7, r20	; 0x07
     352:	58 87       	std	Y+8, r21	; 0x08
     354:	69 87       	std	Y+9, r22	; 0x09
     356:	7a 87       	std	Y+10, r23	; 0x0a
     358:	8b 87       	std	Y+11, r24	; 0x0b
	
	int32_t dataLeft = mess.data[0];
     35a:	29 81       	ldd	r18, Y+1	; 0x01
	int32_t dataRight = mess.data[1];
     35c:	fa 80       	ldd	r15, Y+2	; 0x02

	slider_pos.left_pos = (dataLeft*200)/255-100;
     35e:	30 e0       	ldi	r19, 0x00	; 0
     360:	a8 ec       	ldi	r26, 0xC8	; 200
     362:	b0 e0       	ldi	r27, 0x00	; 0
     364:	e5 d7       	rcall	.+4042   	; 0x1330 <__umulhisi3>
     366:	81 2c       	mov	r8, r1
     368:	91 2c       	mov	r9, r1
     36a:	54 01       	movw	r10, r8
     36c:	8a 94       	dec	r8
     36e:	a5 01       	movw	r20, r10
     370:	94 01       	movw	r18, r8
     372:	ba d7       	rcall	.+3956   	; 0x12e8 <__divmodsi4>
     374:	da 01       	movw	r26, r20
     376:	c9 01       	movw	r24, r18
     378:	84 56       	subi	r24, 0x64	; 100
     37a:	91 09       	sbc	r25, r1
     37c:	a1 09       	sbc	r26, r1
     37e:	b1 09       	sbc	r27, r1
     380:	07 e7       	ldi	r16, 0x77	; 119
     382:	13 e0       	ldi	r17, 0x03	; 3
     384:	f8 01       	movw	r30, r16
     386:	80 83       	st	Z, r24
     388:	91 83       	std	Z+1, r25	; 0x01
     38a:	a2 83       	std	Z+2, r26	; 0x02
     38c:	b3 83       	std	Z+3, r27	; 0x03
	slider_pos.right_pos = (dataRight*200)/255-100;
     38e:	2f 2d       	mov	r18, r15
     390:	30 e0       	ldi	r19, 0x00	; 0
     392:	a8 ec       	ldi	r26, 0xC8	; 200
     394:	b0 e0       	ldi	r27, 0x00	; 0
     396:	cc d7       	rcall	.+3992   	; 0x1330 <__umulhisi3>
     398:	a5 01       	movw	r20, r10
     39a:	94 01       	movw	r18, r8
     39c:	a5 d7       	rcall	.+3914   	; 0x12e8 <__divmodsi4>
     39e:	da 01       	movw	r26, r20
     3a0:	c9 01       	movw	r24, r18
     3a2:	84 56       	subi	r24, 0x64	; 100
     3a4:	91 09       	sbc	r25, r1
     3a6:	a1 09       	sbc	r26, r1
     3a8:	b1 09       	sbc	r27, r1
     3aa:	f8 01       	movw	r30, r16
     3ac:	84 83       	std	Z+4, r24	; 0x04
     3ae:	95 83       	std	Z+5, r25	; 0x05
     3b0:	a6 83       	std	Z+6, r26	; 0x06
     3b2:	b7 83       	std	Z+7, r27	; 0x07
	buttons.left_button = mess.data[2];
     3b4:	8b 81       	ldd	r24, Y+3	; 0x03
     3b6:	e4 e7       	ldi	r30, 0x74	; 116
     3b8:	f3 e0       	ldi	r31, 0x03	; 3
     3ba:	80 83       	st	Z, r24
	buttons.right_button = mess.data[3];
     3bc:	9c 81       	ldd	r25, Y+4	; 0x04
     3be:	91 83       	std	Z+1, r25	; 0x01
	if (buttons.left_button == 0) {
     3c0:	81 11       	cpse	r24, r1
     3c2:	02 c0       	rjmp	.+4      	; 0x3c8 <CAN_readPosition+0xa8>
		shooting = 0;
     3c4:	10 92 76 03 	sts	0x0376, r1	; 0x800376 <shooting>
	}
	joystick_pos.x_pos = mess.data[4];
     3c8:	8d 81       	ldd	r24, Y+5	; 0x05
     3ca:	0e e6       	ldi	r16, 0x6E	; 110
     3cc:	13 e0       	ldi	r17, 0x03	; 3
     3ce:	f8 01       	movw	r30, r16
     3d0:	80 83       	st	Z, r24
	joystick_pos.y_pos = mess.data[5];
     3d2:	8e 81       	ldd	r24, Y+6	; 0x06
     3d4:	81 83       	std	Z+1, r24	; 0x01
	joystick_pos.angle = atan2(joystick_pos.y_pos, joystick_pos.x_pos)*360/2.0/3.14;
     3d6:	60 81       	ld	r22, Z
     3d8:	f1 80       	ldd	r15, Z+1	; 0x01
     3da:	06 2e       	mov	r0, r22
     3dc:	00 0c       	add	r0, r0
     3de:	77 0b       	sbc	r23, r23
     3e0:	88 0b       	sbc	r24, r24
     3e2:	99 0b       	sbc	r25, r25
     3e4:	28 d6       	rcall	.+3152   	; 0x1036 <__floatsisf>
     3e6:	4b 01       	movw	r8, r22
     3e8:	5c 01       	movw	r10, r24
     3ea:	6f 2d       	mov	r22, r15
     3ec:	ff 0c       	add	r15, r15
     3ee:	77 0b       	sbc	r23, r23
     3f0:	88 0b       	sbc	r24, r24
     3f2:	99 0b       	sbc	r25, r25
     3f4:	20 d6       	rcall	.+3136   	; 0x1036 <__floatsisf>
     3f6:	a5 01       	movw	r20, r10
     3f8:	94 01       	movw	r18, r8
     3fa:	2b d5       	rcall	.+2646   	; 0xe52 <atan2>
     3fc:	20 e0       	ldi	r18, 0x00	; 0
     3fe:	30 e0       	ldi	r19, 0x00	; 0
     400:	44 eb       	ldi	r20, 0xB4	; 180
     402:	53 e4       	ldi	r21, 0x43	; 67
     404:	f8 d6       	rcall	.+3568   	; 0x11f6 <__mulsf3>
     406:	20 e0       	ldi	r18, 0x00	; 0
     408:	30 e0       	ldi	r19, 0x00	; 0
     40a:	40 e0       	ldi	r20, 0x00	; 0
     40c:	5f e3       	ldi	r21, 0x3F	; 63
     40e:	f3 d6       	rcall	.+3558   	; 0x11f6 <__mulsf3>
     410:	23 ec       	ldi	r18, 0xC3	; 195
     412:	35 ef       	ldi	r19, 0xF5	; 245
     414:	48 e4       	ldi	r20, 0x48	; 72
     416:	50 e4       	ldi	r21, 0x40	; 64
     418:	73 d5       	rcall	.+2790   	; 0xf00 <__divsf3>
     41a:	da d5       	rcall	.+2996   	; 0xfd0 <__fixsfsi>
     41c:	f8 01       	movw	r30, r16
     41e:	73 83       	std	Z+3, r23	; 0x03
     420:	62 83       	std	Z+2, r22	; 0x02
     422:	2b 96       	adiw	r28, 0x0b	; 11
     424:	0f b6       	in	r0, 0x3f	; 63
     426:	f8 94       	cli
     428:	de bf       	out	0x3e, r29	; 62
     42a:	0f be       	out	0x3f, r0	; 63
     42c:	cd bf       	out	0x3d, r28	; 61
     42e:	df 91       	pop	r29
     430:	cf 91       	pop	r28
     432:	1f 91       	pop	r17
     434:	0f 91       	pop	r16
     436:	ff 90       	pop	r15
     438:	ef 90       	pop	r14
     43a:	bf 90       	pop	r11
     43c:	af 90       	pop	r10
     43e:	9f 90       	pop	r9
     440:	8f 90       	pop	r8
     442:	08 95       	ret

00000444 <CAN_receiveMessage>:
	CAN_controller_RTS(buffer_number);

	//ERROR HANDLING?	
}

void CAN_receiveMessage() {
     444:	ef 92       	push	r14
     446:	ff 92       	push	r15
     448:	0f 93       	push	r16
     44a:	1f 93       	push	r17
     44c:	cf 93       	push	r28
     44e:	df 93       	push	r29
     450:	cd b7       	in	r28, 0x3d	; 61
     452:	de b7       	in	r29, 0x3e	; 62
     454:	2b 97       	sbiw	r28, 0x0b	; 11
     456:	0f b6       	in	r0, 0x3f	; 63
     458:	f8 94       	cli
     45a:	de bf       	out	0x3e, r29	; 62
     45c:	0f be       	out	0x3f, r0	; 63
     45e:	cd bf       	out	0x3d, r28	; 61
	//printf("Receiving message");
	CAN_message_t received_message;
	uint8_t buffer = 0;
	switch (buffer) {
		case 0:
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
     460:	82 e6       	ldi	r24, 0x62	; 98
     462:	3f d0       	rcall	.+126    	; 0x4e2 <CAN_controller_read>
     464:	18 2f       	mov	r17, r24
     466:	81 e6       	ldi	r24, 0x61	; 97
     468:	3c d0       	rcall	.+120    	; 0x4e2 <CAN_controller_read>
     46a:	12 95       	swap	r17
     46c:	16 95       	lsr	r17
     46e:	17 70       	andi	r17, 0x07	; 7
     470:	28 e0       	ldi	r18, 0x08	; 8
     472:	82 9f       	mul	r24, r18
     474:	c0 01       	movw	r24, r0
     476:	11 24       	eor	r1, r1
     478:	81 0f       	add	r24, r17
     47a:	91 1d       	adc	r25, r1
     47c:	9a 87       	std	Y+10, r25	; 0x0a
     47e:	89 87       	std	Y+9, r24	; 0x09
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
     480:	85 e6       	ldi	r24, 0x65	; 101
     482:	2f d0       	rcall	.+94     	; 0x4e2 <CAN_controller_read>
     484:	8f 70       	andi	r24, 0x0F	; 15
     486:	8b 87       	std	Y+11, r24	; 0x0b
     488:	8b 85       	ldd	r24, Y+11	; 0x0b
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     48a:	88 23       	and	r24, r24
     48c:	89 f0       	breq	.+34     	; 0x4b0 <CAN_receiveMessage+0x6c>
     48e:	10 e0       	ldi	r17, 0x00	; 0
     490:	e1 2e       	mov	r14, r17
					received_message.data[i] = CAN_controller_read(MCP_RXB0D0 + i);
     492:	f1 2c       	mov	r15, r1
     494:	86 e6       	ldi	r24, 0x66	; 102
     496:	81 0f       	add	r24, r17
     498:	24 d0       	rcall	.+72     	; 0x4e2 <CAN_controller_read>
     49a:	e1 e0       	ldi	r30, 0x01	; 1
     49c:	f0 e0       	ldi	r31, 0x00	; 0
     49e:	ec 0f       	add	r30, r28
     4a0:	fd 1f       	adc	r31, r29
     4a2:	ee 0d       	add	r30, r14
     4a4:	ff 1d       	adc	r31, r15
     4a6:	80 83       	st	Z, r24
     4a8:	1f 5f       	subi	r17, 0xFF	; 255
				received_message.ID = ((CAN_controller_read(MCP_RXB0SIDL) & 0b11100000) >> 5) + (CAN_controller_read(MCP_RXB0SIDH) << 3); 
				
				//printf("Whole id: %i\n\r", received_message.ID);
				received_message.data_length = (CAN_controller_read(MCP_RXB0DLC) & 0b00001111);
				//printf("data length read: %i\n\r",(CAN_controller_read(MCP_RXB0DLC) & 0b00001111));
				for (uint8_t i = 0; i != received_message.data_length; i++) {
     4aa:	8b 85       	ldd	r24, Y+11	; 0x0b
     4ac:	81 13       	cpse	r24, r17
     4ae:	f0 cf       	rjmp	.-32     	; 0x490 <CAN_receiveMessage+0x4c>
     4b0:	e9 80       	ldd	r14, Y+1	; 0x01

				}
				break;
				*/
	}
	CAN_readPosition(received_message);
     4b2:	fa 80       	ldd	r15, Y+2	; 0x02
     4b4:	0b 81       	ldd	r16, Y+3	; 0x03
     4b6:	1c 81       	ldd	r17, Y+4	; 0x04
     4b8:	2d 81       	ldd	r18, Y+5	; 0x05
     4ba:	3e 81       	ldd	r19, Y+6	; 0x06
     4bc:	4f 81       	ldd	r20, Y+7	; 0x07
     4be:	58 85       	ldd	r21, Y+8	; 0x08
     4c0:	69 85       	ldd	r22, Y+9	; 0x09
     4c2:	7a 85       	ldd	r23, Y+10	; 0x0a
     4c4:	8b 85       	ldd	r24, Y+11	; 0x0b
     4c6:	2c df       	rcall	.-424    	; 0x320 <CAN_readPosition>
     4c8:	2b 96       	adiw	r28, 0x0b	; 11
	}
	
	*/
	
	
}
     4ca:	0f b6       	in	r0, 0x3f	; 63
     4cc:	f8 94       	cli
     4ce:	de bf       	out	0x3e, r29	; 62
     4d0:	0f be       	out	0x3f, r0	; 63
     4d2:	cd bf       	out	0x3d, r28	; 61
     4d4:	df 91       	pop	r29
     4d6:	cf 91       	pop	r28
     4d8:	1f 91       	pop	r17
     4da:	0f 91       	pop	r16
     4dc:	ff 90       	pop	r15
     4de:	ef 90       	pop	r14
     4e0:	08 95       	ret

000004e2 <CAN_controller_read>:
     4e2:	cf 93       	push	r28
		default: 
			break;
			
	}
	SPI_setChipSelect(PB7, 1);
}
     4e4:	c8 2f       	mov	r28, r24
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	87 e0       	ldi	r24, 0x07	; 7
     4ea:	2f d3       	rcall	.+1630   	; 0xb4a <SPI_setChipSelect>
     4ec:	83 e0       	ldi	r24, 0x03	; 3
     4ee:	22 d3       	rcall	.+1604   	; 0xb34 <SPI_masterWrite>
     4f0:	8c 2f       	mov	r24, r28
     4f2:	20 d3       	rcall	.+1600   	; 0xb34 <SPI_masterWrite>
     4f4:	24 d3       	rcall	.+1608   	; 0xb3e <SPI_masterRead>
     4f6:	c8 2f       	mov	r28, r24
     4f8:	61 e0       	ldi	r22, 0x01	; 1
     4fa:	87 e0       	ldi	r24, 0x07	; 7
     4fc:	26 d3       	rcall	.+1612   	; 0xb4a <SPI_setChipSelect>
     4fe:	8c 2f       	mov	r24, r28
     500:	cf 91       	pop	r28
     502:	08 95       	ret

00000504 <CAN_controller_bitModify>:
     504:	1f 93       	push	r17
     506:	cf 93       	push	r28
     508:	df 93       	push	r29
     50a:	d8 2f       	mov	r29, r24
     50c:	16 2f       	mov	r17, r22
     50e:	c4 2f       	mov	r28, r20
     510:	60 e0       	ldi	r22, 0x00	; 0
     512:	87 e0       	ldi	r24, 0x07	; 7
     514:	1a d3       	rcall	.+1588   	; 0xb4a <SPI_setChipSelect>
     516:	85 e0       	ldi	r24, 0x05	; 5
     518:	0d d3       	rcall	.+1562   	; 0xb34 <SPI_masterWrite>
     51a:	81 2f       	mov	r24, r17
     51c:	0b d3       	rcall	.+1558   	; 0xb34 <SPI_masterWrite>
     51e:	8d 2f       	mov	r24, r29
     520:	09 d3       	rcall	.+1554   	; 0xb34 <SPI_masterWrite>
     522:	8c 2f       	mov	r24, r28
     524:	07 d3       	rcall	.+1550   	; 0xb34 <SPI_masterWrite>
     526:	61 e0       	ldi	r22, 0x01	; 1
     528:	87 e0       	ldi	r24, 0x07	; 7
     52a:	0f d3       	rcall	.+1566   	; 0xb4a <SPI_setChipSelect>
     52c:	df 91       	pop	r29
     52e:	cf 91       	pop	r28
     530:	1f 91       	pop	r17
     532:	08 95       	ret

00000534 <CAN_controller_reset>:
     534:	60 e0       	ldi	r22, 0x00	; 0
     536:	87 e0       	ldi	r24, 0x07	; 7
     538:	08 d3       	rcall	.+1552   	; 0xb4a <SPI_setChipSelect>
     53a:	81 e5       	ldi	r24, 0x51	; 81
     53c:	92 e0       	ldi	r25, 0x02	; 2
     53e:	9f 93       	push	r25
     540:	8f 93       	push	r24
     542:	85 d7       	rcall	.+3850   	; 0x144e <printf>
     544:	80 ec       	ldi	r24, 0xC0	; 192
     546:	f6 d2       	rcall	.+1516   	; 0xb34 <SPI_masterWrite>
     548:	61 e0       	ldi	r22, 0x01	; 1
     54a:	87 e0       	ldi	r24, 0x07	; 7
     54c:	fe d2       	rcall	.+1532   	; 0xb4a <SPI_setChipSelect>
     54e:	0f 90       	pop	r0
     550:	0f 90       	pop	r0
     552:	08 95       	ret

00000554 <CAN_controller_setMode>:

void CAN_controller_setMode(uint8_t mode) {
     554:	cf 93       	push	r28
     556:	df 93       	push	r29
     558:	c8 2f       	mov	r28, r24
	
	
	
	CAN_controller_reset();
     55a:	ec df       	rcall	.-40     	; 0x534 <CAN_controller_reset>
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     55c:	8e e0       	ldi	r24, 0x0E	; 14
     55e:	c1 df       	rcall	.-126    	; 0x4e2 <CAN_controller_read>
	uint8_t mode_bits = (status & MODE_MASK);
     560:	80 7e       	andi	r24, 0xE0	; 224
	
	if (mode_bits != MODE_CONFIG) {
     562:	80 38       	cpi	r24, 0x80	; 128
     564:	61 f0       	breq	.+24     	; 0x57e <CAN_controller_setMode+0x2a>
		printf("Not in config mode, \t %i\n\r", mode_bits);
     566:	1f 92       	push	r1
     568:	8f 93       	push	r24
     56a:	8d e5       	ldi	r24, 0x5D	; 93
     56c:	92 e0       	ldi	r25, 0x02	; 2
     56e:	9f 93       	push	r25
     570:	8f 93       	push	r24
     572:	6d d7       	rcall	.+3802   	; 0x144e <printf>
		return;
     574:	0f 90       	pop	r0
     576:	0f 90       	pop	r0
     578:	0f 90       	pop	r0
     57a:	0f 90       	pop	r0
     57c:	32 c0       	rjmp	.+100    	; 0x5e2 <CAN_controller_setMode+0x8e>
	}
	
	
	//set in loopback mode p.60 MCP2515
	CAN_controller_bitModify(0b11101110, MCP_CANCTRL, mode | (0b1100));
     57e:	4c 2f       	mov	r20, r28
     580:	4c 60       	ori	r20, 0x0C	; 12
     582:	6f e0       	ldi	r22, 0x0F	; 15
     584:	8e ee       	ldi	r24, 0xEE	; 238
     586:	be df       	rcall	.-132    	; 0x504 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b11111111, MCP_CANINTE, 0b1);
     588:	41 e0       	ldi	r20, 0x01	; 1
     58a:	6b e2       	ldi	r22, 0x2B	; 43
     58c:	8f ef       	ldi	r24, 0xFF	; 255
     58e:	ba df       	rcall	.-140    	; 0x504 <CAN_controller_bitModify>
	CAN_controller_bitModify(0b01100000, MCP_RXB0CTRL, 0b01100000); //receive any type of message, no filter p. 27
     590:	40 e6       	ldi	r20, 0x60	; 96
     592:	60 e6       	ldi	r22, 0x60	; 96
     594:	80 e6       	ldi	r24, 0x60	; 96
     596:	b6 df       	rcall	.-148    	; 0x504 <CAN_controller_bitModify>
     598:	2f ef       	ldi	r18, 0xFF	; 255
     59a:	83 ec       	ldi	r24, 0xC3	; 195
     59c:	99 e0       	ldi	r25, 0x09	; 9
     59e:	21 50       	subi	r18, 0x01	; 1
     5a0:	80 40       	sbci	r24, 0x00	; 0
     5a2:	90 40       	sbci	r25, 0x00	; 0
     5a4:	e1 f7       	brne	.-8      	; 0x59e <CAN_controller_setMode+0x4a>
     5a6:	00 c0       	rjmp	.+0      	; 0x5a8 <CAN_controller_setMode+0x54>
     5a8:	00 00       	nop

	_delay_ms(200);
	status = CAN_controller_read(MCP_CANSTAT);
     5aa:	8e e0       	ldi	r24, 0x0E	; 14
     5ac:	9a df       	rcall	.-204    	; 0x4e2 <CAN_controller_read>
     5ae:	d8 2f       	mov	r29, r24
	mode_bits = (status & MODE_MASK);
     5b0:	d0 7e       	andi	r29, 0xE0	; 224
     5b2:	cd 17       	cp	r28, r29
	if (mode_bits != mode) {
     5b4:	59 f0       	breq	.+22     	; 0x5cc <CAN_controller_setMode+0x78>
		printf("Not in correct mode: Mode: %i\n\r", mode_bits);
     5b6:	1f 92       	push	r1
     5b8:	df 93       	push	r29
     5ba:	88 e7       	ldi	r24, 0x78	; 120
     5bc:	92 e0       	ldi	r25, 0x02	; 2
     5be:	9f 93       	push	r25
     5c0:	8f 93       	push	r24
     5c2:	45 d7       	rcall	.+3722   	; 0x144e <printf>
     5c4:	0f 90       	pop	r0
     5c6:	0f 90       	pop	r0
     5c8:	0f 90       	pop	r0
     5ca:	0f 90       	pop	r0

	}
	printf("Mode set: %i\n\r", status & MODE_MASK);
     5cc:	1f 92       	push	r1
     5ce:	df 93       	push	r29
     5d0:	88 e9       	ldi	r24, 0x98	; 152
     5d2:	92 e0       	ldi	r25, 0x02	; 2
     5d4:	9f 93       	push	r25
     5d6:	8f 93       	push	r24
     5d8:	3a d7       	rcall	.+3700   	; 0x144e <printf>
     5da:	0f 90       	pop	r0
     5dc:	0f 90       	pop	r0
     5de:	0f 90       	pop	r0
     5e0:	0f 90       	pop	r0
     5e2:	df 91       	pop	r29
}
     5e4:	cf 91       	pop	r28
     5e6:	08 95       	ret

000005e8 <CAN_controller_init>:
     5e8:	87 ea       	ldi	r24, 0xA7	; 167
	printf("CAN reset\n\r");
	SPI_masterWrite(MCP_RESET);
	SPI_setChipSelect(PB7, 1);
}
void CAN_controller_init() {
	printf("Can controller init \n\r");
     5ea:	92 e0       	ldi	r25, 0x02	; 2
     5ec:	9f 93       	push	r25
     5ee:	8f 93       	push	r24
     5f0:	2e d7       	rcall	.+3676   	; 0x144e <printf>
	SPI_masterInit();
     5f2:	97 d2       	rcall	.+1326   	; 0xb22 <SPI_masterInit>
     5f4:	8e eb       	ldi	r24, 0xBE	; 190
	printf("SPI master init done \n\r");
     5f6:	92 e0       	ldi	r25, 0x02	; 2
     5f8:	9f 93       	push	r25
     5fa:	8f 93       	push	r24
     5fc:	28 d7       	rcall	.+3664   	; 0x144e <printf>

	CAN_controller_setMode(MODE_LOOPBACK);
     5fe:	80 e4       	ldi	r24, 0x40	; 64
     600:	a9 df       	rcall	.-174    	; 0x554 <CAN_controller_setMode>
     602:	86 ed       	ldi	r24, 0xD6	; 214
	printf("Modes set \n\r");
     604:	92 e0       	ldi	r25, 0x02	; 2
     606:	9f 93       	push	r25
     608:	8f 93       	push	r24
     60a:	21 d7       	rcall	.+3650   	; 0x144e <printf>
     60c:	ec 9a       	sbi	0x1d, 4	; 29

	//set interrupt on 2560
	
	EIMSK |= 1 << INT4;	//interrupt on pin INT4
     60e:	ea e6       	ldi	r30, 0x6A	; 106
	EICRB |= 1 << ISC41; //Turn on falling edge
     610:	f0 e0       	ldi	r31, 0x00	; 0
     612:	80 81       	ld	r24, Z
     614:	82 60       	ori	r24, 0x02	; 2
     616:	80 83       	st	Z, r24
     618:	80 81       	ld	r24, Z
	EICRB &= ~(1 << ISC40); //....
     61a:	8e 7f       	andi	r24, 0xFE	; 254
     61c:	80 83       	st	Z, r24
     61e:	8d b1       	in	r24, 0x0d	; 13

//set PD2 as input
	DDRE  &= (1 << PE4); //set as input.
     620:	80 71       	andi	r24, 0x10	; 16
     622:	8d b9       	out	0x0d, r24	; 13
     624:	2f ef       	ldi	r18, 0xFF	; 255
     626:	83 ec       	ldi	r24, 0xC3	; 195
     628:	99 e0       	ldi	r25, 0x09	; 9
     62a:	21 50       	subi	r18, 0x01	; 1
     62c:	80 40       	sbci	r24, 0x00	; 0
     62e:	90 40       	sbci	r25, 0x00	; 0
     630:	e1 f7       	brne	.-8      	; 0x62a <CAN_controller_init+0x42>
     632:	00 c0       	rjmp	.+0      	; 0x634 <CAN_controller_init+0x4c>
     634:	00 00       	nop
	
	
	
	_delay_ms(200);
	printf("after write to canctrl\n\r");
     636:	83 ee       	ldi	r24, 0xE3	; 227
     638:	92 e0       	ldi	r25, 0x02	; 2
     63a:	9f 93       	push	r25
     63c:	8f 93       	push	r24
     63e:	07 d7       	rcall	.+3598   	; 0x144e <printf>
	
	//Check CANSTAT register
	uint8_t status = CAN_controller_read(MCP_CANSTAT);
     640:	8e e0       	ldi	r24, 0x0E	; 14
     642:	4f df       	rcall	.-354    	; 0x4e2 <CAN_controller_read>
	printf("Data: %i\n\r", status);
     644:	1f 92       	push	r1
     646:	8f 93       	push	r24
     648:	8c ef       	ldi	r24, 0xFC	; 252
     64a:	92 e0       	ldi	r25, 0x02	; 2
     64c:	9f 93       	push	r25
     64e:	8f 93       	push	r24
     650:	fe d6       	rcall	.+3580   	; 0x144e <printf>
     652:	8d b7       	in	r24, 0x3d	; 61
}
     654:	9e b7       	in	r25, 0x3e	; 62
     656:	0c 96       	adiw	r24, 0x0c	; 12
     658:	0f b6       	in	r0, 0x3f	; 63
     65a:	f8 94       	cli
     65c:	9e bf       	out	0x3e, r25	; 62
     65e:	0f be       	out	0x3f, r0	; 63
     660:	8d bf       	out	0x3d, r24	; 61
     662:	08 95       	ret

00000664 <ADC_init>:
#include "ADC.h"
#include <stdio.h>
#include <avr/interrupt.h>
void ADC_init() {
	//Set pin ADC0 to input, PF0
	DDRF &= ~(1 << PF0);
     664:	80 98       	cbi	0x10, 0	; 16
	
	//Set prescaling in ADCSRA, ADPS bits
	ADCSRA |= (1 << ADPS2 | 1 << ADPS1 | 1 << ADPS0);
     666:	aa e7       	ldi	r26, 0x7A	; 122
     668:	b0 e0       	ldi	r27, 0x00	; 0
     66a:	8c 91       	ld	r24, X
     66c:	87 60       	ori	r24, 0x07	; 7
     66e:	8c 93       	st	X, r24
	
	
	//Set adlar = 0, right adjusted ADCH
	ADMUX &= ~(1 << ADLAR);
     670:	ec e7       	ldi	r30, 0x7C	; 124
     672:	f0 e0       	ldi	r31, 0x00	; 0
     674:	80 81       	ld	r24, Z
     676:	8f 7d       	andi	r24, 0xDF	; 223
     678:	80 83       	st	Z, r24
	
	
	
	//Select AVCC as voltage reference
	ADMUX &= ~(1 << REFS1);
     67a:	80 81       	ld	r24, Z
     67c:	8f 77       	andi	r24, 0x7F	; 127
     67e:	80 83       	st	Z, r24
	ADMUX |=  (1 << REFS0);
     680:	80 81       	ld	r24, Z
     682:	80 64       	ori	r24, 0x40	; 64
     684:	80 83       	st	Z, r24
	
	//set ADEN in ADCSRA, enable adc
	ADCSRA |= (1 << ADEN);
     686:	8c 91       	ld	r24, X
     688:	80 68       	ori	r24, 0x80	; 128
     68a:	8c 93       	st	X, r24
     68c:	08 95       	ret

0000068e <encoder_init>:

#include <util/delay.h>
#include <avr/io.h>

void encoder_init() {
	DDRH |= (1 <<PH5);
     68e:	e1 e0       	ldi	r30, 0x01	; 1
     690:	f1 e0       	ldi	r31, 0x01	; 1
     692:	80 81       	ld	r24, Z
     694:	80 62       	ori	r24, 0x20	; 32
     696:	80 83       	st	Z, r24
	DDRH |= (1 <<PH3);
     698:	80 81       	ld	r24, Z
     69a:	88 60       	ori	r24, 0x08	; 8
     69c:	80 83       	st	Z, r24
	DDRH |= (1 <<PH6);
     69e:	80 81       	ld	r24, Z
     6a0:	80 64       	ori	r24, 0x40	; 64
     6a2:	80 83       	st	Z, r24

   
	//!Rst pin set high to use the encoder to know how much motor has rotated.
	PORTH &= ~(1 << PH5);
     6a4:	e2 e0       	ldi	r30, 0x02	; 2
     6a6:	f1 e0       	ldi	r31, 0x01	; 1
     6a8:	80 81       	ld	r24, Z
     6aa:	8f 7d       	andi	r24, 0xDF	; 223
     6ac:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6ae:	8a e6       	ldi	r24, 0x6A	; 106
     6b0:	8a 95       	dec	r24
     6b2:	f1 f7       	brne	.-4      	; 0x6b0 <encoder_init+0x22>
     6b4:	00 c0       	rjmp	.+0      	; 0x6b6 <encoder_init+0x28>
	_delay_us(20);

	PORTH |= (1 << PH6);
     6b6:	80 81       	ld	r24, Z
     6b8:	80 64       	ori	r24, 0x40	; 64
     6ba:	80 83       	st	Z, r24
     6bc:	8a e6       	ldi	r24, 0x6A	; 106
     6be:	8a 95       	dec	r24
     6c0:	f1 f7       	brne	.-4      	; 0x6be <encoder_init+0x30>
     6c2:	00 c0       	rjmp	.+0      	; 0x6c4 <encoder_init+0x36>
		_delay_us(20);

	PORTH &= ~(1 << PH6);
     6c4:	80 81       	ld	r24, Z
     6c6:	8f 7b       	andi	r24, 0xBF	; 191
     6c8:	80 83       	st	Z, r24
     6ca:	8a e6       	ldi	r24, 0x6A	; 106
     6cc:	8a 95       	dec	r24
     6ce:	f1 f7       	brne	.-4      	; 0x6cc <encoder_init+0x3e>
     6d0:	00 c0       	rjmp	.+0      	; 0x6d2 <encoder_init+0x44>
		_delay_us(20);

	PORTH |= (1 << PH6);
     6d2:	80 81       	ld	r24, Z
     6d4:	80 64       	ori	r24, 0x40	; 64
     6d6:	80 83       	st	Z, r24
     6d8:	8a e6       	ldi	r24, 0x6A	; 106
     6da:	8a 95       	dec	r24
     6dc:	f1 f7       	brne	.-4      	; 0x6da <encoder_init+0x4c>
     6de:	00 c0       	rjmp	.+0      	; 0x6e0 <encoder_init+0x52>
		_delay_us(20);

	PORTH |= (1 << PH5);
     6e0:	80 81       	ld	r24, Z
     6e2:	80 62       	ori	r24, 0x20	; 32
     6e4:	80 83       	st	Z, r24
     6e6:	08 95       	ret

000006e8 <encoder_convertValues>:
}

void encoder_convertValues() {
	float a = -0.02309;
	float b = -100;
	converted_encoderValue = a*encoder_value + b;
     6e8:	60 91 6c 03 	lds	r22, 0x036C	; 0x80036c <encoder_value>
     6ec:	70 91 6d 03 	lds	r23, 0x036D	; 0x80036d <encoder_value+0x1>
     6f0:	07 2e       	mov	r0, r23
     6f2:	00 0c       	add	r0, r0
     6f4:	88 0b       	sbc	r24, r24
     6f6:	99 0b       	sbc	r25, r25
     6f8:	9e d4       	rcall	.+2364   	; 0x1036 <__floatsisf>
     6fa:	2d e3       	ldi	r18, 0x3D	; 61
     6fc:	37 e2       	ldi	r19, 0x27	; 39
     6fe:	4d eb       	ldi	r20, 0xBD	; 189
     700:	5c eb       	ldi	r21, 0xBC	; 188
     702:	79 d5       	rcall	.+2802   	; 0x11f6 <__mulsf3>
     704:	20 e0       	ldi	r18, 0x00	; 0
     706:	30 e0       	ldi	r19, 0x00	; 0
     708:	48 ec       	ldi	r20, 0xC8	; 200
     70a:	52 e4       	ldi	r21, 0x42	; 66
     70c:	2e d3       	rcall	.+1628   	; 0xd6a <__subsf3>
     70e:	60 d4       	rcall	.+2240   	; 0xfd0 <__fixsfsi>
     710:	70 93 73 03 	sts	0x0373, r23	; 0x800373 <converted_encoderValue+0x1>
     714:	60 93 72 03 	sts	0x0372, r22	; 0x800372 <converted_encoderValue>
     718:	08 95       	ret

0000071a <encoder_readValues>:

}
void encoder_readValues() {
	
	//set !OE value low
	PORTH &= ~(1 << PH5);
     71a:	e2 e0       	ldi	r30, 0x02	; 2
     71c:	f1 e0       	ldi	r31, 0x01	; 1
     71e:	80 81       	ld	r24, Z
     720:	8f 7d       	andi	r24, 0xDF	; 223
     722:	80 83       	st	Z, r24
	
	//set select low to get high byte, then wait 20 microseconds
	PORTH &= ~(1 << PH3);
     724:	80 81       	ld	r24, Z
     726:	87 7f       	andi	r24, 0xF7	; 247
     728:	80 83       	st	Z, r24
     72a:	2a e6       	ldi	r18, 0x6A	; 106
     72c:	2a 95       	dec	r18
     72e:	f1 f7       	brne	.-4      	; 0x72c <encoder_readValues+0x12>
     730:	00 c0       	rjmp	.+0      	; 0x732 <encoder_readValues+0x18>
	_delay_us(20);
	
	//Read msb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t high_val = PINK & 0xff;
     732:	a6 e0       	ldi	r26, 0x06	; 6
     734:	b1 e0       	ldi	r27, 0x01	; 1
     736:	8c 91       	ld	r24, X

	
	//set select low to get high byte, then wait 20 microseconds
	PORTH |= (1 << PH3);
     738:	90 81       	ld	r25, Z
     73a:	98 60       	ori	r25, 0x08	; 8
     73c:	90 83       	st	Z, r25
     73e:	9a e6       	ldi	r25, 0x6A	; 106
     740:	9a 95       	dec	r25
     742:	f1 f7       	brne	.-4      	; 0x740 <encoder_readValues+0x26>
     744:	00 c0       	rjmp	.+0      	; 0x746 <encoder_readValues+0x2c>
	_delay_us(20);
	//Read lsb !!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!
	uint8_t low_val =  PINK & 0xff;
     746:	2c 91       	ld	r18, X
	//PORTH |= (1 << PH6);
	//PORTH &= ~(1 << PH6);
	//PORTH |= (1 << PH6);

	//Set !OE high
	PORTH |= (1 << PH5);
     748:	90 81       	ld	r25, Z
     74a:	90 62       	ori	r25, 0x20	; 32
     74c:	90 83       	st	Z, r25
	
	//Process received data.
	int16_t rec_data = (high_val << 8) +low_val;
     74e:	90 e0       	ldi	r25, 0x00	; 0
     750:	98 2f       	mov	r25, r24
     752:	88 27       	eor	r24, r24
     754:	82 0f       	add	r24, r18
     756:	91 1d       	adc	r25, r1
	//convert from two-complement
	if (rec_data >= 0) {
		encoder_value = rec_data;
	}
	else {
		encoder_value = (-1* (~rec_data +1));
     758:	90 93 6d 03 	sts	0x036D, r25	; 0x80036d <encoder_value+0x1>
     75c:	80 93 6c 03 	sts	0x036C, r24	; 0x80036c <encoder_value>
	}
	if (encoder_value>0) {
     760:	18 16       	cp	r1, r24
     762:	19 06       	cpc	r1, r25
     764:	2c f4       	brge	.+10     	; 0x770 <encoder_readValues+0x56>
		encoder_value = 0;
     766:	10 92 6d 03 	sts	0x036D, r1	; 0x80036d <encoder_value+0x1>
     76a:	10 92 6c 03 	sts	0x036C, r1	; 0x80036c <encoder_value>
     76e:	09 c0       	rjmp	.+18     	; 0x782 <encoder_readValues+0x68>
		
	} else if (encoder_value <-8368) {
     770:	80 35       	cpi	r24, 0x50	; 80
     772:	9f 4d       	sbci	r25, 0xDF	; 223
     774:	34 f4       	brge	.+12     	; 0x782 <encoder_readValues+0x68>
		encoder_value = -8368;
     776:	80 e5       	ldi	r24, 0x50	; 80
     778:	9f ed       	ldi	r25, 0xDF	; 223
     77a:	90 93 6d 03 	sts	0x036D, r25	; 0x80036d <encoder_value+0x1>
     77e:	80 93 6c 03 	sts	0x036C, r24	; 0x80036c <encoder_value>
	}
	encoder_convertValues();
     782:	b2 cf       	rjmp	.-156    	; 0x6e8 <encoder_convertValues>
     784:	08 95       	ret

00000786 <joystick_setServo>:
void joystick_printPosition() {
	printf("X: %i\tY: %i\n\rAngle: %i\n\r", joystick_pos.x_pos, joystick_pos.y_pos, joystick_pos.angle);
}

void joystick_setServo() {
		float var = 3-(((float)joystick_pos.x_pos+100.0)/200.0*(2.1-0.9)+0.9);
     786:	60 91 6e 03 	lds	r22, 0x036E	; 0x80036e <joystick_pos>
		//printf("servo value: %i\n\r",(int)(var*100));
		pwm_setPulseWidth(var);
     78a:	06 2e       	mov	r0, r22
     78c:	00 0c       	add	r0, r0
     78e:	77 0b       	sbc	r23, r23
     790:	88 0b       	sbc	r24, r24
     792:	99 0b       	sbc	r25, r25
     794:	50 d4       	rcall	.+2208   	; 0x1036 <__floatsisf>
     796:	20 e0       	ldi	r18, 0x00	; 0
     798:	30 e0       	ldi	r19, 0x00	; 0
     79a:	48 ec       	ldi	r20, 0xC8	; 200
     79c:	52 e4       	ldi	r21, 0x42	; 66
     79e:	e6 d2       	rcall	.+1484   	; 0xd6c <__addsf3>
     7a0:	20 e0       	ldi	r18, 0x00	; 0
     7a2:	30 e0       	ldi	r19, 0x00	; 0
     7a4:	48 e4       	ldi	r20, 0x48	; 72
     7a6:	53 e4       	ldi	r21, 0x43	; 67
     7a8:	ab d3       	rcall	.+1878   	; 0xf00 <__divsf3>
     7aa:	29 e9       	ldi	r18, 0x99	; 153
     7ac:	39 e9       	ldi	r19, 0x99	; 153
     7ae:	49 e9       	ldi	r20, 0x99	; 153
     7b0:	5f e3       	ldi	r21, 0x3F	; 63
     7b2:	21 d5       	rcall	.+2626   	; 0x11f6 <__mulsf3>
     7b4:	26 e6       	ldi	r18, 0x66	; 102
     7b6:	36 e6       	ldi	r19, 0x66	; 102
     7b8:	46 e6       	ldi	r20, 0x66	; 102
     7ba:	5f e3       	ldi	r21, 0x3F	; 63
     7bc:	d7 d2       	rcall	.+1454   	; 0xd6c <__addsf3>
     7be:	9b 01       	movw	r18, r22
     7c0:	ac 01       	movw	r20, r24
     7c2:	60 e0       	ldi	r22, 0x00	; 0
     7c4:	70 e0       	ldi	r23, 0x00	; 0
     7c6:	80 e4       	ldi	r24, 0x40	; 64
     7c8:	90 e4       	ldi	r25, 0x40	; 64
     7ca:	cf d2       	rcall	.+1438   	; 0xd6a <__subsf3>
     7cc:	28 c1       	rjmp	.+592    	; 0xa1e <pwm_setPulseWidth>
     7ce:	08 95       	ret

000007d0 <motor_enable>:

void motor_enable() {
	PORTH |= (1 << PH4);
}
void motor_disable() {
	PORTH &= ~(1 << PH4);
     7d0:	e2 e0       	ldi	r30, 0x02	; 2
     7d2:	f1 e0       	ldi	r31, 0x01	; 1
     7d4:	80 81       	ld	r24, Z
     7d6:	80 61       	ori	r24, 0x10	; 16
     7d8:	80 83       	st	Z, r24
     7da:	08 95       	ret

000007dc <motor_setDirection>:
}

void motor_setDirection(uint8_t dir) {
	
	//right
	if (dir) {
     7dc:	88 23       	and	r24, r24
     7de:	31 f0       	breq	.+12     	; 0x7ec <motor_setDirection+0x10>
		PORTH |= (1 << PH1);
     7e0:	e2 e0       	ldi	r30, 0x02	; 2
     7e2:	f1 e0       	ldi	r31, 0x01	; 1
     7e4:	80 81       	ld	r24, Z
     7e6:	82 60       	ori	r24, 0x02	; 2
     7e8:	80 83       	st	Z, r24
     7ea:	08 95       	ret
		
	}
	else {
		PORTH &= ~(1 << PH1);
     7ec:	e2 e0       	ldi	r30, 0x02	; 2
     7ee:	f1 e0       	ldi	r31, 0x01	; 1
     7f0:	80 81       	ld	r24, Z
     7f2:	8d 7f       	andi	r24, 0xFD	; 253
     7f4:	80 83       	st	Z, r24
     7f6:	08 95       	ret

000007f8 <motor_setSpeed>:
	}
}

void motor_setSpeed(uint8_t speed) {
     7f8:	cf 93       	push	r28
     7fa:	df 93       	push	r29
     7fc:	00 d0       	rcall	.+0      	; 0x7fe <motor_setSpeed+0x6>
     7fe:	cd b7       	in	r28, 0x3d	; 61
     800:	de b7       	in	r29, 0x3e	; 62
	uint8_t data[3];
	uint8_t address = 0x50;
	uint8_t command_byte = 0x00;
	data[0] = address;  //this address contains a low byte at end signifying a transmission.
     802:	90 e5       	ldi	r25, 0x50	; 80
     804:	99 83       	std	Y+1, r25	; 0x01
	data[1] = command_byte;
     806:	1a 82       	std	Y+2, r1	; 0x02
	data[2] = speed;
     808:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(data, 3);
     80a:	63 e0       	ldi	r22, 0x03	; 3
     80c:	ce 01       	movw	r24, r28
     80e:	01 96       	adiw	r24, 0x01	; 1
     810:	d9 d1       	rcall	.+946    	; 0xbc4 <TWI_Start_Transceiver_With_Data>
}
     812:	0f 90       	pop	r0
     814:	0f 90       	pop	r0
     816:	0f 90       	pop	r0
     818:	df 91       	pop	r29
     81a:	cf 91       	pop	r28
     81c:	08 95       	ret

0000081e <motor_init>:
float summed_error;
float prev_error; 

void motor_init() {
	//configure PH1 (DIR) and PH4 (EN) as output
	DDRH |= (1 << PH1);
     81e:	e1 e0       	ldi	r30, 0x01	; 1
     820:	f1 e0       	ldi	r31, 0x01	; 1
     822:	80 81       	ld	r24, Z
     824:	82 60       	ori	r24, 0x02	; 2
     826:	80 83       	st	Z, r24
	DDRH |= (1 << PH4);
     828:	80 81       	ld	r24, Z
     82a:	80 61       	ori	r24, 0x10	; 16
     82c:	80 83       	st	Z, r24
	
	motor_setSpeed(0);
     82e:	80 e0       	ldi	r24, 0x00	; 0
     830:	e3 df       	rcall	.-58     	; 0x7f8 <motor_setSpeed>
	motor_enable();
     832:	ce df       	rcall	.-100    	; 0x7d0 <motor_enable>
     834:	10 92 8a 03 	sts	0x038A, r1	; 0x80038a <summed_error>
	summed_error = 0;
     838:	10 92 8b 03 	sts	0x038B, r1	; 0x80038b <summed_error+0x1>
     83c:	10 92 8c 03 	sts	0x038C, r1	; 0x80038c <summed_error+0x2>
     840:	10 92 8d 03 	sts	0x038D, r1	; 0x80038d <summed_error+0x3>
     844:	10 92 8e 03 	sts	0x038E, r1	; 0x80038e <prev_error>
	prev_error = 0;
     848:	10 92 8f 03 	sts	0x038F, r1	; 0x80038f <prev_error+0x1>
     84c:	10 92 90 03 	sts	0x0390, r1	; 0x800390 <prev_error+0x2>
     850:	10 92 91 03 	sts	0x0391, r1	; 0x800391 <prev_error+0x3>
     854:	08 95       	ret

00000856 <motor_control>:
     856:	4f 92       	push	r4
	data[1] = command_byte;
	data[2] = speed;
	TWI_Start_Transceiver_With_Data(data, 3);
}

void motor_control() {
     858:	5f 92       	push	r5
     85a:	6f 92       	push	r6
     85c:	7f 92       	push	r7
     85e:	8f 92       	push	r8
     860:	9f 92       	push	r9
     862:	af 92       	push	r10
     864:	bf 92       	push	r11
     866:	cf 92       	push	r12
     868:	df 92       	push	r13
     86a:	ef 92       	push	r14
     86c:	ff 92       	push	r15
     86e:	cf 93       	push	r28
     870:	df 93       	push	r29
     872:	00 d0       	rcall	.+0      	; 0x874 <motor_control+0x1e>
     874:	1f 92       	push	r1
     876:	cd b7       	in	r28, 0x3d	; 61
     878:	de b7       	in	r29, 0x3e	; 62
	
	
	int32_t reference_position = slider_pos.right_pos;
     87a:	80 91 7b 03 	lds	r24, 0x037B	; 0x80037b <slider_pos+0x4>
     87e:	90 91 7c 03 	lds	r25, 0x037C	; 0x80037c <slider_pos+0x5>
     882:	a0 91 7d 03 	lds	r26, 0x037D	; 0x80037d <slider_pos+0x6>
     886:	b0 91 7e 03 	lds	r27, 0x037E	; 0x80037e <slider_pos+0x7>
	float K_p = 0.5;
	float K_i = 0.2;
	float K_d = 0.06;//0.01;// 0.001;
	int error = reference_position - converted_encoderValue;
	summed_error += error*TIMER3_SECONDS;
     88a:	20 91 72 03 	lds	r18, 0x0372	; 0x800372 <converted_encoderValue>
     88e:	30 91 73 03 	lds	r19, 0x0373	; 0x800373 <converted_encoderValue+0x1>
     892:	bc 01       	movw	r22, r24
     894:	62 1b       	sub	r22, r18
     896:	73 0b       	sbc	r23, r19
     898:	07 2e       	mov	r0, r23
     89a:	00 0c       	add	r0, r0
     89c:	88 0b       	sbc	r24, r24
     89e:	99 0b       	sbc	r25, r25
     8a0:	ca d3       	rcall	.+1940   	; 0x1036 <__floatsisf>
     8a2:	6b 01       	movw	r12, r22
     8a4:	7c 01       	movw	r14, r24
     8a6:	20 e0       	ldi	r18, 0x00	; 0
     8a8:	30 e0       	ldi	r19, 0x00	; 0
     8aa:	40 e0       	ldi	r20, 0x00	; 0
     8ac:	5f e3       	ldi	r21, 0x3F	; 63
     8ae:	a3 d4       	rcall	.+2374   	; 0x11f6 <__mulsf3>
     8b0:	2b 01       	movw	r4, r22
     8b2:	3c 01       	movw	r6, r24
     8b4:	20 91 8a 03 	lds	r18, 0x038A	; 0x80038a <summed_error>
     8b8:	30 91 8b 03 	lds	r19, 0x038B	; 0x80038b <summed_error+0x1>
     8bc:	40 91 8c 03 	lds	r20, 0x038C	; 0x80038c <summed_error+0x2>
     8c0:	50 91 8d 03 	lds	r21, 0x038D	; 0x80038d <summed_error+0x3>
     8c4:	53 d2       	rcall	.+1190   	; 0xd6c <__addsf3>
     8c6:	4b 01       	movw	r8, r22
     8c8:	5c 01       	movw	r10, r24
     8ca:	60 93 8a 03 	sts	0x038A, r22	; 0x80038a <summed_error>
     8ce:	70 93 8b 03 	sts	0x038B, r23	; 0x80038b <summed_error+0x1>
     8d2:	80 93 8c 03 	sts	0x038C, r24	; 0x80038c <summed_error+0x2>
     8d6:	90 93 8d 03 	sts	0x038D, r25	; 0x80038d <summed_error+0x3>
	float derivative_error = (error-prev_error)/TIMER3_SECONDS;
     8da:	20 91 8e 03 	lds	r18, 0x038E	; 0x80038e <prev_error>
     8de:	30 91 8f 03 	lds	r19, 0x038F	; 0x80038f <prev_error+0x1>
     8e2:	40 91 90 03 	lds	r20, 0x0390	; 0x800390 <prev_error+0x2>
     8e6:	50 91 91 03 	lds	r21, 0x0391	; 0x800391 <prev_error+0x3>
     8ea:	c7 01       	movw	r24, r14
     8ec:	b6 01       	movw	r22, r12
     8ee:	3d d2       	rcall	.+1146   	; 0xd6a <__subsf3>
     8f0:	9b 01       	movw	r18, r22
     8f2:	ac 01       	movw	r20, r24
     8f4:	3b d2       	rcall	.+1142   	; 0xd6c <__addsf3>
     8f6:	69 83       	std	Y+1, r22	; 0x01
     8f8:	7a 83       	std	Y+2, r23	; 0x02
     8fa:	8b 83       	std	Y+3, r24	; 0x03
     8fc:	9c 83       	std	Y+4, r25	; 0x04
	prev_error = error;
     8fe:	c0 92 8e 03 	sts	0x038E, r12	; 0x80038e <prev_error>
     902:	d0 92 8f 03 	sts	0x038F, r13	; 0x80038f <prev_error+0x1>
     906:	e0 92 90 03 	sts	0x0390, r14	; 0x800390 <prev_error+0x2>
     90a:	f0 92 91 03 	sts	0x0391, r15	; 0x800391 <prev_error+0x3>
	int u =  K_p*error + K_i*summed_error + K_d*derivative_error;
     90e:	2d ec       	ldi	r18, 0xCD	; 205
     910:	3c ec       	ldi	r19, 0xCC	; 204
     912:	4c e4       	ldi	r20, 0x4C	; 76
     914:	5e e3       	ldi	r21, 0x3E	; 62
     916:	c5 01       	movw	r24, r10
     918:	b4 01       	movw	r22, r8
     91a:	6d d4       	rcall	.+2266   	; 0x11f6 <__mulsf3>
     91c:	a3 01       	movw	r20, r6
     91e:	92 01       	movw	r18, r4
     920:	25 d2       	rcall	.+1098   	; 0xd6c <__addsf3>
     922:	4b 01       	movw	r8, r22
     924:	5c 01       	movw	r10, r24
     926:	2f e8       	ldi	r18, 0x8F	; 143
     928:	32 ec       	ldi	r19, 0xC2	; 194
     92a:	45 e7       	ldi	r20, 0x75	; 117
     92c:	5d e3       	ldi	r21, 0x3D	; 61
     92e:	69 81       	ldd	r22, Y+1	; 0x01
     930:	7a 81       	ldd	r23, Y+2	; 0x02
     932:	8b 81       	ldd	r24, Y+3	; 0x03
     934:	9c 81       	ldd	r25, Y+4	; 0x04
     936:	5f d4       	rcall	.+2238   	; 0x11f6 <__mulsf3>
     938:	9b 01       	movw	r18, r22
     93a:	ac 01       	movw	r20, r24
     93c:	c5 01       	movw	r24, r10
     93e:	b4 01       	movw	r22, r8
     940:	15 d2       	rcall	.+1066   	; 0xd6c <__addsf3>
     942:	46 d3       	rcall	.+1676   	; 0xfd0 <__fixsfsi>
     944:	4b 01       	movw	r8, r22
	//printf("Summed error %d\n\r", summed_error);
	//printf("sumE %d\n\r",  summed_error);
	//printf("U %d\n\r",  u);
	//attempting to get u varying between -100 and 100;
	
	if (u>0)
     946:	5c 01       	movw	r10, r24
     948:	16 16       	cp	r1, r22
     94a:	17 06       	cpc	r1, r23
	{
		motor_setDirection(1);
     94c:	64 f4       	brge	.+24     	; 0x966 <motor_control+0x110>
     94e:	81 e0       	ldi	r24, 0x01	; 1
		u = (u*255)/100;
     950:	45 df       	rcall	.-374    	; 0x7dc <motor_setDirection>
     952:	2f ef       	ldi	r18, 0xFF	; 255
     954:	28 9d       	mul	r18, r8
     956:	c0 01       	movw	r24, r0
     958:	29 9d       	mul	r18, r9
     95a:	90 0d       	add	r25, r0
     95c:	11 24       	eor	r1, r1
     95e:	64 e6       	ldi	r22, 0x64	; 100
     960:	70 e0       	ldi	r23, 0x00	; 0
     962:	af d4       	rcall	.+2398   	; 0x12c2 <__divmodhi4>
		
	} else {
		motor_setDirection(0);
     964:	0c c0       	rjmp	.+24     	; 0x97e <motor_control+0x128>
     966:	80 e0       	ldi	r24, 0x00	; 0
     968:	39 df       	rcall	.-398    	; 0x7dc <motor_setDirection>
		u = -(u*255)/100;
     96a:	21 e0       	ldi	r18, 0x01	; 1
     96c:	28 9d       	mul	r18, r8
     96e:	c0 01       	movw	r24, r0
     970:	29 9d       	mul	r18, r9
     972:	90 0d       	add	r25, r0
     974:	98 19       	sub	r25, r8
     976:	11 24       	eor	r1, r1
     978:	64 e6       	ldi	r22, 0x64	; 100
     97a:	70 e0       	ldi	r23, 0x00	; 0
     97c:	a2 d4       	rcall	.+2372   	; 0x12c2 <__divmodhi4>
     97e:	cb 01       	movw	r24, r22
		
	}
	int offset = 25;
	u = u+offset;
     980:	49 96       	adiw	r24, 0x19	; 25
     982:	8f 3f       	cpi	r24, 0xFF	; 255

	if (u>255) {
     984:	91 05       	cpc	r25, r1
     986:	b1 f0       	breq	.+44     	; 0x9b4 <motor_control+0x15e>
     988:	ac f0       	brlt	.+42     	; 0x9b4 <motor_control+0x15e>
		u = 255;
		summed_error -= error; // anti-windup (Regtek for life)
     98a:	a7 01       	movw	r20, r14
     98c:	96 01       	movw	r18, r12
     98e:	60 91 8a 03 	lds	r22, 0x038A	; 0x80038a <summed_error>
     992:	70 91 8b 03 	lds	r23, 0x038B	; 0x80038b <summed_error+0x1>
     996:	80 91 8c 03 	lds	r24, 0x038C	; 0x80038c <summed_error+0x2>
     99a:	90 91 8d 03 	lds	r25, 0x038D	; 0x80038d <summed_error+0x3>
     99e:	e5 d1       	rcall	.+970    	; 0xd6a <__subsf3>
     9a0:	60 93 8a 03 	sts	0x038A, r22	; 0x80038a <summed_error>
     9a4:	70 93 8b 03 	sts	0x038B, r23	; 0x80038b <summed_error+0x1>
     9a8:	80 93 8c 03 	sts	0x038C, r24	; 0x80038c <summed_error+0x2>
     9ac:	90 93 8d 03 	sts	0x038D, r25	; 0x80038d <summed_error+0x3>
	}
	int offset = 25;
	u = u+offset;

	if (u>255) {
		u = 255;
     9b0:	8f ef       	ldi	r24, 0xFF	; 255
     9b2:	90 e0       	ldi	r25, 0x00	; 0
		summed_error -= error; // anti-windup (Regtek for life)
	}
	
	//printf("Reference position: %i\n\r", reference_position);
	//printf("u: %i\n\r", u);
	motor_setSpeed((uint8_t) u);
     9b4:	21 df       	rcall	.-446    	; 0x7f8 <motor_setSpeed>
     9b6:	0f 90       	pop	r0
	
	

}
     9b8:	0f 90       	pop	r0
     9ba:	0f 90       	pop	r0
     9bc:	0f 90       	pop	r0
     9be:	df 91       	pop	r29
     9c0:	cf 91       	pop	r28
     9c2:	ff 90       	pop	r15
     9c4:	ef 90       	pop	r14
     9c6:	df 90       	pop	r13
     9c8:	cf 90       	pop	r12
     9ca:	bf 90       	pop	r11
     9cc:	af 90       	pop	r10
     9ce:	9f 90       	pop	r9
     9d0:	8f 90       	pop	r8
     9d2:	7f 90       	pop	r7
     9d4:	6f 90       	pop	r6
     9d6:	5f 90       	pop	r5
     9d8:	4f 90       	pop	r4
     9da:	08 95       	ret

000009dc <pwm_init>:
#define PWM_PRESCALER				8
#define ICR_PERIOD					(F_CPU*PERIOD_MS)/PWM_PRESCALER/1000

void pwm_init() {
	//set output pin
	DDRB |= (1 << PB5);
     9dc:	25 9a       	sbi	0x04, 5	; 4
	
	//Reset prescaler, then set to 8.
	TCCR1B &= PRESC_OFF;
     9de:	e1 e8       	ldi	r30, 0x81	; 129
     9e0:	f0 e0       	ldi	r31, 0x00	; 0
     9e2:	80 81       	ld	r24, Z
     9e4:	88 7f       	andi	r24, 0xF8	; 248
     9e6:	80 83       	st	Z, r24
	TCCR1B |= PRESC_8;
     9e8:	80 81       	ld	r24, Z
     9ea:	82 60       	ori	r24, 0x02	; 2
     9ec:	80 83       	st	Z, r24

	//set ocr0 register as something
	
	//Timer incremented until counter value matches value in OCR1A
	TCCR1A |= (1 << WGM11 & ~(1 <<WGM10));
     9ee:	a0 e8       	ldi	r26, 0x80	; 128
     9f0:	b0 e0       	ldi	r27, 0x00	; 0
     9f2:	8c 91       	ld	r24, X
     9f4:	82 60       	ori	r24, 0x02	; 2
     9f6:	8c 93       	st	X, r24
	TCCR1B |= (1 << WGM13 | 1 << WGM12);
     9f8:	80 81       	ld	r24, Z
     9fa:	88 61       	ori	r24, 0x18	; 24
     9fc:	80 83       	st	Z, r24
	
	//Set compare output mode on channel A
	TCCR1A |= (1 << COM1A1 & ~(COM1A0));
     9fe:	8c 91       	ld	r24, X
     a00:	80 68       	ori	r24, 0x80	; 128
     a02:	8c 93       	st	X, r24
	
	
	
	//set period to 20ms
	ICR1 = ICR_PERIOD;
     a04:	80 e4       	ldi	r24, 0x40	; 64
     a06:	9c e9       	ldi	r25, 0x9C	; 156
     a08:	90 93 87 00 	sts	0x0087, r25	; 0x800087 <__TEXT_REGION_LENGTH__+0x700087>
     a0c:	80 93 86 00 	sts	0x0086, r24	; 0x800086 <__TEXT_REGION_LENGTH__+0x700086>
	

	
	//Set initial pulsewidth
	OCR1A = ICR_PERIOD/(20)*(2.1+0.9)/2;
     a10:	88 eb       	ldi	r24, 0xB8	; 184
     a12:	9b e0       	ldi	r25, 0x0B	; 11
     a14:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     a18:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
     a1c:	08 95       	ret

00000a1e <pwm_setPulseWidth>:
}

void pwm_setPulseWidth(float width_ms) {
     a1e:	cf 92       	push	r12
     a20:	df 92       	push	r13
     a22:	ef 92       	push	r14
     a24:	ff 92       	push	r15
     a26:	6b 01       	movw	r12, r22
     a28:	7c 01       	movw	r14, r24
	
	
	if (width_ms >= 0.9 && width_ms <=2.1) {
     a2a:	26 e6       	ldi	r18, 0x66	; 102
     a2c:	36 e6       	ldi	r19, 0x66	; 102
     a2e:	46 e6       	ldi	r20, 0x66	; 102
     a30:	5f e3       	ldi	r21, 0x3F	; 63
     a32:	d6 d3       	rcall	.+1964   	; 0x11e0 <__gesf2>
     a34:	88 23       	and	r24, r24
     a36:	d4 f0       	brlt	.+52     	; 0xa6c <pwm_setPulseWidth+0x4e>
     a38:	26 e6       	ldi	r18, 0x66	; 102
     a3a:	36 e6       	ldi	r19, 0x66	; 102
     a3c:	46 e0       	ldi	r20, 0x06	; 6
     a3e:	50 e4       	ldi	r21, 0x40	; 64
     a40:	c7 01       	movw	r24, r14
     a42:	b6 01       	movw	r22, r12
     a44:	59 d2       	rcall	.+1202   	; 0xef8 <__cmpsf2>
     a46:	18 16       	cp	r1, r24
     a48:	8c f0       	brlt	.+34     	; 0xa6c <pwm_setPulseWidth+0x4e>
		
		
		float dutyCycle = width_ms/PERIOD_MS;
		uint32_t pulse = dutyCycle*(ICR_PERIOD);
		
		OCR1A = pulse;
     a4a:	20 e0       	ldi	r18, 0x00	; 0
     a4c:	30 e0       	ldi	r19, 0x00	; 0
     a4e:	40 ea       	ldi	r20, 0xA0	; 160
     a50:	51 e4       	ldi	r21, 0x41	; 65
     a52:	c7 01       	movw	r24, r14
     a54:	b6 01       	movw	r22, r12
     a56:	54 d2       	rcall	.+1192   	; 0xf00 <__divsf3>
     a58:	20 e0       	ldi	r18, 0x00	; 0
     a5a:	30 e4       	ldi	r19, 0x40	; 64
     a5c:	4c e1       	ldi	r20, 0x1C	; 28
     a5e:	57 e4       	ldi	r21, 0x47	; 71
     a60:	ca d3       	rcall	.+1940   	; 0x11f6 <__mulsf3>
     a62:	bb d2       	rcall	.+1398   	; 0xfda <__fixunssfsi>
     a64:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x700089>
     a68:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x700088>
		
	}
	
	
     a6c:	ff 90       	pop	r15
     a6e:	ef 90       	pop	r14
     a70:	df 90       	pop	r13
     a72:	cf 90       	pop	r12
     a74:	08 95       	ret

00000a76 <setupInit>:
#include "motor.h"
#include "encoder.h"
#include "pwm.h"
#include "CAN_controller.h"
void setupInit(void){
	cli();
     a76:	f8 94       	cli
	USART_init(MYUBRR);
     a78:	87 e6       	ldi	r24, 0x67	; 103
     a7a:	90 e0       	ldi	r25, 0x00	; 0
     a7c:	5b d1       	rcall	.+694    	; 0xd34 <USART_init>
	printf("finished uart setup2)");
     a7e:	87 e0       	ldi	r24, 0x07	; 7
     a80:	93 e0       	ldi	r25, 0x03	; 3
     a82:	9f 93       	push	r25
     a84:	8f 93       	push	r24
	CAN_controller_init();
     a86:	e3 d4       	rcall	.+2502   	; 0x144e <printf>
     a88:	af dd       	rcall	.-1186   	; 0x5e8 <CAN_controller_init>
	printf("finished can setup");
     a8a:	8d e1       	ldi	r24, 0x1D	; 29
     a8c:	93 e0       	ldi	r25, 0x03	; 3
     a8e:	9f 93       	push	r25
     a90:	8f 93       	push	r24
	pwm_init();
     a92:	dd d4       	rcall	.+2490   	; 0x144e <printf>
	printf("finished pwm");
     a94:	a3 df       	rcall	.-186    	; 0x9dc <pwm_init>
     a96:	80 e3       	ldi	r24, 0x30	; 48
     a98:	93 e0       	ldi	r25, 0x03	; 3
     a9a:	9f 93       	push	r25
     a9c:	8f 93       	push	r24
	ADC_init();
     a9e:	d7 d4       	rcall	.+2478   	; 0x144e <printf>
	printf("Finished setup");
     aa0:	e1 dd       	rcall	.-1086   	; 0x664 <ADC_init>
     aa2:	8d e3       	ldi	r24, 0x3D	; 61
     aa4:	93 e0       	ldi	r25, 0x03	; 3
	timer_init();
     aa6:	9f 93       	push	r25
     aa8:	8f 93       	push	r24
	sleep_init();
     aaa:	d1 d4       	rcall	.+2466   	; 0x144e <printf>
     aac:	6b d0       	rcall	.+214    	; 0xb84 <timer_init>
	TWI_Master_Initialise();
     aae:	0e d0       	rcall	.+28     	; 0xacc <sleep_init>
     ab0:	7f d0       	rcall	.+254    	; 0xbb0 <TWI_Master_Initialise>
	motor_init();
     ab2:	b5 de       	rcall	.-662    	; 0x81e <motor_init>
     ab4:	ec dd       	rcall	.-1064   	; 0x68e <encoder_init>
	encoder_init();
     ab6:	21 d0       	rcall	.+66     	; 0xafa <solenoid_init>
     ab8:	78 94       	sei
	solenoid_init();
     aba:	8d b7       	in	r24, 0x3d	; 61
     abc:	9e b7       	in	r25, 0x3e	; 62
	sei();
     abe:	08 96       	adiw	r24, 0x08	; 8
     ac0:	0f b6       	in	r0, 0x3f	; 63
     ac2:	f8 94       	cli
     ac4:	9e bf       	out	0x3e, r25	; 62
     ac6:	0f be       	out	0x3f, r0	; 63
     ac8:	8d bf       	out	0x3d, r24	; 61
     aca:	08 95       	ret

00000acc <sleep_init>:
#include <avr/interrupt.h>

void sleep_init() {
	
	//Choose sleep mode
	set_sleep_mode(SLEEP_MODE_IDLE);
     acc:	83 b7       	in	r24, 0x33	; 51
     ace:	81 7f       	andi	r24, 0xF1	; 241
     ad0:	83 bf       	out	0x33, r24	; 51
     ad2:	08 95       	ret

00000ad4 <sleep_now>:
}

void sleep_now() {
	
	//disable analog reading
	ACSR |= (1 << ACD | 1 << ACIE);
     ad4:	80 b7       	in	r24, 0x30	; 48
     ad6:	88 68       	ori	r24, 0x88	; 136
     ad8:	80 bf       	out	0x30, r24	; 48
	
	ADCSRA &= ~(1 << ADEN);
     ada:	ea e7       	ldi	r30, 0x7A	; 122
     adc:	f0 e0       	ldi	r31, 0x00	; 0
     ade:	80 81       	ld	r24, Z
     ae0:	8f 77       	andi	r24, 0x7F	; 127
     ae2:	80 83       	st	Z, r24

	// Put the device to sleep:
	sleep_mode();
     ae4:	83 b7       	in	r24, 0x33	; 51
     ae6:	81 60       	ori	r24, 0x01	; 1
     ae8:	83 bf       	out	0x33, r24	; 51
     aea:	88 95       	sleep
     aec:	83 b7       	in	r24, 0x33	; 51
     aee:	8e 7f       	andi	r24, 0xFE	; 254
     af0:	83 bf       	out	0x33, r24	; 51
	
	ADCSRA |= (1 << ADEN);
     af2:	80 81       	ld	r24, Z
     af4:	80 68       	ori	r24, 0x80	; 128
     af6:	80 83       	st	Z, r24
     af8:	08 95       	ret

00000afa <solenoid_init>:

#include <util/delay.h>
#include <avr/io.h>
#include "solenoid.h"
void solenoid_init() {
	DDRE  |= (1 << PE5);
     afa:	6d 9a       	sbi	0x0d, 5	; 13
	PORTE |= (1 << PE5);
     afc:	75 9a       	sbi	0x0e, 5	; 14

	shooting = 0;
     afe:	10 92 76 03 	sts	0x0376, r1	; 0x800376 <shooting>
     b02:	08 95       	ret

00000b04 <solenoid_setPulse>:
}
void solenoid_setPulse() {
	shooting = 1;
     b04:	81 e0       	ldi	r24, 0x01	; 1
     b06:	80 93 76 03 	sts	0x0376, r24	; 0x800376 <shooting>
	PORTE &= ~(1 << PE5);
     b0a:	75 98       	cbi	0x0e, 5	; 14
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     b0c:	2f e7       	ldi	r18, 0x7F	; 127
     b0e:	89 ea       	ldi	r24, 0xA9	; 169
     b10:	93 e0       	ldi	r25, 0x03	; 3
     b12:	21 50       	subi	r18, 0x01	; 1
     b14:	80 40       	sbci	r24, 0x00	; 0
     b16:	90 40       	sbci	r25, 0x00	; 0
     b18:	e1 f7       	brne	.-8      	; 0xb12 <solenoid_setPulse+0xe>
     b1a:	00 c0       	rjmp	.+0      	; 0xb1c <solenoid_setPulse+0x18>
     b1c:	00 00       	nop
	_delay_ms(75);
	PORTE |= (1 << PE5);
     b1e:	75 9a       	sbi	0x0e, 5	; 14
     b20:	08 95       	ret

00000b22 <SPI_masterInit>:
	SPI_setChipSelect(PB7, 1);
}

void SPI_slaveInit(void) {
	DDRB = (1 << PB3);
	SPCR = (1 << SPE);
     b22:	84 b1       	in	r24, 0x04	; 4
     b24:	87 60       	ori	r24, 0x07	; 7
     b26:	84 b9       	out	0x04, r24	; 4
     b28:	27 9a       	sbi	0x04, 7	; 4
     b2a:	8c b5       	in	r24, 0x2c	; 44
     b2c:	81 65       	ori	r24, 0x51	; 81
     b2e:	8c bd       	out	0x2c, r24	; 44
     b30:	2f 9a       	sbi	0x05, 7	; 5
     b32:	08 95       	ret

00000b34 <SPI_masterWrite>:
	
}
void SPI_masterWrite(char cData)
{
	SPDR = cData;
     b34:	8e bd       	out	0x2e, r24	; 46
	while (!(SPSR & (1<<SPIF)));
     b36:	0d b4       	in	r0, 0x2d	; 45
     b38:	07 fe       	sbrs	r0, 7
     b3a:	fd cf       	rjmp	.-6      	; 0xb36 <SPI_masterWrite+0x2>

}
     b3c:	08 95       	ret

00000b3e <SPI_masterRead>:

uint8_t SPI_masterRead() {
	SPDR = 0;
     b3e:	1e bc       	out	0x2e, r1	; 46
	while (!(SPSR & (1<<SPIF)));
     b40:	0d b4       	in	r0, 0x2d	; 45
     b42:	07 fe       	sbrs	r0, 7
     b44:	fd cf       	rjmp	.-6      	; 0xb40 <SPI_masterRead+0x2>
	return SPDR;
     b46:	8e b5       	in	r24, 0x2e	; 46
}
     b48:	08 95       	ret

00000b4a <SPI_setChipSelect>:

void SPI_setChipSelect(uint8_t pin, uint8_t setHigh ) {
	if (setHigh) {
     b4a:	66 23       	and	r22, r22
     b4c:	69 f0       	breq	.+26     	; 0xb68 <SPI_setChipSelect+0x1e>
		PORTB |= (1 << pin); //chip select high
     b4e:	45 b1       	in	r20, 0x05	; 5
     b50:	21 e0       	ldi	r18, 0x01	; 1
     b52:	30 e0       	ldi	r19, 0x00	; 0
     b54:	b9 01       	movw	r22, r18
     b56:	02 c0       	rjmp	.+4      	; 0xb5c <SPI_setChipSelect+0x12>
     b58:	66 0f       	add	r22, r22
     b5a:	77 1f       	adc	r23, r23
     b5c:	8a 95       	dec	r24
     b5e:	e2 f7       	brpl	.-8      	; 0xb58 <SPI_setChipSelect+0xe>
     b60:	cb 01       	movw	r24, r22
     b62:	84 2b       	or	r24, r20
     b64:	85 b9       	out	0x05, r24	; 5
     b66:	08 95       	ret
	}
	else {
		PORTB &= ~(1 << pin); //chip select low
     b68:	45 b1       	in	r20, 0x05	; 5
     b6a:	21 e0       	ldi	r18, 0x01	; 1
     b6c:	30 e0       	ldi	r19, 0x00	; 0
     b6e:	b9 01       	movw	r22, r18
     b70:	02 c0       	rjmp	.+4      	; 0xb76 <SPI_setChipSelect+0x2c>
     b72:	66 0f       	add	r22, r22
     b74:	77 1f       	adc	r23, r23
     b76:	8a 95       	dec	r24
     b78:	e2 f7       	brpl	.-8      	; 0xb72 <SPI_setChipSelect+0x28>
     b7a:	cb 01       	movw	r24, r22
     b7c:	80 95       	com	r24
     b7e:	84 23       	and	r24, r20
     b80:	85 b9       	out	0x05, r24	; 5
     b82:	08 95       	ret

00000b84 <timer_init>:
	OCR3AL = val;
	
	*/
	//Enable "compare output match" interrupt
	
	TIMSK3 |= (1 << OCIE3B);
     b84:	e1 e7       	ldi	r30, 0x71	; 113
     b86:	f0 e0       	ldi	r31, 0x00	; 0
     b88:	80 81       	ld	r24, Z
     b8a:	84 60       	ori	r24, 0x04	; 4
     b8c:	80 83       	st	Z, r24

	
	//This register contains counter value
	TCNT3 = 0x00;
     b8e:	10 92 95 00 	sts	0x0095, r1	; 0x800095 <__TEXT_REGION_LENGTH__+0x700095>
     b92:	10 92 94 00 	sts	0x0094, r1	; 0x800094 <__TEXT_REGION_LENGTH__+0x700094>
	
	//set up compare output mode & clock select (prescaling)
	TCCR3A = (1 << COM3B0 | 1 << COM3B1);
     b96:	80 e3       	ldi	r24, 0x30	; 48
     b98:	80 93 90 00 	sts	0x0090, r24	; 0x800090 <__TEXT_REGION_LENGTH__+0x700090>
	TCCR3B = (1 << CS12 | 1 << CS00);
     b9c:	85 e0       	ldi	r24, 0x05	; 5
     b9e:	80 93 91 00 	sts	0x0091, r24	; 0x800091 <__TEXT_REGION_LENGTH__+0x700091>
	
	//Output compare register containing value compared to counter
	OCR3B = TIMER3_RESET;
     ba2:	84 e8       	ldi	r24, 0x84	; 132
     ba4:	9e e1       	ldi	r25, 0x1E	; 30
     ba6:	90 93 9b 00 	sts	0x009B, r25	; 0x80009b <__TEXT_REGION_LENGTH__+0x70009b>
     baa:	80 93 9a 00 	sts	0x009A, r24	; 0x80009a <__TEXT_REGION_LENGTH__+0x70009a>
     bae:	08 95       	ret

00000bb0 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     bb0:	8c e0       	ldi	r24, 0x0C	; 12
     bb2:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7000b8>
     bb6:	8f ef       	ldi	r24, 0xFF	; 255
     bb8:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     bbc:	84 e0       	ldi	r24, 0x04	; 4
     bbe:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     bc2:	08 95       	ret

00000bc4 <TWI_Start_Transceiver_With_Data>:
     bc4:	dc 01       	movw	r26, r24
     bc6:	ec eb       	ldi	r30, 0xBC	; 188
     bc8:	f0 e0       	ldi	r31, 0x00	; 0
     bca:	90 81       	ld	r25, Z
     bcc:	90 fd       	sbrc	r25, 0
     bce:	fd cf       	rjmp	.-6      	; 0xbca <TWI_Start_Transceiver_With_Data+0x6>
     bd0:	60 93 67 03 	sts	0x0367, r22	; 0x800367 <TWI_msgSize>
     bd4:	8c 91       	ld	r24, X
     bd6:	80 93 68 03 	sts	0x0368, r24	; 0x800368 <TWI_buf>
     bda:	80 fd       	sbrc	r24, 0
     bdc:	0c c0       	rjmp	.+24     	; 0xbf6 <TWI_Start_Transceiver_With_Data+0x32>
     bde:	62 30       	cpi	r22, 0x02	; 2
     be0:	50 f0       	brcs	.+20     	; 0xbf6 <TWI_Start_Transceiver_With_Data+0x32>
     be2:	fd 01       	movw	r30, r26
     be4:	31 96       	adiw	r30, 0x01	; 1
     be6:	a9 e6       	ldi	r26, 0x69	; 105
     be8:	b3 e0       	ldi	r27, 0x03	; 3
     bea:	81 e0       	ldi	r24, 0x01	; 1
     bec:	91 91       	ld	r25, Z+
     bee:	9d 93       	st	X+, r25
     bf0:	8f 5f       	subi	r24, 0xFF	; 255
     bf2:	68 13       	cpse	r22, r24
     bf4:	fb cf       	rjmp	.-10     	; 0xbec <TWI_Start_Transceiver_With_Data+0x28>
     bf6:	10 92 66 03 	sts	0x0366, r1	; 0x800366 <TWI_statusReg>
     bfa:	88 ef       	ldi	r24, 0xF8	; 248
     bfc:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
     c00:	85 ea       	ldi	r24, 0xA5	; 165
     c02:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c06:	08 95       	ret

00000c08 <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     c08:	1f 92       	push	r1
     c0a:	0f 92       	push	r0
     c0c:	0f b6       	in	r0, 0x3f	; 63
     c0e:	0f 92       	push	r0
     c10:	11 24       	eor	r1, r1
     c12:	0b b6       	in	r0, 0x3b	; 59
     c14:	0f 92       	push	r0
     c16:	2f 93       	push	r18
     c18:	3f 93       	push	r19
     c1a:	8f 93       	push	r24
     c1c:	9f 93       	push	r25
     c1e:	af 93       	push	r26
     c20:	bf 93       	push	r27
     c22:	ef 93       	push	r30
     c24:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     c26:	e0 91 b9 00 	lds	r30, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     c2a:	8e 2f       	mov	r24, r30
     c2c:	90 e0       	ldi	r25, 0x00	; 0
     c2e:	fc 01       	movw	r30, r24
     c30:	38 97       	sbiw	r30, 0x08	; 8
     c32:	e1 35       	cpi	r30, 0x51	; 81
     c34:	f1 05       	cpc	r31, r1
     c36:	08 f0       	brcs	.+2      	; 0xc3a <__vector_39+0x32>
     c38:	57 c0       	rjmp	.+174    	; 0xce8 <__vector_39+0xe0>
     c3a:	88 27       	eor	r24, r24
     c3c:	ee 58       	subi	r30, 0x8E	; 142
     c3e:	ff 4f       	sbci	r31, 0xFF	; 255
     c40:	8f 4f       	sbci	r24, 0xFF	; 255
     c42:	6e c3       	rjmp	.+1756   	; 0x1320 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     c44:	10 92 65 03 	sts	0x0365, r1	; 0x800365 <TWI_bufPtr.1672>
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     c48:	e0 91 65 03 	lds	r30, 0x0365	; 0x800365 <TWI_bufPtr.1672>
     c4c:	80 91 67 03 	lds	r24, 0x0367	; 0x800367 <TWI_msgSize>
     c50:	e8 17       	cp	r30, r24
     c52:	70 f4       	brcc	.+28     	; 0xc70 <__vector_39+0x68>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     c54:	81 e0       	ldi	r24, 0x01	; 1
     c56:	8e 0f       	add	r24, r30
     c58:	80 93 65 03 	sts	0x0365, r24	; 0x800365 <TWI_bufPtr.1672>
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	e8 59       	subi	r30, 0x98	; 152
     c60:	fc 4f       	sbci	r31, 0xFC	; 252
     c62:	80 81       	ld	r24, Z
     c64:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c68:	85 e8       	ldi	r24, 0x85	; 133
     c6a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c6e:	43 c0       	rjmp	.+134    	; 0xcf6 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     c70:	80 91 66 03 	lds	r24, 0x0366	; 0x800366 <TWI_statusReg>
     c74:	81 60       	ori	r24, 0x01	; 1
     c76:	80 93 66 03 	sts	0x0366, r24	; 0x800366 <TWI_statusReg>
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     c7a:	84 e9       	ldi	r24, 0x94	; 148
     c7c:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     c80:	3a c0       	rjmp	.+116    	; 0xcf6 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     c82:	e0 91 65 03 	lds	r30, 0x0365	; 0x800365 <TWI_bufPtr.1672>
     c86:	81 e0       	ldi	r24, 0x01	; 1
     c88:	8e 0f       	add	r24, r30
     c8a:	80 93 65 03 	sts	0x0365, r24	; 0x800365 <TWI_bufPtr.1672>
     c8e:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     c92:	f0 e0       	ldi	r31, 0x00	; 0
     c94:	e8 59       	subi	r30, 0x98	; 152
     c96:	fc 4f       	sbci	r31, 0xFC	; 252
     c98:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     c9a:	20 91 65 03 	lds	r18, 0x0365	; 0x800365 <TWI_bufPtr.1672>
     c9e:	30 e0       	ldi	r19, 0x00	; 0
     ca0:	80 91 67 03 	lds	r24, 0x0367	; 0x800367 <TWI_msgSize>
     ca4:	90 e0       	ldi	r25, 0x00	; 0
     ca6:	01 97       	sbiw	r24, 0x01	; 1
     ca8:	28 17       	cp	r18, r24
     caa:	39 07       	cpc	r19, r25
     cac:	24 f4       	brge	.+8      	; 0xcb6 <__vector_39+0xae>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cae:	85 ec       	ldi	r24, 0xC5	; 197
     cb0:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     cb4:	20 c0       	rjmp	.+64     	; 0xcf6 <__vector_39+0xee>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cb6:	85 e8       	ldi	r24, 0x85	; 133
     cb8:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
     cbc:	1c c0       	rjmp	.+56     	; 0xcf6 <__vector_39+0xee>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     cbe:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7000bb>
     cc2:	e0 91 65 03 	lds	r30, 0x0365	; 0x800365 <TWI_bufPtr.1672>
     cc6:	f0 e0       	ldi	r31, 0x00	; 0
     cc8:	e8 59       	subi	r30, 0x98	; 152
     cca:	fc 4f       	sbci	r31, 0xFC	; 252
     ccc:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     cce:	80 91 66 03 	lds	r24, 0x0366	; 0x800366 <TWI_statusReg>
     cd2:	81 60       	ori	r24, 0x01	; 1
     cd4:	80 93 66 03 	sts	0x0366, r24	; 0x800366 <TWI_statusReg>
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     cd8:	84 e9       	ldi	r24, 0x94	; 148
     cda:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     cde:	0b c0       	rjmp	.+22     	; 0xcf6 <__vector_39+0xee>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ce0:	85 ea       	ldi	r24, 0xA5	; 165
     ce2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     ce6:	07 c0       	rjmp	.+14     	; 0xcf6 <__vector_39+0xee>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     ce8:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7000b9>
     cec:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <TWI_state>
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     cf0:	84 e0       	ldi	r24, 0x04	; 4
     cf2:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7000bc>
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     cf6:	ff 91       	pop	r31
     cf8:	ef 91       	pop	r30
     cfa:	bf 91       	pop	r27
     cfc:	af 91       	pop	r26
     cfe:	9f 91       	pop	r25
     d00:	8f 91       	pop	r24
     d02:	3f 91       	pop	r19
     d04:	2f 91       	pop	r18
     d06:	0f 90       	pop	r0
     d08:	0b be       	out	0x3b, r0	; 59
     d0a:	0f 90       	pop	r0
     d0c:	0f be       	out	0x3f, r0	; 63
     d0e:	0f 90       	pop	r0
     d10:	1f 90       	pop	r1
     d12:	18 95       	reti

00000d14 <USART_transmitChar>:
	printf("uart setup finished\n\r");
}

void USART_transmitChar(unsigned char data) {
	/* wait for empty transmit buffer */
	while ( ! ( UCSR0A & (1<<UDRE0)))
     d14:	e0 ec       	ldi	r30, 0xC0	; 192
     d16:	f0 e0       	ldi	r31, 0x00	; 0
     d18:	90 81       	ld	r25, Z
     d1a:	95 ff       	sbrs	r25, 5
     d1c:	fd cf       	rjmp	.-6      	; 0xd18 <USART_transmitChar+0x4>
		;
		
	/* Put data in buffer, send data */
	UDR0 = data;
     d1e:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     d22:	08 95       	ret

00000d24 <USART_receiveChar>:
}

unsigned char USART_receiveChar( void ) {
	/* wait for data to be received*/
	while ( !(UCSR0A & (1<<RXC0) ) ) 
     d24:	e0 ec       	ldi	r30, 0xC0	; 192
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	80 81       	ld	r24, Z
     d2a:	88 23       	and	r24, r24
     d2c:	ec f7       	brge	.-6      	; 0xd28 <USART_receiveChar+0x4>
		;
	
	return UDR0;
     d2e:	80 91 c6 00 	lds	r24, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
     d32:	08 95       	ret

00000d34 <USART_init>:

#include "uart.h"
FILE *uart ;
void USART_init(unsigned int ubrr) {
	
	UBRR0H = (unsigned char) (ubrr >> 8);
     d34:	90 93 c5 00 	sts	0x00C5, r25	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (unsigned char) (ubrr);
     d38:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	
	/*Enable receiver and transmitter*/
	
	UCSR0B = (1<<RXEN0) | (1 <<TXEN0);
     d3c:	88 e1       	ldi	r24, 0x18	; 24
     d3e:	80 93 c1 00 	sts	0x00C1, r24	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	
	/* SET FRAME FORMAT: 8data, 2 stop bit */
	
	
	UCSR0C = (1<<USBS0) | (3<<UCSZ00);
     d42:	8e e0       	ldi	r24, 0x0E	; 14
     d44:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
	
	uart = fdevopen(&USART_transmitChar, &USART_receiveChar);
     d48:	62 e9       	ldi	r22, 0x92	; 146
     d4a:	76 e0       	ldi	r23, 0x06	; 6
     d4c:	8a e8       	ldi	r24, 0x8A	; 138
     d4e:	96 e0       	ldi	r25, 0x06	; 6
     d50:	34 d3       	rcall	.+1640   	; 0x13ba <fdevopen>
     d52:	90 93 93 03 	sts	0x0393, r25	; 0x800393 <uart+0x1>
     d56:	80 93 92 03 	sts	0x0392, r24	; 0x800392 <uart>
	printf("uart setup finished\n\r");
     d5a:	8c e4       	ldi	r24, 0x4C	; 76
     d5c:	93 e0       	ldi	r25, 0x03	; 3
     d5e:	9f 93       	push	r25
     d60:	8f 93       	push	r24
     d62:	75 d3       	rcall	.+1770   	; 0x144e <printf>
}
     d64:	0f 90       	pop	r0
     d66:	0f 90       	pop	r0
     d68:	08 95       	ret

00000d6a <__subsf3>:
     d6a:	50 58       	subi	r21, 0x80	; 128

00000d6c <__addsf3>:
     d6c:	bb 27       	eor	r27, r27
     d6e:	aa 27       	eor	r26, r26
     d70:	0e d0       	rcall	.+28     	; 0xd8e <__addsf3x>
     d72:	fc c1       	rjmp	.+1016   	; 0x116c <__fp_round>
     d74:	ed d1       	rcall	.+986    	; 0x1150 <__fp_pscA>
     d76:	30 f0       	brcs	.+12     	; 0xd84 <__addsf3+0x18>
     d78:	f2 d1       	rcall	.+996    	; 0x115e <__fp_pscB>
     d7a:	20 f0       	brcs	.+8      	; 0xd84 <__addsf3+0x18>
     d7c:	31 f4       	brne	.+12     	; 0xd8a <__addsf3+0x1e>
     d7e:	9f 3f       	cpi	r25, 0xFF	; 255
     d80:	11 f4       	brne	.+4      	; 0xd86 <__addsf3+0x1a>
     d82:	1e f4       	brtc	.+6      	; 0xd8a <__addsf3+0x1e>
     d84:	bd c1       	rjmp	.+890    	; 0x1100 <__fp_nan>
     d86:	0e f4       	brtc	.+2      	; 0xd8a <__addsf3+0x1e>
     d88:	e0 95       	com	r30
     d8a:	e7 fb       	bst	r30, 7
     d8c:	b3 c1       	rjmp	.+870    	; 0x10f4 <__fp_inf>

00000d8e <__addsf3x>:
     d8e:	e9 2f       	mov	r30, r25
     d90:	fe d1       	rcall	.+1020   	; 0x118e <__fp_split3>
     d92:	80 f3       	brcs	.-32     	; 0xd74 <__addsf3+0x8>
     d94:	ba 17       	cp	r27, r26
     d96:	62 07       	cpc	r22, r18
     d98:	73 07       	cpc	r23, r19
     d9a:	84 07       	cpc	r24, r20
     d9c:	95 07       	cpc	r25, r21
     d9e:	18 f0       	brcs	.+6      	; 0xda6 <__addsf3x+0x18>
     da0:	71 f4       	brne	.+28     	; 0xdbe <__addsf3x+0x30>
     da2:	9e f5       	brtc	.+102    	; 0xe0a <__addsf3x+0x7c>
     da4:	16 c2       	rjmp	.+1068   	; 0x11d2 <__fp_zero>
     da6:	0e f4       	brtc	.+2      	; 0xdaa <__addsf3x+0x1c>
     da8:	e0 95       	com	r30
     daa:	0b 2e       	mov	r0, r27
     dac:	ba 2f       	mov	r27, r26
     dae:	a0 2d       	mov	r26, r0
     db0:	0b 01       	movw	r0, r22
     db2:	b9 01       	movw	r22, r18
     db4:	90 01       	movw	r18, r0
     db6:	0c 01       	movw	r0, r24
     db8:	ca 01       	movw	r24, r20
     dba:	a0 01       	movw	r20, r0
     dbc:	11 24       	eor	r1, r1
     dbe:	ff 27       	eor	r31, r31
     dc0:	59 1b       	sub	r21, r25
     dc2:	99 f0       	breq	.+38     	; 0xdea <__addsf3x+0x5c>
     dc4:	59 3f       	cpi	r21, 0xF9	; 249
     dc6:	50 f4       	brcc	.+20     	; 0xddc <__addsf3x+0x4e>
     dc8:	50 3e       	cpi	r21, 0xE0	; 224
     dca:	68 f1       	brcs	.+90     	; 0xe26 <__addsf3x+0x98>
     dcc:	1a 16       	cp	r1, r26
     dce:	f0 40       	sbci	r31, 0x00	; 0
     dd0:	a2 2f       	mov	r26, r18
     dd2:	23 2f       	mov	r18, r19
     dd4:	34 2f       	mov	r19, r20
     dd6:	44 27       	eor	r20, r20
     dd8:	58 5f       	subi	r21, 0xF8	; 248
     dda:	f3 cf       	rjmp	.-26     	; 0xdc2 <__addsf3x+0x34>
     ddc:	46 95       	lsr	r20
     dde:	37 95       	ror	r19
     de0:	27 95       	ror	r18
     de2:	a7 95       	ror	r26
     de4:	f0 40       	sbci	r31, 0x00	; 0
     de6:	53 95       	inc	r21
     de8:	c9 f7       	brne	.-14     	; 0xddc <__addsf3x+0x4e>
     dea:	7e f4       	brtc	.+30     	; 0xe0a <__addsf3x+0x7c>
     dec:	1f 16       	cp	r1, r31
     dee:	ba 0b       	sbc	r27, r26
     df0:	62 0b       	sbc	r22, r18
     df2:	73 0b       	sbc	r23, r19
     df4:	84 0b       	sbc	r24, r20
     df6:	ba f0       	brmi	.+46     	; 0xe26 <__addsf3x+0x98>
     df8:	91 50       	subi	r25, 0x01	; 1
     dfa:	a1 f0       	breq	.+40     	; 0xe24 <__addsf3x+0x96>
     dfc:	ff 0f       	add	r31, r31
     dfe:	bb 1f       	adc	r27, r27
     e00:	66 1f       	adc	r22, r22
     e02:	77 1f       	adc	r23, r23
     e04:	88 1f       	adc	r24, r24
     e06:	c2 f7       	brpl	.-16     	; 0xdf8 <__addsf3x+0x6a>
     e08:	0e c0       	rjmp	.+28     	; 0xe26 <__addsf3x+0x98>
     e0a:	ba 0f       	add	r27, r26
     e0c:	62 1f       	adc	r22, r18
     e0e:	73 1f       	adc	r23, r19
     e10:	84 1f       	adc	r24, r20
     e12:	48 f4       	brcc	.+18     	; 0xe26 <__addsf3x+0x98>
     e14:	87 95       	ror	r24
     e16:	77 95       	ror	r23
     e18:	67 95       	ror	r22
     e1a:	b7 95       	ror	r27
     e1c:	f7 95       	ror	r31
     e1e:	9e 3f       	cpi	r25, 0xFE	; 254
     e20:	08 f0       	brcs	.+2      	; 0xe24 <__addsf3x+0x96>
     e22:	b3 cf       	rjmp	.-154    	; 0xd8a <__addsf3+0x1e>
     e24:	93 95       	inc	r25
     e26:	88 0f       	add	r24, r24
     e28:	08 f0       	brcs	.+2      	; 0xe2c <__addsf3x+0x9e>
     e2a:	99 27       	eor	r25, r25
     e2c:	ee 0f       	add	r30, r30
     e2e:	97 95       	ror	r25
     e30:	87 95       	ror	r24
     e32:	08 95       	ret
     e34:	8d d1       	rcall	.+794    	; 0x1150 <__fp_pscA>
     e36:	58 f0       	brcs	.+22     	; 0xe4e <__addsf3x+0xc0>
     e38:	80 e8       	ldi	r24, 0x80	; 128
     e3a:	91 e0       	ldi	r25, 0x01	; 1
     e3c:	09 f4       	brne	.+2      	; 0xe40 <__addsf3x+0xb2>
     e3e:	9e ef       	ldi	r25, 0xFE	; 254
     e40:	8e d1       	rcall	.+796    	; 0x115e <__fp_pscB>
     e42:	28 f0       	brcs	.+10     	; 0xe4e <__addsf3x+0xc0>
     e44:	40 e8       	ldi	r20, 0x80	; 128
     e46:	51 e0       	ldi	r21, 0x01	; 1
     e48:	59 f4       	brne	.+22     	; 0xe60 <atan2+0xe>
     e4a:	5e ef       	ldi	r21, 0xFE	; 254
     e4c:	09 c0       	rjmp	.+18     	; 0xe60 <atan2+0xe>
     e4e:	58 c1       	rjmp	.+688    	; 0x1100 <__fp_nan>
     e50:	c0 c1       	rjmp	.+896    	; 0x11d2 <__fp_zero>

00000e52 <atan2>:
     e52:	e9 2f       	mov	r30, r25
     e54:	e0 78       	andi	r30, 0x80	; 128
     e56:	9b d1       	rcall	.+822    	; 0x118e <__fp_split3>
     e58:	68 f3       	brcs	.-38     	; 0xe34 <__addsf3x+0xa6>
     e5a:	09 2e       	mov	r0, r25
     e5c:	05 2a       	or	r0, r21
     e5e:	c1 f3       	breq	.-16     	; 0xe50 <__addsf3x+0xc2>
     e60:	26 17       	cp	r18, r22
     e62:	37 07       	cpc	r19, r23
     e64:	48 07       	cpc	r20, r24
     e66:	59 07       	cpc	r21, r25
     e68:	38 f0       	brcs	.+14     	; 0xe78 <atan2+0x26>
     e6a:	0e 2e       	mov	r0, r30
     e6c:	07 f8       	bld	r0, 7
     e6e:	e0 25       	eor	r30, r0
     e70:	69 f0       	breq	.+26     	; 0xe8c <atan2+0x3a>
     e72:	e0 25       	eor	r30, r0
     e74:	e0 64       	ori	r30, 0x40	; 64
     e76:	0a c0       	rjmp	.+20     	; 0xe8c <atan2+0x3a>
     e78:	ef 63       	ori	r30, 0x3F	; 63
     e7a:	07 f8       	bld	r0, 7
     e7c:	00 94       	com	r0
     e7e:	07 fa       	bst	r0, 7
     e80:	db 01       	movw	r26, r22
     e82:	b9 01       	movw	r22, r18
     e84:	9d 01       	movw	r18, r26
     e86:	dc 01       	movw	r26, r24
     e88:	ca 01       	movw	r24, r20
     e8a:	ad 01       	movw	r20, r26
     e8c:	ef 93       	push	r30
     e8e:	47 d0       	rcall	.+142    	; 0xf1e <__divsf3_pse>
     e90:	6d d1       	rcall	.+730    	; 0x116c <__fp_round>
     e92:	0a d0       	rcall	.+20     	; 0xea8 <atan>
     e94:	5f 91       	pop	r21
     e96:	55 23       	and	r21, r21
     e98:	31 f0       	breq	.+12     	; 0xea6 <atan2+0x54>
     e9a:	2b ed       	ldi	r18, 0xDB	; 219
     e9c:	3f e0       	ldi	r19, 0x0F	; 15
     e9e:	49 e4       	ldi	r20, 0x49	; 73
     ea0:	50 fd       	sbrc	r21, 0
     ea2:	49 ec       	ldi	r20, 0xC9	; 201
     ea4:	63 cf       	rjmp	.-314    	; 0xd6c <__addsf3>
     ea6:	08 95       	ret

00000ea8 <atan>:
     ea8:	df 93       	push	r29
     eaa:	dd 27       	eor	r29, r29
     eac:	b9 2f       	mov	r27, r25
     eae:	bf 77       	andi	r27, 0x7F	; 127
     eb0:	40 e8       	ldi	r20, 0x80	; 128
     eb2:	5f e3       	ldi	r21, 0x3F	; 63
     eb4:	16 16       	cp	r1, r22
     eb6:	17 06       	cpc	r1, r23
     eb8:	48 07       	cpc	r20, r24
     eba:	5b 07       	cpc	r21, r27
     ebc:	10 f4       	brcc	.+4      	; 0xec2 <atan+0x1a>
     ebe:	d9 2f       	mov	r29, r25
     ec0:	93 d1       	rcall	.+806    	; 0x11e8 <inverse>
     ec2:	9f 93       	push	r25
     ec4:	8f 93       	push	r24
     ec6:	7f 93       	push	r23
     ec8:	6f 93       	push	r22
     eca:	f8 d1       	rcall	.+1008   	; 0x12bc <square>
     ecc:	e6 e8       	ldi	r30, 0x86	; 134
     ece:	f1 e0       	ldi	r31, 0x01	; 1
     ed0:	1a d1       	rcall	.+564    	; 0x1106 <__fp_powser>
     ed2:	4c d1       	rcall	.+664    	; 0x116c <__fp_round>
     ed4:	2f 91       	pop	r18
     ed6:	3f 91       	pop	r19
     ed8:	4f 91       	pop	r20
     eda:	5f 91       	pop	r21
     edc:	98 d1       	rcall	.+816    	; 0x120e <__mulsf3x>
     ede:	dd 23       	and	r29, r29
     ee0:	49 f0       	breq	.+18     	; 0xef4 <atan+0x4c>
     ee2:	90 58       	subi	r25, 0x80	; 128
     ee4:	a2 ea       	ldi	r26, 0xA2	; 162
     ee6:	2a ed       	ldi	r18, 0xDA	; 218
     ee8:	3f e0       	ldi	r19, 0x0F	; 15
     eea:	49 ec       	ldi	r20, 0xC9	; 201
     eec:	5f e3       	ldi	r21, 0x3F	; 63
     eee:	d0 78       	andi	r29, 0x80	; 128
     ef0:	5d 27       	eor	r21, r29
     ef2:	4d df       	rcall	.-358    	; 0xd8e <__addsf3x>
     ef4:	df 91       	pop	r29
     ef6:	3a c1       	rjmp	.+628    	; 0x116c <__fp_round>

00000ef8 <__cmpsf2>:
     ef8:	d9 d0       	rcall	.+434    	; 0x10ac <__fp_cmp>
     efa:	08 f4       	brcc	.+2      	; 0xefe <__cmpsf2+0x6>
     efc:	81 e0       	ldi	r24, 0x01	; 1
     efe:	08 95       	ret

00000f00 <__divsf3>:
     f00:	0c d0       	rcall	.+24     	; 0xf1a <__divsf3x>
     f02:	34 c1       	rjmp	.+616    	; 0x116c <__fp_round>
     f04:	2c d1       	rcall	.+600    	; 0x115e <__fp_pscB>
     f06:	40 f0       	brcs	.+16     	; 0xf18 <__divsf3+0x18>
     f08:	23 d1       	rcall	.+582    	; 0x1150 <__fp_pscA>
     f0a:	30 f0       	brcs	.+12     	; 0xf18 <__divsf3+0x18>
     f0c:	21 f4       	brne	.+8      	; 0xf16 <__divsf3+0x16>
     f0e:	5f 3f       	cpi	r21, 0xFF	; 255
     f10:	19 f0       	breq	.+6      	; 0xf18 <__divsf3+0x18>
     f12:	f0 c0       	rjmp	.+480    	; 0x10f4 <__fp_inf>
     f14:	51 11       	cpse	r21, r1
     f16:	5e c1       	rjmp	.+700    	; 0x11d4 <__fp_szero>
     f18:	f3 c0       	rjmp	.+486    	; 0x1100 <__fp_nan>

00000f1a <__divsf3x>:
     f1a:	39 d1       	rcall	.+626    	; 0x118e <__fp_split3>
     f1c:	98 f3       	brcs	.-26     	; 0xf04 <__divsf3+0x4>

00000f1e <__divsf3_pse>:
     f1e:	99 23       	and	r25, r25
     f20:	c9 f3       	breq	.-14     	; 0xf14 <__divsf3+0x14>
     f22:	55 23       	and	r21, r21
     f24:	b1 f3       	breq	.-20     	; 0xf12 <__divsf3+0x12>
     f26:	95 1b       	sub	r25, r21
     f28:	55 0b       	sbc	r21, r21
     f2a:	bb 27       	eor	r27, r27
     f2c:	aa 27       	eor	r26, r26
     f2e:	62 17       	cp	r22, r18
     f30:	73 07       	cpc	r23, r19
     f32:	84 07       	cpc	r24, r20
     f34:	38 f0       	brcs	.+14     	; 0xf44 <__divsf3_pse+0x26>
     f36:	9f 5f       	subi	r25, 0xFF	; 255
     f38:	5f 4f       	sbci	r21, 0xFF	; 255
     f3a:	22 0f       	add	r18, r18
     f3c:	33 1f       	adc	r19, r19
     f3e:	44 1f       	adc	r20, r20
     f40:	aa 1f       	adc	r26, r26
     f42:	a9 f3       	breq	.-22     	; 0xf2e <__divsf3_pse+0x10>
     f44:	33 d0       	rcall	.+102    	; 0xfac <__divsf3_pse+0x8e>
     f46:	0e 2e       	mov	r0, r30
     f48:	3a f0       	brmi	.+14     	; 0xf58 <__divsf3_pse+0x3a>
     f4a:	e0 e8       	ldi	r30, 0x80	; 128
     f4c:	30 d0       	rcall	.+96     	; 0xfae <__divsf3_pse+0x90>
     f4e:	91 50       	subi	r25, 0x01	; 1
     f50:	50 40       	sbci	r21, 0x00	; 0
     f52:	e6 95       	lsr	r30
     f54:	00 1c       	adc	r0, r0
     f56:	ca f7       	brpl	.-14     	; 0xf4a <__divsf3_pse+0x2c>
     f58:	29 d0       	rcall	.+82     	; 0xfac <__divsf3_pse+0x8e>
     f5a:	fe 2f       	mov	r31, r30
     f5c:	27 d0       	rcall	.+78     	; 0xfac <__divsf3_pse+0x8e>
     f5e:	66 0f       	add	r22, r22
     f60:	77 1f       	adc	r23, r23
     f62:	88 1f       	adc	r24, r24
     f64:	bb 1f       	adc	r27, r27
     f66:	26 17       	cp	r18, r22
     f68:	37 07       	cpc	r19, r23
     f6a:	48 07       	cpc	r20, r24
     f6c:	ab 07       	cpc	r26, r27
     f6e:	b0 e8       	ldi	r27, 0x80	; 128
     f70:	09 f0       	breq	.+2      	; 0xf74 <__divsf3_pse+0x56>
     f72:	bb 0b       	sbc	r27, r27
     f74:	80 2d       	mov	r24, r0
     f76:	bf 01       	movw	r22, r30
     f78:	ff 27       	eor	r31, r31
     f7a:	93 58       	subi	r25, 0x83	; 131
     f7c:	5f 4f       	sbci	r21, 0xFF	; 255
     f7e:	2a f0       	brmi	.+10     	; 0xf8a <__divsf3_pse+0x6c>
     f80:	9e 3f       	cpi	r25, 0xFE	; 254
     f82:	51 05       	cpc	r21, r1
     f84:	68 f0       	brcs	.+26     	; 0xfa0 <__divsf3_pse+0x82>
     f86:	b6 c0       	rjmp	.+364    	; 0x10f4 <__fp_inf>
     f88:	25 c1       	rjmp	.+586    	; 0x11d4 <__fp_szero>
     f8a:	5f 3f       	cpi	r21, 0xFF	; 255
     f8c:	ec f3       	brlt	.-6      	; 0xf88 <__divsf3_pse+0x6a>
     f8e:	98 3e       	cpi	r25, 0xE8	; 232
     f90:	dc f3       	brlt	.-10     	; 0xf88 <__divsf3_pse+0x6a>
     f92:	86 95       	lsr	r24
     f94:	77 95       	ror	r23
     f96:	67 95       	ror	r22
     f98:	b7 95       	ror	r27
     f9a:	f7 95       	ror	r31
     f9c:	9f 5f       	subi	r25, 0xFF	; 255
     f9e:	c9 f7       	brne	.-14     	; 0xf92 <__divsf3_pse+0x74>
     fa0:	88 0f       	add	r24, r24
     fa2:	91 1d       	adc	r25, r1
     fa4:	96 95       	lsr	r25
     fa6:	87 95       	ror	r24
     fa8:	97 f9       	bld	r25, 7
     faa:	08 95       	ret
     fac:	e1 e0       	ldi	r30, 0x01	; 1
     fae:	66 0f       	add	r22, r22
     fb0:	77 1f       	adc	r23, r23
     fb2:	88 1f       	adc	r24, r24
     fb4:	bb 1f       	adc	r27, r27
     fb6:	62 17       	cp	r22, r18
     fb8:	73 07       	cpc	r23, r19
     fba:	84 07       	cpc	r24, r20
     fbc:	ba 07       	cpc	r27, r26
     fbe:	20 f0       	brcs	.+8      	; 0xfc8 <__divsf3_pse+0xaa>
     fc0:	62 1b       	sub	r22, r18
     fc2:	73 0b       	sbc	r23, r19
     fc4:	84 0b       	sbc	r24, r20
     fc6:	ba 0b       	sbc	r27, r26
     fc8:	ee 1f       	adc	r30, r30
     fca:	88 f7       	brcc	.-30     	; 0xfae <__divsf3_pse+0x90>
     fcc:	e0 95       	com	r30
     fce:	08 95       	ret

00000fd0 <__fixsfsi>:
     fd0:	04 d0       	rcall	.+8      	; 0xfda <__fixunssfsi>
     fd2:	68 94       	set
     fd4:	b1 11       	cpse	r27, r1
     fd6:	fe c0       	rjmp	.+508    	; 0x11d4 <__fp_szero>
     fd8:	08 95       	ret

00000fda <__fixunssfsi>:
     fda:	e1 d0       	rcall	.+450    	; 0x119e <__fp_splitA>
     fdc:	88 f0       	brcs	.+34     	; 0x1000 <__fixunssfsi+0x26>
     fde:	9f 57       	subi	r25, 0x7F	; 127
     fe0:	90 f0       	brcs	.+36     	; 0x1006 <__fixunssfsi+0x2c>
     fe2:	b9 2f       	mov	r27, r25
     fe4:	99 27       	eor	r25, r25
     fe6:	b7 51       	subi	r27, 0x17	; 23
     fe8:	a0 f0       	brcs	.+40     	; 0x1012 <__fixunssfsi+0x38>
     fea:	d1 f0       	breq	.+52     	; 0x1020 <__fixunssfsi+0x46>
     fec:	66 0f       	add	r22, r22
     fee:	77 1f       	adc	r23, r23
     ff0:	88 1f       	adc	r24, r24
     ff2:	99 1f       	adc	r25, r25
     ff4:	1a f0       	brmi	.+6      	; 0xffc <__fixunssfsi+0x22>
     ff6:	ba 95       	dec	r27
     ff8:	c9 f7       	brne	.-14     	; 0xfec <__fixunssfsi+0x12>
     ffa:	12 c0       	rjmp	.+36     	; 0x1020 <__fixunssfsi+0x46>
     ffc:	b1 30       	cpi	r27, 0x01	; 1
     ffe:	81 f0       	breq	.+32     	; 0x1020 <__fixunssfsi+0x46>
    1000:	e8 d0       	rcall	.+464    	; 0x11d2 <__fp_zero>
    1002:	b1 e0       	ldi	r27, 0x01	; 1
    1004:	08 95       	ret
    1006:	e5 c0       	rjmp	.+458    	; 0x11d2 <__fp_zero>
    1008:	67 2f       	mov	r22, r23
    100a:	78 2f       	mov	r23, r24
    100c:	88 27       	eor	r24, r24
    100e:	b8 5f       	subi	r27, 0xF8	; 248
    1010:	39 f0       	breq	.+14     	; 0x1020 <__fixunssfsi+0x46>
    1012:	b9 3f       	cpi	r27, 0xF9	; 249
    1014:	cc f3       	brlt	.-14     	; 0x1008 <__fixunssfsi+0x2e>
    1016:	86 95       	lsr	r24
    1018:	77 95       	ror	r23
    101a:	67 95       	ror	r22
    101c:	b3 95       	inc	r27
    101e:	d9 f7       	brne	.-10     	; 0x1016 <__fixunssfsi+0x3c>
    1020:	3e f4       	brtc	.+14     	; 0x1030 <__fixunssfsi+0x56>
    1022:	90 95       	com	r25
    1024:	80 95       	com	r24
    1026:	70 95       	com	r23
    1028:	61 95       	neg	r22
    102a:	7f 4f       	sbci	r23, 0xFF	; 255
    102c:	8f 4f       	sbci	r24, 0xFF	; 255
    102e:	9f 4f       	sbci	r25, 0xFF	; 255
    1030:	08 95       	ret

00001032 <__floatunsisf>:
    1032:	e8 94       	clt
    1034:	09 c0       	rjmp	.+18     	; 0x1048 <__floatsisf+0x12>

00001036 <__floatsisf>:
    1036:	97 fb       	bst	r25, 7
    1038:	3e f4       	brtc	.+14     	; 0x1048 <__floatsisf+0x12>
    103a:	90 95       	com	r25
    103c:	80 95       	com	r24
    103e:	70 95       	com	r23
    1040:	61 95       	neg	r22
    1042:	7f 4f       	sbci	r23, 0xFF	; 255
    1044:	8f 4f       	sbci	r24, 0xFF	; 255
    1046:	9f 4f       	sbci	r25, 0xFF	; 255
    1048:	99 23       	and	r25, r25
    104a:	a9 f0       	breq	.+42     	; 0x1076 <__floatsisf+0x40>
    104c:	f9 2f       	mov	r31, r25
    104e:	96 e9       	ldi	r25, 0x96	; 150
    1050:	bb 27       	eor	r27, r27
    1052:	93 95       	inc	r25
    1054:	f6 95       	lsr	r31
    1056:	87 95       	ror	r24
    1058:	77 95       	ror	r23
    105a:	67 95       	ror	r22
    105c:	b7 95       	ror	r27
    105e:	f1 11       	cpse	r31, r1
    1060:	f8 cf       	rjmp	.-16     	; 0x1052 <__floatsisf+0x1c>
    1062:	fa f4       	brpl	.+62     	; 0x10a2 <__floatsisf+0x6c>
    1064:	bb 0f       	add	r27, r27
    1066:	11 f4       	brne	.+4      	; 0x106c <__floatsisf+0x36>
    1068:	60 ff       	sbrs	r22, 0
    106a:	1b c0       	rjmp	.+54     	; 0x10a2 <__floatsisf+0x6c>
    106c:	6f 5f       	subi	r22, 0xFF	; 255
    106e:	7f 4f       	sbci	r23, 0xFF	; 255
    1070:	8f 4f       	sbci	r24, 0xFF	; 255
    1072:	9f 4f       	sbci	r25, 0xFF	; 255
    1074:	16 c0       	rjmp	.+44     	; 0x10a2 <__floatsisf+0x6c>
    1076:	88 23       	and	r24, r24
    1078:	11 f0       	breq	.+4      	; 0x107e <__floatsisf+0x48>
    107a:	96 e9       	ldi	r25, 0x96	; 150
    107c:	11 c0       	rjmp	.+34     	; 0x10a0 <__floatsisf+0x6a>
    107e:	77 23       	and	r23, r23
    1080:	21 f0       	breq	.+8      	; 0x108a <__floatsisf+0x54>
    1082:	9e e8       	ldi	r25, 0x8E	; 142
    1084:	87 2f       	mov	r24, r23
    1086:	76 2f       	mov	r23, r22
    1088:	05 c0       	rjmp	.+10     	; 0x1094 <__floatsisf+0x5e>
    108a:	66 23       	and	r22, r22
    108c:	71 f0       	breq	.+28     	; 0x10aa <__floatsisf+0x74>
    108e:	96 e8       	ldi	r25, 0x86	; 134
    1090:	86 2f       	mov	r24, r22
    1092:	70 e0       	ldi	r23, 0x00	; 0
    1094:	60 e0       	ldi	r22, 0x00	; 0
    1096:	2a f0       	brmi	.+10     	; 0x10a2 <__floatsisf+0x6c>
    1098:	9a 95       	dec	r25
    109a:	66 0f       	add	r22, r22
    109c:	77 1f       	adc	r23, r23
    109e:	88 1f       	adc	r24, r24
    10a0:	da f7       	brpl	.-10     	; 0x1098 <__floatsisf+0x62>
    10a2:	88 0f       	add	r24, r24
    10a4:	96 95       	lsr	r25
    10a6:	87 95       	ror	r24
    10a8:	97 f9       	bld	r25, 7
    10aa:	08 95       	ret

000010ac <__fp_cmp>:
    10ac:	99 0f       	add	r25, r25
    10ae:	00 08       	sbc	r0, r0
    10b0:	55 0f       	add	r21, r21
    10b2:	aa 0b       	sbc	r26, r26
    10b4:	e0 e8       	ldi	r30, 0x80	; 128
    10b6:	fe ef       	ldi	r31, 0xFE	; 254
    10b8:	16 16       	cp	r1, r22
    10ba:	17 06       	cpc	r1, r23
    10bc:	e8 07       	cpc	r30, r24
    10be:	f9 07       	cpc	r31, r25
    10c0:	c0 f0       	brcs	.+48     	; 0x10f2 <__fp_cmp+0x46>
    10c2:	12 16       	cp	r1, r18
    10c4:	13 06       	cpc	r1, r19
    10c6:	e4 07       	cpc	r30, r20
    10c8:	f5 07       	cpc	r31, r21
    10ca:	98 f0       	brcs	.+38     	; 0x10f2 <__fp_cmp+0x46>
    10cc:	62 1b       	sub	r22, r18
    10ce:	73 0b       	sbc	r23, r19
    10d0:	84 0b       	sbc	r24, r20
    10d2:	95 0b       	sbc	r25, r21
    10d4:	39 f4       	brne	.+14     	; 0x10e4 <__fp_cmp+0x38>
    10d6:	0a 26       	eor	r0, r26
    10d8:	61 f0       	breq	.+24     	; 0x10f2 <__fp_cmp+0x46>
    10da:	23 2b       	or	r18, r19
    10dc:	24 2b       	or	r18, r20
    10de:	25 2b       	or	r18, r21
    10e0:	21 f4       	brne	.+8      	; 0x10ea <__fp_cmp+0x3e>
    10e2:	08 95       	ret
    10e4:	0a 26       	eor	r0, r26
    10e6:	09 f4       	brne	.+2      	; 0x10ea <__fp_cmp+0x3e>
    10e8:	a1 40       	sbci	r26, 0x01	; 1
    10ea:	a6 95       	lsr	r26
    10ec:	8f ef       	ldi	r24, 0xFF	; 255
    10ee:	81 1d       	adc	r24, r1
    10f0:	81 1d       	adc	r24, r1
    10f2:	08 95       	ret

000010f4 <__fp_inf>:
    10f4:	97 f9       	bld	r25, 7
    10f6:	9f 67       	ori	r25, 0x7F	; 127
    10f8:	80 e8       	ldi	r24, 0x80	; 128
    10fa:	70 e0       	ldi	r23, 0x00	; 0
    10fc:	60 e0       	ldi	r22, 0x00	; 0
    10fe:	08 95       	ret

00001100 <__fp_nan>:
    1100:	9f ef       	ldi	r25, 0xFF	; 255
    1102:	80 ec       	ldi	r24, 0xC0	; 192
    1104:	08 95       	ret

00001106 <__fp_powser>:
    1106:	df 93       	push	r29
    1108:	cf 93       	push	r28
    110a:	1f 93       	push	r17
    110c:	0f 93       	push	r16
    110e:	ff 92       	push	r15
    1110:	ef 92       	push	r14
    1112:	df 92       	push	r13
    1114:	7b 01       	movw	r14, r22
    1116:	8c 01       	movw	r16, r24
    1118:	68 94       	set
    111a:	05 c0       	rjmp	.+10     	; 0x1126 <__fp_powser+0x20>
    111c:	da 2e       	mov	r13, r26
    111e:	ef 01       	movw	r28, r30
    1120:	76 d0       	rcall	.+236    	; 0x120e <__mulsf3x>
    1122:	fe 01       	movw	r30, r28
    1124:	e8 94       	clt
    1126:	a5 91       	lpm	r26, Z+
    1128:	25 91       	lpm	r18, Z+
    112a:	35 91       	lpm	r19, Z+
    112c:	45 91       	lpm	r20, Z+
    112e:	55 91       	lpm	r21, Z+
    1130:	ae f3       	brts	.-22     	; 0x111c <__fp_powser+0x16>
    1132:	ef 01       	movw	r28, r30
    1134:	2c de       	rcall	.-936    	; 0xd8e <__addsf3x>
    1136:	fe 01       	movw	r30, r28
    1138:	97 01       	movw	r18, r14
    113a:	a8 01       	movw	r20, r16
    113c:	da 94       	dec	r13
    113e:	79 f7       	brne	.-34     	; 0x111e <__fp_powser+0x18>
    1140:	df 90       	pop	r13
    1142:	ef 90       	pop	r14
    1144:	ff 90       	pop	r15
    1146:	0f 91       	pop	r16
    1148:	1f 91       	pop	r17
    114a:	cf 91       	pop	r28
    114c:	df 91       	pop	r29
    114e:	08 95       	ret

00001150 <__fp_pscA>:
    1150:	00 24       	eor	r0, r0
    1152:	0a 94       	dec	r0
    1154:	16 16       	cp	r1, r22
    1156:	17 06       	cpc	r1, r23
    1158:	18 06       	cpc	r1, r24
    115a:	09 06       	cpc	r0, r25
    115c:	08 95       	ret

0000115e <__fp_pscB>:
    115e:	00 24       	eor	r0, r0
    1160:	0a 94       	dec	r0
    1162:	12 16       	cp	r1, r18
    1164:	13 06       	cpc	r1, r19
    1166:	14 06       	cpc	r1, r20
    1168:	05 06       	cpc	r0, r21
    116a:	08 95       	ret

0000116c <__fp_round>:
    116c:	09 2e       	mov	r0, r25
    116e:	03 94       	inc	r0
    1170:	00 0c       	add	r0, r0
    1172:	11 f4       	brne	.+4      	; 0x1178 <__fp_round+0xc>
    1174:	88 23       	and	r24, r24
    1176:	52 f0       	brmi	.+20     	; 0x118c <__fp_round+0x20>
    1178:	bb 0f       	add	r27, r27
    117a:	40 f4       	brcc	.+16     	; 0x118c <__fp_round+0x20>
    117c:	bf 2b       	or	r27, r31
    117e:	11 f4       	brne	.+4      	; 0x1184 <__fp_round+0x18>
    1180:	60 ff       	sbrs	r22, 0
    1182:	04 c0       	rjmp	.+8      	; 0x118c <__fp_round+0x20>
    1184:	6f 5f       	subi	r22, 0xFF	; 255
    1186:	7f 4f       	sbci	r23, 0xFF	; 255
    1188:	8f 4f       	sbci	r24, 0xFF	; 255
    118a:	9f 4f       	sbci	r25, 0xFF	; 255
    118c:	08 95       	ret

0000118e <__fp_split3>:
    118e:	57 fd       	sbrc	r21, 7
    1190:	90 58       	subi	r25, 0x80	; 128
    1192:	44 0f       	add	r20, r20
    1194:	55 1f       	adc	r21, r21
    1196:	59 f0       	breq	.+22     	; 0x11ae <__fp_splitA+0x10>
    1198:	5f 3f       	cpi	r21, 0xFF	; 255
    119a:	71 f0       	breq	.+28     	; 0x11b8 <__fp_splitA+0x1a>
    119c:	47 95       	ror	r20

0000119e <__fp_splitA>:
    119e:	88 0f       	add	r24, r24
    11a0:	97 fb       	bst	r25, 7
    11a2:	99 1f       	adc	r25, r25
    11a4:	61 f0       	breq	.+24     	; 0x11be <__fp_splitA+0x20>
    11a6:	9f 3f       	cpi	r25, 0xFF	; 255
    11a8:	79 f0       	breq	.+30     	; 0x11c8 <__fp_splitA+0x2a>
    11aa:	87 95       	ror	r24
    11ac:	08 95       	ret
    11ae:	12 16       	cp	r1, r18
    11b0:	13 06       	cpc	r1, r19
    11b2:	14 06       	cpc	r1, r20
    11b4:	55 1f       	adc	r21, r21
    11b6:	f2 cf       	rjmp	.-28     	; 0x119c <__fp_split3+0xe>
    11b8:	46 95       	lsr	r20
    11ba:	f1 df       	rcall	.-30     	; 0x119e <__fp_splitA>
    11bc:	08 c0       	rjmp	.+16     	; 0x11ce <__fp_splitA+0x30>
    11be:	16 16       	cp	r1, r22
    11c0:	17 06       	cpc	r1, r23
    11c2:	18 06       	cpc	r1, r24
    11c4:	99 1f       	adc	r25, r25
    11c6:	f1 cf       	rjmp	.-30     	; 0x11aa <__fp_splitA+0xc>
    11c8:	86 95       	lsr	r24
    11ca:	71 05       	cpc	r23, r1
    11cc:	61 05       	cpc	r22, r1
    11ce:	08 94       	sec
    11d0:	08 95       	ret

000011d2 <__fp_zero>:
    11d2:	e8 94       	clt

000011d4 <__fp_szero>:
    11d4:	bb 27       	eor	r27, r27
    11d6:	66 27       	eor	r22, r22
    11d8:	77 27       	eor	r23, r23
    11da:	cb 01       	movw	r24, r22
    11dc:	97 f9       	bld	r25, 7
    11de:	08 95       	ret

000011e0 <__gesf2>:
    11e0:	65 df       	rcall	.-310    	; 0x10ac <__fp_cmp>
    11e2:	08 f4       	brcc	.+2      	; 0x11e6 <__gesf2+0x6>
    11e4:	8f ef       	ldi	r24, 0xFF	; 255
    11e6:	08 95       	ret

000011e8 <inverse>:
    11e8:	9b 01       	movw	r18, r22
    11ea:	ac 01       	movw	r20, r24
    11ec:	60 e0       	ldi	r22, 0x00	; 0
    11ee:	70 e0       	ldi	r23, 0x00	; 0
    11f0:	80 e8       	ldi	r24, 0x80	; 128
    11f2:	9f e3       	ldi	r25, 0x3F	; 63
    11f4:	85 ce       	rjmp	.-758    	; 0xf00 <__divsf3>

000011f6 <__mulsf3>:
    11f6:	0b d0       	rcall	.+22     	; 0x120e <__mulsf3x>
    11f8:	b9 cf       	rjmp	.-142    	; 0x116c <__fp_round>
    11fa:	aa df       	rcall	.-172    	; 0x1150 <__fp_pscA>
    11fc:	28 f0       	brcs	.+10     	; 0x1208 <__mulsf3+0x12>
    11fe:	af df       	rcall	.-162    	; 0x115e <__fp_pscB>
    1200:	18 f0       	brcs	.+6      	; 0x1208 <__mulsf3+0x12>
    1202:	95 23       	and	r25, r21
    1204:	09 f0       	breq	.+2      	; 0x1208 <__mulsf3+0x12>
    1206:	76 cf       	rjmp	.-276    	; 0x10f4 <__fp_inf>
    1208:	7b cf       	rjmp	.-266    	; 0x1100 <__fp_nan>
    120a:	11 24       	eor	r1, r1
    120c:	e3 cf       	rjmp	.-58     	; 0x11d4 <__fp_szero>

0000120e <__mulsf3x>:
    120e:	bf df       	rcall	.-130    	; 0x118e <__fp_split3>
    1210:	a0 f3       	brcs	.-24     	; 0x11fa <__mulsf3+0x4>

00001212 <__mulsf3_pse>:
    1212:	95 9f       	mul	r25, r21
    1214:	d1 f3       	breq	.-12     	; 0x120a <__mulsf3+0x14>
    1216:	95 0f       	add	r25, r21
    1218:	50 e0       	ldi	r21, 0x00	; 0
    121a:	55 1f       	adc	r21, r21
    121c:	62 9f       	mul	r22, r18
    121e:	f0 01       	movw	r30, r0
    1220:	72 9f       	mul	r23, r18
    1222:	bb 27       	eor	r27, r27
    1224:	f0 0d       	add	r31, r0
    1226:	b1 1d       	adc	r27, r1
    1228:	63 9f       	mul	r22, r19
    122a:	aa 27       	eor	r26, r26
    122c:	f0 0d       	add	r31, r0
    122e:	b1 1d       	adc	r27, r1
    1230:	aa 1f       	adc	r26, r26
    1232:	64 9f       	mul	r22, r20
    1234:	66 27       	eor	r22, r22
    1236:	b0 0d       	add	r27, r0
    1238:	a1 1d       	adc	r26, r1
    123a:	66 1f       	adc	r22, r22
    123c:	82 9f       	mul	r24, r18
    123e:	22 27       	eor	r18, r18
    1240:	b0 0d       	add	r27, r0
    1242:	a1 1d       	adc	r26, r1
    1244:	62 1f       	adc	r22, r18
    1246:	73 9f       	mul	r23, r19
    1248:	b0 0d       	add	r27, r0
    124a:	a1 1d       	adc	r26, r1
    124c:	62 1f       	adc	r22, r18
    124e:	83 9f       	mul	r24, r19
    1250:	a0 0d       	add	r26, r0
    1252:	61 1d       	adc	r22, r1
    1254:	22 1f       	adc	r18, r18
    1256:	74 9f       	mul	r23, r20
    1258:	33 27       	eor	r19, r19
    125a:	a0 0d       	add	r26, r0
    125c:	61 1d       	adc	r22, r1
    125e:	23 1f       	adc	r18, r19
    1260:	84 9f       	mul	r24, r20
    1262:	60 0d       	add	r22, r0
    1264:	21 1d       	adc	r18, r1
    1266:	82 2f       	mov	r24, r18
    1268:	76 2f       	mov	r23, r22
    126a:	6a 2f       	mov	r22, r26
    126c:	11 24       	eor	r1, r1
    126e:	9f 57       	subi	r25, 0x7F	; 127
    1270:	50 40       	sbci	r21, 0x00	; 0
    1272:	8a f0       	brmi	.+34     	; 0x1296 <__mulsf3_pse+0x84>
    1274:	e1 f0       	breq	.+56     	; 0x12ae <__mulsf3_pse+0x9c>
    1276:	88 23       	and	r24, r24
    1278:	4a f0       	brmi	.+18     	; 0x128c <__mulsf3_pse+0x7a>
    127a:	ee 0f       	add	r30, r30
    127c:	ff 1f       	adc	r31, r31
    127e:	bb 1f       	adc	r27, r27
    1280:	66 1f       	adc	r22, r22
    1282:	77 1f       	adc	r23, r23
    1284:	88 1f       	adc	r24, r24
    1286:	91 50       	subi	r25, 0x01	; 1
    1288:	50 40       	sbci	r21, 0x00	; 0
    128a:	a9 f7       	brne	.-22     	; 0x1276 <__mulsf3_pse+0x64>
    128c:	9e 3f       	cpi	r25, 0xFE	; 254
    128e:	51 05       	cpc	r21, r1
    1290:	70 f0       	brcs	.+28     	; 0x12ae <__mulsf3_pse+0x9c>
    1292:	30 cf       	rjmp	.-416    	; 0x10f4 <__fp_inf>
    1294:	9f cf       	rjmp	.-194    	; 0x11d4 <__fp_szero>
    1296:	5f 3f       	cpi	r21, 0xFF	; 255
    1298:	ec f3       	brlt	.-6      	; 0x1294 <__mulsf3_pse+0x82>
    129a:	98 3e       	cpi	r25, 0xE8	; 232
    129c:	dc f3       	brlt	.-10     	; 0x1294 <__mulsf3_pse+0x82>
    129e:	86 95       	lsr	r24
    12a0:	77 95       	ror	r23
    12a2:	67 95       	ror	r22
    12a4:	b7 95       	ror	r27
    12a6:	f7 95       	ror	r31
    12a8:	e7 95       	ror	r30
    12aa:	9f 5f       	subi	r25, 0xFF	; 255
    12ac:	c1 f7       	brne	.-16     	; 0x129e <__mulsf3_pse+0x8c>
    12ae:	fe 2b       	or	r31, r30
    12b0:	88 0f       	add	r24, r24
    12b2:	91 1d       	adc	r25, r1
    12b4:	96 95       	lsr	r25
    12b6:	87 95       	ror	r24
    12b8:	97 f9       	bld	r25, 7
    12ba:	08 95       	ret

000012bc <square>:
    12bc:	9b 01       	movw	r18, r22
    12be:	ac 01       	movw	r20, r24
    12c0:	9a cf       	rjmp	.-204    	; 0x11f6 <__mulsf3>

000012c2 <__divmodhi4>:
    12c2:	97 fb       	bst	r25, 7
    12c4:	07 2e       	mov	r0, r23
    12c6:	16 f4       	brtc	.+4      	; 0x12cc <__divmodhi4+0xa>
    12c8:	00 94       	com	r0
    12ca:	06 d0       	rcall	.+12     	; 0x12d8 <__divmodhi4_neg1>
    12cc:	77 fd       	sbrc	r23, 7
    12ce:	08 d0       	rcall	.+16     	; 0x12e0 <__divmodhi4_neg2>
    12d0:	3e d0       	rcall	.+124    	; 0x134e <__udivmodhi4>
    12d2:	07 fc       	sbrc	r0, 7
    12d4:	05 d0       	rcall	.+10     	; 0x12e0 <__divmodhi4_neg2>
    12d6:	3e f4       	brtc	.+14     	; 0x12e6 <__divmodhi4_exit>

000012d8 <__divmodhi4_neg1>:
    12d8:	90 95       	com	r25
    12da:	81 95       	neg	r24
    12dc:	9f 4f       	sbci	r25, 0xFF	; 255
    12de:	08 95       	ret

000012e0 <__divmodhi4_neg2>:
    12e0:	70 95       	com	r23
    12e2:	61 95       	neg	r22
    12e4:	7f 4f       	sbci	r23, 0xFF	; 255

000012e6 <__divmodhi4_exit>:
    12e6:	08 95       	ret

000012e8 <__divmodsi4>:
    12e8:	05 2e       	mov	r0, r21
    12ea:	97 fb       	bst	r25, 7
    12ec:	16 f4       	brtc	.+4      	; 0x12f2 <__divmodsi4+0xa>
    12ee:	00 94       	com	r0
    12f0:	0f d0       	rcall	.+30     	; 0x1310 <__negsi2>
    12f2:	57 fd       	sbrc	r21, 7
    12f4:	05 d0       	rcall	.+10     	; 0x1300 <__divmodsi4_neg2>
    12f6:	3f d0       	rcall	.+126    	; 0x1376 <__udivmodsi4>
    12f8:	07 fc       	sbrc	r0, 7
    12fa:	02 d0       	rcall	.+4      	; 0x1300 <__divmodsi4_neg2>
    12fc:	46 f4       	brtc	.+16     	; 0x130e <__divmodsi4_exit>
    12fe:	08 c0       	rjmp	.+16     	; 0x1310 <__negsi2>

00001300 <__divmodsi4_neg2>:
    1300:	50 95       	com	r21
    1302:	40 95       	com	r20
    1304:	30 95       	com	r19
    1306:	21 95       	neg	r18
    1308:	3f 4f       	sbci	r19, 0xFF	; 255
    130a:	4f 4f       	sbci	r20, 0xFF	; 255
    130c:	5f 4f       	sbci	r21, 0xFF	; 255

0000130e <__divmodsi4_exit>:
    130e:	08 95       	ret

00001310 <__negsi2>:
    1310:	90 95       	com	r25
    1312:	80 95       	com	r24
    1314:	70 95       	com	r23
    1316:	61 95       	neg	r22
    1318:	7f 4f       	sbci	r23, 0xFF	; 255
    131a:	8f 4f       	sbci	r24, 0xFF	; 255
    131c:	9f 4f       	sbci	r25, 0xFF	; 255
    131e:	08 95       	ret

00001320 <__tablejump2__>:
    1320:	ee 0f       	add	r30, r30
    1322:	ff 1f       	adc	r31, r31
    1324:	88 1f       	adc	r24, r24
    1326:	8b bf       	out	0x3b, r24	; 59
    1328:	07 90       	elpm	r0, Z+
    132a:	f6 91       	elpm	r31, Z
    132c:	e0 2d       	mov	r30, r0
    132e:	19 94       	eijmp

00001330 <__umulhisi3>:
    1330:	a2 9f       	mul	r26, r18
    1332:	b0 01       	movw	r22, r0
    1334:	b3 9f       	mul	r27, r19
    1336:	c0 01       	movw	r24, r0
    1338:	a3 9f       	mul	r26, r19
    133a:	70 0d       	add	r23, r0
    133c:	81 1d       	adc	r24, r1
    133e:	11 24       	eor	r1, r1
    1340:	91 1d       	adc	r25, r1
    1342:	b2 9f       	mul	r27, r18
    1344:	70 0d       	add	r23, r0
    1346:	81 1d       	adc	r24, r1
    1348:	11 24       	eor	r1, r1
    134a:	91 1d       	adc	r25, r1
    134c:	08 95       	ret

0000134e <__udivmodhi4>:
    134e:	aa 1b       	sub	r26, r26
    1350:	bb 1b       	sub	r27, r27
    1352:	51 e1       	ldi	r21, 0x11	; 17
    1354:	07 c0       	rjmp	.+14     	; 0x1364 <__udivmodhi4_ep>

00001356 <__udivmodhi4_loop>:
    1356:	aa 1f       	adc	r26, r26
    1358:	bb 1f       	adc	r27, r27
    135a:	a6 17       	cp	r26, r22
    135c:	b7 07       	cpc	r27, r23
    135e:	10 f0       	brcs	.+4      	; 0x1364 <__udivmodhi4_ep>
    1360:	a6 1b       	sub	r26, r22
    1362:	b7 0b       	sbc	r27, r23

00001364 <__udivmodhi4_ep>:
    1364:	88 1f       	adc	r24, r24
    1366:	99 1f       	adc	r25, r25
    1368:	5a 95       	dec	r21
    136a:	a9 f7       	brne	.-22     	; 0x1356 <__udivmodhi4_loop>
    136c:	80 95       	com	r24
    136e:	90 95       	com	r25
    1370:	bc 01       	movw	r22, r24
    1372:	cd 01       	movw	r24, r26
    1374:	08 95       	ret

00001376 <__udivmodsi4>:
    1376:	a1 e2       	ldi	r26, 0x21	; 33
    1378:	1a 2e       	mov	r1, r26
    137a:	aa 1b       	sub	r26, r26
    137c:	bb 1b       	sub	r27, r27
    137e:	fd 01       	movw	r30, r26
    1380:	0d c0       	rjmp	.+26     	; 0x139c <__udivmodsi4_ep>

00001382 <__udivmodsi4_loop>:
    1382:	aa 1f       	adc	r26, r26
    1384:	bb 1f       	adc	r27, r27
    1386:	ee 1f       	adc	r30, r30
    1388:	ff 1f       	adc	r31, r31
    138a:	a2 17       	cp	r26, r18
    138c:	b3 07       	cpc	r27, r19
    138e:	e4 07       	cpc	r30, r20
    1390:	f5 07       	cpc	r31, r21
    1392:	20 f0       	brcs	.+8      	; 0x139c <__udivmodsi4_ep>
    1394:	a2 1b       	sub	r26, r18
    1396:	b3 0b       	sbc	r27, r19
    1398:	e4 0b       	sbc	r30, r20
    139a:	f5 0b       	sbc	r31, r21

0000139c <__udivmodsi4_ep>:
    139c:	66 1f       	adc	r22, r22
    139e:	77 1f       	adc	r23, r23
    13a0:	88 1f       	adc	r24, r24
    13a2:	99 1f       	adc	r25, r25
    13a4:	1a 94       	dec	r1
    13a6:	69 f7       	brne	.-38     	; 0x1382 <__udivmodsi4_loop>
    13a8:	60 95       	com	r22
    13aa:	70 95       	com	r23
    13ac:	80 95       	com	r24
    13ae:	90 95       	com	r25
    13b0:	9b 01       	movw	r18, r22
    13b2:	ac 01       	movw	r20, r24
    13b4:	bd 01       	movw	r22, r26
    13b6:	cf 01       	movw	r24, r30
    13b8:	08 95       	ret

000013ba <fdevopen>:
    13ba:	0f 93       	push	r16
    13bc:	1f 93       	push	r17
    13be:	cf 93       	push	r28
    13c0:	df 93       	push	r29
    13c2:	00 97       	sbiw	r24, 0x00	; 0
    13c4:	31 f4       	brne	.+12     	; 0x13d2 <fdevopen+0x18>
    13c6:	61 15       	cp	r22, r1
    13c8:	71 05       	cpc	r23, r1
    13ca:	19 f4       	brne	.+6      	; 0x13d2 <fdevopen+0x18>
    13cc:	80 e0       	ldi	r24, 0x00	; 0
    13ce:	90 e0       	ldi	r25, 0x00	; 0
    13d0:	39 c0       	rjmp	.+114    	; 0x1444 <fdevopen+0x8a>
    13d2:	8b 01       	movw	r16, r22
    13d4:	ec 01       	movw	r28, r24
    13d6:	6e e0       	ldi	r22, 0x0E	; 14
    13d8:	70 e0       	ldi	r23, 0x00	; 0
    13da:	81 e0       	ldi	r24, 0x01	; 1
    13dc:	90 e0       	ldi	r25, 0x00	; 0
    13de:	47 d2       	rcall	.+1166   	; 0x186e <calloc>
    13e0:	fc 01       	movw	r30, r24
    13e2:	89 2b       	or	r24, r25
    13e4:	99 f3       	breq	.-26     	; 0x13cc <fdevopen+0x12>
    13e6:	80 e8       	ldi	r24, 0x80	; 128
    13e8:	83 83       	std	Z+3, r24	; 0x03
    13ea:	01 15       	cp	r16, r1
    13ec:	11 05       	cpc	r17, r1
    13ee:	71 f0       	breq	.+28     	; 0x140c <fdevopen+0x52>
    13f0:	13 87       	std	Z+11, r17	; 0x0b
    13f2:	02 87       	std	Z+10, r16	; 0x0a
    13f4:	81 e8       	ldi	r24, 0x81	; 129
    13f6:	83 83       	std	Z+3, r24	; 0x03
    13f8:	80 91 94 03 	lds	r24, 0x0394	; 0x800394 <__iob>
    13fc:	90 91 95 03 	lds	r25, 0x0395	; 0x800395 <__iob+0x1>
    1400:	89 2b       	or	r24, r25
    1402:	21 f4       	brne	.+8      	; 0x140c <fdevopen+0x52>
    1404:	f0 93 95 03 	sts	0x0395, r31	; 0x800395 <__iob+0x1>
    1408:	e0 93 94 03 	sts	0x0394, r30	; 0x800394 <__iob>
    140c:	20 97       	sbiw	r28, 0x00	; 0
    140e:	c9 f0       	breq	.+50     	; 0x1442 <fdevopen+0x88>
    1410:	d1 87       	std	Z+9, r29	; 0x09
    1412:	c0 87       	std	Z+8, r28	; 0x08
    1414:	83 81       	ldd	r24, Z+3	; 0x03
    1416:	82 60       	ori	r24, 0x02	; 2
    1418:	83 83       	std	Z+3, r24	; 0x03
    141a:	80 91 96 03 	lds	r24, 0x0396	; 0x800396 <__iob+0x2>
    141e:	90 91 97 03 	lds	r25, 0x0397	; 0x800397 <__iob+0x3>
    1422:	89 2b       	or	r24, r25
    1424:	71 f4       	brne	.+28     	; 0x1442 <fdevopen+0x88>
    1426:	f0 93 97 03 	sts	0x0397, r31	; 0x800397 <__iob+0x3>
    142a:	e0 93 96 03 	sts	0x0396, r30	; 0x800396 <__iob+0x2>
    142e:	80 91 98 03 	lds	r24, 0x0398	; 0x800398 <__iob+0x4>
    1432:	90 91 99 03 	lds	r25, 0x0399	; 0x800399 <__iob+0x5>
    1436:	89 2b       	or	r24, r25
    1438:	21 f4       	brne	.+8      	; 0x1442 <fdevopen+0x88>
    143a:	f0 93 99 03 	sts	0x0399, r31	; 0x800399 <__iob+0x5>
    143e:	e0 93 98 03 	sts	0x0398, r30	; 0x800398 <__iob+0x4>
    1442:	cf 01       	movw	r24, r30
    1444:	df 91       	pop	r29
    1446:	cf 91       	pop	r28
    1448:	1f 91       	pop	r17
    144a:	0f 91       	pop	r16
    144c:	08 95       	ret

0000144e <printf>:
    144e:	cf 93       	push	r28
    1450:	df 93       	push	r29
    1452:	cd b7       	in	r28, 0x3d	; 61
    1454:	de b7       	in	r29, 0x3e	; 62
    1456:	ae 01       	movw	r20, r28
    1458:	4a 5f       	subi	r20, 0xFA	; 250
    145a:	5f 4f       	sbci	r21, 0xFF	; 255
    145c:	fa 01       	movw	r30, r20
    145e:	61 91       	ld	r22, Z+
    1460:	71 91       	ld	r23, Z+
    1462:	af 01       	movw	r20, r30
    1464:	80 91 96 03 	lds	r24, 0x0396	; 0x800396 <__iob+0x2>
    1468:	90 91 97 03 	lds	r25, 0x0397	; 0x800397 <__iob+0x3>
    146c:	03 d0       	rcall	.+6      	; 0x1474 <vfprintf>
    146e:	df 91       	pop	r29
    1470:	cf 91       	pop	r28
    1472:	08 95       	ret

00001474 <vfprintf>:
    1474:	2f 92       	push	r2
    1476:	3f 92       	push	r3
    1478:	4f 92       	push	r4
    147a:	5f 92       	push	r5
    147c:	6f 92       	push	r6
    147e:	7f 92       	push	r7
    1480:	8f 92       	push	r8
    1482:	9f 92       	push	r9
    1484:	af 92       	push	r10
    1486:	bf 92       	push	r11
    1488:	cf 92       	push	r12
    148a:	df 92       	push	r13
    148c:	ef 92       	push	r14
    148e:	ff 92       	push	r15
    1490:	0f 93       	push	r16
    1492:	1f 93       	push	r17
    1494:	cf 93       	push	r28
    1496:	df 93       	push	r29
    1498:	cd b7       	in	r28, 0x3d	; 61
    149a:	de b7       	in	r29, 0x3e	; 62
    149c:	2b 97       	sbiw	r28, 0x0b	; 11
    149e:	0f b6       	in	r0, 0x3f	; 63
    14a0:	f8 94       	cli
    14a2:	de bf       	out	0x3e, r29	; 62
    14a4:	0f be       	out	0x3f, r0	; 63
    14a6:	cd bf       	out	0x3d, r28	; 61
    14a8:	6c 01       	movw	r12, r24
    14aa:	7b 01       	movw	r14, r22
    14ac:	8a 01       	movw	r16, r20
    14ae:	fc 01       	movw	r30, r24
    14b0:	17 82       	std	Z+7, r1	; 0x07
    14b2:	16 82       	std	Z+6, r1	; 0x06
    14b4:	83 81       	ldd	r24, Z+3	; 0x03
    14b6:	81 ff       	sbrs	r24, 1
    14b8:	bf c1       	rjmp	.+894    	; 0x1838 <vfprintf+0x3c4>
    14ba:	ce 01       	movw	r24, r28
    14bc:	01 96       	adiw	r24, 0x01	; 1
    14be:	3c 01       	movw	r6, r24
    14c0:	f6 01       	movw	r30, r12
    14c2:	93 81       	ldd	r25, Z+3	; 0x03
    14c4:	f7 01       	movw	r30, r14
    14c6:	93 fd       	sbrc	r25, 3
    14c8:	85 91       	lpm	r24, Z+
    14ca:	93 ff       	sbrs	r25, 3
    14cc:	81 91       	ld	r24, Z+
    14ce:	7f 01       	movw	r14, r30
    14d0:	88 23       	and	r24, r24
    14d2:	09 f4       	brne	.+2      	; 0x14d6 <vfprintf+0x62>
    14d4:	ad c1       	rjmp	.+858    	; 0x1830 <vfprintf+0x3bc>
    14d6:	85 32       	cpi	r24, 0x25	; 37
    14d8:	39 f4       	brne	.+14     	; 0x14e8 <vfprintf+0x74>
    14da:	93 fd       	sbrc	r25, 3
    14dc:	85 91       	lpm	r24, Z+
    14de:	93 ff       	sbrs	r25, 3
    14e0:	81 91       	ld	r24, Z+
    14e2:	7f 01       	movw	r14, r30
    14e4:	85 32       	cpi	r24, 0x25	; 37
    14e6:	21 f4       	brne	.+8      	; 0x14f0 <vfprintf+0x7c>
    14e8:	b6 01       	movw	r22, r12
    14ea:	90 e0       	ldi	r25, 0x00	; 0
    14ec:	18 d3       	rcall	.+1584   	; 0x1b1e <fputc>
    14ee:	e8 cf       	rjmp	.-48     	; 0x14c0 <vfprintf+0x4c>
    14f0:	91 2c       	mov	r9, r1
    14f2:	21 2c       	mov	r2, r1
    14f4:	31 2c       	mov	r3, r1
    14f6:	ff e1       	ldi	r31, 0x1F	; 31
    14f8:	f3 15       	cp	r31, r3
    14fa:	d8 f0       	brcs	.+54     	; 0x1532 <vfprintf+0xbe>
    14fc:	8b 32       	cpi	r24, 0x2B	; 43
    14fe:	79 f0       	breq	.+30     	; 0x151e <vfprintf+0xaa>
    1500:	38 f4       	brcc	.+14     	; 0x1510 <vfprintf+0x9c>
    1502:	80 32       	cpi	r24, 0x20	; 32
    1504:	79 f0       	breq	.+30     	; 0x1524 <vfprintf+0xb0>
    1506:	83 32       	cpi	r24, 0x23	; 35
    1508:	a1 f4       	brne	.+40     	; 0x1532 <vfprintf+0xbe>
    150a:	23 2d       	mov	r18, r3
    150c:	20 61       	ori	r18, 0x10	; 16
    150e:	1d c0       	rjmp	.+58     	; 0x154a <vfprintf+0xd6>
    1510:	8d 32       	cpi	r24, 0x2D	; 45
    1512:	61 f0       	breq	.+24     	; 0x152c <vfprintf+0xb8>
    1514:	80 33       	cpi	r24, 0x30	; 48
    1516:	69 f4       	brne	.+26     	; 0x1532 <vfprintf+0xbe>
    1518:	23 2d       	mov	r18, r3
    151a:	21 60       	ori	r18, 0x01	; 1
    151c:	16 c0       	rjmp	.+44     	; 0x154a <vfprintf+0xd6>
    151e:	83 2d       	mov	r24, r3
    1520:	82 60       	ori	r24, 0x02	; 2
    1522:	38 2e       	mov	r3, r24
    1524:	e3 2d       	mov	r30, r3
    1526:	e4 60       	ori	r30, 0x04	; 4
    1528:	3e 2e       	mov	r3, r30
    152a:	2a c0       	rjmp	.+84     	; 0x1580 <vfprintf+0x10c>
    152c:	f3 2d       	mov	r31, r3
    152e:	f8 60       	ori	r31, 0x08	; 8
    1530:	1d c0       	rjmp	.+58     	; 0x156c <vfprintf+0xf8>
    1532:	37 fc       	sbrc	r3, 7
    1534:	2d c0       	rjmp	.+90     	; 0x1590 <vfprintf+0x11c>
    1536:	20 ed       	ldi	r18, 0xD0	; 208
    1538:	28 0f       	add	r18, r24
    153a:	2a 30       	cpi	r18, 0x0A	; 10
    153c:	40 f0       	brcs	.+16     	; 0x154e <vfprintf+0xda>
    153e:	8e 32       	cpi	r24, 0x2E	; 46
    1540:	b9 f4       	brne	.+46     	; 0x1570 <vfprintf+0xfc>
    1542:	36 fc       	sbrc	r3, 6
    1544:	75 c1       	rjmp	.+746    	; 0x1830 <vfprintf+0x3bc>
    1546:	23 2d       	mov	r18, r3
    1548:	20 64       	ori	r18, 0x40	; 64
    154a:	32 2e       	mov	r3, r18
    154c:	19 c0       	rjmp	.+50     	; 0x1580 <vfprintf+0x10c>
    154e:	36 fe       	sbrs	r3, 6
    1550:	06 c0       	rjmp	.+12     	; 0x155e <vfprintf+0xea>
    1552:	8a e0       	ldi	r24, 0x0A	; 10
    1554:	98 9e       	mul	r9, r24
    1556:	20 0d       	add	r18, r0
    1558:	11 24       	eor	r1, r1
    155a:	92 2e       	mov	r9, r18
    155c:	11 c0       	rjmp	.+34     	; 0x1580 <vfprintf+0x10c>
    155e:	ea e0       	ldi	r30, 0x0A	; 10
    1560:	2e 9e       	mul	r2, r30
    1562:	20 0d       	add	r18, r0
    1564:	11 24       	eor	r1, r1
    1566:	22 2e       	mov	r2, r18
    1568:	f3 2d       	mov	r31, r3
    156a:	f0 62       	ori	r31, 0x20	; 32
    156c:	3f 2e       	mov	r3, r31
    156e:	08 c0       	rjmp	.+16     	; 0x1580 <vfprintf+0x10c>
    1570:	8c 36       	cpi	r24, 0x6C	; 108
    1572:	21 f4       	brne	.+8      	; 0x157c <vfprintf+0x108>
    1574:	83 2d       	mov	r24, r3
    1576:	80 68       	ori	r24, 0x80	; 128
    1578:	38 2e       	mov	r3, r24
    157a:	02 c0       	rjmp	.+4      	; 0x1580 <vfprintf+0x10c>
    157c:	88 36       	cpi	r24, 0x68	; 104
    157e:	41 f4       	brne	.+16     	; 0x1590 <vfprintf+0x11c>
    1580:	f7 01       	movw	r30, r14
    1582:	93 fd       	sbrc	r25, 3
    1584:	85 91       	lpm	r24, Z+
    1586:	93 ff       	sbrs	r25, 3
    1588:	81 91       	ld	r24, Z+
    158a:	7f 01       	movw	r14, r30
    158c:	81 11       	cpse	r24, r1
    158e:	b3 cf       	rjmp	.-154    	; 0x14f6 <vfprintf+0x82>
    1590:	98 2f       	mov	r25, r24
    1592:	9f 7d       	andi	r25, 0xDF	; 223
    1594:	95 54       	subi	r25, 0x45	; 69
    1596:	93 30       	cpi	r25, 0x03	; 3
    1598:	28 f4       	brcc	.+10     	; 0x15a4 <vfprintf+0x130>
    159a:	0c 5f       	subi	r16, 0xFC	; 252
    159c:	1f 4f       	sbci	r17, 0xFF	; 255
    159e:	9f e3       	ldi	r25, 0x3F	; 63
    15a0:	99 83       	std	Y+1, r25	; 0x01
    15a2:	0d c0       	rjmp	.+26     	; 0x15be <vfprintf+0x14a>
    15a4:	83 36       	cpi	r24, 0x63	; 99
    15a6:	31 f0       	breq	.+12     	; 0x15b4 <vfprintf+0x140>
    15a8:	83 37       	cpi	r24, 0x73	; 115
    15aa:	71 f0       	breq	.+28     	; 0x15c8 <vfprintf+0x154>
    15ac:	83 35       	cpi	r24, 0x53	; 83
    15ae:	09 f0       	breq	.+2      	; 0x15b2 <vfprintf+0x13e>
    15b0:	55 c0       	rjmp	.+170    	; 0x165c <vfprintf+0x1e8>
    15b2:	20 c0       	rjmp	.+64     	; 0x15f4 <vfprintf+0x180>
    15b4:	f8 01       	movw	r30, r16
    15b6:	80 81       	ld	r24, Z
    15b8:	89 83       	std	Y+1, r24	; 0x01
    15ba:	0e 5f       	subi	r16, 0xFE	; 254
    15bc:	1f 4f       	sbci	r17, 0xFF	; 255
    15be:	88 24       	eor	r8, r8
    15c0:	83 94       	inc	r8
    15c2:	91 2c       	mov	r9, r1
    15c4:	53 01       	movw	r10, r6
    15c6:	12 c0       	rjmp	.+36     	; 0x15ec <vfprintf+0x178>
    15c8:	28 01       	movw	r4, r16
    15ca:	f2 e0       	ldi	r31, 0x02	; 2
    15cc:	4f 0e       	add	r4, r31
    15ce:	51 1c       	adc	r5, r1
    15d0:	f8 01       	movw	r30, r16
    15d2:	a0 80       	ld	r10, Z
    15d4:	b1 80       	ldd	r11, Z+1	; 0x01
    15d6:	36 fe       	sbrs	r3, 6
    15d8:	03 c0       	rjmp	.+6      	; 0x15e0 <vfprintf+0x16c>
    15da:	69 2d       	mov	r22, r9
    15dc:	70 e0       	ldi	r23, 0x00	; 0
    15de:	02 c0       	rjmp	.+4      	; 0x15e4 <vfprintf+0x170>
    15e0:	6f ef       	ldi	r22, 0xFF	; 255
    15e2:	7f ef       	ldi	r23, 0xFF	; 255
    15e4:	c5 01       	movw	r24, r10
    15e6:	90 d2       	rcall	.+1312   	; 0x1b08 <strnlen>
    15e8:	4c 01       	movw	r8, r24
    15ea:	82 01       	movw	r16, r4
    15ec:	f3 2d       	mov	r31, r3
    15ee:	ff 77       	andi	r31, 0x7F	; 127
    15f0:	3f 2e       	mov	r3, r31
    15f2:	15 c0       	rjmp	.+42     	; 0x161e <vfprintf+0x1aa>
    15f4:	28 01       	movw	r4, r16
    15f6:	22 e0       	ldi	r18, 0x02	; 2
    15f8:	42 0e       	add	r4, r18
    15fa:	51 1c       	adc	r5, r1
    15fc:	f8 01       	movw	r30, r16
    15fe:	a0 80       	ld	r10, Z
    1600:	b1 80       	ldd	r11, Z+1	; 0x01
    1602:	36 fe       	sbrs	r3, 6
    1604:	03 c0       	rjmp	.+6      	; 0x160c <vfprintf+0x198>
    1606:	69 2d       	mov	r22, r9
    1608:	70 e0       	ldi	r23, 0x00	; 0
    160a:	02 c0       	rjmp	.+4      	; 0x1610 <vfprintf+0x19c>
    160c:	6f ef       	ldi	r22, 0xFF	; 255
    160e:	7f ef       	ldi	r23, 0xFF	; 255
    1610:	c5 01       	movw	r24, r10
    1612:	68 d2       	rcall	.+1232   	; 0x1ae4 <strnlen_P>
    1614:	4c 01       	movw	r8, r24
    1616:	f3 2d       	mov	r31, r3
    1618:	f0 68       	ori	r31, 0x80	; 128
    161a:	3f 2e       	mov	r3, r31
    161c:	82 01       	movw	r16, r4
    161e:	33 fc       	sbrc	r3, 3
    1620:	19 c0       	rjmp	.+50     	; 0x1654 <vfprintf+0x1e0>
    1622:	82 2d       	mov	r24, r2
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	88 16       	cp	r8, r24
    1628:	99 06       	cpc	r9, r25
    162a:	a0 f4       	brcc	.+40     	; 0x1654 <vfprintf+0x1e0>
    162c:	b6 01       	movw	r22, r12
    162e:	80 e2       	ldi	r24, 0x20	; 32
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	75 d2       	rcall	.+1258   	; 0x1b1e <fputc>
    1634:	2a 94       	dec	r2
    1636:	f5 cf       	rjmp	.-22     	; 0x1622 <vfprintf+0x1ae>
    1638:	f5 01       	movw	r30, r10
    163a:	37 fc       	sbrc	r3, 7
    163c:	85 91       	lpm	r24, Z+
    163e:	37 fe       	sbrs	r3, 7
    1640:	81 91       	ld	r24, Z+
    1642:	5f 01       	movw	r10, r30
    1644:	b6 01       	movw	r22, r12
    1646:	90 e0       	ldi	r25, 0x00	; 0
    1648:	6a d2       	rcall	.+1236   	; 0x1b1e <fputc>
    164a:	21 10       	cpse	r2, r1
    164c:	2a 94       	dec	r2
    164e:	21 e0       	ldi	r18, 0x01	; 1
    1650:	82 1a       	sub	r8, r18
    1652:	91 08       	sbc	r9, r1
    1654:	81 14       	cp	r8, r1
    1656:	91 04       	cpc	r9, r1
    1658:	79 f7       	brne	.-34     	; 0x1638 <vfprintf+0x1c4>
    165a:	e1 c0       	rjmp	.+450    	; 0x181e <vfprintf+0x3aa>
    165c:	84 36       	cpi	r24, 0x64	; 100
    165e:	11 f0       	breq	.+4      	; 0x1664 <vfprintf+0x1f0>
    1660:	89 36       	cpi	r24, 0x69	; 105
    1662:	39 f5       	brne	.+78     	; 0x16b2 <vfprintf+0x23e>
    1664:	f8 01       	movw	r30, r16
    1666:	37 fe       	sbrs	r3, 7
    1668:	07 c0       	rjmp	.+14     	; 0x1678 <vfprintf+0x204>
    166a:	60 81       	ld	r22, Z
    166c:	71 81       	ldd	r23, Z+1	; 0x01
    166e:	82 81       	ldd	r24, Z+2	; 0x02
    1670:	93 81       	ldd	r25, Z+3	; 0x03
    1672:	0c 5f       	subi	r16, 0xFC	; 252
    1674:	1f 4f       	sbci	r17, 0xFF	; 255
    1676:	08 c0       	rjmp	.+16     	; 0x1688 <vfprintf+0x214>
    1678:	60 81       	ld	r22, Z
    167a:	71 81       	ldd	r23, Z+1	; 0x01
    167c:	07 2e       	mov	r0, r23
    167e:	00 0c       	add	r0, r0
    1680:	88 0b       	sbc	r24, r24
    1682:	99 0b       	sbc	r25, r25
    1684:	0e 5f       	subi	r16, 0xFE	; 254
    1686:	1f 4f       	sbci	r17, 0xFF	; 255
    1688:	f3 2d       	mov	r31, r3
    168a:	ff 76       	andi	r31, 0x6F	; 111
    168c:	3f 2e       	mov	r3, r31
    168e:	97 ff       	sbrs	r25, 7
    1690:	09 c0       	rjmp	.+18     	; 0x16a4 <vfprintf+0x230>
    1692:	90 95       	com	r25
    1694:	80 95       	com	r24
    1696:	70 95       	com	r23
    1698:	61 95       	neg	r22
    169a:	7f 4f       	sbci	r23, 0xFF	; 255
    169c:	8f 4f       	sbci	r24, 0xFF	; 255
    169e:	9f 4f       	sbci	r25, 0xFF	; 255
    16a0:	f0 68       	ori	r31, 0x80	; 128
    16a2:	3f 2e       	mov	r3, r31
    16a4:	2a e0       	ldi	r18, 0x0A	; 10
    16a6:	30 e0       	ldi	r19, 0x00	; 0
    16a8:	a3 01       	movw	r20, r6
    16aa:	75 d2       	rcall	.+1258   	; 0x1b96 <__ultoa_invert>
    16ac:	88 2e       	mov	r8, r24
    16ae:	86 18       	sub	r8, r6
    16b0:	44 c0       	rjmp	.+136    	; 0x173a <vfprintf+0x2c6>
    16b2:	85 37       	cpi	r24, 0x75	; 117
    16b4:	31 f4       	brne	.+12     	; 0x16c2 <vfprintf+0x24e>
    16b6:	23 2d       	mov	r18, r3
    16b8:	2f 7e       	andi	r18, 0xEF	; 239
    16ba:	b2 2e       	mov	r11, r18
    16bc:	2a e0       	ldi	r18, 0x0A	; 10
    16be:	30 e0       	ldi	r19, 0x00	; 0
    16c0:	25 c0       	rjmp	.+74     	; 0x170c <vfprintf+0x298>
    16c2:	93 2d       	mov	r25, r3
    16c4:	99 7f       	andi	r25, 0xF9	; 249
    16c6:	b9 2e       	mov	r11, r25
    16c8:	8f 36       	cpi	r24, 0x6F	; 111
    16ca:	c1 f0       	breq	.+48     	; 0x16fc <vfprintf+0x288>
    16cc:	18 f4       	brcc	.+6      	; 0x16d4 <vfprintf+0x260>
    16ce:	88 35       	cpi	r24, 0x58	; 88
    16d0:	79 f0       	breq	.+30     	; 0x16f0 <vfprintf+0x27c>
    16d2:	ae c0       	rjmp	.+348    	; 0x1830 <vfprintf+0x3bc>
    16d4:	80 37       	cpi	r24, 0x70	; 112
    16d6:	19 f0       	breq	.+6      	; 0x16de <vfprintf+0x26a>
    16d8:	88 37       	cpi	r24, 0x78	; 120
    16da:	21 f0       	breq	.+8      	; 0x16e4 <vfprintf+0x270>
    16dc:	a9 c0       	rjmp	.+338    	; 0x1830 <vfprintf+0x3bc>
    16de:	e9 2f       	mov	r30, r25
    16e0:	e0 61       	ori	r30, 0x10	; 16
    16e2:	be 2e       	mov	r11, r30
    16e4:	b4 fe       	sbrs	r11, 4
    16e6:	0d c0       	rjmp	.+26     	; 0x1702 <vfprintf+0x28e>
    16e8:	fb 2d       	mov	r31, r11
    16ea:	f4 60       	ori	r31, 0x04	; 4
    16ec:	bf 2e       	mov	r11, r31
    16ee:	09 c0       	rjmp	.+18     	; 0x1702 <vfprintf+0x28e>
    16f0:	34 fe       	sbrs	r3, 4
    16f2:	0a c0       	rjmp	.+20     	; 0x1708 <vfprintf+0x294>
    16f4:	29 2f       	mov	r18, r25
    16f6:	26 60       	ori	r18, 0x06	; 6
    16f8:	b2 2e       	mov	r11, r18
    16fa:	06 c0       	rjmp	.+12     	; 0x1708 <vfprintf+0x294>
    16fc:	28 e0       	ldi	r18, 0x08	; 8
    16fe:	30 e0       	ldi	r19, 0x00	; 0
    1700:	05 c0       	rjmp	.+10     	; 0x170c <vfprintf+0x298>
    1702:	20 e1       	ldi	r18, 0x10	; 16
    1704:	30 e0       	ldi	r19, 0x00	; 0
    1706:	02 c0       	rjmp	.+4      	; 0x170c <vfprintf+0x298>
    1708:	20 e1       	ldi	r18, 0x10	; 16
    170a:	32 e0       	ldi	r19, 0x02	; 2
    170c:	f8 01       	movw	r30, r16
    170e:	b7 fe       	sbrs	r11, 7
    1710:	07 c0       	rjmp	.+14     	; 0x1720 <vfprintf+0x2ac>
    1712:	60 81       	ld	r22, Z
    1714:	71 81       	ldd	r23, Z+1	; 0x01
    1716:	82 81       	ldd	r24, Z+2	; 0x02
    1718:	93 81       	ldd	r25, Z+3	; 0x03
    171a:	0c 5f       	subi	r16, 0xFC	; 252
    171c:	1f 4f       	sbci	r17, 0xFF	; 255
    171e:	06 c0       	rjmp	.+12     	; 0x172c <vfprintf+0x2b8>
    1720:	60 81       	ld	r22, Z
    1722:	71 81       	ldd	r23, Z+1	; 0x01
    1724:	80 e0       	ldi	r24, 0x00	; 0
    1726:	90 e0       	ldi	r25, 0x00	; 0
    1728:	0e 5f       	subi	r16, 0xFE	; 254
    172a:	1f 4f       	sbci	r17, 0xFF	; 255
    172c:	a3 01       	movw	r20, r6
    172e:	33 d2       	rcall	.+1126   	; 0x1b96 <__ultoa_invert>
    1730:	88 2e       	mov	r8, r24
    1732:	86 18       	sub	r8, r6
    1734:	fb 2d       	mov	r31, r11
    1736:	ff 77       	andi	r31, 0x7F	; 127
    1738:	3f 2e       	mov	r3, r31
    173a:	36 fe       	sbrs	r3, 6
    173c:	0d c0       	rjmp	.+26     	; 0x1758 <vfprintf+0x2e4>
    173e:	23 2d       	mov	r18, r3
    1740:	2e 7f       	andi	r18, 0xFE	; 254
    1742:	a2 2e       	mov	r10, r18
    1744:	89 14       	cp	r8, r9
    1746:	58 f4       	brcc	.+22     	; 0x175e <vfprintf+0x2ea>
    1748:	34 fe       	sbrs	r3, 4
    174a:	0b c0       	rjmp	.+22     	; 0x1762 <vfprintf+0x2ee>
    174c:	32 fc       	sbrc	r3, 2
    174e:	09 c0       	rjmp	.+18     	; 0x1762 <vfprintf+0x2ee>
    1750:	83 2d       	mov	r24, r3
    1752:	8e 7e       	andi	r24, 0xEE	; 238
    1754:	a8 2e       	mov	r10, r24
    1756:	05 c0       	rjmp	.+10     	; 0x1762 <vfprintf+0x2ee>
    1758:	b8 2c       	mov	r11, r8
    175a:	a3 2c       	mov	r10, r3
    175c:	03 c0       	rjmp	.+6      	; 0x1764 <vfprintf+0x2f0>
    175e:	b8 2c       	mov	r11, r8
    1760:	01 c0       	rjmp	.+2      	; 0x1764 <vfprintf+0x2f0>
    1762:	b9 2c       	mov	r11, r9
    1764:	a4 fe       	sbrs	r10, 4
    1766:	0f c0       	rjmp	.+30     	; 0x1786 <vfprintf+0x312>
    1768:	fe 01       	movw	r30, r28
    176a:	e8 0d       	add	r30, r8
    176c:	f1 1d       	adc	r31, r1
    176e:	80 81       	ld	r24, Z
    1770:	80 33       	cpi	r24, 0x30	; 48
    1772:	21 f4       	brne	.+8      	; 0x177c <vfprintf+0x308>
    1774:	9a 2d       	mov	r25, r10
    1776:	99 7e       	andi	r25, 0xE9	; 233
    1778:	a9 2e       	mov	r10, r25
    177a:	09 c0       	rjmp	.+18     	; 0x178e <vfprintf+0x31a>
    177c:	a2 fe       	sbrs	r10, 2
    177e:	06 c0       	rjmp	.+12     	; 0x178c <vfprintf+0x318>
    1780:	b3 94       	inc	r11
    1782:	b3 94       	inc	r11
    1784:	04 c0       	rjmp	.+8      	; 0x178e <vfprintf+0x31a>
    1786:	8a 2d       	mov	r24, r10
    1788:	86 78       	andi	r24, 0x86	; 134
    178a:	09 f0       	breq	.+2      	; 0x178e <vfprintf+0x31a>
    178c:	b3 94       	inc	r11
    178e:	a3 fc       	sbrc	r10, 3
    1790:	10 c0       	rjmp	.+32     	; 0x17b2 <vfprintf+0x33e>
    1792:	a0 fe       	sbrs	r10, 0
    1794:	06 c0       	rjmp	.+12     	; 0x17a2 <vfprintf+0x32e>
    1796:	b2 14       	cp	r11, r2
    1798:	80 f4       	brcc	.+32     	; 0x17ba <vfprintf+0x346>
    179a:	28 0c       	add	r2, r8
    179c:	92 2c       	mov	r9, r2
    179e:	9b 18       	sub	r9, r11
    17a0:	0d c0       	rjmp	.+26     	; 0x17bc <vfprintf+0x348>
    17a2:	b2 14       	cp	r11, r2
    17a4:	58 f4       	brcc	.+22     	; 0x17bc <vfprintf+0x348>
    17a6:	b6 01       	movw	r22, r12
    17a8:	80 e2       	ldi	r24, 0x20	; 32
    17aa:	90 e0       	ldi	r25, 0x00	; 0
    17ac:	b8 d1       	rcall	.+880    	; 0x1b1e <fputc>
    17ae:	b3 94       	inc	r11
    17b0:	f8 cf       	rjmp	.-16     	; 0x17a2 <vfprintf+0x32e>
    17b2:	b2 14       	cp	r11, r2
    17b4:	18 f4       	brcc	.+6      	; 0x17bc <vfprintf+0x348>
    17b6:	2b 18       	sub	r2, r11
    17b8:	02 c0       	rjmp	.+4      	; 0x17be <vfprintf+0x34a>
    17ba:	98 2c       	mov	r9, r8
    17bc:	21 2c       	mov	r2, r1
    17be:	a4 fe       	sbrs	r10, 4
    17c0:	0f c0       	rjmp	.+30     	; 0x17e0 <vfprintf+0x36c>
    17c2:	b6 01       	movw	r22, r12
    17c4:	80 e3       	ldi	r24, 0x30	; 48
    17c6:	90 e0       	ldi	r25, 0x00	; 0
    17c8:	aa d1       	rcall	.+852    	; 0x1b1e <fputc>
    17ca:	a2 fe       	sbrs	r10, 2
    17cc:	16 c0       	rjmp	.+44     	; 0x17fa <vfprintf+0x386>
    17ce:	a1 fc       	sbrc	r10, 1
    17d0:	03 c0       	rjmp	.+6      	; 0x17d8 <vfprintf+0x364>
    17d2:	88 e7       	ldi	r24, 0x78	; 120
    17d4:	90 e0       	ldi	r25, 0x00	; 0
    17d6:	02 c0       	rjmp	.+4      	; 0x17dc <vfprintf+0x368>
    17d8:	88 e5       	ldi	r24, 0x58	; 88
    17da:	90 e0       	ldi	r25, 0x00	; 0
    17dc:	b6 01       	movw	r22, r12
    17de:	0c c0       	rjmp	.+24     	; 0x17f8 <vfprintf+0x384>
    17e0:	8a 2d       	mov	r24, r10
    17e2:	86 78       	andi	r24, 0x86	; 134
    17e4:	51 f0       	breq	.+20     	; 0x17fa <vfprintf+0x386>
    17e6:	a1 fe       	sbrs	r10, 1
    17e8:	02 c0       	rjmp	.+4      	; 0x17ee <vfprintf+0x37a>
    17ea:	8b e2       	ldi	r24, 0x2B	; 43
    17ec:	01 c0       	rjmp	.+2      	; 0x17f0 <vfprintf+0x37c>
    17ee:	80 e2       	ldi	r24, 0x20	; 32
    17f0:	a7 fc       	sbrc	r10, 7
    17f2:	8d e2       	ldi	r24, 0x2D	; 45
    17f4:	b6 01       	movw	r22, r12
    17f6:	90 e0       	ldi	r25, 0x00	; 0
    17f8:	92 d1       	rcall	.+804    	; 0x1b1e <fputc>
    17fa:	89 14       	cp	r8, r9
    17fc:	30 f4       	brcc	.+12     	; 0x180a <vfprintf+0x396>
    17fe:	b6 01       	movw	r22, r12
    1800:	80 e3       	ldi	r24, 0x30	; 48
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	8c d1       	rcall	.+792    	; 0x1b1e <fputc>
    1806:	9a 94       	dec	r9
    1808:	f8 cf       	rjmp	.-16     	; 0x17fa <vfprintf+0x386>
    180a:	8a 94       	dec	r8
    180c:	f3 01       	movw	r30, r6
    180e:	e8 0d       	add	r30, r8
    1810:	f1 1d       	adc	r31, r1
    1812:	80 81       	ld	r24, Z
    1814:	b6 01       	movw	r22, r12
    1816:	90 e0       	ldi	r25, 0x00	; 0
    1818:	82 d1       	rcall	.+772    	; 0x1b1e <fputc>
    181a:	81 10       	cpse	r8, r1
    181c:	f6 cf       	rjmp	.-20     	; 0x180a <vfprintf+0x396>
    181e:	22 20       	and	r2, r2
    1820:	09 f4       	brne	.+2      	; 0x1824 <vfprintf+0x3b0>
    1822:	4e ce       	rjmp	.-868    	; 0x14c0 <vfprintf+0x4c>
    1824:	b6 01       	movw	r22, r12
    1826:	80 e2       	ldi	r24, 0x20	; 32
    1828:	90 e0       	ldi	r25, 0x00	; 0
    182a:	79 d1       	rcall	.+754    	; 0x1b1e <fputc>
    182c:	2a 94       	dec	r2
    182e:	f7 cf       	rjmp	.-18     	; 0x181e <vfprintf+0x3aa>
    1830:	f6 01       	movw	r30, r12
    1832:	86 81       	ldd	r24, Z+6	; 0x06
    1834:	97 81       	ldd	r25, Z+7	; 0x07
    1836:	02 c0       	rjmp	.+4      	; 0x183c <vfprintf+0x3c8>
    1838:	8f ef       	ldi	r24, 0xFF	; 255
    183a:	9f ef       	ldi	r25, 0xFF	; 255
    183c:	2b 96       	adiw	r28, 0x0b	; 11
    183e:	0f b6       	in	r0, 0x3f	; 63
    1840:	f8 94       	cli
    1842:	de bf       	out	0x3e, r29	; 62
    1844:	0f be       	out	0x3f, r0	; 63
    1846:	cd bf       	out	0x3d, r28	; 61
    1848:	df 91       	pop	r29
    184a:	cf 91       	pop	r28
    184c:	1f 91       	pop	r17
    184e:	0f 91       	pop	r16
    1850:	ff 90       	pop	r15
    1852:	ef 90       	pop	r14
    1854:	df 90       	pop	r13
    1856:	cf 90       	pop	r12
    1858:	bf 90       	pop	r11
    185a:	af 90       	pop	r10
    185c:	9f 90       	pop	r9
    185e:	8f 90       	pop	r8
    1860:	7f 90       	pop	r7
    1862:	6f 90       	pop	r6
    1864:	5f 90       	pop	r5
    1866:	4f 90       	pop	r4
    1868:	3f 90       	pop	r3
    186a:	2f 90       	pop	r2
    186c:	08 95       	ret

0000186e <calloc>:
    186e:	0f 93       	push	r16
    1870:	1f 93       	push	r17
    1872:	cf 93       	push	r28
    1874:	df 93       	push	r29
    1876:	86 9f       	mul	r24, r22
    1878:	80 01       	movw	r16, r0
    187a:	87 9f       	mul	r24, r23
    187c:	10 0d       	add	r17, r0
    187e:	96 9f       	mul	r25, r22
    1880:	10 0d       	add	r17, r0
    1882:	11 24       	eor	r1, r1
    1884:	c8 01       	movw	r24, r16
    1886:	0d d0       	rcall	.+26     	; 0x18a2 <malloc>
    1888:	ec 01       	movw	r28, r24
    188a:	00 97       	sbiw	r24, 0x00	; 0
    188c:	21 f0       	breq	.+8      	; 0x1896 <calloc+0x28>
    188e:	a8 01       	movw	r20, r16
    1890:	60 e0       	ldi	r22, 0x00	; 0
    1892:	70 e0       	ldi	r23, 0x00	; 0
    1894:	32 d1       	rcall	.+612    	; 0x1afa <memset>
    1896:	ce 01       	movw	r24, r28
    1898:	df 91       	pop	r29
    189a:	cf 91       	pop	r28
    189c:	1f 91       	pop	r17
    189e:	0f 91       	pop	r16
    18a0:	08 95       	ret

000018a2 <malloc>:
    18a2:	0f 93       	push	r16
    18a4:	1f 93       	push	r17
    18a6:	cf 93       	push	r28
    18a8:	df 93       	push	r29
    18aa:	82 30       	cpi	r24, 0x02	; 2
    18ac:	91 05       	cpc	r25, r1
    18ae:	10 f4       	brcc	.+4      	; 0x18b4 <malloc+0x12>
    18b0:	82 e0       	ldi	r24, 0x02	; 2
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	e0 91 9c 03 	lds	r30, 0x039C	; 0x80039c <__flp>
    18b8:	f0 91 9d 03 	lds	r31, 0x039D	; 0x80039d <__flp+0x1>
    18bc:	20 e0       	ldi	r18, 0x00	; 0
    18be:	30 e0       	ldi	r19, 0x00	; 0
    18c0:	a0 e0       	ldi	r26, 0x00	; 0
    18c2:	b0 e0       	ldi	r27, 0x00	; 0
    18c4:	30 97       	sbiw	r30, 0x00	; 0
    18c6:	19 f1       	breq	.+70     	; 0x190e <malloc+0x6c>
    18c8:	40 81       	ld	r20, Z
    18ca:	51 81       	ldd	r21, Z+1	; 0x01
    18cc:	02 81       	ldd	r16, Z+2	; 0x02
    18ce:	13 81       	ldd	r17, Z+3	; 0x03
    18d0:	48 17       	cp	r20, r24
    18d2:	59 07       	cpc	r21, r25
    18d4:	c8 f0       	brcs	.+50     	; 0x1908 <malloc+0x66>
    18d6:	84 17       	cp	r24, r20
    18d8:	95 07       	cpc	r25, r21
    18da:	69 f4       	brne	.+26     	; 0x18f6 <malloc+0x54>
    18dc:	10 97       	sbiw	r26, 0x00	; 0
    18de:	31 f0       	breq	.+12     	; 0x18ec <malloc+0x4a>
    18e0:	12 96       	adiw	r26, 0x02	; 2
    18e2:	0c 93       	st	X, r16
    18e4:	12 97       	sbiw	r26, 0x02	; 2
    18e6:	13 96       	adiw	r26, 0x03	; 3
    18e8:	1c 93       	st	X, r17
    18ea:	27 c0       	rjmp	.+78     	; 0x193a <malloc+0x98>
    18ec:	00 93 9c 03 	sts	0x039C, r16	; 0x80039c <__flp>
    18f0:	10 93 9d 03 	sts	0x039D, r17	; 0x80039d <__flp+0x1>
    18f4:	22 c0       	rjmp	.+68     	; 0x193a <malloc+0x98>
    18f6:	21 15       	cp	r18, r1
    18f8:	31 05       	cpc	r19, r1
    18fa:	19 f0       	breq	.+6      	; 0x1902 <malloc+0x60>
    18fc:	42 17       	cp	r20, r18
    18fe:	53 07       	cpc	r21, r19
    1900:	18 f4       	brcc	.+6      	; 0x1908 <malloc+0x66>
    1902:	9a 01       	movw	r18, r20
    1904:	bd 01       	movw	r22, r26
    1906:	ef 01       	movw	r28, r30
    1908:	df 01       	movw	r26, r30
    190a:	f8 01       	movw	r30, r16
    190c:	db cf       	rjmp	.-74     	; 0x18c4 <malloc+0x22>
    190e:	21 15       	cp	r18, r1
    1910:	31 05       	cpc	r19, r1
    1912:	f9 f0       	breq	.+62     	; 0x1952 <malloc+0xb0>
    1914:	28 1b       	sub	r18, r24
    1916:	39 0b       	sbc	r19, r25
    1918:	24 30       	cpi	r18, 0x04	; 4
    191a:	31 05       	cpc	r19, r1
    191c:	80 f4       	brcc	.+32     	; 0x193e <malloc+0x9c>
    191e:	8a 81       	ldd	r24, Y+2	; 0x02
    1920:	9b 81       	ldd	r25, Y+3	; 0x03
    1922:	61 15       	cp	r22, r1
    1924:	71 05       	cpc	r23, r1
    1926:	21 f0       	breq	.+8      	; 0x1930 <malloc+0x8e>
    1928:	fb 01       	movw	r30, r22
    192a:	93 83       	std	Z+3, r25	; 0x03
    192c:	82 83       	std	Z+2, r24	; 0x02
    192e:	04 c0       	rjmp	.+8      	; 0x1938 <malloc+0x96>
    1930:	90 93 9d 03 	sts	0x039D, r25	; 0x80039d <__flp+0x1>
    1934:	80 93 9c 03 	sts	0x039C, r24	; 0x80039c <__flp>
    1938:	fe 01       	movw	r30, r28
    193a:	32 96       	adiw	r30, 0x02	; 2
    193c:	44 c0       	rjmp	.+136    	; 0x19c6 <malloc+0x124>
    193e:	fe 01       	movw	r30, r28
    1940:	e2 0f       	add	r30, r18
    1942:	f3 1f       	adc	r31, r19
    1944:	81 93       	st	Z+, r24
    1946:	91 93       	st	Z+, r25
    1948:	22 50       	subi	r18, 0x02	; 2
    194a:	31 09       	sbc	r19, r1
    194c:	39 83       	std	Y+1, r19	; 0x01
    194e:	28 83       	st	Y, r18
    1950:	3a c0       	rjmp	.+116    	; 0x19c6 <malloc+0x124>
    1952:	20 91 9a 03 	lds	r18, 0x039A	; 0x80039a <__brkval>
    1956:	30 91 9b 03 	lds	r19, 0x039B	; 0x80039b <__brkval+0x1>
    195a:	23 2b       	or	r18, r19
    195c:	41 f4       	brne	.+16     	; 0x196e <malloc+0xcc>
    195e:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    1962:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    1966:	30 93 9b 03 	sts	0x039B, r19	; 0x80039b <__brkval+0x1>
    196a:	20 93 9a 03 	sts	0x039A, r18	; 0x80039a <__brkval>
    196e:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    1972:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    1976:	21 15       	cp	r18, r1
    1978:	31 05       	cpc	r19, r1
    197a:	41 f4       	brne	.+16     	; 0x198c <malloc+0xea>
    197c:	2d b7       	in	r18, 0x3d	; 61
    197e:	3e b7       	in	r19, 0x3e	; 62
    1980:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    1984:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    1988:	24 1b       	sub	r18, r20
    198a:	35 0b       	sbc	r19, r21
    198c:	e0 91 9a 03 	lds	r30, 0x039A	; 0x80039a <__brkval>
    1990:	f0 91 9b 03 	lds	r31, 0x039B	; 0x80039b <__brkval+0x1>
    1994:	e2 17       	cp	r30, r18
    1996:	f3 07       	cpc	r31, r19
    1998:	a0 f4       	brcc	.+40     	; 0x19c2 <malloc+0x120>
    199a:	2e 1b       	sub	r18, r30
    199c:	3f 0b       	sbc	r19, r31
    199e:	28 17       	cp	r18, r24
    19a0:	39 07       	cpc	r19, r25
    19a2:	78 f0       	brcs	.+30     	; 0x19c2 <malloc+0x120>
    19a4:	ac 01       	movw	r20, r24
    19a6:	4e 5f       	subi	r20, 0xFE	; 254
    19a8:	5f 4f       	sbci	r21, 0xFF	; 255
    19aa:	24 17       	cp	r18, r20
    19ac:	35 07       	cpc	r19, r21
    19ae:	48 f0       	brcs	.+18     	; 0x19c2 <malloc+0x120>
    19b0:	4e 0f       	add	r20, r30
    19b2:	5f 1f       	adc	r21, r31
    19b4:	50 93 9b 03 	sts	0x039B, r21	; 0x80039b <__brkval+0x1>
    19b8:	40 93 9a 03 	sts	0x039A, r20	; 0x80039a <__brkval>
    19bc:	81 93       	st	Z+, r24
    19be:	91 93       	st	Z+, r25
    19c0:	02 c0       	rjmp	.+4      	; 0x19c6 <malloc+0x124>
    19c2:	e0 e0       	ldi	r30, 0x00	; 0
    19c4:	f0 e0       	ldi	r31, 0x00	; 0
    19c6:	cf 01       	movw	r24, r30
    19c8:	df 91       	pop	r29
    19ca:	cf 91       	pop	r28
    19cc:	1f 91       	pop	r17
    19ce:	0f 91       	pop	r16
    19d0:	08 95       	ret

000019d2 <free>:
    19d2:	cf 93       	push	r28
    19d4:	df 93       	push	r29
    19d6:	00 97       	sbiw	r24, 0x00	; 0
    19d8:	09 f4       	brne	.+2      	; 0x19dc <free+0xa>
    19da:	81 c0       	rjmp	.+258    	; 0x1ade <free+0x10c>
    19dc:	fc 01       	movw	r30, r24
    19de:	32 97       	sbiw	r30, 0x02	; 2
    19e0:	13 82       	std	Z+3, r1	; 0x03
    19e2:	12 82       	std	Z+2, r1	; 0x02
    19e4:	a0 91 9c 03 	lds	r26, 0x039C	; 0x80039c <__flp>
    19e8:	b0 91 9d 03 	lds	r27, 0x039D	; 0x80039d <__flp+0x1>
    19ec:	10 97       	sbiw	r26, 0x00	; 0
    19ee:	81 f4       	brne	.+32     	; 0x1a10 <free+0x3e>
    19f0:	20 81       	ld	r18, Z
    19f2:	31 81       	ldd	r19, Z+1	; 0x01
    19f4:	82 0f       	add	r24, r18
    19f6:	93 1f       	adc	r25, r19
    19f8:	20 91 9a 03 	lds	r18, 0x039A	; 0x80039a <__brkval>
    19fc:	30 91 9b 03 	lds	r19, 0x039B	; 0x80039b <__brkval+0x1>
    1a00:	28 17       	cp	r18, r24
    1a02:	39 07       	cpc	r19, r25
    1a04:	51 f5       	brne	.+84     	; 0x1a5a <free+0x88>
    1a06:	f0 93 9b 03 	sts	0x039B, r31	; 0x80039b <__brkval+0x1>
    1a0a:	e0 93 9a 03 	sts	0x039A, r30	; 0x80039a <__brkval>
    1a0e:	67 c0       	rjmp	.+206    	; 0x1ade <free+0x10c>
    1a10:	ed 01       	movw	r28, r26
    1a12:	20 e0       	ldi	r18, 0x00	; 0
    1a14:	30 e0       	ldi	r19, 0x00	; 0
    1a16:	ce 17       	cp	r28, r30
    1a18:	df 07       	cpc	r29, r31
    1a1a:	40 f4       	brcc	.+16     	; 0x1a2c <free+0x5a>
    1a1c:	4a 81       	ldd	r20, Y+2	; 0x02
    1a1e:	5b 81       	ldd	r21, Y+3	; 0x03
    1a20:	9e 01       	movw	r18, r28
    1a22:	41 15       	cp	r20, r1
    1a24:	51 05       	cpc	r21, r1
    1a26:	f1 f0       	breq	.+60     	; 0x1a64 <free+0x92>
    1a28:	ea 01       	movw	r28, r20
    1a2a:	f5 cf       	rjmp	.-22     	; 0x1a16 <free+0x44>
    1a2c:	d3 83       	std	Z+3, r29	; 0x03
    1a2e:	c2 83       	std	Z+2, r28	; 0x02
    1a30:	40 81       	ld	r20, Z
    1a32:	51 81       	ldd	r21, Z+1	; 0x01
    1a34:	84 0f       	add	r24, r20
    1a36:	95 1f       	adc	r25, r21
    1a38:	c8 17       	cp	r28, r24
    1a3a:	d9 07       	cpc	r29, r25
    1a3c:	59 f4       	brne	.+22     	; 0x1a54 <free+0x82>
    1a3e:	88 81       	ld	r24, Y
    1a40:	99 81       	ldd	r25, Y+1	; 0x01
    1a42:	84 0f       	add	r24, r20
    1a44:	95 1f       	adc	r25, r21
    1a46:	02 96       	adiw	r24, 0x02	; 2
    1a48:	91 83       	std	Z+1, r25	; 0x01
    1a4a:	80 83       	st	Z, r24
    1a4c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4e:	9b 81       	ldd	r25, Y+3	; 0x03
    1a50:	93 83       	std	Z+3, r25	; 0x03
    1a52:	82 83       	std	Z+2, r24	; 0x02
    1a54:	21 15       	cp	r18, r1
    1a56:	31 05       	cpc	r19, r1
    1a58:	29 f4       	brne	.+10     	; 0x1a64 <free+0x92>
    1a5a:	f0 93 9d 03 	sts	0x039D, r31	; 0x80039d <__flp+0x1>
    1a5e:	e0 93 9c 03 	sts	0x039C, r30	; 0x80039c <__flp>
    1a62:	3d c0       	rjmp	.+122    	; 0x1ade <free+0x10c>
    1a64:	e9 01       	movw	r28, r18
    1a66:	fb 83       	std	Y+3, r31	; 0x03
    1a68:	ea 83       	std	Y+2, r30	; 0x02
    1a6a:	49 91       	ld	r20, Y+
    1a6c:	59 91       	ld	r21, Y+
    1a6e:	c4 0f       	add	r28, r20
    1a70:	d5 1f       	adc	r29, r21
    1a72:	ec 17       	cp	r30, r28
    1a74:	fd 07       	cpc	r31, r29
    1a76:	61 f4       	brne	.+24     	; 0x1a90 <free+0xbe>
    1a78:	80 81       	ld	r24, Z
    1a7a:	91 81       	ldd	r25, Z+1	; 0x01
    1a7c:	84 0f       	add	r24, r20
    1a7e:	95 1f       	adc	r25, r21
    1a80:	02 96       	adiw	r24, 0x02	; 2
    1a82:	e9 01       	movw	r28, r18
    1a84:	99 83       	std	Y+1, r25	; 0x01
    1a86:	88 83       	st	Y, r24
    1a88:	82 81       	ldd	r24, Z+2	; 0x02
    1a8a:	93 81       	ldd	r25, Z+3	; 0x03
    1a8c:	9b 83       	std	Y+3, r25	; 0x03
    1a8e:	8a 83       	std	Y+2, r24	; 0x02
    1a90:	e0 e0       	ldi	r30, 0x00	; 0
    1a92:	f0 e0       	ldi	r31, 0x00	; 0
    1a94:	12 96       	adiw	r26, 0x02	; 2
    1a96:	8d 91       	ld	r24, X+
    1a98:	9c 91       	ld	r25, X
    1a9a:	13 97       	sbiw	r26, 0x03	; 3
    1a9c:	00 97       	sbiw	r24, 0x00	; 0
    1a9e:	19 f0       	breq	.+6      	; 0x1aa6 <free+0xd4>
    1aa0:	fd 01       	movw	r30, r26
    1aa2:	dc 01       	movw	r26, r24
    1aa4:	f7 cf       	rjmp	.-18     	; 0x1a94 <free+0xc2>
    1aa6:	8d 91       	ld	r24, X+
    1aa8:	9c 91       	ld	r25, X
    1aaa:	11 97       	sbiw	r26, 0x01	; 1
    1aac:	9d 01       	movw	r18, r26
    1aae:	2e 5f       	subi	r18, 0xFE	; 254
    1ab0:	3f 4f       	sbci	r19, 0xFF	; 255
    1ab2:	82 0f       	add	r24, r18
    1ab4:	93 1f       	adc	r25, r19
    1ab6:	20 91 9a 03 	lds	r18, 0x039A	; 0x80039a <__brkval>
    1aba:	30 91 9b 03 	lds	r19, 0x039B	; 0x80039b <__brkval+0x1>
    1abe:	28 17       	cp	r18, r24
    1ac0:	39 07       	cpc	r19, r25
    1ac2:	69 f4       	brne	.+26     	; 0x1ade <free+0x10c>
    1ac4:	30 97       	sbiw	r30, 0x00	; 0
    1ac6:	29 f4       	brne	.+10     	; 0x1ad2 <free+0x100>
    1ac8:	10 92 9d 03 	sts	0x039D, r1	; 0x80039d <__flp+0x1>
    1acc:	10 92 9c 03 	sts	0x039C, r1	; 0x80039c <__flp>
    1ad0:	02 c0       	rjmp	.+4      	; 0x1ad6 <free+0x104>
    1ad2:	13 82       	std	Z+3, r1	; 0x03
    1ad4:	12 82       	std	Z+2, r1	; 0x02
    1ad6:	b0 93 9b 03 	sts	0x039B, r27	; 0x80039b <__brkval+0x1>
    1ada:	a0 93 9a 03 	sts	0x039A, r26	; 0x80039a <__brkval>
    1ade:	df 91       	pop	r29
    1ae0:	cf 91       	pop	r28
    1ae2:	08 95       	ret

00001ae4 <strnlen_P>:
    1ae4:	fc 01       	movw	r30, r24
    1ae6:	05 90       	lpm	r0, Z+
    1ae8:	61 50       	subi	r22, 0x01	; 1
    1aea:	70 40       	sbci	r23, 0x00	; 0
    1aec:	01 10       	cpse	r0, r1
    1aee:	d8 f7       	brcc	.-10     	; 0x1ae6 <strnlen_P+0x2>
    1af0:	80 95       	com	r24
    1af2:	90 95       	com	r25
    1af4:	8e 0f       	add	r24, r30
    1af6:	9f 1f       	adc	r25, r31
    1af8:	08 95       	ret

00001afa <memset>:
    1afa:	dc 01       	movw	r26, r24
    1afc:	01 c0       	rjmp	.+2      	; 0x1b00 <memset+0x6>
    1afe:	6d 93       	st	X+, r22
    1b00:	41 50       	subi	r20, 0x01	; 1
    1b02:	50 40       	sbci	r21, 0x00	; 0
    1b04:	e0 f7       	brcc	.-8      	; 0x1afe <memset+0x4>
    1b06:	08 95       	ret

00001b08 <strnlen>:
    1b08:	fc 01       	movw	r30, r24
    1b0a:	61 50       	subi	r22, 0x01	; 1
    1b0c:	70 40       	sbci	r23, 0x00	; 0
    1b0e:	01 90       	ld	r0, Z+
    1b10:	01 10       	cpse	r0, r1
    1b12:	d8 f7       	brcc	.-10     	; 0x1b0a <strnlen+0x2>
    1b14:	80 95       	com	r24
    1b16:	90 95       	com	r25
    1b18:	8e 0f       	add	r24, r30
    1b1a:	9f 1f       	adc	r25, r31
    1b1c:	08 95       	ret

00001b1e <fputc>:
    1b1e:	0f 93       	push	r16
    1b20:	1f 93       	push	r17
    1b22:	cf 93       	push	r28
    1b24:	df 93       	push	r29
    1b26:	fb 01       	movw	r30, r22
    1b28:	23 81       	ldd	r18, Z+3	; 0x03
    1b2a:	21 fd       	sbrc	r18, 1
    1b2c:	03 c0       	rjmp	.+6      	; 0x1b34 <fputc+0x16>
    1b2e:	8f ef       	ldi	r24, 0xFF	; 255
    1b30:	9f ef       	ldi	r25, 0xFF	; 255
    1b32:	2c c0       	rjmp	.+88     	; 0x1b8c <fputc+0x6e>
    1b34:	22 ff       	sbrs	r18, 2
    1b36:	16 c0       	rjmp	.+44     	; 0x1b64 <fputc+0x46>
    1b38:	46 81       	ldd	r20, Z+6	; 0x06
    1b3a:	57 81       	ldd	r21, Z+7	; 0x07
    1b3c:	24 81       	ldd	r18, Z+4	; 0x04
    1b3e:	35 81       	ldd	r19, Z+5	; 0x05
    1b40:	42 17       	cp	r20, r18
    1b42:	53 07       	cpc	r21, r19
    1b44:	44 f4       	brge	.+16     	; 0x1b56 <fputc+0x38>
    1b46:	a0 81       	ld	r26, Z
    1b48:	b1 81       	ldd	r27, Z+1	; 0x01
    1b4a:	9d 01       	movw	r18, r26
    1b4c:	2f 5f       	subi	r18, 0xFF	; 255
    1b4e:	3f 4f       	sbci	r19, 0xFF	; 255
    1b50:	31 83       	std	Z+1, r19	; 0x01
    1b52:	20 83       	st	Z, r18
    1b54:	8c 93       	st	X, r24
    1b56:	26 81       	ldd	r18, Z+6	; 0x06
    1b58:	37 81       	ldd	r19, Z+7	; 0x07
    1b5a:	2f 5f       	subi	r18, 0xFF	; 255
    1b5c:	3f 4f       	sbci	r19, 0xFF	; 255
    1b5e:	37 83       	std	Z+7, r19	; 0x07
    1b60:	26 83       	std	Z+6, r18	; 0x06
    1b62:	14 c0       	rjmp	.+40     	; 0x1b8c <fputc+0x6e>
    1b64:	8b 01       	movw	r16, r22
    1b66:	ec 01       	movw	r28, r24
    1b68:	fb 01       	movw	r30, r22
    1b6a:	00 84       	ldd	r0, Z+8	; 0x08
    1b6c:	f1 85       	ldd	r31, Z+9	; 0x09
    1b6e:	e0 2d       	mov	r30, r0
    1b70:	19 95       	eicall
    1b72:	89 2b       	or	r24, r25
    1b74:	e1 f6       	brne	.-72     	; 0x1b2e <fputc+0x10>
    1b76:	d8 01       	movw	r26, r16
    1b78:	16 96       	adiw	r26, 0x06	; 6
    1b7a:	8d 91       	ld	r24, X+
    1b7c:	9c 91       	ld	r25, X
    1b7e:	17 97       	sbiw	r26, 0x07	; 7
    1b80:	01 96       	adiw	r24, 0x01	; 1
    1b82:	17 96       	adiw	r26, 0x07	; 7
    1b84:	9c 93       	st	X, r25
    1b86:	8e 93       	st	-X, r24
    1b88:	16 97       	sbiw	r26, 0x06	; 6
    1b8a:	ce 01       	movw	r24, r28
    1b8c:	df 91       	pop	r29
    1b8e:	cf 91       	pop	r28
    1b90:	1f 91       	pop	r17
    1b92:	0f 91       	pop	r16
    1b94:	08 95       	ret

00001b96 <__ultoa_invert>:
    1b96:	fa 01       	movw	r30, r20
    1b98:	aa 27       	eor	r26, r26
    1b9a:	28 30       	cpi	r18, 0x08	; 8
    1b9c:	51 f1       	breq	.+84     	; 0x1bf2 <__ultoa_invert+0x5c>
    1b9e:	20 31       	cpi	r18, 0x10	; 16
    1ba0:	81 f1       	breq	.+96     	; 0x1c02 <__ultoa_invert+0x6c>
    1ba2:	e8 94       	clt
    1ba4:	6f 93       	push	r22
    1ba6:	6e 7f       	andi	r22, 0xFE	; 254
    1ba8:	6e 5f       	subi	r22, 0xFE	; 254
    1baa:	7f 4f       	sbci	r23, 0xFF	; 255
    1bac:	8f 4f       	sbci	r24, 0xFF	; 255
    1bae:	9f 4f       	sbci	r25, 0xFF	; 255
    1bb0:	af 4f       	sbci	r26, 0xFF	; 255
    1bb2:	b1 e0       	ldi	r27, 0x01	; 1
    1bb4:	3e d0       	rcall	.+124    	; 0x1c32 <__ultoa_invert+0x9c>
    1bb6:	b4 e0       	ldi	r27, 0x04	; 4
    1bb8:	3c d0       	rcall	.+120    	; 0x1c32 <__ultoa_invert+0x9c>
    1bba:	67 0f       	add	r22, r23
    1bbc:	78 1f       	adc	r23, r24
    1bbe:	89 1f       	adc	r24, r25
    1bc0:	9a 1f       	adc	r25, r26
    1bc2:	a1 1d       	adc	r26, r1
    1bc4:	68 0f       	add	r22, r24
    1bc6:	79 1f       	adc	r23, r25
    1bc8:	8a 1f       	adc	r24, r26
    1bca:	91 1d       	adc	r25, r1
    1bcc:	a1 1d       	adc	r26, r1
    1bce:	6a 0f       	add	r22, r26
    1bd0:	71 1d       	adc	r23, r1
    1bd2:	81 1d       	adc	r24, r1
    1bd4:	91 1d       	adc	r25, r1
    1bd6:	a1 1d       	adc	r26, r1
    1bd8:	20 d0       	rcall	.+64     	; 0x1c1a <__ultoa_invert+0x84>
    1bda:	09 f4       	brne	.+2      	; 0x1bde <__ultoa_invert+0x48>
    1bdc:	68 94       	set
    1bde:	3f 91       	pop	r19
    1be0:	2a e0       	ldi	r18, 0x0A	; 10
    1be2:	26 9f       	mul	r18, r22
    1be4:	11 24       	eor	r1, r1
    1be6:	30 19       	sub	r19, r0
    1be8:	30 5d       	subi	r19, 0xD0	; 208
    1bea:	31 93       	st	Z+, r19
    1bec:	de f6       	brtc	.-74     	; 0x1ba4 <__ultoa_invert+0xe>
    1bee:	cf 01       	movw	r24, r30
    1bf0:	08 95       	ret
    1bf2:	46 2f       	mov	r20, r22
    1bf4:	47 70       	andi	r20, 0x07	; 7
    1bf6:	40 5d       	subi	r20, 0xD0	; 208
    1bf8:	41 93       	st	Z+, r20
    1bfa:	b3 e0       	ldi	r27, 0x03	; 3
    1bfc:	0f d0       	rcall	.+30     	; 0x1c1c <__ultoa_invert+0x86>
    1bfe:	c9 f7       	brne	.-14     	; 0x1bf2 <__ultoa_invert+0x5c>
    1c00:	f6 cf       	rjmp	.-20     	; 0x1bee <__ultoa_invert+0x58>
    1c02:	46 2f       	mov	r20, r22
    1c04:	4f 70       	andi	r20, 0x0F	; 15
    1c06:	40 5d       	subi	r20, 0xD0	; 208
    1c08:	4a 33       	cpi	r20, 0x3A	; 58
    1c0a:	18 f0       	brcs	.+6      	; 0x1c12 <__ultoa_invert+0x7c>
    1c0c:	49 5d       	subi	r20, 0xD9	; 217
    1c0e:	31 fd       	sbrc	r19, 1
    1c10:	40 52       	subi	r20, 0x20	; 32
    1c12:	41 93       	st	Z+, r20
    1c14:	02 d0       	rcall	.+4      	; 0x1c1a <__ultoa_invert+0x84>
    1c16:	a9 f7       	brne	.-22     	; 0x1c02 <__ultoa_invert+0x6c>
    1c18:	ea cf       	rjmp	.-44     	; 0x1bee <__ultoa_invert+0x58>
    1c1a:	b4 e0       	ldi	r27, 0x04	; 4
    1c1c:	a6 95       	lsr	r26
    1c1e:	97 95       	ror	r25
    1c20:	87 95       	ror	r24
    1c22:	77 95       	ror	r23
    1c24:	67 95       	ror	r22
    1c26:	ba 95       	dec	r27
    1c28:	c9 f7       	brne	.-14     	; 0x1c1c <__ultoa_invert+0x86>
    1c2a:	00 97       	sbiw	r24, 0x00	; 0
    1c2c:	61 05       	cpc	r22, r1
    1c2e:	71 05       	cpc	r23, r1
    1c30:	08 95       	ret
    1c32:	9b 01       	movw	r18, r22
    1c34:	ac 01       	movw	r20, r24
    1c36:	0a 2e       	mov	r0, r26
    1c38:	06 94       	lsr	r0
    1c3a:	57 95       	ror	r21
    1c3c:	47 95       	ror	r20
    1c3e:	37 95       	ror	r19
    1c40:	27 95       	ror	r18
    1c42:	ba 95       	dec	r27
    1c44:	c9 f7       	brne	.-14     	; 0x1c38 <__ultoa_invert+0xa2>
    1c46:	62 0f       	add	r22, r18
    1c48:	73 1f       	adc	r23, r19
    1c4a:	84 1f       	adc	r24, r20
    1c4c:	95 1f       	adc	r25, r21
    1c4e:	a0 1d       	adc	r26, r0
    1c50:	08 95       	ret

00001c52 <_exit>:
    1c52:	f8 94       	cli

00001c54 <__stop_program>:
    1c54:	ff cf       	rjmp	.-2      	; 0x1c54 <__stop_program>
