INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/half_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sources_1/new/ripple_carry_adder_HW.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_HW
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/full_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nages/verilog_projects/ADDERS/ADDERS.srcs/sim_1/new/ripple_carry_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_carry_adder_tb
