// Seed: 2639684136
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input tri id_2,
    output tri0 id_3,
    input tri1 id_4,
    output supply0 id_5
);
  logic id_7, id_8;
  module_2 modCall_1 (id_2);
endmodule
program module_1 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2
);
  assign id_2 = id_0 || -1 ^ id_1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_2
  );
endprogram
module module_2 (
    input supply0 id_0
);
  wire id_2, id_3, id_4;
  assign module_0.id_3 = 0;
  import id_5::*;
endmodule
module module_3 #(
    parameter id_2 = 32'd7,
    parameter id_5 = 32'd65
) (
    output wire id_0,
    output tri id_1,
    input tri _id_2,
    input supply0 id_3,
    output supply0 id_4,
    input uwire _id_5,
    input tri1 id_6,
    input supply0 id_7,
    output tri1 id_8[id_2 : -1],
    input supply0 id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input uwire id_13,
    input tri1 id_14,
    output wand id_15,
    output supply0 id_16,
    output supply1 id_17
);
  wire  id_19;
  logic id_20;
  wire [-1 'b0 : id_5] id_21, id_22;
  wire id_23;
  module_2 modCall_1 (id_7);
endmodule
