
*** Running vivado
    with args -log bram_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source bram_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source bram_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/nguye/Documents/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top bram_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_accel_top_0_1/bram_accel_top_0_1.dcp' for cell 'bram_i/accel_top_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_aes_accel_0_0/bram_aes_accel_0_0.dcp' for cell 'bram_i/aes_accel_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0.dcp' for cell 'bram_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_zynq_ultra_ps_e_0_0/bram_zynq_ultra_ps_e_0_0.dcp' for cell 'bram_i/zynq_ultra_ps_e_0'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.180 . Memory (MB): peak = 1511.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_zynq_ultra_ps_e_0_0/bram_zynq_ultra_ps_e_0_0.xdc] for cell 'bram_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_zynq_ultra_ps_e_0_0/bram_zynq_ultra_ps_e_0_0.xdc] for cell 'bram_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0_board.xdc] for cell 'bram_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0_board.xdc] for cell 'bram_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0.xdc] for cell 'bram_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.gen/sources_1/bd/bram/ip/bram_proc_sys_reset_0_0/bram_proc_sys_reset_0_0.xdc] for cell 'bram_i/proc_sys_reset_0/U0'
Parsing XDC File [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/constrs_1/new/fan_constraint.xdc]
Finished Parsing XDC File [C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.srcs/constrs_1/new/fan_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1659.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

13 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1659.254 ; gain = 1129.059
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1693.184 ; gain = 33.930

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 259ed0bae

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1991.812 ; gain = 298.629

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 941 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 27c9e733c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.499 . Memory (MB): peak = 2340.789 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 2 cells and removed 270 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 284880cd5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.579 . Memory (MB): peak = 2340.789 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 212550184

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.736 . Memory (MB): peak = 2340.789 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 11 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 212550184

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.852 . Memory (MB): peak = 2340.789 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1b0454a23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.987 . Memory (MB): peak = 2340.789 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1b0454a23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2340.789 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               2  |             270  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |              11  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2340.789 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1b0454a23

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2340.789 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 4 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 23ff222a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2899.156 ; gain = 0.000
Ending Power Optimization Task | Checksum: 23ff222a5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2899.156 ; gain = 558.367

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 23ff222a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2899.156 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2899.156 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a1748c4d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2899.156 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2899.156 ; gain = 1239.902
INFO: [runtcl-4] Executing : report_drc -file bram_wrapper_drc_opted.rpt -pb bram_wrapper_drc_opted.pb -rpx bram_wrapper_drc_opted.rpx
Command: report_drc -file bram_wrapper_drc_opted.rpt -pb bram_wrapper_drc_opted.pb -rpx bram_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/impl_1/bram_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 3962.859 ; gain = 1063.703
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.086 . Memory (MB): peak = 3962.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/impl_1/bram_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3962.859 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 157e18cde

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 3962.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11cf5de32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.721 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19eba816e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19eba816e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3962.859 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19eba816e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1ea23f729

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 135dabe66

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 135dabe66

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 149732bc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 149732bc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3962.859 ; gain = 0.000
Phase 2.1.1 Partition Driven Placement | Checksum: 149732bc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3962.859 ; gain = 0.000
Phase 2.1 Floorplanning | Checksum: 149732bc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 149732bc4

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a45bbc95

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 25949382c

Time (s): cpu = 00:02:00 ; elapsed = 00:01:10 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 27 LUTNM shape to break, 12 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 17, two critical 10, total 27, new lutff created 3
INFO: [Physopt 32-1138] End 1 Pass. Optimized 31 nets or LUTs. Breaked 27 LUTs, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-69] No nets found for rewiring optimization.
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3962.859 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           27  |              4  |                    31  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           27  |              4  |                    31  |           0  |          10  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2b6fd00ae

Time (s): cpu = 00:02:01 ; elapsed = 00:01:11 . Memory (MB): peak = 3962.859 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1dd6ad193

Time (s): cpu = 00:02:13 ; elapsed = 00:01:17 . Memory (MB): peak = 3962.859 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1dd6ad193

Time (s): cpu = 00:02:13 ; elapsed = 00:01:17 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 170257b04

Time (s): cpu = 00:02:24 ; elapsed = 00:01:24 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ad43ed15

Time (s): cpu = 00:02:25 ; elapsed = 00:01:24 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 21b8ca344

Time (s): cpu = 00:02:50 ; elapsed = 00:01:39 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 26da3e756

Time (s): cpu = 00:03:01 ; elapsed = 00:01:45 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 1c37417a2

Time (s): cpu = 00:03:01 ; elapsed = 00:01:46 . Memory (MB): peak = 3962.859 ; gain = 0.000
Phase 3.3.3 Slice Area Swap | Checksum: 1c37417a2

Time (s): cpu = 00:03:01 ; elapsed = 00:01:46 . Memory (MB): peak = 3962.859 ; gain = 0.000
Phase 3.3 Small Shape DP | Checksum: 19f39b9ce

Time (s): cpu = 00:03:28 ; elapsed = 00:02:01 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 18106fc0d

Time (s): cpu = 00:03:29 ; elapsed = 00:02:01 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1303aa9ff

Time (s): cpu = 00:03:29 ; elapsed = 00:02:01 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 13fef62f7

Time (s): cpu = 00:03:32 ; elapsed = 00:02:06 . Memory (MB): peak = 3962.859 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 13fef62f7

Time (s): cpu = 00:03:33 ; elapsed = 00:02:06 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14c1e9ff8

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.366 | TNS=-0.490 |
Phase 1 Physical Synthesis Initialization | Checksum: 10c62378c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.269 . Memory (MB): peak = 3962.859 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 10c62378c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.404 . Memory (MB): peak = 3962.859 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 14c1e9ff8

Time (s): cpu = 00:03:48 ; elapsed = 00:02:15 . Memory (MB): peak = 3962.859 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.258. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b548470e

Time (s): cpu = 00:04:04 ; elapsed = 00:02:33 . Memory (MB): peak = 3962.859 ; gain = 0.000

Time (s): cpu = 00:04:04 ; elapsed = 00:02:33 . Memory (MB): peak = 3962.859 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b548470e

Time (s): cpu = 00:04:04 ; elapsed = 00:02:33 . Memory (MB): peak = 3962.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3988.328 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 20cc55b2b

Time (s): cpu = 00:04:17 ; elapsed = 00:02:42 . Memory (MB): peak = 3988.328 ; gain = 25.469

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                2x2|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                4x4|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 20cc55b2b

Time (s): cpu = 00:04:17 ; elapsed = 00:02:42 . Memory (MB): peak = 3988.328 ; gain = 25.469
Phase 4.3 Placer Reporting | Checksum: 20cc55b2b

Time (s): cpu = 00:04:17 ; elapsed = 00:02:42 . Memory (MB): peak = 3988.328 ; gain = 25.469

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3988.328 ; gain = 0.000

Time (s): cpu = 00:04:17 ; elapsed = 00:02:42 . Memory (MB): peak = 3988.328 ; gain = 25.469
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b7373394

Time (s): cpu = 00:04:17 ; elapsed = 00:02:42 . Memory (MB): peak = 3988.328 ; gain = 25.469
Ending Placer Task | Checksum: cf7c4ac9

Time (s): cpu = 00:04:17 ; elapsed = 00:02:42 . Memory (MB): peak = 3988.328 ; gain = 25.469
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:19 ; elapsed = 00:02:43 . Memory (MB): peak = 3988.328 ; gain = 25.469
INFO: [runtcl-4] Executing : report_io -file bram_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3988.328 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bram_wrapper_utilization_placed.rpt -pb bram_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bram_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3988.328 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3988.328 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/impl_1/bram_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3989.707 ; gain = 1.379
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 2.08s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3989.707 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 30-3162] Check ILP status : ILP-based clock placer completed successfully.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.254 | TNS=-0.315 |
Phase 1 Physical Synthesis Initialization | Checksum: 95f2f121

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4005.566 ; gain = 15.859
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.254 | TNS=-0.315 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 95f2f121

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4005.566 ; gain = 15.859

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.254 | TNS=-0.315 |
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/m_arvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/zynq_ultra_ps_e_0/inst/saxigp0_arready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bram_i/accel_top_0/inst/rx_fifo/m_arvalid0. Critical path length was reduced through logic transformation on cell bram_i/accel_top_0/inst/rx_fifo/m_arvalid_i_1_comp.
INFO: [Physopt 32-735] Processed net bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem_reg[2][23]_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.120 | TNS=-0.181 |
INFO: [Physopt 32-663] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_6_n_0.  Re-placed instance bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_6
INFO: [Physopt 32-735] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.099 | TNS=-0.160 |
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt0_out[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem_reg[2][23]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/araddr_ptr_nxt[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-0.133 |
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_fifo/m_arvalid0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/m_arvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/zynq_ultra_ps_e_0/inst/saxigp0_arready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt0_out[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem_reg[2][23]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/araddr_ptr_nxt[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_fifo/m_arvalid0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-0.133 |
Phase 3 Critical Path Optimization | Checksum: 95f2f121

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4008.559 ; gain = 18.852

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-0.133 |
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/m_arvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/zynq_ultra_ps_e_0/inst/saxigp0_arready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_9_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt0_out[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem_reg[2][23]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/araddr_ptr_nxt[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_fifo/m_arvalid0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/m_arvalid. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/zynq_ultra_ps_e_0/inst/saxigp0_arready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/m_arvalid_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt0_out[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/slv_regs/genblk1[2].mem_reg[2][23]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/araddr_ptr_nxt[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_sfifo_bytescnt_nxt_carry__0_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bram_i/accel_top_0/inst/rx_fifo/m_arvalid0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.072 | TNS=-0.133 |
Phase 4 Critical Path Optimization | Checksum: 95f2f121

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4008.559 ; gain = 18.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 4008.559 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 4008.559 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.072 | TNS=-0.133 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.182  |          0.182  |            0  |              0  |                     3  |           0  |           2  |  00:00:04  |
|  Total          |          0.182  |          0.182  |            0  |              0  |                     3  |           0  |           3  |  00:00:04  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4008.559 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 2f2c1d8b9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4008.559 ; gain = 18.852
INFO: [Common 17-83] Releasing license: Implementation
156 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4008.559 ; gain = 20.230
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4008.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/impl_1/bram_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: c2581131 ConstDB: 0 ShapeSum: fdc3c739 RouteDB: 577d141d
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.843 . Memory (MB): peak = 4008.559 ; gain = 0.000
Post Restoration Checksum: NetGraph: e312eb4 | NumContArr: 705c1edc | Constraints: ac79972a | Timing: 0
Phase 1 Build RT Design | Checksum: 12b06e4ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 12b06e4ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 12b06e4ba

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1b5494500

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 203541359

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 4008.559 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.014 | TNS=-0.014 | WHS=0.058  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9217
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7620
  Number of Partially Routed Nets     = 1597
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 24efd1076

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 24efd1076

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 4008.559 ; gain = 0.000
Phase 3 Initial Routing | Checksum: 1f61e13b8

Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 4257
 Number of Nodes with overlaps = 404
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.037 | TNS=-0.037 | WHS=0.062  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 16ec4b665

Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.022  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 153090fb2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:28 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.022  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1bde95320

Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 4008.559 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1bde95320

Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 232d6e52a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 232d6e52a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 4008.559 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 232d6e52a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2abb0b025

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 4008.559 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.022  | TNS=0.000  | WHS=0.062  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2abb0b025

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 4008.559 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 2abb0b025

Time (s): cpu = 00:00:18 ; elapsed = 00:00:30 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.7592 %
  Global Horizontal Routing Utilization  = 2.02896 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 228c67e49

Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 228c67e49

Time (s): cpu = 00:00:18 ; elapsed = 00:00:31 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 228c67e49

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 228c67e49

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 4008.559 ; gain = 0.000

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.022  | TNS=0.000  | WHS=0.062  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 228c67e49

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 4008.559 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 1605026b3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 4008.559 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:32 . Memory (MB): peak = 4008.559 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
175 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 4008.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file bram_wrapper_drc_routed.rpt -pb bram_wrapper_drc_routed.pb -rpx bram_wrapper_drc_routed.rpx
Command: report_drc -file bram_wrapper_drc_routed.rpt -pb bram_wrapper_drc_routed.pb -rpx bram_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/impl_1/bram_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4008.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file bram_wrapper_methodology_drc_routed.rpt -pb bram_wrapper_methodology_drc_routed.pb -rpx bram_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bram_wrapper_methodology_drc_routed.rpt -pb bram_wrapper_methodology_drc_routed.pb -rpx bram_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/impl_1/bram_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bram_wrapper_power_routed.rpt -pb bram_wrapper_power_summary_routed.pb -rpx bram_wrapper_power_routed.rpx
Command: report_power -file bram_wrapper_power_routed.rpt -pb bram_wrapper_power_summary_routed.pb -rpx bram_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
185 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 4008.559 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file bram_wrapper_route_status.rpt -pb bram_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bram_wrapper_timing_summary_routed.rpt -pb bram_wrapper_timing_summary_routed.pb -rpx bram_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file bram_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bram_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bram_wrapper_bus_skew_routed.rpt -pb bram_wrapper_bus_skew_routed.pb -rpx bram_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4008.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/nguye/Documents/GitHub/kria_kv260_vivado_bringup/kria/kria.runs/impl_1/bram_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force bram_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./bram_wrapper.bit...
Writing bitstream ./bram_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:22 ; elapsed = 00:00:17 . Memory (MB): peak = 4200.371 ; gain = 191.812
INFO: [Common 17-206] Exiting Vivado at Tue Sep 19 15:03:15 2023...
