\ LP format - for model browsing. Use MPS format to capture full model detail.
\ Signature: 0x324dcc1e3e42a3fa
Maximize
  - 7.32454e-05 bufPresent_golden_ratio_x0_ins_0_mux2
   - 7.32454e-06 bufNumSlots_golden_ratio_x0_ins_0_mux2
   + 0 dataLatency_golden_ratio_x0_ins_0_mux2
   + 0 shiftReg_golden_ratio_x0_ins_0_mux2
   - 7.32454e-05 bufPresent_golden_ratio_x1_ins_0_mux1
   - 7.32454e-06 bufNumSlots_golden_ratio_x1_ins_0_mux1
   + 0 dataLatency_golden_ratio_x1_ins_0_mux1
   + 0 shiftReg_golden_ratio_x1_ins_0_mux1
   - 7.32454e-05 bufPresent_golden_ratio_start_ins_fork0
   - 7.32454e-06 bufNumSlots_golden_ratio_start_ins_fork0
   + 0 dataLatency_golden_ratio_start_ins_fork0
   + 0 shiftReg_golden_ratio_start_ins_fork0
   - 7.32454e-05 bufPresent_fork0_outs_0_ctrl_constant0
   - 7.32454e-06 bufNumSlots_fork0_outs_0_ctrl_constant0
   + 0 dataLatency_fork0_outs_0_ctrl_constant0
   + 0 shiftReg_fork0_outs_0_ctrl_constant0
   - 7.32454e-05 bufPresent_fork0_outs_1_ins_1_end0
   - 7.32454e-06 bufNumSlots_fork0_outs_1_ins_1_end0
   + 0 dataLatency_fork0_outs_1_ins_1_end0
   + 0 shiftReg_fork0_outs_1_ins_1_end0
   - 7.32454e-05 bufPresent_fork0_outs_2_ins_0_control_merge0
   - 7.32454e-06 bufNumSlots_fork0_outs_2_ins_0_control_merge0
   + 0 dataLatency_fork0_outs_2_ins_0_control_merge0
   + 0 shiftReg_fork0_outs_2_ins_0_control_merge0
   - 7.32454e-05 bufPresent_constant0_outs_ins_extsi3
   - 7.32454e-06 bufNumSlots_constant0_outs_ins_extsi3
   + 0 dataLatency_constant0_outs_ins_extsi3
   + 0 shiftReg_constant0_outs_ins_extsi3
   - 7.32454e-05 bufPresent_extsi3_outs_ins_0_mux0
   - 7.32454e-06 bufNumSlots_extsi3_outs_ins_0_mux0
   + 0 dataLatency_extsi3_outs_ins_0_mux0
   + 0 shiftReg_extsi3_outs_ins_0_mux0
   - 7.32454e-05 bufPresent_mux0_outs_ins_0_mux4
   - 7.32454e-06 bufNumSlots_mux0_outs_ins_0_mux4
   + 0 dataLatency_mux0_outs_ins_0_mux4 + 0 shiftReg_mux0_outs_ins_0_mux4
   - 7.32454e-05 bufPresent_mux1_outs_ins_0_mux5
   - 7.32454e-06 bufNumSlots_mux1_outs_ins_0_mux5
   + 0 dataLatency_mux1_outs_ins_0_mux5 + 0 shiftReg_mux1_outs_ins_0_mux5
   - 7.32454e-05 bufPresent_mux2_outs_ins_0_mux3
   - 7.32454e-06 bufNumSlots_mux2_outs_ins_0_mux3
   + 0 dataLatency_mux2_outs_ins_0_mux3 + 0 shiftReg_mux2_outs_ins_0_mux3
   - 7.32454e-05 bufPresent_control_merge0_outs_ins_0_mux6
   - 7.32454e-06 bufNumSlots_control_merge0_outs_ins_0_mux6
   + 0 dataLatency_control_merge0_outs_ins_0_mux6
   + 0 shiftReg_control_merge0_outs_ins_0_mux6
   - 7.32454e-05 bufPresent_control_merge0_index_ins_fork1
   - 7.32454e-06 bufNumSlots_control_merge0_index_ins_fork1
   + 0 dataLatency_control_merge0_index_ins_fork1
   + 0 shiftReg_control_merge0_index_ins_fork1
   - 7.32454e-05 bufPresent_fork1_outs_0_index_mux0
   - 7.32454e-06 bufNumSlots_fork1_outs_0_index_mux0
   + 0 dataLatency_fork1_outs_0_index_mux0
   + 0 shiftReg_fork1_outs_0_index_mux0
   - 7.32454e-05 bufPresent_fork1_outs_1_index_mux1
   - 7.32454e-06 bufNumSlots_fork1_outs_1_index_mux1
   + 0 dataLatency_fork1_outs_1_index_mux1
   + 0 shiftReg_fork1_outs_1_index_mux1
   - 7.32454e-05 bufPresent_fork1_outs_2_index_mux2
   - 7.32454e-06 bufNumSlots_fork1_outs_2_index_mux2
   + 0 dataLatency_fork1_outs_2_index_mux2
   + 0 shiftReg_fork1_outs_2_index_mux2
   - 7.32454e-05 bufPresent_mux3_outs_ins_fork28
   - 7.32454e-06 bufNumSlots_mux3_outs_ins_fork28
   + 0 dataLatency_mux3_outs_ins_fork28 + 0 shiftReg_mux3_outs_ins_fork28
   - 7.32454e-05 bufPresent_mux4_outs_ins_fork26
   - 7.32454e-06 bufNumSlots_mux4_outs_ins_fork26
   + 0 dataLatency_mux4_outs_ins_fork26 + 0 shiftReg_mux4_outs_ins_fork26
   - 7.32454e-05 bufPresent_mux5_outs_ins_fork29
   - 7.32454e-06 bufNumSlots_mux5_outs_ins_fork29
   + 0 dataLatency_mux5_outs_ins_fork29 + 0 shiftReg_mux5_outs_ins_fork29
   - 7.32454e-05 bufPresent_mux6_outs_ins_fork27
   - 7.32454e-06 bufNumSlots_mux6_outs_ins_fork27
   + 0 dataLatency_mux6_outs_ins_fork27 + 0 shiftReg_mux6_outs_ins_fork27
   - 7.32454e-05 bufPresent_source0_outs_ctrl_constant6
   - 7.32454e-06 bufNumSlots_source0_outs_ctrl_constant6
   + 0 dataLatency_source0_outs_ctrl_constant6
   + 0 shiftReg_source0_outs_ctrl_constant6
   - 7.32454e-05 bufPresent_constant6_outs_rhs_mulf1
   - 7.32454e-06 bufNumSlots_constant6_outs_rhs_mulf1
   + 0 dataLatency_constant6_outs_rhs_mulf1
   + 0 shiftReg_constant6_outs_rhs_mulf1
   - 7.32454e-05 bufPresent_source1_outs_ctrl_constant7
   - 7.32454e-06 bufNumSlots_source1_outs_ctrl_constant7
   + 0 dataLatency_source1_outs_ctrl_constant7
   + 0 shiftReg_source1_outs_ctrl_constant7
   - 7.32454e-05 bufPresent_constant7_outs_rhs_cmpf0
   - 7.32454e-06 bufNumSlots_constant7_outs_rhs_cmpf0
   + 0 dataLatency_constant7_outs_rhs_cmpf0
   + 0 shiftReg_constant7_outs_rhs_cmpf0
   - 7.32454e-05 bufPresent_mulf0_result_rhs_addf0
   - 7.32454e-06 bufNumSlots_mulf0_result_rhs_addf0
   + 0 dataLatency_mulf0_result_rhs_addf0
   + 0 shiftReg_mulf0_result_rhs_addf0
   - 7.32454e-05 bufPresent_addf0_result_lhs_mulf1
   - 7.32454e-06 bufNumSlots_addf0_result_lhs_mulf1
   + 0 dataLatency_addf0_result_lhs_mulf1
   + 0 shiftReg_addf0_result_lhs_mulf1
   - 7.32454e-05 bufPresent_passer7_result_ins_1_mux3
   - 7.32454e-06 bufNumSlots_passer7_result_ins_1_mux3
   + 0 dataLatency_passer7_result_ins_1_mux3
   + 0 shiftReg_passer7_result_ins_1_mux3
   - 7.32454e-05 bufPresent_fork4_outs_0_data_passer7
   - 7.32454e-06 bufNumSlots_fork4_outs_0_data_passer7
   + 0 dataLatency_fork4_outs_0_data_passer7
   + 0 shiftReg_fork4_outs_0_data_passer7
   - 7.32454e-05 bufPresent_fork4_outs_1_lhs_subf0
   - 7.32454e-06 bufNumSlots_fork4_outs_1_lhs_subf0
   + 0 dataLatency_fork4_outs_1_lhs_subf0
   + 0 shiftReg_fork4_outs_1_lhs_subf0
   - 7.32454e-05 bufPresent_mulf1_result_ins_fork4
   - 7.32454e-06 bufNumSlots_mulf1_result_ins_fork4
   + 0 dataLatency_mulf1_result_ins_fork4
   + 0 shiftReg_mulf1_result_ins_fork4
   - 7.32454e-05 bufPresent_subf0_result_ins_absf0
   - 7.32454e-06 bufNumSlots_subf0_result_ins_absf0
   + 0 dataLatency_subf0_result_ins_absf0
   + 0 shiftReg_subf0_result_ins_absf0
   - 7.32454e-05 bufPresent_absf0_outs_lhs_cmpf0
   - 7.32454e-06 bufNumSlots_absf0_outs_lhs_cmpf0
   + 0 dataLatency_absf0_outs_lhs_cmpf0 + 0 shiftReg_absf0_outs_lhs_cmpf0
   - 7.32454e-05 bufPresent_cmpf0_result_ins_fork6
   - 7.32454e-06 bufNumSlots_cmpf0_result_ins_fork6
   + 0 dataLatency_cmpf0_result_ins_fork6
   + 0 shiftReg_cmpf0_result_ins_fork6
   - 7.32454e-05 bufPresent_fork6_outs_0_ins_not0
   - 7.32454e-06 bufNumSlots_fork6_outs_0_ins_not0
   + 0 dataLatency_fork6_outs_0_ins_not0 + 0 shiftReg_fork6_outs_0_ins_not0
   - 7.32454e-05 bufPresent_fork6_outs_1_lhs_andi0
   - 7.32454e-06 bufNumSlots_fork6_outs_1_lhs_andi0
   + 0 dataLatency_fork6_outs_1_lhs_andi0
   + 0 shiftReg_fork6_outs_1_lhs_andi0
   - 7.32454e-05 bufPresent_passer8_result_ins_spec_v2_repeating_init0
   - 7.32454e-06 bufNumSlots_passer8_result_ins_spec_v2_repeating_init0
   + 0 dataLatency_passer8_result_ins_spec_v2_repeating_init0
   + 0 shiftReg_passer8_result_ins_spec_v2_repeating_init0
   - 7.32454e-05 bufPresent_not0_outs_data_passer8
   - 7.32454e-06 bufNumSlots_not0_outs_data_passer8
   + 0 dataLatency_not0_outs_data_passer8
   + 0 shiftReg_not0_outs_data_passer8
   - 7.32454e-05 bufPresent_spec_v2_repeating_init0_outs_ins_fork2
   - 7.32454e-06 bufNumSlots_spec_v2_repeating_init0_outs_ins_fork2
   + 0 dataLatency_spec_v2_repeating_init0_outs_ins_fork2
   + 0 shiftReg_spec_v2_repeating_init0_outs_ins_fork2
   - 7.32454e-05 bufPresent_fork2_outs_0_ctrl_passer11
   - 7.32454e-06 bufNumSlots_fork2_outs_0_ctrl_passer11
   + 0 dataLatency_fork2_outs_0_ctrl_passer11
   + 0 shiftReg_fork2_outs_0_ctrl_passer11
   - 7.32454e-05 bufPresent_fork2_outs_1_ctrl_passer7
   - 7.32454e-06 bufNumSlots_fork2_outs_1_ctrl_passer7
   + 0 dataLatency_fork2_outs_1_ctrl_passer7
   + 0 shiftReg_fork2_outs_1_ctrl_passer7
   - 7.32454e-05 bufPresent_fork2_outs_2_ctrl_passer8
   - 7.32454e-06 bufNumSlots_fork2_outs_2_ctrl_passer8
   + 0 dataLatency_fork2_outs_2_ctrl_passer8
   + 0 shiftReg_fork2_outs_2_ctrl_passer8
   - 7.32454e-05 bufPresent_fork2_outs_3_ctrl_passer10
   - 7.32454e-06 bufNumSlots_fork2_outs_3_ctrl_passer10
   + 0 dataLatency_fork2_outs_3_ctrl_passer10
   + 0 shiftReg_fork2_outs_3_ctrl_passer10
   - 7.32454e-05 bufPresent_fork2_outs_4_ctrl_passer9
   - 7.32454e-06 bufNumSlots_fork2_outs_4_ctrl_passer9
   + 0 dataLatency_fork2_outs_4_ctrl_passer9
   + 0 shiftReg_fork2_outs_4_ctrl_passer9
   - 7.32454e-05 bufPresent_fork2_outs_5_rhs_andi0
   - 7.32454e-06 bufNumSlots_fork2_outs_5_rhs_andi0
   + 0 dataLatency_fork2_outs_5_rhs_andi0
   + 0 shiftReg_fork2_outs_5_rhs_andi0
   - 7.32454e-05 bufPresent_fork2_outs_6_ins_init4
   - 7.32454e-06 bufNumSlots_fork2_outs_6_ins_init4
   + 0 dataLatency_fork2_outs_6_ins_init4
   + 0 shiftReg_fork2_outs_6_ins_init4
   - 7.32454e-05 bufPresent_init4_outs_ins_fork3
   - 7.32454e-06 bufNumSlots_init4_outs_ins_fork3
   + 0 dataLatency_init4_outs_ins_fork3 + 0 shiftReg_init4_outs_ins_fork3
   - 7.32454e-05 bufPresent_fork3_outs_0_index_mux6
   - 7.32454e-06 bufNumSlots_fork3_outs_0_index_mux6
   + 0 dataLatency_fork3_outs_0_index_mux6
   + 0 shiftReg_fork3_outs_0_index_mux6
   - 7.32454e-05 bufPresent_fork3_outs_1_index_mux5
   - 7.32454e-06 bufNumSlots_fork3_outs_1_index_mux5
   + 0 dataLatency_fork3_outs_1_index_mux5
   + 0 shiftReg_fork3_outs_1_index_mux5
   - 7.32454e-05 bufPresent_fork3_outs_2_index_mux4
   - 7.32454e-06 bufNumSlots_fork3_outs_2_index_mux4
   + 0 dataLatency_fork3_outs_2_index_mux4
   + 0 shiftReg_fork3_outs_2_index_mux4
   - 7.32454e-05 bufPresent_fork3_outs_3_index_mux3
   - 7.32454e-06 bufNumSlots_fork3_outs_3_index_mux3
   + 0 dataLatency_fork3_outs_3_index_mux3
   + 0 shiftReg_fork3_outs_3_index_mux3
   - 7.32454e-05 bufPresent_andi0_result_ins_fork33
   - 7.32454e-06 bufNumSlots_andi0_result_ins_fork33
   + 0 dataLatency_andi0_result_ins_fork33
   + 0 shiftReg_andi0_result_ins_fork33
   - 7.32454e-05 bufPresent_fork33_outs_0_ctrl_passer3
   - 7.32454e-06 bufNumSlots_fork33_outs_0_ctrl_passer3
   + 0 dataLatency_fork33_outs_0_ctrl_passer3
   + 0 shiftReg_fork33_outs_0_ctrl_passer3
   - 7.32454e-05 bufPresent_fork33_outs_1_ctrl_passer18
   - 7.32454e-06 bufNumSlots_fork33_outs_1_ctrl_passer18
   + 0 dataLatency_fork33_outs_1_ctrl_passer18
   + 0 shiftReg_fork33_outs_1_ctrl_passer18
   - 7.32454e-05 bufPresent_fork33_outs_2_ctrl_passer17
   - 7.32454e-06 bufNumSlots_fork33_outs_2_ctrl_passer17
   + 0 dataLatency_fork33_outs_2_ctrl_passer17
   + 0 shiftReg_fork33_outs_2_ctrl_passer17
   - 7.32454e-05 bufPresent_fork33_outs_3_ctrl_passer16
   - 7.32454e-06 bufNumSlots_fork33_outs_3_ctrl_passer16
   + 0 dataLatency_fork33_outs_3_ctrl_passer16
   + 0 shiftReg_fork33_outs_3_ctrl_passer16
   - 7.32454e-05 bufPresent_fork33_outs_4_ctrl_passer15
   - 7.32454e-06 bufNumSlots_fork33_outs_4_ctrl_passer15
   + 0 dataLatency_fork33_outs_4_ctrl_passer15
   + 0 shiftReg_fork33_outs_4_ctrl_passer15
   - 7.32454e-05 bufPresent_fork33_outs_5_ctrl_passer14
   - 7.32454e-06 bufNumSlots_fork33_outs_5_ctrl_passer14
   + 0 dataLatency_fork33_outs_5_ctrl_passer14
   + 0 shiftReg_fork33_outs_5_ctrl_passer14
   - 7.32454e-05 bufPresent_fork33_outs_6_ctrl_passer13
   - 7.32454e-06 bufNumSlots_fork33_outs_6_ctrl_passer13
   + 0 dataLatency_fork33_outs_6_ctrl_passer13
   + 0 shiftReg_fork33_outs_6_ctrl_passer13
   - 7.32454e-05 bufPresent_fork33_outs_7_ctrl_passer12
   - 7.32454e-06 bufNumSlots_fork33_outs_7_ctrl_passer12
   + 0 dataLatency_fork33_outs_7_ctrl_passer12
   + 0 shiftReg_fork33_outs_7_ctrl_passer12
   - 7.32454e-05 bufPresent_passer9_result_ins_1_mux4
   - 7.32454e-06 bufNumSlots_passer9_result_ins_1_mux4
   + 0 dataLatency_passer9_result_ins_1_mux4
   + 0 shiftReg_passer9_result_ins_1_mux4
   - 7.32454e-05 bufPresent_fork26_outs_0_data_passer9
   - 7.32454e-06 bufNumSlots_fork26_outs_0_data_passer9
   + 0 dataLatency_fork26_outs_0_data_passer9
   + 0 shiftReg_fork26_outs_0_data_passer9
   - 7.32454e-05 bufPresent_fork26_outs_1_ins_extsi4
   - 7.32454e-06 bufNumSlots_fork26_outs_1_ins_extsi4
   + 0 dataLatency_fork26_outs_1_ins_extsi4
   + 0 shiftReg_fork26_outs_1_ins_extsi4
   - 7.32454e-05 bufPresent_passer3_result_data_cond_br10
   - 7.32454e-06 bufNumSlots_passer3_result_data_cond_br10
   + 0 dataLatency_passer3_result_data_cond_br10
   + 0 shiftReg_passer3_result_data_cond_br10
   - 7.32454e-05 bufPresent_passer10_result_ins_1_mux6
   - 7.32454e-06 bufNumSlots_passer10_result_ins_1_mux6
   + 0 dataLatency_passer10_result_ins_1_mux6
   + 0 shiftReg_passer10_result_ins_1_mux6
   - 7.32454e-05 bufPresent_fork27_outs_0_data_passer3
   - 7.32454e-06 bufNumSlots_fork27_outs_0_data_passer3
   + 0 dataLatency_fork27_outs_0_data_passer3
   + 0 shiftReg_fork27_outs_0_data_passer3
   - 7.32454e-05 bufPresent_fork27_outs_1_data_passer10
   - 7.32454e-06 bufNumSlots_fork27_outs_1_data_passer10
   + 0 dataLatency_fork27_outs_1_data_passer10
   + 0 shiftReg_fork27_outs_1_data_passer10
   - 7.32454e-05 bufPresent_fork28_outs_0_lhs_addf1
   - 7.32454e-06 bufNumSlots_fork28_outs_0_lhs_addf1
   + 0 dataLatency_fork28_outs_0_lhs_addf1
   + 0 shiftReg_fork28_outs_0_lhs_addf1
   - 7.32454e-05 bufPresent_fork28_outs_1_rhs_subf0
   - 7.32454e-06 bufNumSlots_fork28_outs_1_rhs_subf0
   + 0 dataLatency_fork28_outs_1_rhs_subf0
   + 0 shiftReg_fork28_outs_1_rhs_subf0
   - 7.32454e-05 bufPresent_fork28_outs_2_lhs_addf0
   - 7.32454e-06 bufNumSlots_fork28_outs_2_lhs_addf0
   + 0 dataLatency_fork28_outs_2_lhs_addf0
   + 0 shiftReg_fork28_outs_2_lhs_addf0
   - 7.32454e-05 bufPresent_fork28_outs_3_lhs_mulf0
   - 7.32454e-06 bufNumSlots_fork28_outs_3_lhs_mulf0
   + 0 dataLatency_fork28_outs_3_lhs_mulf0
   + 0 shiftReg_fork28_outs_3_lhs_mulf0
   - 7.32454e-05 bufPresent_passer11_result_ins_1_mux5
   - 7.32454e-06 bufNumSlots_passer11_result_ins_1_mux5
   + 0 dataLatency_passer11_result_ins_1_mux5
   + 0 shiftReg_passer11_result_ins_1_mux5
   - 7.32454e-05 bufPresent_fork29_outs_0_data_passer11
   - 7.32454e-06 bufNumSlots_fork29_outs_0_data_passer11
   + 0 dataLatency_fork29_outs_0_data_passer11
   + 0 shiftReg_fork29_outs_0_data_passer11
   - 7.32454e-05 bufPresent_fork29_outs_1_rhs_mulf0
   - 7.32454e-06 bufNumSlots_fork29_outs_1_rhs_mulf0
   + 0 dataLatency_fork29_outs_1_rhs_mulf0
   + 0 shiftReg_fork29_outs_1_rhs_mulf0
   - 7.32454e-05 bufPresent_extsi4_outs_lhs_addi0
   - 7.32454e-06 bufNumSlots_extsi4_outs_lhs_addi0
   + 0 dataLatency_extsi4_outs_lhs_addi0 + 0 shiftReg_extsi4_outs_lhs_addi0
   - 7.32454e-05 bufPresent_source2_outs_ctrl_constant8
   - 7.32454e-06 bufNumSlots_source2_outs_ctrl_constant8
   + 0 dataLatency_source2_outs_ctrl_constant8
   + 0 shiftReg_source2_outs_ctrl_constant8
   - 7.32454e-05 bufPresent_constant8_outs_ins_fork7
   - 7.32454e-06 bufNumSlots_constant8_outs_ins_fork7
   + 0 dataLatency_constant8_outs_ins_fork7
   + 0 shiftReg_constant8_outs_ins_fork7
   - 7.32454e-05 bufPresent_fork7_outs_0_lhs_divf0
   - 7.32454e-06 bufNumSlots_fork7_outs_0_lhs_divf0
   + 0 dataLatency_fork7_outs_0_lhs_divf0
   + 0 shiftReg_fork7_outs_0_lhs_divf0
   - 7.32454e-05 bufPresent_fork7_outs_1_rhs_addf1
   - 7.32454e-06 bufNumSlots_fork7_outs_1_rhs_addf1
   + 0 dataLatency_fork7_outs_1_rhs_addf1
   + 0 shiftReg_fork7_outs_1_rhs_addf1
   - 7.32454e-05 bufPresent_source3_outs_ctrl_constant1
   - 7.32454e-06 bufNumSlots_source3_outs_ctrl_constant1
   + 0 dataLatency_source3_outs_ctrl_constant1
   + 0 shiftReg_source3_outs_ctrl_constant1
   - 7.32454e-05 bufPresent_constant1_outs_ins_extsi5
   - 7.32454e-06 bufNumSlots_constant1_outs_ins_extsi5
   + 0 dataLatency_constant1_outs_ins_extsi5
   + 0 shiftReg_constant1_outs_ins_extsi5
   - 7.32454e-05 bufPresent_extsi5_outs_rhs_addi0
   - 7.32454e-06 bufNumSlots_extsi5_outs_rhs_addi0
   + 0 dataLatency_extsi5_outs_rhs_addi0 + 0 shiftReg_extsi5_outs_rhs_addi0
   - 7.32454e-05 bufPresent_source4_outs_ctrl_constant2
   - 7.32454e-06 bufNumSlots_source4_outs_ctrl_constant2
   + 0 dataLatency_source4_outs_ctrl_constant2
   + 0 shiftReg_source4_outs_ctrl_constant2
   - 7.32454e-05 bufPresent_constant2_outs_ins_extsi6
   - 7.32454e-06 bufNumSlots_constant2_outs_ins_extsi6
   + 0 dataLatency_constant2_outs_ins_extsi6
   + 0 shiftReg_constant2_outs_ins_extsi6
   - 7.32454e-05 bufPresent_extsi6_outs_rhs_cmpi0
   - 7.32454e-06 bufNumSlots_extsi6_outs_rhs_cmpi0
   + 0 dataLatency_extsi6_outs_rhs_cmpi0 + 0 shiftReg_extsi6_outs_rhs_cmpi0
   - 7.32454e-05 bufPresent_passer12_result_data_cond_br9
   - 7.32454e-06 bufNumSlots_passer12_result_data_cond_br9
   + 0 dataLatency_passer12_result_data_cond_br9
   + 0 shiftReg_passer12_result_data_cond_br9
   - 7.32454e-05 bufPresent_fork30_outs_0_data_passer12
   - 7.32454e-06 bufNumSlots_fork30_outs_0_data_passer12
   + 0 dataLatency_fork30_outs_0_data_passer12
   + 0 shiftReg_fork30_outs_0_data_passer12
   - 7.32454e-05 bufPresent_fork30_outs_1_rhs_divf0
   - 7.32454e-06 bufNumSlots_fork30_outs_1_rhs_divf0
   + 0 dataLatency_fork30_outs_1_rhs_divf0
   + 0 shiftReg_fork30_outs_1_rhs_divf0
   - 7.32454e-05 bufPresent_addf1_result_ins_fork30
   - 7.32454e-06 bufNumSlots_addf1_result_ins_fork30
   + 0 dataLatency_addf1_result_ins_fork30
   + 0 shiftReg_addf1_result_ins_fork30
   - 7.32454e-05 bufPresent_passer13_result_data_cond_br8
   - 7.32454e-06 bufNumSlots_passer13_result_data_cond_br8
   + 0 dataLatency_passer13_result_data_cond_br8
   + 0 shiftReg_passer13_result_data_cond_br8
   - 7.32454e-05 bufPresent_divf0_result_data_passer13
   - 7.32454e-06 bufNumSlots_divf0_result_data_passer13
   + 0 dataLatency_divf0_result_data_passer13
   + 0 shiftReg_divf0_result_data_passer13
   - 7.32454e-05 bufPresent_fork31_outs_0_ins_trunci0
   - 7.32454e-06 bufNumSlots_fork31_outs_0_ins_trunci0
   + 0 dataLatency_fork31_outs_0_ins_trunci0
   + 0 shiftReg_fork31_outs_0_ins_trunci0
   - 7.32454e-05 bufPresent_fork31_outs_1_lhs_cmpi0
   - 7.32454e-06 bufNumSlots_fork31_outs_1_lhs_cmpi0
   + 0 dataLatency_fork31_outs_1_lhs_cmpi0
   + 0 shiftReg_fork31_outs_1_lhs_cmpi0
   - 7.32454e-05 bufPresent_addi0_result_ins_fork31
   - 7.32454e-06 bufNumSlots_addi0_result_ins_fork31
   + 0 dataLatency_addi0_result_ins_fork31
   + 0 shiftReg_addi0_result_ins_fork31
   - 7.32454e-05 bufPresent_passer14_result_data_cond_br7
   - 7.32454e-06 bufNumSlots_passer14_result_data_cond_br7
   + 0 dataLatency_passer14_result_data_cond_br7
   + 0 shiftReg_passer14_result_data_cond_br7
   - 7.32454e-05 bufPresent_trunci0_outs_data_passer14
   - 7.32454e-06 bufNumSlots_trunci0_outs_data_passer14
   + 0 dataLatency_trunci0_outs_data_passer14
   + 0 shiftReg_trunci0_outs_data_passer14
   - 7.32454e-05 bufPresent_passer15_result_condition_cond_br7
   - 7.32454e-06 bufNumSlots_passer15_result_condition_cond_br7
   + 0 dataLatency_passer15_result_condition_cond_br7
   + 0 shiftReg_passer15_result_condition_cond_br7
   - 7.32454e-05 bufPresent_passer16_result_condition_cond_br8
   - 7.32454e-06 bufNumSlots_passer16_result_condition_cond_br8
   + 0 dataLatency_passer16_result_condition_cond_br8
   + 0 shiftReg_passer16_result_condition_cond_br8
   - 7.32454e-05 bufPresent_passer17_result_condition_cond_br9
   - 7.32454e-06 bufNumSlots_passer17_result_condition_cond_br9
   + 0 dataLatency_passer17_result_condition_cond_br9
   + 0 shiftReg_passer17_result_condition_cond_br9
   - 7.32454e-05 bufPresent_passer18_result_condition_cond_br10
   - 7.32454e-06 bufNumSlots_passer18_result_condition_cond_br10
   + 0 dataLatency_passer18_result_condition_cond_br10
   + 0 shiftReg_passer18_result_condition_cond_br10
   - 7.32454e-05 bufPresent_fork32_outs_0_data_passer15
   - 7.32454e-06 bufNumSlots_fork32_outs_0_data_passer15
   + 0 dataLatency_fork32_outs_0_data_passer15
   + 0 shiftReg_fork32_outs_0_data_passer15
   - 7.32454e-05 bufPresent_fork32_outs_1_data_passer16
   - 7.32454e-06 bufNumSlots_fork32_outs_1_data_passer16
   + 0 dataLatency_fork32_outs_1_data_passer16
   + 0 shiftReg_fork32_outs_1_data_passer16
   - 7.32454e-05 bufPresent_fork32_outs_2_data_passer17
   - 7.32454e-06 bufNumSlots_fork32_outs_2_data_passer17
   + 0 dataLatency_fork32_outs_2_data_passer17
   + 0 shiftReg_fork32_outs_2_data_passer17
   - 7.32454e-05 bufPresent_fork32_outs_3_data_passer18
   - 7.32454e-06 bufNumSlots_fork32_outs_3_data_passer18
   + 0 dataLatency_fork32_outs_3_data_passer18
   + 0 shiftReg_fork32_outs_3_data_passer18
   - 7.32454e-05 bufPresent_cmpi0_result_ins_fork32
   - 7.32454e-06 bufNumSlots_cmpi0_result_ins_fork32
   + 0 dataLatency_cmpi0_result_ins_fork32
   + 0 shiftReg_cmpi0_result_ins_fork32
   - 7.32454e-05 bufPresent_cond_br7_trueOut_ins_1_mux0
   - 7.32454e-06 bufNumSlots_cond_br7_trueOut_ins_1_mux0
   + 0 dataLatency_cond_br7_trueOut_ins_1_mux0
   + 0 shiftReg_cond_br7_trueOut_ins_1_mux0
   - 7.32454e-05 bufPresent_cond_br7_falseOut_ins_sink4
   - 7.32454e-06 bufNumSlots_cond_br7_falseOut_ins_sink4
   + 0 dataLatency_cond_br7_falseOut_ins_sink4
   + 0 shiftReg_cond_br7_falseOut_ins_sink4
   - 7.32454e-05 bufPresent_cond_br8_trueOut_ins_1_mux1
   - 7.32454e-06 bufNumSlots_cond_br8_trueOut_ins_1_mux1
   + 0 dataLatency_cond_br8_trueOut_ins_1_mux1
   + 0 shiftReg_cond_br8_trueOut_ins_1_mux1
   - 7.32454e-05 bufPresent_cond_br8_falseOut_ins_sink5
   - 7.32454e-06 bufNumSlots_cond_br8_falseOut_ins_sink5
   + 0 dataLatency_cond_br8_falseOut_ins_sink5
   + 0 shiftReg_cond_br8_falseOut_ins_sink5
   - 7.32454e-05 bufPresent_cond_br9_trueOut_ins_1_mux2
   - 7.32454e-06 bufNumSlots_cond_br9_trueOut_ins_1_mux2
   + 0 dataLatency_cond_br9_trueOut_ins_1_mux2
   + 0 shiftReg_cond_br9_trueOut_ins_1_mux2
   - 7.32454e-05 bufPresent_cond_br9_falseOut_ins_0_end0
   - 7.32454e-06 bufNumSlots_cond_br9_falseOut_ins_0_end0
   + 0 dataLatency_cond_br9_falseOut_ins_0_end0
   + 0 shiftReg_cond_br9_falseOut_ins_0_end0
   - 7.32454e-05 bufPresent_cond_br10_trueOut_ins_1_control_merge0
   - 7.32454e-06 bufNumSlots_cond_br10_trueOut_ins_1_control_merge0
   + 0 dataLatency_cond_br10_trueOut_ins_1_control_merge0
   + 0 shiftReg_cond_br10_trueOut_ins_1_control_merge0
   - 7.32454e-05 bufPresent_cond_br10_falseOut_ins_sink6
   - 7.32454e-06 bufNumSlots_cond_br10_falseOut_ins_sink6
   + 0 dataLatency_cond_br10_falseOut_ins_sink6
   + 0 shiftReg_cond_br10_falseOut_ins_sink6
   + 0.7324536457740871 cfdfc0_throughput
   + 0.2646456603344329 cfdfc1_throughput
Subject To
 custom_forceTransparent: dataBufPresent_golden_ratio_x0_ins_0_mux2 = 0
 custom_noBuffers: bufPresent_golden_ratio_x0_ins_0_mux2 = 0
 custom_noSlots: bufNumSlots_golden_ratio_x0_ins_0_mux2 = 0
 path_period: dataPathOut_golden_ratio_x0_ins_0_mux2 <= 10
 path_bufferedChannelIn: dataPathIn_golden_ratio_x0_ins_0_mux2 <= 10
 path_bufferedChannelOut: - dataPathOut_golden_ratio_x0_ins_0_mux2 <= 0
 path_unbufferedChannel: dataPathIn_golden_ratio_x0_ins_0_mux2
   - dataPathOut_golden_ratio_x0_ins_0_mux2
   - 100 dataBufPresent_golden_ratio_x0_ins_0_mux2 <= 0
 buffer_presence: - 100 bufPresent_golden_ratio_x0_ins_0_mux2
   + bufNumSlots_golden_ratio_x0_ins_0_mux2 <= 0
 data_Presence: dataBufPresent_golden_ratio_x0_ins_0_mux2
   - bufPresent_golden_ratio_x0_ins_0_mux2 <= 0
 elastic_slots: dataBufPresent_golden_ratio_x0_ins_0_mux2
   - bufNumSlots_golden_ratio_x0_ins_0_mux2 <= 0
 custom_forceTransparent: dataBufPresent_golden_ratio_x1_ins_0_mux1 = 0
 custom_noBuffers: bufPresent_golden_ratio_x1_ins_0_mux1 = 0
 custom_noSlots: bufNumSlots_golden_ratio_x1_ins_0_mux1 = 0
 path_period: dataPathOut_golden_ratio_x1_ins_0_mux1 <= 10
 path_bufferedChannelIn: dataPathIn_golden_ratio_x1_ins_0_mux1 <= 10
 path_bufferedChannelOut: - dataPathOut_golden_ratio_x1_ins_0_mux1 <= 0
 path_unbufferedChannel: dataPathIn_golden_ratio_x1_ins_0_mux1
   - dataPathOut_golden_ratio_x1_ins_0_mux1
   - 100 dataBufPresent_golden_ratio_x1_ins_0_mux1 <= 0
 buffer_presence: - 100 bufPresent_golden_ratio_x1_ins_0_mux1
   + bufNumSlots_golden_ratio_x1_ins_0_mux1 <= 0
 data_Presence: dataBufPresent_golden_ratio_x1_ins_0_mux1
   - bufPresent_golden_ratio_x1_ins_0_mux1 <= 0
 elastic_slots: dataBufPresent_golden_ratio_x1_ins_0_mux1
   - bufNumSlots_golden_ratio_x1_ins_0_mux1 <= 0
 custom_forceTransparent: dataBufPresent_golden_ratio_start_ins_fork0 = 0
 custom_noBuffers: bufPresent_golden_ratio_start_ins_fork0 = 0
 custom_noSlots: bufNumSlots_golden_ratio_start_ins_fork0 = 0
 path_period: dataPathOut_golden_ratio_start_ins_fork0 <= 10
 path_bufferedChannelIn: dataPathIn_golden_ratio_start_ins_fork0 <= 10
 path_bufferedChannelOut: - dataPathOut_golden_ratio_start_ins_fork0 <= 0
 path_unbufferedChannel: dataPathIn_golden_ratio_start_ins_fork0
   - dataPathOut_golden_ratio_start_ins_fork0
   - 100 dataBufPresent_golden_ratio_start_ins_fork0 <= 0
 buffer_presence: - 100 bufPresent_golden_ratio_start_ins_fork0
   + bufNumSlots_golden_ratio_start_ins_fork0 <= 0
 data_Presence: dataBufPresent_golden_ratio_start_ins_fork0
   - bufPresent_golden_ratio_start_ins_fork0 <= 0
 elastic_slots: dataBufPresent_golden_ratio_start_ins_fork0
   - bufNumSlots_golden_ratio_start_ins_fork0 <= 0
 path_period: dataPathOut_fork0_outs_0_ctrl_constant0 <= 10
 path_bufferedChannelIn: dataPathIn_fork0_outs_0_ctrl_constant0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork0_outs_0_ctrl_constant0 <= 0
 path_unbufferedChannel: dataPathIn_fork0_outs_0_ctrl_constant0
   - dataPathOut_fork0_outs_0_ctrl_constant0
   - 100 dataBufPresent_fork0_outs_0_ctrl_constant0 <= 0
 buffer_presence: - 100 bufPresent_fork0_outs_0_ctrl_constant0
   + bufNumSlots_fork0_outs_0_ctrl_constant0 <= 0
 data_Presence: dataBufPresent_fork0_outs_0_ctrl_constant0
   - bufPresent_fork0_outs_0_ctrl_constant0 <= 0
 elastic_slots: dataBufPresent_fork0_outs_0_ctrl_constant0
   - bufNumSlots_fork0_outs_0_ctrl_constant0 <= 0
 path_period: dataPathOut_fork0_outs_1_ins_1_end0 <= 10
 path_bufferedChannelIn: dataPathIn_fork0_outs_1_ins_1_end0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork0_outs_1_ins_1_end0 <= 0
 path_unbufferedChannel: dataPathIn_fork0_outs_1_ins_1_end0
   - dataPathOut_fork0_outs_1_ins_1_end0
   - 100 dataBufPresent_fork0_outs_1_ins_1_end0 <= 0
 buffer_presence: - 100 bufPresent_fork0_outs_1_ins_1_end0
   + bufNumSlots_fork0_outs_1_ins_1_end0 <= 0
 data_Presence: dataBufPresent_fork0_outs_1_ins_1_end0
   - bufPresent_fork0_outs_1_ins_1_end0 <= 0
 elastic_slots: dataBufPresent_fork0_outs_1_ins_1_end0
   - bufNumSlots_fork0_outs_1_ins_1_end0 <= 0
 path_period: dataPathOut_fork0_outs_2_ins_0_control_merge0 <= 10
 path_bufferedChannelIn: dataPathIn_fork0_outs_2_ins_0_control_merge0
   <= 10
 path_bufferedChannelOut: - dataPathOut_fork0_outs_2_ins_0_control_merge0
   <= 0
 path_unbufferedChannel: dataPathIn_fork0_outs_2_ins_0_control_merge0
   - dataPathOut_fork0_outs_2_ins_0_control_merge0
   - 100 dataBufPresent_fork0_outs_2_ins_0_control_merge0 <= 0
 buffer_presence: - 100 bufPresent_fork0_outs_2_ins_0_control_merge0
   + bufNumSlots_fork0_outs_2_ins_0_control_merge0 <= 0
 data_Presence: dataBufPresent_fork0_outs_2_ins_0_control_merge0
   - bufPresent_fork0_outs_2_ins_0_control_merge0 <= 0
 elastic_slots: dataBufPresent_fork0_outs_2_ins_0_control_merge0
   - bufNumSlots_fork0_outs_2_ins_0_control_merge0 <= 0
 path_period: dataPathOut_constant0_outs_ins_extsi3 <= 10
 path_bufferedChannelIn: dataPathIn_constant0_outs_ins_extsi3 <= 10
 path_bufferedChannelOut: - dataPathOut_constant0_outs_ins_extsi3 <= 0
 path_unbufferedChannel: dataPathIn_constant0_outs_ins_extsi3
   - dataPathOut_constant0_outs_ins_extsi3
   - 100 dataBufPresent_constant0_outs_ins_extsi3 <= 0
 buffer_presence: - 100 bufPresent_constant0_outs_ins_extsi3
   + bufNumSlots_constant0_outs_ins_extsi3 <= 0
 data_Presence: dataBufPresent_constant0_outs_ins_extsi3
   - bufPresent_constant0_outs_ins_extsi3 <= 0
 elastic_slots: dataBufPresent_constant0_outs_ins_extsi3
   - bufNumSlots_constant0_outs_ins_extsi3 <= 0
 path_period: dataPathOut_extsi3_outs_ins_0_mux0 <= 10
 path_bufferedChannelIn: dataPathIn_extsi3_outs_ins_0_mux0 <= 10
 path_bufferedChannelOut: - dataPathOut_extsi3_outs_ins_0_mux0 <= 0
 path_unbufferedChannel: dataPathIn_extsi3_outs_ins_0_mux0
   - dataPathOut_extsi3_outs_ins_0_mux0
   - 100 dataBufPresent_extsi3_outs_ins_0_mux0 <= 0
 buffer_presence: - 100 bufPresent_extsi3_outs_ins_0_mux0
   + bufNumSlots_extsi3_outs_ins_0_mux0 <= 0
 data_Presence: dataBufPresent_extsi3_outs_ins_0_mux0
   - bufPresent_extsi3_outs_ins_0_mux0 <= 0
 elastic_slots: dataBufPresent_extsi3_outs_ins_0_mux0
   - bufNumSlots_extsi3_outs_ins_0_mux0 <= 0
 path_period: dataPathOut_mux0_outs_ins_0_mux4 <= 10
 path_bufferedChannelIn: dataPathIn_mux0_outs_ins_0_mux4 <= 10
 path_bufferedChannelOut: - dataPathOut_mux0_outs_ins_0_mux4 <= 0
 path_unbufferedChannel: dataPathIn_mux0_outs_ins_0_mux4
   - dataPathOut_mux0_outs_ins_0_mux4
   - 100 dataBufPresent_mux0_outs_ins_0_mux4 <= 0
 buffer_presence: - 100 bufPresent_mux0_outs_ins_0_mux4
   + bufNumSlots_mux0_outs_ins_0_mux4 <= 0
 data_Presence: dataBufPresent_mux0_outs_ins_0_mux4
   - bufPresent_mux0_outs_ins_0_mux4 <= 0
 elastic_slots: dataBufPresent_mux0_outs_ins_0_mux4
   - bufNumSlots_mux0_outs_ins_0_mux4 <= 0
 path_period: dataPathOut_mux1_outs_ins_0_mux5 <= 10
 path_bufferedChannelIn: dataPathIn_mux1_outs_ins_0_mux5 <= 10
 path_bufferedChannelOut: - dataPathOut_mux1_outs_ins_0_mux5 <= 0
 path_unbufferedChannel: dataPathIn_mux1_outs_ins_0_mux5
   - dataPathOut_mux1_outs_ins_0_mux5
   - 100 dataBufPresent_mux1_outs_ins_0_mux5 <= 0
 buffer_presence: - 100 bufPresent_mux1_outs_ins_0_mux5
   + bufNumSlots_mux1_outs_ins_0_mux5 <= 0
 data_Presence: dataBufPresent_mux1_outs_ins_0_mux5
   - bufPresent_mux1_outs_ins_0_mux5 <= 0
 elastic_slots: dataBufPresent_mux1_outs_ins_0_mux5
   - bufNumSlots_mux1_outs_ins_0_mux5 <= 0
 path_period: dataPathOut_mux2_outs_ins_0_mux3 <= 10
 path_bufferedChannelIn: dataPathIn_mux2_outs_ins_0_mux3 <= 10
 path_bufferedChannelOut: - dataPathOut_mux2_outs_ins_0_mux3 <= 0
 path_unbufferedChannel: dataPathIn_mux2_outs_ins_0_mux3
   - dataPathOut_mux2_outs_ins_0_mux3
   - 100 dataBufPresent_mux2_outs_ins_0_mux3 <= 0
 buffer_presence: - 100 bufPresent_mux2_outs_ins_0_mux3
   + bufNumSlots_mux2_outs_ins_0_mux3 <= 0
 data_Presence: dataBufPresent_mux2_outs_ins_0_mux3
   - bufPresent_mux2_outs_ins_0_mux3 <= 0
 elastic_slots: dataBufPresent_mux2_outs_ins_0_mux3
   - bufNumSlots_mux2_outs_ins_0_mux3 <= 0
 path_period: dataPathOut_control_merge0_outs_ins_0_mux6 <= 10
 path_bufferedChannelIn: dataPathIn_control_merge0_outs_ins_0_mux6 <= 10
 path_bufferedChannelOut: - dataPathOut_control_merge0_outs_ins_0_mux6
   <= 0
 path_unbufferedChannel: dataPathIn_control_merge0_outs_ins_0_mux6
   - dataPathOut_control_merge0_outs_ins_0_mux6
   - 100 dataBufPresent_control_merge0_outs_ins_0_mux6 <= 0
 buffer_presence: - 100 bufPresent_control_merge0_outs_ins_0_mux6
   + bufNumSlots_control_merge0_outs_ins_0_mux6 <= 0
 data_Presence: dataBufPresent_control_merge0_outs_ins_0_mux6
   - bufPresent_control_merge0_outs_ins_0_mux6 <= 0
 elastic_slots: dataBufPresent_control_merge0_outs_ins_0_mux6
   - bufNumSlots_control_merge0_outs_ins_0_mux6 <= 0
 path_period: dataPathOut_control_merge0_index_ins_fork1 <= 10
 path_bufferedChannelIn: dataPathIn_control_merge0_index_ins_fork1 <= 10
 path_bufferedChannelOut: - dataPathOut_control_merge0_index_ins_fork1
   <= 0
 path_unbufferedChannel: dataPathIn_control_merge0_index_ins_fork1
   - dataPathOut_control_merge0_index_ins_fork1
   - 100 dataBufPresent_control_merge0_index_ins_fork1 <= 0
 buffer_presence: - 100 bufPresent_control_merge0_index_ins_fork1
   + bufNumSlots_control_merge0_index_ins_fork1 <= 0
 data_Presence: dataBufPresent_control_merge0_index_ins_fork1
   - bufPresent_control_merge0_index_ins_fork1 <= 0
 elastic_slots: dataBufPresent_control_merge0_index_ins_fork1
   - bufNumSlots_control_merge0_index_ins_fork1 <= 0
 path_period: dataPathOut_fork1_outs_0_index_mux0 <= 10
 path_bufferedChannelIn: dataPathIn_fork1_outs_0_index_mux0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork1_outs_0_index_mux0 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_0_index_mux0
   - dataPathOut_fork1_outs_0_index_mux0
   - 100 dataBufPresent_fork1_outs_0_index_mux0 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_0_index_mux0
   + bufNumSlots_fork1_outs_0_index_mux0 <= 0
 data_Presence: dataBufPresent_fork1_outs_0_index_mux0
   - bufPresent_fork1_outs_0_index_mux0 <= 0
 elastic_slots: dataBufPresent_fork1_outs_0_index_mux0
   - bufNumSlots_fork1_outs_0_index_mux0 <= 0
 path_period: dataPathOut_fork1_outs_1_index_mux1 <= 10
 path_bufferedChannelIn: dataPathIn_fork1_outs_1_index_mux1 <= 10
 path_bufferedChannelOut: - dataPathOut_fork1_outs_1_index_mux1 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_1_index_mux1
   - dataPathOut_fork1_outs_1_index_mux1
   - 100 dataBufPresent_fork1_outs_1_index_mux1 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_1_index_mux1
   + bufNumSlots_fork1_outs_1_index_mux1 <= 0
 data_Presence: dataBufPresent_fork1_outs_1_index_mux1
   - bufPresent_fork1_outs_1_index_mux1 <= 0
 elastic_slots: dataBufPresent_fork1_outs_1_index_mux1
   - bufNumSlots_fork1_outs_1_index_mux1 <= 0
 path_period: dataPathOut_fork1_outs_2_index_mux2 <= 10
 path_bufferedChannelIn: dataPathIn_fork1_outs_2_index_mux2 <= 10
 path_bufferedChannelOut: - dataPathOut_fork1_outs_2_index_mux2 <= 0
 path_unbufferedChannel: dataPathIn_fork1_outs_2_index_mux2
   - dataPathOut_fork1_outs_2_index_mux2
   - 100 dataBufPresent_fork1_outs_2_index_mux2 <= 0
 buffer_presence: - 100 bufPresent_fork1_outs_2_index_mux2
   + bufNumSlots_fork1_outs_2_index_mux2 <= 0
 data_Presence: dataBufPresent_fork1_outs_2_index_mux2
   - bufPresent_fork1_outs_2_index_mux2 <= 0
 elastic_slots: dataBufPresent_fork1_outs_2_index_mux2
   - bufNumSlots_fork1_outs_2_index_mux2 <= 0
 path_period: dataPathOut_mux3_outs_ins_fork28 <= 10
 path_bufferedChannelIn: dataPathIn_mux3_outs_ins_fork28 <= 10
 path_bufferedChannelOut: - dataPathOut_mux3_outs_ins_fork28 <= 0
 path_unbufferedChannel: dataPathIn_mux3_outs_ins_fork28
   - dataPathOut_mux3_outs_ins_fork28
   - 100 dataBufPresent_mux3_outs_ins_fork28 <= 0
 buffer_presence: - 100 bufPresent_mux3_outs_ins_fork28
   + bufNumSlots_mux3_outs_ins_fork28 <= 0
 data_Presence: dataBufPresent_mux3_outs_ins_fork28
   - bufPresent_mux3_outs_ins_fork28 <= 0
 elastic_slots: dataBufPresent_mux3_outs_ins_fork28
   - bufNumSlots_mux3_outs_ins_fork28 <= 0
 path_period: dataPathOut_mux4_outs_ins_fork26 <= 10
 path_bufferedChannelIn: dataPathIn_mux4_outs_ins_fork26 <= 10
 path_bufferedChannelOut: - dataPathOut_mux4_outs_ins_fork26 <= 0
 path_unbufferedChannel: dataPathIn_mux4_outs_ins_fork26
   - dataPathOut_mux4_outs_ins_fork26
   - 100 dataBufPresent_mux4_outs_ins_fork26 <= 0
 buffer_presence: - 100 bufPresent_mux4_outs_ins_fork26
   + bufNumSlots_mux4_outs_ins_fork26 <= 0
 data_Presence: dataBufPresent_mux4_outs_ins_fork26
   - bufPresent_mux4_outs_ins_fork26 <= 0
 elastic_slots: dataBufPresent_mux4_outs_ins_fork26
   - bufNumSlots_mux4_outs_ins_fork26 <= 0
 path_period: dataPathOut_mux5_outs_ins_fork29 <= 10
 path_bufferedChannelIn: dataPathIn_mux5_outs_ins_fork29 <= 10
 path_bufferedChannelOut: - dataPathOut_mux5_outs_ins_fork29 <= 0
 path_unbufferedChannel: dataPathIn_mux5_outs_ins_fork29
   - dataPathOut_mux5_outs_ins_fork29
   - 100 dataBufPresent_mux5_outs_ins_fork29 <= 0
 buffer_presence: - 100 bufPresent_mux5_outs_ins_fork29
   + bufNumSlots_mux5_outs_ins_fork29 <= 0
 data_Presence: dataBufPresent_mux5_outs_ins_fork29
   - bufPresent_mux5_outs_ins_fork29 <= 0
 elastic_slots: dataBufPresent_mux5_outs_ins_fork29
   - bufNumSlots_mux5_outs_ins_fork29 <= 0
 path_period: dataPathOut_mux6_outs_ins_fork27 <= 10
 path_bufferedChannelIn: dataPathIn_mux6_outs_ins_fork27 <= 10
 path_bufferedChannelOut: - dataPathOut_mux6_outs_ins_fork27 <= 0
 path_unbufferedChannel: dataPathIn_mux6_outs_ins_fork27
   - dataPathOut_mux6_outs_ins_fork27
   - 100 dataBufPresent_mux6_outs_ins_fork27 <= 0
 buffer_presence: - 100 bufPresent_mux6_outs_ins_fork27
   + bufNumSlots_mux6_outs_ins_fork27 <= 0
 data_Presence: dataBufPresent_mux6_outs_ins_fork27
   - bufPresent_mux6_outs_ins_fork27 <= 0
 elastic_slots: dataBufPresent_mux6_outs_ins_fork27
   - bufNumSlots_mux6_outs_ins_fork27 <= 0
 path_period: dataPathOut_source0_outs_ctrl_constant6 <= 10
 path_bufferedChannelIn: dataPathIn_source0_outs_ctrl_constant6 <= 10
 path_bufferedChannelOut: - dataPathOut_source0_outs_ctrl_constant6 <= 0
 path_unbufferedChannel: dataPathIn_source0_outs_ctrl_constant6
   - dataPathOut_source0_outs_ctrl_constant6
   - 100 dataBufPresent_source0_outs_ctrl_constant6 <= 0
 buffer_presence: - 100 bufPresent_source0_outs_ctrl_constant6
   + bufNumSlots_source0_outs_ctrl_constant6 <= 0
 data_Presence: dataBufPresent_source0_outs_ctrl_constant6
   - bufPresent_source0_outs_ctrl_constant6 <= 0
 elastic_slots: dataBufPresent_source0_outs_ctrl_constant6
   - bufNumSlots_source0_outs_ctrl_constant6 <= 0
 path_period: dataPathOut_constant6_outs_rhs_mulf1 <= 10
 path_bufferedChannelIn: dataPathIn_constant6_outs_rhs_mulf1 <= 10
 path_bufferedChannelOut: - dataPathOut_constant6_outs_rhs_mulf1 <= 0
 path_unbufferedChannel: dataPathIn_constant6_outs_rhs_mulf1
   - dataPathOut_constant6_outs_rhs_mulf1
   - 100 dataBufPresent_constant6_outs_rhs_mulf1 <= 0
 buffer_presence: - 100 bufPresent_constant6_outs_rhs_mulf1
   + bufNumSlots_constant6_outs_rhs_mulf1 <= 0
 data_Presence: dataBufPresent_constant6_outs_rhs_mulf1
   - bufPresent_constant6_outs_rhs_mulf1 <= 0
 elastic_slots: dataBufPresent_constant6_outs_rhs_mulf1
   - bufNumSlots_constant6_outs_rhs_mulf1 <= 0
 path_period: dataPathOut_source1_outs_ctrl_constant7 <= 10
 path_bufferedChannelIn: dataPathIn_source1_outs_ctrl_constant7 <= 10
 path_bufferedChannelOut: - dataPathOut_source1_outs_ctrl_constant7 <= 0
 path_unbufferedChannel: dataPathIn_source1_outs_ctrl_constant7
   - dataPathOut_source1_outs_ctrl_constant7
   - 100 dataBufPresent_source1_outs_ctrl_constant7 <= 0
 buffer_presence: - 100 bufPresent_source1_outs_ctrl_constant7
   + bufNumSlots_source1_outs_ctrl_constant7 <= 0
 data_Presence: dataBufPresent_source1_outs_ctrl_constant7
   - bufPresent_source1_outs_ctrl_constant7 <= 0
 elastic_slots: dataBufPresent_source1_outs_ctrl_constant7
   - bufNumSlots_source1_outs_ctrl_constant7 <= 0
 path_period: dataPathOut_constant7_outs_rhs_cmpf0 <= 10
 path_bufferedChannelIn: dataPathIn_constant7_outs_rhs_cmpf0 <= 10
 path_bufferedChannelOut: - dataPathOut_constant7_outs_rhs_cmpf0 <= 0
 path_unbufferedChannel: dataPathIn_constant7_outs_rhs_cmpf0
   - dataPathOut_constant7_outs_rhs_cmpf0
   - 100 dataBufPresent_constant7_outs_rhs_cmpf0 <= 0
 buffer_presence: - 100 bufPresent_constant7_outs_rhs_cmpf0
   + bufNumSlots_constant7_outs_rhs_cmpf0 <= 0
 data_Presence: dataBufPresent_constant7_outs_rhs_cmpf0
   - bufPresent_constant7_outs_rhs_cmpf0 <= 0
 elastic_slots: dataBufPresent_constant7_outs_rhs_cmpf0
   - bufNumSlots_constant7_outs_rhs_cmpf0 <= 0
 path_period: dataPathOut_mulf0_result_rhs_addf0 <= 10
 path_bufferedChannelIn: dataPathIn_mulf0_result_rhs_addf0 <= 10
 path_bufferedChannelOut: - dataPathOut_mulf0_result_rhs_addf0 <= 0
 path_unbufferedChannel: dataPathIn_mulf0_result_rhs_addf0
   - dataPathOut_mulf0_result_rhs_addf0
   - 100 dataBufPresent_mulf0_result_rhs_addf0 <= 0
 buffer_presence: - 100 bufPresent_mulf0_result_rhs_addf0
   + bufNumSlots_mulf0_result_rhs_addf0 <= 0
 data_Presence: dataBufPresent_mulf0_result_rhs_addf0
   - bufPresent_mulf0_result_rhs_addf0 <= 0
 elastic_slots: dataBufPresent_mulf0_result_rhs_addf0
   - bufNumSlots_mulf0_result_rhs_addf0 <= 0
 path_period: dataPathOut_addf0_result_lhs_mulf1 <= 10
 path_bufferedChannelIn: dataPathIn_addf0_result_lhs_mulf1 <= 10
 path_bufferedChannelOut: - dataPathOut_addf0_result_lhs_mulf1 <= 0
 path_unbufferedChannel: dataPathIn_addf0_result_lhs_mulf1
   - dataPathOut_addf0_result_lhs_mulf1
   - 100 dataBufPresent_addf0_result_lhs_mulf1 <= 0
 buffer_presence: - 100 bufPresent_addf0_result_lhs_mulf1
   + bufNumSlots_addf0_result_lhs_mulf1 <= 0
 data_Presence: dataBufPresent_addf0_result_lhs_mulf1
   - bufPresent_addf0_result_lhs_mulf1 <= 0
 elastic_slots: dataBufPresent_addf0_result_lhs_mulf1
   - bufNumSlots_addf0_result_lhs_mulf1 <= 0
 path_period: dataPathOut_passer7_result_ins_1_mux3 <= 10
 path_bufferedChannelIn: dataPathIn_passer7_result_ins_1_mux3 <= 10
 path_bufferedChannelOut: - dataPathOut_passer7_result_ins_1_mux3 <= 0
 path_unbufferedChannel: dataPathIn_passer7_result_ins_1_mux3
   - dataPathOut_passer7_result_ins_1_mux3
   - 100 dataBufPresent_passer7_result_ins_1_mux3 <= 0
 buffer_presence: - 100 bufPresent_passer7_result_ins_1_mux3
   + bufNumSlots_passer7_result_ins_1_mux3 <= 0
 data_Presence: dataBufPresent_passer7_result_ins_1_mux3
   - bufPresent_passer7_result_ins_1_mux3 <= 0
 elastic_slots: dataBufPresent_passer7_result_ins_1_mux3
   - bufNumSlots_passer7_result_ins_1_mux3 <= 0
 path_period: dataPathOut_fork4_outs_0_data_passer7 <= 10
 path_bufferedChannelIn: dataPathIn_fork4_outs_0_data_passer7 <= 10
 path_bufferedChannelOut: - dataPathOut_fork4_outs_0_data_passer7 <= 0
 path_unbufferedChannel: dataPathIn_fork4_outs_0_data_passer7
   - dataPathOut_fork4_outs_0_data_passer7
   - 100 dataBufPresent_fork4_outs_0_data_passer7 <= 0
 buffer_presence: - 100 bufPresent_fork4_outs_0_data_passer7
   + bufNumSlots_fork4_outs_0_data_passer7 <= 0
 data_Presence: dataBufPresent_fork4_outs_0_data_passer7
   - bufPresent_fork4_outs_0_data_passer7 <= 0
 elastic_slots: dataBufPresent_fork4_outs_0_data_passer7
   - bufNumSlots_fork4_outs_0_data_passer7 <= 0
 path_period: dataPathOut_fork4_outs_1_lhs_subf0 <= 10
 path_bufferedChannelIn: dataPathIn_fork4_outs_1_lhs_subf0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork4_outs_1_lhs_subf0 <= 0
 path_unbufferedChannel: dataPathIn_fork4_outs_1_lhs_subf0
   - dataPathOut_fork4_outs_1_lhs_subf0
   - 100 dataBufPresent_fork4_outs_1_lhs_subf0 <= 0
 buffer_presence: - 100 bufPresent_fork4_outs_1_lhs_subf0
   + bufNumSlots_fork4_outs_1_lhs_subf0 <= 0
 data_Presence: dataBufPresent_fork4_outs_1_lhs_subf0
   - bufPresent_fork4_outs_1_lhs_subf0 <= 0
 elastic_slots: dataBufPresent_fork4_outs_1_lhs_subf0
   - bufNumSlots_fork4_outs_1_lhs_subf0 <= 0
 path_period: dataPathOut_mulf1_result_ins_fork4 <= 10
 path_bufferedChannelIn: dataPathIn_mulf1_result_ins_fork4 <= 10
 path_bufferedChannelOut: - dataPathOut_mulf1_result_ins_fork4 <= 0
 path_unbufferedChannel: dataPathIn_mulf1_result_ins_fork4
   - dataPathOut_mulf1_result_ins_fork4
   - 100 dataBufPresent_mulf1_result_ins_fork4 <= 0
 buffer_presence: - 100 bufPresent_mulf1_result_ins_fork4
   + bufNumSlots_mulf1_result_ins_fork4 <= 0
 data_Presence: dataBufPresent_mulf1_result_ins_fork4
   - bufPresent_mulf1_result_ins_fork4 <= 0
 elastic_slots: dataBufPresent_mulf1_result_ins_fork4
   - bufNumSlots_mulf1_result_ins_fork4 <= 0
 path_period: dataPathOut_subf0_result_ins_absf0 <= 10
 path_bufferedChannelIn: dataPathIn_subf0_result_ins_absf0 <= 10
 path_bufferedChannelOut: - dataPathOut_subf0_result_ins_absf0 <= 0
 path_unbufferedChannel: dataPathIn_subf0_result_ins_absf0
   - dataPathOut_subf0_result_ins_absf0
   - 100 dataBufPresent_subf0_result_ins_absf0 <= 0
 buffer_presence: - 100 bufPresent_subf0_result_ins_absf0
   + bufNumSlots_subf0_result_ins_absf0 <= 0
 data_Presence: dataBufPresent_subf0_result_ins_absf0
   - bufPresent_subf0_result_ins_absf0 <= 0
 elastic_slots: dataBufPresent_subf0_result_ins_absf0
   - bufNumSlots_subf0_result_ins_absf0 <= 0
 path_period: dataPathOut_absf0_outs_lhs_cmpf0 <= 10
 path_bufferedChannelIn: dataPathIn_absf0_outs_lhs_cmpf0 <= 10
 path_bufferedChannelOut: - dataPathOut_absf0_outs_lhs_cmpf0 <= 0
 path_unbufferedChannel: dataPathIn_absf0_outs_lhs_cmpf0
   - dataPathOut_absf0_outs_lhs_cmpf0
   - 100 dataBufPresent_absf0_outs_lhs_cmpf0 <= 0
 buffer_presence: - 100 bufPresent_absf0_outs_lhs_cmpf0
   + bufNumSlots_absf0_outs_lhs_cmpf0 <= 0
 data_Presence: dataBufPresent_absf0_outs_lhs_cmpf0
   - bufPresent_absf0_outs_lhs_cmpf0 <= 0
 elastic_slots: dataBufPresent_absf0_outs_lhs_cmpf0
   - bufNumSlots_absf0_outs_lhs_cmpf0 <= 0
 path_period: dataPathOut_cmpf0_result_ins_fork6 <= 10
 path_bufferedChannelIn: dataPathIn_cmpf0_result_ins_fork6 <= 10
 path_bufferedChannelOut: - dataPathOut_cmpf0_result_ins_fork6 <= 0
 path_unbufferedChannel: dataPathIn_cmpf0_result_ins_fork6
   - dataPathOut_cmpf0_result_ins_fork6
   - 100 dataBufPresent_cmpf0_result_ins_fork6 <= 0
 buffer_presence: - 100 bufPresent_cmpf0_result_ins_fork6
   + bufNumSlots_cmpf0_result_ins_fork6 <= 0
 data_Presence: dataBufPresent_cmpf0_result_ins_fork6
   - bufPresent_cmpf0_result_ins_fork6 <= 0
 elastic_slots: dataBufPresent_cmpf0_result_ins_fork6
   - bufNumSlots_cmpf0_result_ins_fork6 <= 0
 path_period: dataPathOut_fork6_outs_0_ins_not0 <= 10
 path_bufferedChannelIn: dataPathIn_fork6_outs_0_ins_not0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork6_outs_0_ins_not0 <= 0
 path_unbufferedChannel: dataPathIn_fork6_outs_0_ins_not0
   - dataPathOut_fork6_outs_0_ins_not0
   - 100 dataBufPresent_fork6_outs_0_ins_not0 <= 0
 buffer_presence: - 100 bufPresent_fork6_outs_0_ins_not0
   + bufNumSlots_fork6_outs_0_ins_not0 <= 0
 data_Presence: dataBufPresent_fork6_outs_0_ins_not0
   - bufPresent_fork6_outs_0_ins_not0 <= 0
 elastic_slots: dataBufPresent_fork6_outs_0_ins_not0
   - bufNumSlots_fork6_outs_0_ins_not0 <= 0
 path_period: dataPathOut_fork6_outs_1_lhs_andi0 <= 10
 path_bufferedChannelIn: dataPathIn_fork6_outs_1_lhs_andi0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork6_outs_1_lhs_andi0 <= 0
 path_unbufferedChannel: dataPathIn_fork6_outs_1_lhs_andi0
   - dataPathOut_fork6_outs_1_lhs_andi0
   - 100 dataBufPresent_fork6_outs_1_lhs_andi0 <= 0
 buffer_presence: - 100 bufPresent_fork6_outs_1_lhs_andi0
   + bufNumSlots_fork6_outs_1_lhs_andi0 <= 0
 data_Presence: dataBufPresent_fork6_outs_1_lhs_andi0
   - bufPresent_fork6_outs_1_lhs_andi0 <= 0
 elastic_slots: dataBufPresent_fork6_outs_1_lhs_andi0
   - bufNumSlots_fork6_outs_1_lhs_andi0 <= 0
 path_period: dataPathOut_passer8_result_ins_spec_v2_repeating_init0 <= 10
 path_bufferedChannelIn:
   dataPathIn_passer8_result_ins_spec_v2_repeating_init0 <= 10
 path_bufferedChannelOut:
   - dataPathOut_passer8_result_ins_spec_v2_repeating_init0 <= 0
 path_unbufferedChannel:
   dataPathIn_passer8_result_ins_spec_v2_repeating_init0
   - dataPathOut_passer8_result_ins_spec_v2_repeating_init0
   - 100 dataBufPresent_passer8_result_ins_spec_v2_repeating_init0 <= 0
 buffer_presence:
   - 100 bufPresent_passer8_result_ins_spec_v2_repeating_init0
   + bufNumSlots_passer8_result_ins_spec_v2_repeating_init0 <= 0
 data_Presence: dataBufPresent_passer8_result_ins_spec_v2_repeating_init0
   - bufPresent_passer8_result_ins_spec_v2_repeating_init0 <= 0
 elastic_slots: dataBufPresent_passer8_result_ins_spec_v2_repeating_init0
   - bufNumSlots_passer8_result_ins_spec_v2_repeating_init0 <= 0
 path_period: dataPathOut_not0_outs_data_passer8 <= 10
 path_bufferedChannelIn: dataPathIn_not0_outs_data_passer8 <= 10
 path_bufferedChannelOut: - dataPathOut_not0_outs_data_passer8 <= 0
 path_unbufferedChannel: dataPathIn_not0_outs_data_passer8
   - dataPathOut_not0_outs_data_passer8
   - 100 dataBufPresent_not0_outs_data_passer8 <= 0
 buffer_presence: - 100 bufPresent_not0_outs_data_passer8
   + bufNumSlots_not0_outs_data_passer8 <= 0
 data_Presence: dataBufPresent_not0_outs_data_passer8
   - bufPresent_not0_outs_data_passer8 <= 0
 elastic_slots: dataBufPresent_not0_outs_data_passer8
   - bufNumSlots_not0_outs_data_passer8 <= 0
 custom_minSlots: bufNumSlots_spec_v2_repeating_init0_outs_ins_fork2 >= 1
 custom_forceBuffers: bufPresent_spec_v2_repeating_init0_outs_ins_fork2
   = 1
 path_period: dataPathOut_spec_v2_repeating_init0_outs_ins_fork2 <= 10
 path_bufferedChannelIn: dataPathIn_spec_v2_repeating_init0_outs_ins_fork2
   <= 10
 path_bufferedChannelOut:
   - dataPathOut_spec_v2_repeating_init0_outs_ins_fork2 <= 0
 path_unbufferedChannel: dataPathIn_spec_v2_repeating_init0_outs_ins_fork2
   - dataPathOut_spec_v2_repeating_init0_outs_ins_fork2
   - 100 dataBufPresent_spec_v2_repeating_init0_outs_ins_fork2 <= 0
 buffer_presence: - 100 bufPresent_spec_v2_repeating_init0_outs_ins_fork2
   + bufNumSlots_spec_v2_repeating_init0_outs_ins_fork2 <= 0
 data_Presence: dataBufPresent_spec_v2_repeating_init0_outs_ins_fork2
   - bufPresent_spec_v2_repeating_init0_outs_ins_fork2 <= 0
 elastic_slots: dataBufPresent_spec_v2_repeating_init0_outs_ins_fork2
   - bufNumSlots_spec_v2_repeating_init0_outs_ins_fork2 <= 0
 path_period: dataPathOut_fork2_outs_0_ctrl_passer11 <= 10
 path_bufferedChannelIn: dataPathIn_fork2_outs_0_ctrl_passer11 <= 10
 path_bufferedChannelOut: - dataPathOut_fork2_outs_0_ctrl_passer11 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_0_ctrl_passer11
   - dataPathOut_fork2_outs_0_ctrl_passer11
   - 100 dataBufPresent_fork2_outs_0_ctrl_passer11 <= 0
 buffer_presence: - 100 bufPresent_fork2_outs_0_ctrl_passer11
   + bufNumSlots_fork2_outs_0_ctrl_passer11 <= 0
 data_Presence: dataBufPresent_fork2_outs_0_ctrl_passer11
   - bufPresent_fork2_outs_0_ctrl_passer11 <= 0
 elastic_slots: dataBufPresent_fork2_outs_0_ctrl_passer11
   - bufNumSlots_fork2_outs_0_ctrl_passer11 <= 0
 path_period: dataPathOut_fork2_outs_1_ctrl_passer7 <= 10
 path_bufferedChannelIn: dataPathIn_fork2_outs_1_ctrl_passer7 <= 10
 path_bufferedChannelOut: - dataPathOut_fork2_outs_1_ctrl_passer7 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_1_ctrl_passer7
   - dataPathOut_fork2_outs_1_ctrl_passer7
   - 100 dataBufPresent_fork2_outs_1_ctrl_passer7 <= 0
 buffer_presence: - 100 bufPresent_fork2_outs_1_ctrl_passer7
   + bufNumSlots_fork2_outs_1_ctrl_passer7 <= 0
 data_Presence: dataBufPresent_fork2_outs_1_ctrl_passer7
   - bufPresent_fork2_outs_1_ctrl_passer7 <= 0
 elastic_slots: dataBufPresent_fork2_outs_1_ctrl_passer7
   - bufNumSlots_fork2_outs_1_ctrl_passer7 <= 0
 path_period: dataPathOut_fork2_outs_2_ctrl_passer8 <= 10
 path_bufferedChannelIn: dataPathIn_fork2_outs_2_ctrl_passer8 <= 10
 path_bufferedChannelOut: - dataPathOut_fork2_outs_2_ctrl_passer8 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_2_ctrl_passer8
   - dataPathOut_fork2_outs_2_ctrl_passer8
   - 100 dataBufPresent_fork2_outs_2_ctrl_passer8 <= 0
 buffer_presence: - 100 bufPresent_fork2_outs_2_ctrl_passer8
   + bufNumSlots_fork2_outs_2_ctrl_passer8 <= 0
 data_Presence: dataBufPresent_fork2_outs_2_ctrl_passer8
   - bufPresent_fork2_outs_2_ctrl_passer8 <= 0
 elastic_slots: dataBufPresent_fork2_outs_2_ctrl_passer8
   - bufNumSlots_fork2_outs_2_ctrl_passer8 <= 0
 path_period: dataPathOut_fork2_outs_3_ctrl_passer10 <= 10
 path_bufferedChannelIn: dataPathIn_fork2_outs_3_ctrl_passer10 <= 10
 path_bufferedChannelOut: - dataPathOut_fork2_outs_3_ctrl_passer10 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_3_ctrl_passer10
   - dataPathOut_fork2_outs_3_ctrl_passer10
   - 100 dataBufPresent_fork2_outs_3_ctrl_passer10 <= 0
 buffer_presence: - 100 bufPresent_fork2_outs_3_ctrl_passer10
   + bufNumSlots_fork2_outs_3_ctrl_passer10 <= 0
 data_Presence: dataBufPresent_fork2_outs_3_ctrl_passer10
   - bufPresent_fork2_outs_3_ctrl_passer10 <= 0
 elastic_slots: dataBufPresent_fork2_outs_3_ctrl_passer10
   - bufNumSlots_fork2_outs_3_ctrl_passer10 <= 0
 path_period: dataPathOut_fork2_outs_4_ctrl_passer9 <= 10
 path_bufferedChannelIn: dataPathIn_fork2_outs_4_ctrl_passer9 <= 10
 path_bufferedChannelOut: - dataPathOut_fork2_outs_4_ctrl_passer9 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_4_ctrl_passer9
   - dataPathOut_fork2_outs_4_ctrl_passer9
   - 100 dataBufPresent_fork2_outs_4_ctrl_passer9 <= 0
 buffer_presence: - 100 bufPresent_fork2_outs_4_ctrl_passer9
   + bufNumSlots_fork2_outs_4_ctrl_passer9 <= 0
 data_Presence: dataBufPresent_fork2_outs_4_ctrl_passer9
   - bufPresent_fork2_outs_4_ctrl_passer9 <= 0
 elastic_slots: dataBufPresent_fork2_outs_4_ctrl_passer9
   - bufNumSlots_fork2_outs_4_ctrl_passer9 <= 0
 path_period: dataPathOut_fork2_outs_5_rhs_andi0 <= 10
 path_bufferedChannelIn: dataPathIn_fork2_outs_5_rhs_andi0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork2_outs_5_rhs_andi0 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_5_rhs_andi0
   - dataPathOut_fork2_outs_5_rhs_andi0
   - 100 dataBufPresent_fork2_outs_5_rhs_andi0 <= 0
 buffer_presence: - 100 bufPresent_fork2_outs_5_rhs_andi0
   + bufNumSlots_fork2_outs_5_rhs_andi0 <= 0
 data_Presence: dataBufPresent_fork2_outs_5_rhs_andi0
   - bufPresent_fork2_outs_5_rhs_andi0 <= 0
 elastic_slots: dataBufPresent_fork2_outs_5_rhs_andi0
   - bufNumSlots_fork2_outs_5_rhs_andi0 <= 0
 custom_minSlots: bufNumSlots_fork2_outs_6_ins_init4 >= 1
 custom_forceBuffers: bufPresent_fork2_outs_6_ins_init4 = 1
 path_period: dataPathOut_fork2_outs_6_ins_init4 <= 10
 path_bufferedChannelIn: dataPathIn_fork2_outs_6_ins_init4 <= 10
 path_bufferedChannelOut: - dataPathOut_fork2_outs_6_ins_init4 <= 0
 path_unbufferedChannel: dataPathIn_fork2_outs_6_ins_init4
   - dataPathOut_fork2_outs_6_ins_init4
   - 100 dataBufPresent_fork2_outs_6_ins_init4 <= 0
 buffer_presence: - 100 bufPresent_fork2_outs_6_ins_init4
   + bufNumSlots_fork2_outs_6_ins_init4 <= 0
 data_Presence: dataBufPresent_fork2_outs_6_ins_init4
   - bufPresent_fork2_outs_6_ins_init4 <= 0
 elastic_slots: dataBufPresent_fork2_outs_6_ins_init4
   - bufNumSlots_fork2_outs_6_ins_init4 <= 0
 path_period: dataPathOut_init4_outs_ins_fork3 <= 10
 path_bufferedChannelIn: dataPathIn_init4_outs_ins_fork3 <= 10
 path_bufferedChannelOut: - dataPathOut_init4_outs_ins_fork3 <= 0
 path_unbufferedChannel: dataPathIn_init4_outs_ins_fork3
   - dataPathOut_init4_outs_ins_fork3
   - 100 dataBufPresent_init4_outs_ins_fork3 <= 0
 buffer_presence: - 100 bufPresent_init4_outs_ins_fork3
   + bufNumSlots_init4_outs_ins_fork3 <= 0
 data_Presence: dataBufPresent_init4_outs_ins_fork3
   - bufPresent_init4_outs_ins_fork3 <= 0
 elastic_slots: dataBufPresent_init4_outs_ins_fork3
   - bufNumSlots_init4_outs_ins_fork3 <= 0
 path_period: dataPathOut_fork3_outs_0_index_mux6 <= 10
 path_bufferedChannelIn: dataPathIn_fork3_outs_0_index_mux6 <= 10
 path_bufferedChannelOut: - dataPathOut_fork3_outs_0_index_mux6 <= 0
 path_unbufferedChannel: dataPathIn_fork3_outs_0_index_mux6
   - dataPathOut_fork3_outs_0_index_mux6
   - 100 dataBufPresent_fork3_outs_0_index_mux6 <= 0
 buffer_presence: - 100 bufPresent_fork3_outs_0_index_mux6
   + bufNumSlots_fork3_outs_0_index_mux6 <= 0
 data_Presence: dataBufPresent_fork3_outs_0_index_mux6
   - bufPresent_fork3_outs_0_index_mux6 <= 0
 elastic_slots: dataBufPresent_fork3_outs_0_index_mux6
   - bufNumSlots_fork3_outs_0_index_mux6 <= 0
 path_period: dataPathOut_fork3_outs_1_index_mux5 <= 10
 path_bufferedChannelIn: dataPathIn_fork3_outs_1_index_mux5 <= 10
 path_bufferedChannelOut: - dataPathOut_fork3_outs_1_index_mux5 <= 0
 path_unbufferedChannel: dataPathIn_fork3_outs_1_index_mux5
   - dataPathOut_fork3_outs_1_index_mux5
   - 100 dataBufPresent_fork3_outs_1_index_mux5 <= 0
 buffer_presence: - 100 bufPresent_fork3_outs_1_index_mux5
   + bufNumSlots_fork3_outs_1_index_mux5 <= 0
 data_Presence: dataBufPresent_fork3_outs_1_index_mux5
   - bufPresent_fork3_outs_1_index_mux5 <= 0
 elastic_slots: dataBufPresent_fork3_outs_1_index_mux5
   - bufNumSlots_fork3_outs_1_index_mux5 <= 0
 path_period: dataPathOut_fork3_outs_2_index_mux4 <= 10
 path_bufferedChannelIn: dataPathIn_fork3_outs_2_index_mux4 <= 10
 path_bufferedChannelOut: - dataPathOut_fork3_outs_2_index_mux4 <= 0
 path_unbufferedChannel: dataPathIn_fork3_outs_2_index_mux4
   - dataPathOut_fork3_outs_2_index_mux4
   - 100 dataBufPresent_fork3_outs_2_index_mux4 <= 0
 buffer_presence: - 100 bufPresent_fork3_outs_2_index_mux4
   + bufNumSlots_fork3_outs_2_index_mux4 <= 0
 data_Presence: dataBufPresent_fork3_outs_2_index_mux4
   - bufPresent_fork3_outs_2_index_mux4 <= 0
 elastic_slots: dataBufPresent_fork3_outs_2_index_mux4
   - bufNumSlots_fork3_outs_2_index_mux4 <= 0
 path_period: dataPathOut_fork3_outs_3_index_mux3 <= 10
 path_bufferedChannelIn: dataPathIn_fork3_outs_3_index_mux3 <= 10
 path_bufferedChannelOut: - dataPathOut_fork3_outs_3_index_mux3 <= 0
 path_unbufferedChannel: dataPathIn_fork3_outs_3_index_mux3
   - dataPathOut_fork3_outs_3_index_mux3
   - 100 dataBufPresent_fork3_outs_3_index_mux3 <= 0
 buffer_presence: - 100 bufPresent_fork3_outs_3_index_mux3
   + bufNumSlots_fork3_outs_3_index_mux3 <= 0
 data_Presence: dataBufPresent_fork3_outs_3_index_mux3
   - bufPresent_fork3_outs_3_index_mux3 <= 0
 elastic_slots: dataBufPresent_fork3_outs_3_index_mux3
   - bufNumSlots_fork3_outs_3_index_mux3 <= 0
 path_period: dataPathOut_andi0_result_ins_fork33 <= 10
 path_bufferedChannelIn: dataPathIn_andi0_result_ins_fork33 <= 10
 path_bufferedChannelOut: - dataPathOut_andi0_result_ins_fork33 <= 0
 path_unbufferedChannel: dataPathIn_andi0_result_ins_fork33
   - dataPathOut_andi0_result_ins_fork33
   - 100 dataBufPresent_andi0_result_ins_fork33 <= 0
 buffer_presence: - 100 bufPresent_andi0_result_ins_fork33
   + bufNumSlots_andi0_result_ins_fork33 <= 0
 data_Presence: dataBufPresent_andi0_result_ins_fork33
   - bufPresent_andi0_result_ins_fork33 <= 0
 elastic_slots: dataBufPresent_andi0_result_ins_fork33
   - bufNumSlots_andi0_result_ins_fork33 <= 0
 path_period: dataPathOut_fork33_outs_0_ctrl_passer3 <= 10
 path_bufferedChannelIn: dataPathIn_fork33_outs_0_ctrl_passer3 <= 10
 path_bufferedChannelOut: - dataPathOut_fork33_outs_0_ctrl_passer3 <= 0
 path_unbufferedChannel: dataPathIn_fork33_outs_0_ctrl_passer3
   - dataPathOut_fork33_outs_0_ctrl_passer3
   - 100 dataBufPresent_fork33_outs_0_ctrl_passer3 <= 0
 buffer_presence: - 100 bufPresent_fork33_outs_0_ctrl_passer3
   + bufNumSlots_fork33_outs_0_ctrl_passer3 <= 0
 data_Presence: dataBufPresent_fork33_outs_0_ctrl_passer3
   - bufPresent_fork33_outs_0_ctrl_passer3 <= 0
 elastic_slots: dataBufPresent_fork33_outs_0_ctrl_passer3
   - bufNumSlots_fork33_outs_0_ctrl_passer3 <= 0
 path_period: dataPathOut_fork33_outs_1_ctrl_passer18 <= 10
 path_bufferedChannelIn: dataPathIn_fork33_outs_1_ctrl_passer18 <= 10
 path_bufferedChannelOut: - dataPathOut_fork33_outs_1_ctrl_passer18 <= 0
 path_unbufferedChannel: dataPathIn_fork33_outs_1_ctrl_passer18
   - dataPathOut_fork33_outs_1_ctrl_passer18
   - 100 dataBufPresent_fork33_outs_1_ctrl_passer18 <= 0
 buffer_presence: - 100 bufPresent_fork33_outs_1_ctrl_passer18
   + bufNumSlots_fork33_outs_1_ctrl_passer18 <= 0
 data_Presence: dataBufPresent_fork33_outs_1_ctrl_passer18
   - bufPresent_fork33_outs_1_ctrl_passer18 <= 0
 elastic_slots: dataBufPresent_fork33_outs_1_ctrl_passer18
   - bufNumSlots_fork33_outs_1_ctrl_passer18 <= 0
 path_period: dataPathOut_fork33_outs_2_ctrl_passer17 <= 10
 path_bufferedChannelIn: dataPathIn_fork33_outs_2_ctrl_passer17 <= 10
 path_bufferedChannelOut: - dataPathOut_fork33_outs_2_ctrl_passer17 <= 0
 path_unbufferedChannel: dataPathIn_fork33_outs_2_ctrl_passer17
   - dataPathOut_fork33_outs_2_ctrl_passer17
   - 100 dataBufPresent_fork33_outs_2_ctrl_passer17 <= 0
 buffer_presence: - 100 bufPresent_fork33_outs_2_ctrl_passer17
   + bufNumSlots_fork33_outs_2_ctrl_passer17 <= 0
 data_Presence: dataBufPresent_fork33_outs_2_ctrl_passer17
   - bufPresent_fork33_outs_2_ctrl_passer17 <= 0
 elastic_slots: dataBufPresent_fork33_outs_2_ctrl_passer17
   - bufNumSlots_fork33_outs_2_ctrl_passer17 <= 0
 path_period: dataPathOut_fork33_outs_3_ctrl_passer16 <= 10
 path_bufferedChannelIn: dataPathIn_fork33_outs_3_ctrl_passer16 <= 10
 path_bufferedChannelOut: - dataPathOut_fork33_outs_3_ctrl_passer16 <= 0
 path_unbufferedChannel: dataPathIn_fork33_outs_3_ctrl_passer16
   - dataPathOut_fork33_outs_3_ctrl_passer16
   - 100 dataBufPresent_fork33_outs_3_ctrl_passer16 <= 0
 buffer_presence: - 100 bufPresent_fork33_outs_3_ctrl_passer16
   + bufNumSlots_fork33_outs_3_ctrl_passer16 <= 0
 data_Presence: dataBufPresent_fork33_outs_3_ctrl_passer16
   - bufPresent_fork33_outs_3_ctrl_passer16 <= 0
 elastic_slots: dataBufPresent_fork33_outs_3_ctrl_passer16
   - bufNumSlots_fork33_outs_3_ctrl_passer16 <= 0
 path_period: dataPathOut_fork33_outs_4_ctrl_passer15 <= 10
 path_bufferedChannelIn: dataPathIn_fork33_outs_4_ctrl_passer15 <= 10
 path_bufferedChannelOut: - dataPathOut_fork33_outs_4_ctrl_passer15 <= 0
 path_unbufferedChannel: dataPathIn_fork33_outs_4_ctrl_passer15
   - dataPathOut_fork33_outs_4_ctrl_passer15
   - 100 dataBufPresent_fork33_outs_4_ctrl_passer15 <= 0
 buffer_presence: - 100 bufPresent_fork33_outs_4_ctrl_passer15
   + bufNumSlots_fork33_outs_4_ctrl_passer15 <= 0
 data_Presence: dataBufPresent_fork33_outs_4_ctrl_passer15
   - bufPresent_fork33_outs_4_ctrl_passer15 <= 0
 elastic_slots: dataBufPresent_fork33_outs_4_ctrl_passer15
   - bufNumSlots_fork33_outs_4_ctrl_passer15 <= 0
 path_period: dataPathOut_fork33_outs_5_ctrl_passer14 <= 10
 path_bufferedChannelIn: dataPathIn_fork33_outs_5_ctrl_passer14 <= 10
 path_bufferedChannelOut: - dataPathOut_fork33_outs_5_ctrl_passer14 <= 0
 path_unbufferedChannel: dataPathIn_fork33_outs_5_ctrl_passer14
   - dataPathOut_fork33_outs_5_ctrl_passer14
   - 100 dataBufPresent_fork33_outs_5_ctrl_passer14 <= 0
 buffer_presence: - 100 bufPresent_fork33_outs_5_ctrl_passer14
   + bufNumSlots_fork33_outs_5_ctrl_passer14 <= 0
 data_Presence: dataBufPresent_fork33_outs_5_ctrl_passer14
   - bufPresent_fork33_outs_5_ctrl_passer14 <= 0
 elastic_slots: dataBufPresent_fork33_outs_5_ctrl_passer14
   - bufNumSlots_fork33_outs_5_ctrl_passer14 <= 0
 path_period: dataPathOut_fork33_outs_6_ctrl_passer13 <= 10
 path_bufferedChannelIn: dataPathIn_fork33_outs_6_ctrl_passer13 <= 10
 path_bufferedChannelOut: - dataPathOut_fork33_outs_6_ctrl_passer13 <= 0
 path_unbufferedChannel: dataPathIn_fork33_outs_6_ctrl_passer13
   - dataPathOut_fork33_outs_6_ctrl_passer13
   - 100 dataBufPresent_fork33_outs_6_ctrl_passer13 <= 0
 buffer_presence: - 100 bufPresent_fork33_outs_6_ctrl_passer13
   + bufNumSlots_fork33_outs_6_ctrl_passer13 <= 0
 data_Presence: dataBufPresent_fork33_outs_6_ctrl_passer13
   - bufPresent_fork33_outs_6_ctrl_passer13 <= 0
 elastic_slots: dataBufPresent_fork33_outs_6_ctrl_passer13
   - bufNumSlots_fork33_outs_6_ctrl_passer13 <= 0
 path_period: dataPathOut_fork33_outs_7_ctrl_passer12 <= 10
 path_bufferedChannelIn: dataPathIn_fork33_outs_7_ctrl_passer12 <= 10
 path_bufferedChannelOut: - dataPathOut_fork33_outs_7_ctrl_passer12 <= 0
 path_unbufferedChannel: dataPathIn_fork33_outs_7_ctrl_passer12
   - dataPathOut_fork33_outs_7_ctrl_passer12
   - 100 dataBufPresent_fork33_outs_7_ctrl_passer12 <= 0
 buffer_presence: - 100 bufPresent_fork33_outs_7_ctrl_passer12
   + bufNumSlots_fork33_outs_7_ctrl_passer12 <= 0
 data_Presence: dataBufPresent_fork33_outs_7_ctrl_passer12
   - bufPresent_fork33_outs_7_ctrl_passer12 <= 0
 elastic_slots: dataBufPresent_fork33_outs_7_ctrl_passer12
   - bufNumSlots_fork33_outs_7_ctrl_passer12 <= 0
 path_period: dataPathOut_passer9_result_ins_1_mux4 <= 10
 path_bufferedChannelIn: dataPathIn_passer9_result_ins_1_mux4 <= 10
 path_bufferedChannelOut: - dataPathOut_passer9_result_ins_1_mux4 <= 0
 path_unbufferedChannel: dataPathIn_passer9_result_ins_1_mux4
   - dataPathOut_passer9_result_ins_1_mux4
   - 100 dataBufPresent_passer9_result_ins_1_mux4 <= 0
 buffer_presence: - 100 bufPresent_passer9_result_ins_1_mux4
   + bufNumSlots_passer9_result_ins_1_mux4 <= 0
 data_Presence: dataBufPresent_passer9_result_ins_1_mux4
   - bufPresent_passer9_result_ins_1_mux4 <= 0
 elastic_slots: dataBufPresent_passer9_result_ins_1_mux4
   - bufNumSlots_passer9_result_ins_1_mux4 <= 0
 path_period: dataPathOut_fork26_outs_0_data_passer9 <= 10
 path_bufferedChannelIn: dataPathIn_fork26_outs_0_data_passer9 <= 10
 path_bufferedChannelOut: - dataPathOut_fork26_outs_0_data_passer9 <= 0
 path_unbufferedChannel: dataPathIn_fork26_outs_0_data_passer9
   - dataPathOut_fork26_outs_0_data_passer9
   - 100 dataBufPresent_fork26_outs_0_data_passer9 <= 0
 buffer_presence: - 100 bufPresent_fork26_outs_0_data_passer9
   + bufNumSlots_fork26_outs_0_data_passer9 <= 0
 data_Presence: dataBufPresent_fork26_outs_0_data_passer9
   - bufPresent_fork26_outs_0_data_passer9 <= 0
 elastic_slots: dataBufPresent_fork26_outs_0_data_passer9
   - bufNumSlots_fork26_outs_0_data_passer9 <= 0
 path_period: dataPathOut_fork26_outs_1_ins_extsi4 <= 10
 path_bufferedChannelIn: dataPathIn_fork26_outs_1_ins_extsi4 <= 10
 path_bufferedChannelOut: - dataPathOut_fork26_outs_1_ins_extsi4 <= 0
 path_unbufferedChannel: dataPathIn_fork26_outs_1_ins_extsi4
   - dataPathOut_fork26_outs_1_ins_extsi4
   - 100 dataBufPresent_fork26_outs_1_ins_extsi4 <= 0
 buffer_presence: - 100 bufPresent_fork26_outs_1_ins_extsi4
   + bufNumSlots_fork26_outs_1_ins_extsi4 <= 0
 data_Presence: dataBufPresent_fork26_outs_1_ins_extsi4
   - bufPresent_fork26_outs_1_ins_extsi4 <= 0
 elastic_slots: dataBufPresent_fork26_outs_1_ins_extsi4
   - bufNumSlots_fork26_outs_1_ins_extsi4 <= 0
 path_period: dataPathOut_passer3_result_data_cond_br10 <= 10
 path_bufferedChannelIn: dataPathIn_passer3_result_data_cond_br10 <= 10
 path_bufferedChannelOut: - dataPathOut_passer3_result_data_cond_br10 <= 0
 path_unbufferedChannel: dataPathIn_passer3_result_data_cond_br10
   - dataPathOut_passer3_result_data_cond_br10
   - 100 dataBufPresent_passer3_result_data_cond_br10 <= 0
 buffer_presence: - 100 bufPresent_passer3_result_data_cond_br10
   + bufNumSlots_passer3_result_data_cond_br10 <= 0
 data_Presence: dataBufPresent_passer3_result_data_cond_br10
   - bufPresent_passer3_result_data_cond_br10 <= 0
 elastic_slots: dataBufPresent_passer3_result_data_cond_br10
   - bufNumSlots_passer3_result_data_cond_br10 <= 0
 path_period: dataPathOut_passer10_result_ins_1_mux6 <= 10
 path_bufferedChannelIn: dataPathIn_passer10_result_ins_1_mux6 <= 10
 path_bufferedChannelOut: - dataPathOut_passer10_result_ins_1_mux6 <= 0
 path_unbufferedChannel: dataPathIn_passer10_result_ins_1_mux6
   - dataPathOut_passer10_result_ins_1_mux6
   - 100 dataBufPresent_passer10_result_ins_1_mux6 <= 0
 buffer_presence: - 100 bufPresent_passer10_result_ins_1_mux6
   + bufNumSlots_passer10_result_ins_1_mux6 <= 0
 data_Presence: dataBufPresent_passer10_result_ins_1_mux6
   - bufPresent_passer10_result_ins_1_mux6 <= 0
 elastic_slots: dataBufPresent_passer10_result_ins_1_mux6
   - bufNumSlots_passer10_result_ins_1_mux6 <= 0
 path_period: dataPathOut_fork27_outs_0_data_passer3 <= 10
 path_bufferedChannelIn: dataPathIn_fork27_outs_0_data_passer3 <= 10
 path_bufferedChannelOut: - dataPathOut_fork27_outs_0_data_passer3 <= 0
 path_unbufferedChannel: dataPathIn_fork27_outs_0_data_passer3
   - dataPathOut_fork27_outs_0_data_passer3
   - 100 dataBufPresent_fork27_outs_0_data_passer3 <= 0
 buffer_presence: - 100 bufPresent_fork27_outs_0_data_passer3
   + bufNumSlots_fork27_outs_0_data_passer3 <= 0
 data_Presence: dataBufPresent_fork27_outs_0_data_passer3
   - bufPresent_fork27_outs_0_data_passer3 <= 0
 elastic_slots: dataBufPresent_fork27_outs_0_data_passer3
   - bufNumSlots_fork27_outs_0_data_passer3 <= 0
 path_period: dataPathOut_fork27_outs_1_data_passer10 <= 10
 path_bufferedChannelIn: dataPathIn_fork27_outs_1_data_passer10 <= 10
 path_bufferedChannelOut: - dataPathOut_fork27_outs_1_data_passer10 <= 0
 path_unbufferedChannel: dataPathIn_fork27_outs_1_data_passer10
   - dataPathOut_fork27_outs_1_data_passer10
   - 100 dataBufPresent_fork27_outs_1_data_passer10 <= 0
 buffer_presence: - 100 bufPresent_fork27_outs_1_data_passer10
   + bufNumSlots_fork27_outs_1_data_passer10 <= 0
 data_Presence: dataBufPresent_fork27_outs_1_data_passer10
   - bufPresent_fork27_outs_1_data_passer10 <= 0
 elastic_slots: dataBufPresent_fork27_outs_1_data_passer10
   - bufNumSlots_fork27_outs_1_data_passer10 <= 0
 path_period: dataPathOut_fork28_outs_0_lhs_addf1 <= 10
 path_bufferedChannelIn: dataPathIn_fork28_outs_0_lhs_addf1 <= 10
 path_bufferedChannelOut: - dataPathOut_fork28_outs_0_lhs_addf1 <= 0
 path_unbufferedChannel: dataPathIn_fork28_outs_0_lhs_addf1
   - dataPathOut_fork28_outs_0_lhs_addf1
   - 100 dataBufPresent_fork28_outs_0_lhs_addf1 <= 0
 buffer_presence: - 100 bufPresent_fork28_outs_0_lhs_addf1
   + bufNumSlots_fork28_outs_0_lhs_addf1 <= 0
 data_Presence: dataBufPresent_fork28_outs_0_lhs_addf1
   - bufPresent_fork28_outs_0_lhs_addf1 <= 0
 elastic_slots: dataBufPresent_fork28_outs_0_lhs_addf1
   - bufNumSlots_fork28_outs_0_lhs_addf1 <= 0
 path_period: dataPathOut_fork28_outs_1_rhs_subf0 <= 10
 path_bufferedChannelIn: dataPathIn_fork28_outs_1_rhs_subf0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork28_outs_1_rhs_subf0 <= 0
 path_unbufferedChannel: dataPathIn_fork28_outs_1_rhs_subf0
   - dataPathOut_fork28_outs_1_rhs_subf0
   - 100 dataBufPresent_fork28_outs_1_rhs_subf0 <= 0
 buffer_presence: - 100 bufPresent_fork28_outs_1_rhs_subf0
   + bufNumSlots_fork28_outs_1_rhs_subf0 <= 0
 data_Presence: dataBufPresent_fork28_outs_1_rhs_subf0
   - bufPresent_fork28_outs_1_rhs_subf0 <= 0
 elastic_slots: dataBufPresent_fork28_outs_1_rhs_subf0
   - bufNumSlots_fork28_outs_1_rhs_subf0 <= 0
 path_period: dataPathOut_fork28_outs_2_lhs_addf0 <= 10
 path_bufferedChannelIn: dataPathIn_fork28_outs_2_lhs_addf0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork28_outs_2_lhs_addf0 <= 0
 path_unbufferedChannel: dataPathIn_fork28_outs_2_lhs_addf0
   - dataPathOut_fork28_outs_2_lhs_addf0
   - 100 dataBufPresent_fork28_outs_2_lhs_addf0 <= 0
 buffer_presence: - 100 bufPresent_fork28_outs_2_lhs_addf0
   + bufNumSlots_fork28_outs_2_lhs_addf0 <= 0
 data_Presence: dataBufPresent_fork28_outs_2_lhs_addf0
   - bufPresent_fork28_outs_2_lhs_addf0 <= 0
 elastic_slots: dataBufPresent_fork28_outs_2_lhs_addf0
   - bufNumSlots_fork28_outs_2_lhs_addf0 <= 0
 path_period: dataPathOut_fork28_outs_3_lhs_mulf0 <= 10
 path_bufferedChannelIn: dataPathIn_fork28_outs_3_lhs_mulf0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork28_outs_3_lhs_mulf0 <= 0
 path_unbufferedChannel: dataPathIn_fork28_outs_3_lhs_mulf0
   - dataPathOut_fork28_outs_3_lhs_mulf0
   - 100 dataBufPresent_fork28_outs_3_lhs_mulf0 <= 0
 buffer_presence: - 100 bufPresent_fork28_outs_3_lhs_mulf0
   + bufNumSlots_fork28_outs_3_lhs_mulf0 <= 0
 data_Presence: dataBufPresent_fork28_outs_3_lhs_mulf0
   - bufPresent_fork28_outs_3_lhs_mulf0 <= 0
 elastic_slots: dataBufPresent_fork28_outs_3_lhs_mulf0
   - bufNumSlots_fork28_outs_3_lhs_mulf0 <= 0
 path_period: dataPathOut_passer11_result_ins_1_mux5 <= 10
 path_bufferedChannelIn: dataPathIn_passer11_result_ins_1_mux5 <= 10
 path_bufferedChannelOut: - dataPathOut_passer11_result_ins_1_mux5 <= 0
 path_unbufferedChannel: dataPathIn_passer11_result_ins_1_mux5
   - dataPathOut_passer11_result_ins_1_mux5
   - 100 dataBufPresent_passer11_result_ins_1_mux5 <= 0
 buffer_presence: - 100 bufPresent_passer11_result_ins_1_mux5
   + bufNumSlots_passer11_result_ins_1_mux5 <= 0
 data_Presence: dataBufPresent_passer11_result_ins_1_mux5
   - bufPresent_passer11_result_ins_1_mux5 <= 0
 elastic_slots: dataBufPresent_passer11_result_ins_1_mux5
   - bufNumSlots_passer11_result_ins_1_mux5 <= 0
 path_period: dataPathOut_fork29_outs_0_data_passer11 <= 10
 path_bufferedChannelIn: dataPathIn_fork29_outs_0_data_passer11 <= 10
 path_bufferedChannelOut: - dataPathOut_fork29_outs_0_data_passer11 <= 0
 path_unbufferedChannel: dataPathIn_fork29_outs_0_data_passer11
   - dataPathOut_fork29_outs_0_data_passer11
   - 100 dataBufPresent_fork29_outs_0_data_passer11 <= 0
 buffer_presence: - 100 bufPresent_fork29_outs_0_data_passer11
   + bufNumSlots_fork29_outs_0_data_passer11 <= 0
 data_Presence: dataBufPresent_fork29_outs_0_data_passer11
   - bufPresent_fork29_outs_0_data_passer11 <= 0
 elastic_slots: dataBufPresent_fork29_outs_0_data_passer11
   - bufNumSlots_fork29_outs_0_data_passer11 <= 0
 path_period: dataPathOut_fork29_outs_1_rhs_mulf0 <= 10
 path_bufferedChannelIn: dataPathIn_fork29_outs_1_rhs_mulf0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork29_outs_1_rhs_mulf0 <= 0
 path_unbufferedChannel: dataPathIn_fork29_outs_1_rhs_mulf0
   - dataPathOut_fork29_outs_1_rhs_mulf0
   - 100 dataBufPresent_fork29_outs_1_rhs_mulf0 <= 0
 buffer_presence: - 100 bufPresent_fork29_outs_1_rhs_mulf0
   + bufNumSlots_fork29_outs_1_rhs_mulf0 <= 0
 data_Presence: dataBufPresent_fork29_outs_1_rhs_mulf0
   - bufPresent_fork29_outs_1_rhs_mulf0 <= 0
 elastic_slots: dataBufPresent_fork29_outs_1_rhs_mulf0
   - bufNumSlots_fork29_outs_1_rhs_mulf0 <= 0
 path_period: dataPathOut_extsi4_outs_lhs_addi0 <= 10
 path_bufferedChannelIn: dataPathIn_extsi4_outs_lhs_addi0 <= 10
 path_bufferedChannelOut: - dataPathOut_extsi4_outs_lhs_addi0 <= 0
 path_unbufferedChannel: dataPathIn_extsi4_outs_lhs_addi0
   - dataPathOut_extsi4_outs_lhs_addi0
   - 100 dataBufPresent_extsi4_outs_lhs_addi0 <= 0
 buffer_presence: - 100 bufPresent_extsi4_outs_lhs_addi0
   + bufNumSlots_extsi4_outs_lhs_addi0 <= 0
 data_Presence: dataBufPresent_extsi4_outs_lhs_addi0
   - bufPresent_extsi4_outs_lhs_addi0 <= 0
 elastic_slots: dataBufPresent_extsi4_outs_lhs_addi0
   - bufNumSlots_extsi4_outs_lhs_addi0 <= 0
 path_period: dataPathOut_source2_outs_ctrl_constant8 <= 10
 path_bufferedChannelIn: dataPathIn_source2_outs_ctrl_constant8 <= 10
 path_bufferedChannelOut: - dataPathOut_source2_outs_ctrl_constant8 <= 0
 path_unbufferedChannel: dataPathIn_source2_outs_ctrl_constant8
   - dataPathOut_source2_outs_ctrl_constant8
   - 100 dataBufPresent_source2_outs_ctrl_constant8 <= 0
 buffer_presence: - 100 bufPresent_source2_outs_ctrl_constant8
   + bufNumSlots_source2_outs_ctrl_constant8 <= 0
 data_Presence: dataBufPresent_source2_outs_ctrl_constant8
   - bufPresent_source2_outs_ctrl_constant8 <= 0
 elastic_slots: dataBufPresent_source2_outs_ctrl_constant8
   - bufNumSlots_source2_outs_ctrl_constant8 <= 0
 path_period: dataPathOut_constant8_outs_ins_fork7 <= 10
 path_bufferedChannelIn: dataPathIn_constant8_outs_ins_fork7 <= 10
 path_bufferedChannelOut: - dataPathOut_constant8_outs_ins_fork7 <= 0
 path_unbufferedChannel: dataPathIn_constant8_outs_ins_fork7
   - dataPathOut_constant8_outs_ins_fork7
   - 100 dataBufPresent_constant8_outs_ins_fork7 <= 0
 buffer_presence: - 100 bufPresent_constant8_outs_ins_fork7
   + bufNumSlots_constant8_outs_ins_fork7 <= 0
 data_Presence: dataBufPresent_constant8_outs_ins_fork7
   - bufPresent_constant8_outs_ins_fork7 <= 0
 elastic_slots: dataBufPresent_constant8_outs_ins_fork7
   - bufNumSlots_constant8_outs_ins_fork7 <= 0
 path_period: dataPathOut_fork7_outs_0_lhs_divf0 <= 10
 path_bufferedChannelIn: dataPathIn_fork7_outs_0_lhs_divf0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork7_outs_0_lhs_divf0 <= 0
 path_unbufferedChannel: dataPathIn_fork7_outs_0_lhs_divf0
   - dataPathOut_fork7_outs_0_lhs_divf0
   - 100 dataBufPresent_fork7_outs_0_lhs_divf0 <= 0
 buffer_presence: - 100 bufPresent_fork7_outs_0_lhs_divf0
   + bufNumSlots_fork7_outs_0_lhs_divf0 <= 0
 data_Presence: dataBufPresent_fork7_outs_0_lhs_divf0
   - bufPresent_fork7_outs_0_lhs_divf0 <= 0
 elastic_slots: dataBufPresent_fork7_outs_0_lhs_divf0
   - bufNumSlots_fork7_outs_0_lhs_divf0 <= 0
 path_period: dataPathOut_fork7_outs_1_rhs_addf1 <= 10
 path_bufferedChannelIn: dataPathIn_fork7_outs_1_rhs_addf1 <= 10
 path_bufferedChannelOut: - dataPathOut_fork7_outs_1_rhs_addf1 <= 0
 path_unbufferedChannel: dataPathIn_fork7_outs_1_rhs_addf1
   - dataPathOut_fork7_outs_1_rhs_addf1
   - 100 dataBufPresent_fork7_outs_1_rhs_addf1 <= 0
 buffer_presence: - 100 bufPresent_fork7_outs_1_rhs_addf1
   + bufNumSlots_fork7_outs_1_rhs_addf1 <= 0
 data_Presence: dataBufPresent_fork7_outs_1_rhs_addf1
   - bufPresent_fork7_outs_1_rhs_addf1 <= 0
 elastic_slots: dataBufPresent_fork7_outs_1_rhs_addf1
   - bufNumSlots_fork7_outs_1_rhs_addf1 <= 0
 path_period: dataPathOut_source3_outs_ctrl_constant1 <= 10
 path_bufferedChannelIn: dataPathIn_source3_outs_ctrl_constant1 <= 10
 path_bufferedChannelOut: - dataPathOut_source3_outs_ctrl_constant1 <= 0
 path_unbufferedChannel: dataPathIn_source3_outs_ctrl_constant1
   - dataPathOut_source3_outs_ctrl_constant1
   - 100 dataBufPresent_source3_outs_ctrl_constant1 <= 0
 buffer_presence: - 100 bufPresent_source3_outs_ctrl_constant1
   + bufNumSlots_source3_outs_ctrl_constant1 <= 0
 data_Presence: dataBufPresent_source3_outs_ctrl_constant1
   - bufPresent_source3_outs_ctrl_constant1 <= 0
 elastic_slots: dataBufPresent_source3_outs_ctrl_constant1
   - bufNumSlots_source3_outs_ctrl_constant1 <= 0
 path_period: dataPathOut_constant1_outs_ins_extsi5 <= 10
 path_bufferedChannelIn: dataPathIn_constant1_outs_ins_extsi5 <= 10
 path_bufferedChannelOut: - dataPathOut_constant1_outs_ins_extsi5 <= 0
 path_unbufferedChannel: dataPathIn_constant1_outs_ins_extsi5
   - dataPathOut_constant1_outs_ins_extsi5
   - 100 dataBufPresent_constant1_outs_ins_extsi5 <= 0
 buffer_presence: - 100 bufPresent_constant1_outs_ins_extsi5
   + bufNumSlots_constant1_outs_ins_extsi5 <= 0
 data_Presence: dataBufPresent_constant1_outs_ins_extsi5
   - bufPresent_constant1_outs_ins_extsi5 <= 0
 elastic_slots: dataBufPresent_constant1_outs_ins_extsi5
   - bufNumSlots_constant1_outs_ins_extsi5 <= 0
 path_period: dataPathOut_extsi5_outs_rhs_addi0 <= 10
 path_bufferedChannelIn: dataPathIn_extsi5_outs_rhs_addi0 <= 10
 path_bufferedChannelOut: - dataPathOut_extsi5_outs_rhs_addi0 <= 0
 path_unbufferedChannel: dataPathIn_extsi5_outs_rhs_addi0
   - dataPathOut_extsi5_outs_rhs_addi0
   - 100 dataBufPresent_extsi5_outs_rhs_addi0 <= 0
 buffer_presence: - 100 bufPresent_extsi5_outs_rhs_addi0
   + bufNumSlots_extsi5_outs_rhs_addi0 <= 0
 data_Presence: dataBufPresent_extsi5_outs_rhs_addi0
   - bufPresent_extsi5_outs_rhs_addi0 <= 0
 elastic_slots: dataBufPresent_extsi5_outs_rhs_addi0
   - bufNumSlots_extsi5_outs_rhs_addi0 <= 0
 path_period: dataPathOut_source4_outs_ctrl_constant2 <= 10
 path_bufferedChannelIn: dataPathIn_source4_outs_ctrl_constant2 <= 10
 path_bufferedChannelOut: - dataPathOut_source4_outs_ctrl_constant2 <= 0
 path_unbufferedChannel: dataPathIn_source4_outs_ctrl_constant2
   - dataPathOut_source4_outs_ctrl_constant2
   - 100 dataBufPresent_source4_outs_ctrl_constant2 <= 0
 buffer_presence: - 100 bufPresent_source4_outs_ctrl_constant2
   + bufNumSlots_source4_outs_ctrl_constant2 <= 0
 data_Presence: dataBufPresent_source4_outs_ctrl_constant2
   - bufPresent_source4_outs_ctrl_constant2 <= 0
 elastic_slots: dataBufPresent_source4_outs_ctrl_constant2
   - bufNumSlots_source4_outs_ctrl_constant2 <= 0
 path_period: dataPathOut_constant2_outs_ins_extsi6 <= 10
 path_bufferedChannelIn: dataPathIn_constant2_outs_ins_extsi6 <= 10
 path_bufferedChannelOut: - dataPathOut_constant2_outs_ins_extsi6 <= 0
 path_unbufferedChannel: dataPathIn_constant2_outs_ins_extsi6
   - dataPathOut_constant2_outs_ins_extsi6
   - 100 dataBufPresent_constant2_outs_ins_extsi6 <= 0
 buffer_presence: - 100 bufPresent_constant2_outs_ins_extsi6
   + bufNumSlots_constant2_outs_ins_extsi6 <= 0
 data_Presence: dataBufPresent_constant2_outs_ins_extsi6
   - bufPresent_constant2_outs_ins_extsi6 <= 0
 elastic_slots: dataBufPresent_constant2_outs_ins_extsi6
   - bufNumSlots_constant2_outs_ins_extsi6 <= 0
 path_period: dataPathOut_extsi6_outs_rhs_cmpi0 <= 10
 path_bufferedChannelIn: dataPathIn_extsi6_outs_rhs_cmpi0 <= 10
 path_bufferedChannelOut: - dataPathOut_extsi6_outs_rhs_cmpi0 <= 0
 path_unbufferedChannel: dataPathIn_extsi6_outs_rhs_cmpi0
   - dataPathOut_extsi6_outs_rhs_cmpi0
   - 100 dataBufPresent_extsi6_outs_rhs_cmpi0 <= 0
 buffer_presence: - 100 bufPresent_extsi6_outs_rhs_cmpi0
   + bufNumSlots_extsi6_outs_rhs_cmpi0 <= 0
 data_Presence: dataBufPresent_extsi6_outs_rhs_cmpi0
   - bufPresent_extsi6_outs_rhs_cmpi0 <= 0
 elastic_slots: dataBufPresent_extsi6_outs_rhs_cmpi0
   - bufNumSlots_extsi6_outs_rhs_cmpi0 <= 0
 path_period: dataPathOut_passer12_result_data_cond_br9 <= 10
 path_bufferedChannelIn: dataPathIn_passer12_result_data_cond_br9 <= 10
 path_bufferedChannelOut: - dataPathOut_passer12_result_data_cond_br9 <= 0
 path_unbufferedChannel: dataPathIn_passer12_result_data_cond_br9
   - dataPathOut_passer12_result_data_cond_br9
   - 100 dataBufPresent_passer12_result_data_cond_br9 <= 0
 buffer_presence: - 100 bufPresent_passer12_result_data_cond_br9
   + bufNumSlots_passer12_result_data_cond_br9 <= 0
 data_Presence: dataBufPresent_passer12_result_data_cond_br9
   - bufPresent_passer12_result_data_cond_br9 <= 0
 elastic_slots: dataBufPresent_passer12_result_data_cond_br9
   - bufNumSlots_passer12_result_data_cond_br9 <= 0
 path_period: dataPathOut_fork30_outs_0_data_passer12 <= 10
 path_bufferedChannelIn: dataPathIn_fork30_outs_0_data_passer12 <= 10
 path_bufferedChannelOut: - dataPathOut_fork30_outs_0_data_passer12 <= 0
 path_unbufferedChannel: dataPathIn_fork30_outs_0_data_passer12
   - dataPathOut_fork30_outs_0_data_passer12
   - 100 dataBufPresent_fork30_outs_0_data_passer12 <= 0
 buffer_presence: - 100 bufPresent_fork30_outs_0_data_passer12
   + bufNumSlots_fork30_outs_0_data_passer12 <= 0
 data_Presence: dataBufPresent_fork30_outs_0_data_passer12
   - bufPresent_fork30_outs_0_data_passer12 <= 0
 elastic_slots: dataBufPresent_fork30_outs_0_data_passer12
   - bufNumSlots_fork30_outs_0_data_passer12 <= 0
 path_period: dataPathOut_fork30_outs_1_rhs_divf0 <= 10
 path_bufferedChannelIn: dataPathIn_fork30_outs_1_rhs_divf0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork30_outs_1_rhs_divf0 <= 0
 path_unbufferedChannel: dataPathIn_fork30_outs_1_rhs_divf0
   - dataPathOut_fork30_outs_1_rhs_divf0
   - 100 dataBufPresent_fork30_outs_1_rhs_divf0 <= 0
 buffer_presence: - 100 bufPresent_fork30_outs_1_rhs_divf0
   + bufNumSlots_fork30_outs_1_rhs_divf0 <= 0
 data_Presence: dataBufPresent_fork30_outs_1_rhs_divf0
   - bufPresent_fork30_outs_1_rhs_divf0 <= 0
 elastic_slots: dataBufPresent_fork30_outs_1_rhs_divf0
   - bufNumSlots_fork30_outs_1_rhs_divf0 <= 0
 path_period: dataPathOut_addf1_result_ins_fork30 <= 10
 path_bufferedChannelIn: dataPathIn_addf1_result_ins_fork30 <= 10
 path_bufferedChannelOut: - dataPathOut_addf1_result_ins_fork30 <= 0
 path_unbufferedChannel: dataPathIn_addf1_result_ins_fork30
   - dataPathOut_addf1_result_ins_fork30
   - 100 dataBufPresent_addf1_result_ins_fork30 <= 0
 buffer_presence: - 100 bufPresent_addf1_result_ins_fork30
   + bufNumSlots_addf1_result_ins_fork30 <= 0
 data_Presence: dataBufPresent_addf1_result_ins_fork30
   - bufPresent_addf1_result_ins_fork30 <= 0
 elastic_slots: dataBufPresent_addf1_result_ins_fork30
   - bufNumSlots_addf1_result_ins_fork30 <= 0
 path_period: dataPathOut_passer13_result_data_cond_br8 <= 10
 path_bufferedChannelIn: dataPathIn_passer13_result_data_cond_br8 <= 10
 path_bufferedChannelOut: - dataPathOut_passer13_result_data_cond_br8 <= 0
 path_unbufferedChannel: dataPathIn_passer13_result_data_cond_br8
   - dataPathOut_passer13_result_data_cond_br8
   - 100 dataBufPresent_passer13_result_data_cond_br8 <= 0
 buffer_presence: - 100 bufPresent_passer13_result_data_cond_br8
   + bufNumSlots_passer13_result_data_cond_br8 <= 0
 data_Presence: dataBufPresent_passer13_result_data_cond_br8
   - bufPresent_passer13_result_data_cond_br8 <= 0
 elastic_slots: dataBufPresent_passer13_result_data_cond_br8
   - bufNumSlots_passer13_result_data_cond_br8 <= 0
 path_period: dataPathOut_divf0_result_data_passer13 <= 10
 path_bufferedChannelIn: dataPathIn_divf0_result_data_passer13 <= 10
 path_bufferedChannelOut: - dataPathOut_divf0_result_data_passer13 <= 0
 path_unbufferedChannel: dataPathIn_divf0_result_data_passer13
   - dataPathOut_divf0_result_data_passer13
   - 100 dataBufPresent_divf0_result_data_passer13 <= 0
 buffer_presence: - 100 bufPresent_divf0_result_data_passer13
   + bufNumSlots_divf0_result_data_passer13 <= 0
 data_Presence: dataBufPresent_divf0_result_data_passer13
   - bufPresent_divf0_result_data_passer13 <= 0
 elastic_slots: dataBufPresent_divf0_result_data_passer13
   - bufNumSlots_divf0_result_data_passer13 <= 0
 path_period: dataPathOut_fork31_outs_0_ins_trunci0 <= 10
 path_bufferedChannelIn: dataPathIn_fork31_outs_0_ins_trunci0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork31_outs_0_ins_trunci0 <= 0
 path_unbufferedChannel: dataPathIn_fork31_outs_0_ins_trunci0
   - dataPathOut_fork31_outs_0_ins_trunci0
   - 100 dataBufPresent_fork31_outs_0_ins_trunci0 <= 0
 buffer_presence: - 100 bufPresent_fork31_outs_0_ins_trunci0
   + bufNumSlots_fork31_outs_0_ins_trunci0 <= 0
 data_Presence: dataBufPresent_fork31_outs_0_ins_trunci0
   - bufPresent_fork31_outs_0_ins_trunci0 <= 0
 elastic_slots: dataBufPresent_fork31_outs_0_ins_trunci0
   - bufNumSlots_fork31_outs_0_ins_trunci0 <= 0
 path_period: dataPathOut_fork31_outs_1_lhs_cmpi0 <= 10
 path_bufferedChannelIn: dataPathIn_fork31_outs_1_lhs_cmpi0 <= 10
 path_bufferedChannelOut: - dataPathOut_fork31_outs_1_lhs_cmpi0 <= 0
 path_unbufferedChannel: dataPathIn_fork31_outs_1_lhs_cmpi0
   - dataPathOut_fork31_outs_1_lhs_cmpi0
   - 100 dataBufPresent_fork31_outs_1_lhs_cmpi0 <= 0
 buffer_presence: - 100 bufPresent_fork31_outs_1_lhs_cmpi0
   + bufNumSlots_fork31_outs_1_lhs_cmpi0 <= 0
 data_Presence: dataBufPresent_fork31_outs_1_lhs_cmpi0
   - bufPresent_fork31_outs_1_lhs_cmpi0 <= 0
 elastic_slots: dataBufPresent_fork31_outs_1_lhs_cmpi0
   - bufNumSlots_fork31_outs_1_lhs_cmpi0 <= 0
 path_period: dataPathOut_addi0_result_ins_fork31 <= 10
 path_bufferedChannelIn: dataPathIn_addi0_result_ins_fork31 <= 10
 path_bufferedChannelOut: - dataPathOut_addi0_result_ins_fork31 <= 0
 path_unbufferedChannel: dataPathIn_addi0_result_ins_fork31
   - dataPathOut_addi0_result_ins_fork31
   - 100 dataBufPresent_addi0_result_ins_fork31 <= 0
 buffer_presence: - 100 bufPresent_addi0_result_ins_fork31
   + bufNumSlots_addi0_result_ins_fork31 <= 0
 data_Presence: dataBufPresent_addi0_result_ins_fork31
   - bufPresent_addi0_result_ins_fork31 <= 0
 elastic_slots: dataBufPresent_addi0_result_ins_fork31
   - bufNumSlots_addi0_result_ins_fork31 <= 0
 path_period: dataPathOut_passer14_result_data_cond_br7 <= 10
 path_bufferedChannelIn: dataPathIn_passer14_result_data_cond_br7 <= 10
 path_bufferedChannelOut: - dataPathOut_passer14_result_data_cond_br7 <= 0
 path_unbufferedChannel: dataPathIn_passer14_result_data_cond_br7
   - dataPathOut_passer14_result_data_cond_br7
   - 100 dataBufPresent_passer14_result_data_cond_br7 <= 0
 buffer_presence: - 100 bufPresent_passer14_result_data_cond_br7
   + bufNumSlots_passer14_result_data_cond_br7 <= 0
 data_Presence: dataBufPresent_passer14_result_data_cond_br7
   - bufPresent_passer14_result_data_cond_br7 <= 0
 elastic_slots: dataBufPresent_passer14_result_data_cond_br7
   - bufNumSlots_passer14_result_data_cond_br7 <= 0
 path_period: dataPathOut_trunci0_outs_data_passer14 <= 10
 path_bufferedChannelIn: dataPathIn_trunci0_outs_data_passer14 <= 10
 path_bufferedChannelOut: - dataPathOut_trunci0_outs_data_passer14 <= 0
 path_unbufferedChannel: dataPathIn_trunci0_outs_data_passer14
   - dataPathOut_trunci0_outs_data_passer14
   - 100 dataBufPresent_trunci0_outs_data_passer14 <= 0
 buffer_presence: - 100 bufPresent_trunci0_outs_data_passer14
   + bufNumSlots_trunci0_outs_data_passer14 <= 0
 data_Presence: dataBufPresent_trunci0_outs_data_passer14
   - bufPresent_trunci0_outs_data_passer14 <= 0
 elastic_slots: dataBufPresent_trunci0_outs_data_passer14
   - bufNumSlots_trunci0_outs_data_passer14 <= 0
 path_period: dataPathOut_passer15_result_condition_cond_br7 <= 10
 path_bufferedChannelIn: dataPathIn_passer15_result_condition_cond_br7
   <= 10
 path_bufferedChannelOut: - dataPathOut_passer15_result_condition_cond_br7
   <= 0
 path_unbufferedChannel: dataPathIn_passer15_result_condition_cond_br7
   - dataPathOut_passer15_result_condition_cond_br7
   - 100 dataBufPresent_passer15_result_condition_cond_br7 <= 0
 buffer_presence: - 100 bufPresent_passer15_result_condition_cond_br7
   + bufNumSlots_passer15_result_condition_cond_br7 <= 0
 data_Presence: dataBufPresent_passer15_result_condition_cond_br7
   - bufPresent_passer15_result_condition_cond_br7 <= 0
 elastic_slots: dataBufPresent_passer15_result_condition_cond_br7
   - bufNumSlots_passer15_result_condition_cond_br7 <= 0
 path_period: dataPathOut_passer16_result_condition_cond_br8 <= 10
 path_bufferedChannelIn: dataPathIn_passer16_result_condition_cond_br8
   <= 10
 path_bufferedChannelOut: - dataPathOut_passer16_result_condition_cond_br8
   <= 0
 path_unbufferedChannel: dataPathIn_passer16_result_condition_cond_br8
   - dataPathOut_passer16_result_condition_cond_br8
   - 100 dataBufPresent_passer16_result_condition_cond_br8 <= 0
 buffer_presence: - 100 bufPresent_passer16_result_condition_cond_br8
   + bufNumSlots_passer16_result_condition_cond_br8 <= 0
 data_Presence: dataBufPresent_passer16_result_condition_cond_br8
   - bufPresent_passer16_result_condition_cond_br8 <= 0
 elastic_slots: dataBufPresent_passer16_result_condition_cond_br8
   - bufNumSlots_passer16_result_condition_cond_br8 <= 0
 path_period: dataPathOut_passer17_result_condition_cond_br9 <= 10
 path_bufferedChannelIn: dataPathIn_passer17_result_condition_cond_br9
   <= 10
 path_bufferedChannelOut: - dataPathOut_passer17_result_condition_cond_br9
   <= 0
 path_unbufferedChannel: dataPathIn_passer17_result_condition_cond_br9
   - dataPathOut_passer17_result_condition_cond_br9
   - 100 dataBufPresent_passer17_result_condition_cond_br9 <= 0
 buffer_presence: - 100 bufPresent_passer17_result_condition_cond_br9
   + bufNumSlots_passer17_result_condition_cond_br9 <= 0
 data_Presence: dataBufPresent_passer17_result_condition_cond_br9
   - bufPresent_passer17_result_condition_cond_br9 <= 0
 elastic_slots: dataBufPresent_passer17_result_condition_cond_br9
   - bufNumSlots_passer17_result_condition_cond_br9 <= 0
 path_period: dataPathOut_passer18_result_condition_cond_br10 <= 10
 path_bufferedChannelIn: dataPathIn_passer18_result_condition_cond_br10
   <= 10
 path_bufferedChannelOut: - dataPathOut_passer18_result_condition_cond_br10
   <= 0
 path_unbufferedChannel: dataPathIn_passer18_result_condition_cond_br10
   - dataPathOut_passer18_result_condition_cond_br10
   - 100 dataBufPresent_passer18_result_condition_cond_br10 <= 0
 buffer_presence: - 100 bufPresent_passer18_result_condition_cond_br10
   + bufNumSlots_passer18_result_condition_cond_br10 <= 0
 data_Presence: dataBufPresent_passer18_result_condition_cond_br10
   - bufPresent_passer18_result_condition_cond_br10 <= 0
 elastic_slots: dataBufPresent_passer18_result_condition_cond_br10
   - bufNumSlots_passer18_result_condition_cond_br10 <= 0
 path_period: dataPathOut_fork32_outs_0_data_passer15 <= 10
 path_bufferedChannelIn: dataPathIn_fork32_outs_0_data_passer15 <= 10
 path_bufferedChannelOut: - dataPathOut_fork32_outs_0_data_passer15 <= 0
 path_unbufferedChannel: dataPathIn_fork32_outs_0_data_passer15
   - dataPathOut_fork32_outs_0_data_passer15
   - 100 dataBufPresent_fork32_outs_0_data_passer15 <= 0
 buffer_presence: - 100 bufPresent_fork32_outs_0_data_passer15
   + bufNumSlots_fork32_outs_0_data_passer15 <= 0
 data_Presence: dataBufPresent_fork32_outs_0_data_passer15
   - bufPresent_fork32_outs_0_data_passer15 <= 0
 elastic_slots: dataBufPresent_fork32_outs_0_data_passer15
   - bufNumSlots_fork32_outs_0_data_passer15 <= 0
 path_period: dataPathOut_fork32_outs_1_data_passer16 <= 10
 path_bufferedChannelIn: dataPathIn_fork32_outs_1_data_passer16 <= 10
 path_bufferedChannelOut: - dataPathOut_fork32_outs_1_data_passer16 <= 0
 path_unbufferedChannel: dataPathIn_fork32_outs_1_data_passer16
   - dataPathOut_fork32_outs_1_data_passer16
   - 100 dataBufPresent_fork32_outs_1_data_passer16 <= 0
 buffer_presence: - 100 bufPresent_fork32_outs_1_data_passer16
   + bufNumSlots_fork32_outs_1_data_passer16 <= 0
 data_Presence: dataBufPresent_fork32_outs_1_data_passer16
   - bufPresent_fork32_outs_1_data_passer16 <= 0
 elastic_slots: dataBufPresent_fork32_outs_1_data_passer16
   - bufNumSlots_fork32_outs_1_data_passer16 <= 0
 path_period: dataPathOut_fork32_outs_2_data_passer17 <= 10
 path_bufferedChannelIn: dataPathIn_fork32_outs_2_data_passer17 <= 10
 path_bufferedChannelOut: - dataPathOut_fork32_outs_2_data_passer17 <= 0
 path_unbufferedChannel: dataPathIn_fork32_outs_2_data_passer17
   - dataPathOut_fork32_outs_2_data_passer17
   - 100 dataBufPresent_fork32_outs_2_data_passer17 <= 0
 buffer_presence: - 100 bufPresent_fork32_outs_2_data_passer17
   + bufNumSlots_fork32_outs_2_data_passer17 <= 0
 data_Presence: dataBufPresent_fork32_outs_2_data_passer17
   - bufPresent_fork32_outs_2_data_passer17 <= 0
 elastic_slots: dataBufPresent_fork32_outs_2_data_passer17
   - bufNumSlots_fork32_outs_2_data_passer17 <= 0
 path_period: dataPathOut_fork32_outs_3_data_passer18 <= 10
 path_bufferedChannelIn: dataPathIn_fork32_outs_3_data_passer18 <= 10
 path_bufferedChannelOut: - dataPathOut_fork32_outs_3_data_passer18 <= 0
 path_unbufferedChannel: dataPathIn_fork32_outs_3_data_passer18
   - dataPathOut_fork32_outs_3_data_passer18
   - 100 dataBufPresent_fork32_outs_3_data_passer18 <= 0
 buffer_presence: - 100 bufPresent_fork32_outs_3_data_passer18
   + bufNumSlots_fork32_outs_3_data_passer18 <= 0
 data_Presence: dataBufPresent_fork32_outs_3_data_passer18
   - bufPresent_fork32_outs_3_data_passer18 <= 0
 elastic_slots: dataBufPresent_fork32_outs_3_data_passer18
   - bufNumSlots_fork32_outs_3_data_passer18 <= 0
 path_period: dataPathOut_cmpi0_result_ins_fork32 <= 10
 path_bufferedChannelIn: dataPathIn_cmpi0_result_ins_fork32 <= 10
 path_bufferedChannelOut: - dataPathOut_cmpi0_result_ins_fork32 <= 0
 path_unbufferedChannel: dataPathIn_cmpi0_result_ins_fork32
   - dataPathOut_cmpi0_result_ins_fork32
   - 100 dataBufPresent_cmpi0_result_ins_fork32 <= 0
 buffer_presence: - 100 bufPresent_cmpi0_result_ins_fork32
   + bufNumSlots_cmpi0_result_ins_fork32 <= 0
 data_Presence: dataBufPresent_cmpi0_result_ins_fork32
   - bufPresent_cmpi0_result_ins_fork32 <= 0
 elastic_slots: dataBufPresent_cmpi0_result_ins_fork32
   - bufNumSlots_cmpi0_result_ins_fork32 <= 0
 path_period: dataPathOut_cond_br7_trueOut_ins_1_mux0 <= 10
 path_bufferedChannelIn: dataPathIn_cond_br7_trueOut_ins_1_mux0 <= 10
 path_bufferedChannelOut: - dataPathOut_cond_br7_trueOut_ins_1_mux0 <= 0
 path_unbufferedChannel: dataPathIn_cond_br7_trueOut_ins_1_mux0
   - dataPathOut_cond_br7_trueOut_ins_1_mux0
   - 100 dataBufPresent_cond_br7_trueOut_ins_1_mux0 <= 0
 buffer_presence: - 100 bufPresent_cond_br7_trueOut_ins_1_mux0
   + bufNumSlots_cond_br7_trueOut_ins_1_mux0 <= 0
 data_Presence: dataBufPresent_cond_br7_trueOut_ins_1_mux0
   - bufPresent_cond_br7_trueOut_ins_1_mux0 <= 0
 elastic_slots: dataBufPresent_cond_br7_trueOut_ins_1_mux0
   - bufNumSlots_cond_br7_trueOut_ins_1_mux0 <= 0
 path_period: dataPathOut_cond_br7_falseOut_ins_sink4 <= 10
 path_bufferedChannelIn: dataPathIn_cond_br7_falseOut_ins_sink4 <= 10
 path_bufferedChannelOut: - dataPathOut_cond_br7_falseOut_ins_sink4 <= 0
 path_unbufferedChannel: dataPathIn_cond_br7_falseOut_ins_sink4
   - dataPathOut_cond_br7_falseOut_ins_sink4
   - 100 dataBufPresent_cond_br7_falseOut_ins_sink4 <= 0
 buffer_presence: - 100 bufPresent_cond_br7_falseOut_ins_sink4
   + bufNumSlots_cond_br7_falseOut_ins_sink4 <= 0
 data_Presence: dataBufPresent_cond_br7_falseOut_ins_sink4
   - bufPresent_cond_br7_falseOut_ins_sink4 <= 0
 elastic_slots: dataBufPresent_cond_br7_falseOut_ins_sink4
   - bufNumSlots_cond_br7_falseOut_ins_sink4 <= 0
 path_period: dataPathOut_cond_br8_trueOut_ins_1_mux1 <= 10
 path_bufferedChannelIn: dataPathIn_cond_br8_trueOut_ins_1_mux1 <= 10
 path_bufferedChannelOut: - dataPathOut_cond_br8_trueOut_ins_1_mux1 <= 0
 path_unbufferedChannel: dataPathIn_cond_br8_trueOut_ins_1_mux1
   - dataPathOut_cond_br8_trueOut_ins_1_mux1
   - 100 dataBufPresent_cond_br8_trueOut_ins_1_mux1 <= 0
 buffer_presence: - 100 bufPresent_cond_br8_trueOut_ins_1_mux1
   + bufNumSlots_cond_br8_trueOut_ins_1_mux1 <= 0
 data_Presence: dataBufPresent_cond_br8_trueOut_ins_1_mux1
   - bufPresent_cond_br8_trueOut_ins_1_mux1 <= 0
 elastic_slots: dataBufPresent_cond_br8_trueOut_ins_1_mux1
   - bufNumSlots_cond_br8_trueOut_ins_1_mux1 <= 0
 path_period: dataPathOut_cond_br8_falseOut_ins_sink5 <= 10
 path_bufferedChannelIn: dataPathIn_cond_br8_falseOut_ins_sink5 <= 10
 path_bufferedChannelOut: - dataPathOut_cond_br8_falseOut_ins_sink5 <= 0
 path_unbufferedChannel: dataPathIn_cond_br8_falseOut_ins_sink5
   - dataPathOut_cond_br8_falseOut_ins_sink5
   - 100 dataBufPresent_cond_br8_falseOut_ins_sink5 <= 0
 buffer_presence: - 100 bufPresent_cond_br8_falseOut_ins_sink5
   + bufNumSlots_cond_br8_falseOut_ins_sink5 <= 0
 data_Presence: dataBufPresent_cond_br8_falseOut_ins_sink5
   - bufPresent_cond_br8_falseOut_ins_sink5 <= 0
 elastic_slots: dataBufPresent_cond_br8_falseOut_ins_sink5
   - bufNumSlots_cond_br8_falseOut_ins_sink5 <= 0
 path_period: dataPathOut_cond_br9_trueOut_ins_1_mux2 <= 10
 path_bufferedChannelIn: dataPathIn_cond_br9_trueOut_ins_1_mux2 <= 10
 path_bufferedChannelOut: - dataPathOut_cond_br9_trueOut_ins_1_mux2 <= 0
 path_unbufferedChannel: dataPathIn_cond_br9_trueOut_ins_1_mux2
   - dataPathOut_cond_br9_trueOut_ins_1_mux2
   - 100 dataBufPresent_cond_br9_trueOut_ins_1_mux2 <= 0
 buffer_presence: - 100 bufPresent_cond_br9_trueOut_ins_1_mux2
   + bufNumSlots_cond_br9_trueOut_ins_1_mux2 <= 0
 data_Presence: dataBufPresent_cond_br9_trueOut_ins_1_mux2
   - bufPresent_cond_br9_trueOut_ins_1_mux2 <= 0
 elastic_slots: dataBufPresent_cond_br9_trueOut_ins_1_mux2
   - bufNumSlots_cond_br9_trueOut_ins_1_mux2 <= 0
 path_period: dataPathOut_cond_br9_falseOut_ins_0_end0 <= 10
 path_bufferedChannelIn: dataPathIn_cond_br9_falseOut_ins_0_end0 <= 10
 path_bufferedChannelOut: - dataPathOut_cond_br9_falseOut_ins_0_end0 <= 0
 path_unbufferedChannel: dataPathIn_cond_br9_falseOut_ins_0_end0
   - dataPathOut_cond_br9_falseOut_ins_0_end0
   - 100 dataBufPresent_cond_br9_falseOut_ins_0_end0 <= 0
 buffer_presence: - 100 bufPresent_cond_br9_falseOut_ins_0_end0
   + bufNumSlots_cond_br9_falseOut_ins_0_end0 <= 0
 data_Presence: dataBufPresent_cond_br9_falseOut_ins_0_end0
   - bufPresent_cond_br9_falseOut_ins_0_end0 <= 0
 elastic_slots: dataBufPresent_cond_br9_falseOut_ins_0_end0
   - bufNumSlots_cond_br9_falseOut_ins_0_end0 <= 0
 path_period: dataPathOut_cond_br10_trueOut_ins_1_control_merge0 <= 10
 path_bufferedChannelIn: dataPathIn_cond_br10_trueOut_ins_1_control_merge0
   <= 10
 path_bufferedChannelOut:
   - dataPathOut_cond_br10_trueOut_ins_1_control_merge0 <= 0
 path_unbufferedChannel: dataPathIn_cond_br10_trueOut_ins_1_control_merge0
   - dataPathOut_cond_br10_trueOut_ins_1_control_merge0
   - 100 dataBufPresent_cond_br10_trueOut_ins_1_control_merge0 <= 0
 buffer_presence: - 100 bufPresent_cond_br10_trueOut_ins_1_control_merge0
   + bufNumSlots_cond_br10_trueOut_ins_1_control_merge0 <= 0
 data_Presence: dataBufPresent_cond_br10_trueOut_ins_1_control_merge0
   - bufPresent_cond_br10_trueOut_ins_1_control_merge0 <= 0
 elastic_slots: dataBufPresent_cond_br10_trueOut_ins_1_control_merge0
   - bufNumSlots_cond_br10_trueOut_ins_1_control_merge0 <= 0
 path_period: dataPathOut_cond_br10_falseOut_ins_sink6 <= 10
 path_bufferedChannelIn: dataPathIn_cond_br10_falseOut_ins_sink6 <= 10
 path_bufferedChannelOut: - dataPathOut_cond_br10_falseOut_ins_sink6 <= 0
 path_unbufferedChannel: dataPathIn_cond_br10_falseOut_ins_sink6
   - dataPathOut_cond_br10_falseOut_ins_sink6
   - 100 dataBufPresent_cond_br10_falseOut_ins_sink6 <= 0
 buffer_presence: - 100 bufPresent_cond_br10_falseOut_ins_sink6
   + bufNumSlots_cond_br10_falseOut_ins_sink6 <= 0
 data_Presence: dataBufPresent_cond_br10_falseOut_ins_sink6
   - bufPresent_cond_br10_falseOut_ins_sink6 <= 0
 elastic_slots: dataBufPresent_cond_br10_falseOut_ins_sink6
   - bufNumSlots_cond_br10_falseOut_ins_sink6 <= 0
 path_combDelay: - dataPathOut_golden_ratio_start_ins_fork0
   + dataPathIn_fork0_outs_0_ctrl_constant0 >= 0.001
 path_combDelay: - dataPathOut_golden_ratio_start_ins_fork0
   + dataPathIn_fork0_outs_1_ins_1_end0 >= 0.001
 path_combDelay: - dataPathOut_golden_ratio_start_ins_fork0
   + dataPathIn_fork0_outs_2_ins_0_control_merge0 >= 0.001
 path_combDelay: - dataPathOut_fork0_outs_0_ctrl_constant0
   + dataPathIn_constant0_outs_ins_extsi3 >= 0.001
 path_combDelay: - dataPathOut_constant0_outs_ins_extsi3
   + dataPathIn_extsi3_outs_ins_0_mux0 >= 0.001
 path_combDelay: dataPathIn_mux0_outs_ins_0_mux4
   - dataPathOut_fork1_outs_0_index_mux0 >= 1.117
 path_combDelay: - dataPathOut_extsi3_outs_ins_0_mux0
   + dataPathIn_mux0_outs_ins_0_mux4 >= 1.117
 path_combDelay: dataPathIn_mux0_outs_ins_0_mux4
   - dataPathOut_cond_br7_trueOut_ins_1_mux0 >= 1.117
 path_combDelay: dataPathIn_mux1_outs_ins_0_mux5
   - dataPathOut_fork1_outs_1_index_mux1 >= 1.117
 path_combDelay: - dataPathOut_golden_ratio_x1_ins_0_mux1
   + dataPathIn_mux1_outs_ins_0_mux5 >= 1.117
 path_combDelay: dataPathIn_mux1_outs_ins_0_mux5
   - dataPathOut_cond_br8_trueOut_ins_1_mux1 >= 1.117
 path_combDelay: dataPathIn_mux2_outs_ins_0_mux3
   - dataPathOut_fork1_outs_2_index_mux2 >= 1.117
 path_combDelay: - dataPathOut_golden_ratio_x0_ins_0_mux2
   + dataPathIn_mux2_outs_ins_0_mux3 >= 1.117
 path_combDelay: dataPathIn_mux2_outs_ins_0_mux3
   - dataPathOut_cond_br9_trueOut_ins_1_mux2 >= 1.117
 path_combDelay: - dataPathOut_fork0_outs_2_ins_0_control_merge0
   + dataPathIn_control_merge0_outs_ins_0_mux6 >= 0.001
 path_combDelay: - dataPathOut_fork0_outs_2_ins_0_control_merge0
   + dataPathIn_control_merge0_index_ins_fork1 >= 0.001
 path_combDelay: dataPathIn_control_merge0_outs_ins_0_mux6
   - dataPathOut_cond_br10_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: dataPathIn_control_merge0_index_ins_fork1
   - dataPathOut_cond_br10_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: - dataPathOut_control_merge0_index_ins_fork1
   + dataPathIn_fork1_outs_0_index_mux0 >= 0.001
 path_combDelay: - dataPathOut_control_merge0_index_ins_fork1
   + dataPathIn_fork1_outs_1_index_mux1 >= 0.001
 path_combDelay: - dataPathOut_control_merge0_index_ins_fork1
   + dataPathIn_fork1_outs_2_index_mux2 >= 0.001
 path_combDelay: dataPathIn_mux3_outs_ins_fork28
   - dataPathOut_fork3_outs_3_index_mux3 >= 1.117
 path_combDelay: - dataPathOut_mux2_outs_ins_0_mux3
   + dataPathIn_mux3_outs_ins_fork28 >= 1.117
 path_combDelay: dataPathIn_mux3_outs_ins_fork28
   - dataPathOut_passer7_result_ins_1_mux3 >= 1.117
 path_combDelay: dataPathIn_mux4_outs_ins_fork26
   - dataPathOut_fork3_outs_2_index_mux4 >= 1.117
 path_combDelay: - dataPathOut_mux0_outs_ins_0_mux4
   + dataPathIn_mux4_outs_ins_fork26 >= 1.117
 path_combDelay: dataPathIn_mux4_outs_ins_fork26
   - dataPathOut_passer9_result_ins_1_mux4 >= 1.117
 path_combDelay: dataPathIn_mux5_outs_ins_fork29
   - dataPathOut_fork3_outs_1_index_mux5 >= 1.117
 path_combDelay: - dataPathOut_mux1_outs_ins_0_mux5
   + dataPathIn_mux5_outs_ins_fork29 >= 1.117
 path_combDelay: dataPathIn_mux5_outs_ins_fork29
   - dataPathOut_passer11_result_ins_1_mux5 >= 1.117
 path_combDelay: dataPathIn_mux6_outs_ins_fork27
   - dataPathOut_fork3_outs_0_index_mux6 >= 1.117
 path_combDelay: - dataPathOut_control_merge0_outs_ins_0_mux6
   + dataPathIn_mux6_outs_ins_fork27 >= 1.117
 path_combDelay: dataPathIn_mux6_outs_ins_fork27
   - dataPathOut_passer10_result_ins_1_mux6 >= 1.117
 path_combDelay: - dataPathOut_source0_outs_ctrl_constant6
   + dataPathIn_constant6_outs_rhs_mulf1 >= 0.001
 path_combDelay: - dataPathOut_source1_outs_ctrl_constant7
   + dataPathIn_constant7_outs_rhs_cmpf0 >= 0.001
 path_inDelay: dataPathOut_fork28_outs_3_lhs_mulf0 <= 10
 path_inDelay: dataPathOut_fork29_outs_1_rhs_mulf0 <= 10
 path_outDelay: dataPathIn_mulf0_result_rhs_addf0 = 0
 path_inDelay: dataPathOut_fork28_outs_2_lhs_addf0 <= 10
 path_inDelay: dataPathOut_mulf0_result_rhs_addf0 <= 10
 path_outDelay: dataPathIn_addf0_result_lhs_mulf1 = 0
 path_combDelay: dataPathIn_passer7_result_ins_1_mux3
   - dataPathOut_fork4_outs_0_data_passer7 >= 0.001
 path_combDelay: dataPathIn_passer7_result_ins_1_mux3
   - dataPathOut_fork2_outs_1_ctrl_passer7 >= 0.001
 path_combDelay: dataPathIn_fork4_outs_0_data_passer7
   - dataPathOut_mulf1_result_ins_fork4 >= 0.001
 path_combDelay: dataPathIn_fork4_outs_1_lhs_subf0
   - dataPathOut_mulf1_result_ins_fork4 >= 0.001
 path_inDelay: dataPathOut_addf0_result_lhs_mulf1 <= 10
 path_inDelay: dataPathOut_constant6_outs_rhs_mulf1 <= 10
 path_outDelay: dataPathIn_mulf1_result_ins_fork4 = 0
 path_inDelay: dataPathOut_fork4_outs_1_lhs_subf0 <= 10
 path_inDelay: dataPathOut_fork28_outs_1_rhs_subf0 <= 10
 path_outDelay: dataPathIn_subf0_result_ins_absf0 = 0
 path_combDelay: - dataPathOut_subf0_result_ins_absf0
   + dataPathIn_absf0_outs_lhs_cmpf0 >= 0.001
 path_combDelay: - dataPathOut_absf0_outs_lhs_cmpf0
   + dataPathIn_cmpf0_result_ins_fork6 >= 1.895
 path_combDelay: - dataPathOut_constant7_outs_rhs_cmpf0
   + dataPathIn_cmpf0_result_ins_fork6 >= 1.895
 path_combDelay: - dataPathOut_cmpf0_result_ins_fork6
   + dataPathIn_fork6_outs_0_ins_not0 >= 0.001
 path_combDelay: - dataPathOut_cmpf0_result_ins_fork6
   + dataPathIn_fork6_outs_1_lhs_andi0 >= 0.001
 path_combDelay: dataPathIn_passer8_result_ins_spec_v2_repeating_init0
   - dataPathOut_not0_outs_data_passer8 >= 0.001
 path_combDelay: dataPathIn_passer8_result_ins_spec_v2_repeating_init0
   - dataPathOut_fork2_outs_2_ctrl_passer8 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_0_ins_not0
   + dataPathIn_not0_outs_data_passer8 >= 0.001
 path_combDelay: - dataPathOut_passer8_result_ins_spec_v2_repeating_init0
   + dataPathIn_spec_v2_repeating_init0_outs_ins_fork2 >= 0.001
 path_combDelay: - dataPathOut_spec_v2_repeating_init0_outs_ins_fork2
   + dataPathIn_fork2_outs_0_ctrl_passer11 >= 0.001
 path_combDelay: - dataPathOut_spec_v2_repeating_init0_outs_ins_fork2
   + dataPathIn_fork2_outs_1_ctrl_passer7 >= 0.001
 path_combDelay: - dataPathOut_spec_v2_repeating_init0_outs_ins_fork2
   + dataPathIn_fork2_outs_2_ctrl_passer8 >= 0.001
 path_combDelay: - dataPathOut_spec_v2_repeating_init0_outs_ins_fork2
   + dataPathIn_fork2_outs_3_ctrl_passer10 >= 0.001
 path_combDelay: - dataPathOut_spec_v2_repeating_init0_outs_ins_fork2
   + dataPathIn_fork2_outs_4_ctrl_passer9 >= 0.001
 path_combDelay: - dataPathOut_spec_v2_repeating_init0_outs_ins_fork2
   + dataPathIn_fork2_outs_5_rhs_andi0 >= 0.001
 path_combDelay: - dataPathOut_spec_v2_repeating_init0_outs_ins_fork2
   + dataPathIn_fork2_outs_6_ins_init4 >= 0.001
 path_combDelay: - dataPathOut_fork2_outs_6_ins_init4
   + dataPathIn_init4_outs_ins_fork3 >= 0.001
 path_combDelay: - dataPathOut_init4_outs_ins_fork3
   + dataPathIn_fork3_outs_0_index_mux6 >= 0.001
 path_combDelay: - dataPathOut_init4_outs_ins_fork3
   + dataPathIn_fork3_outs_1_index_mux5 >= 0.001
 path_combDelay: - dataPathOut_init4_outs_ins_fork3
   + dataPathIn_fork3_outs_2_index_mux4 >= 0.001
 path_combDelay: - dataPathOut_init4_outs_ins_fork3
   + dataPathIn_fork3_outs_3_index_mux3 >= 0.001
 path_combDelay: - dataPathOut_fork6_outs_1_lhs_andi0
   + dataPathIn_andi0_result_ins_fork33 >= 1.117
 path_combDelay: - dataPathOut_fork2_outs_5_rhs_andi0
   + dataPathIn_andi0_result_ins_fork33 >= 1.117
 path_combDelay: - dataPathOut_andi0_result_ins_fork33
   + dataPathIn_fork33_outs_0_ctrl_passer3 >= 0.001
 path_combDelay: - dataPathOut_andi0_result_ins_fork33
   + dataPathIn_fork33_outs_1_ctrl_passer18 >= 0.001
 path_combDelay: - dataPathOut_andi0_result_ins_fork33
   + dataPathIn_fork33_outs_2_ctrl_passer17 >= 0.001
 path_combDelay: - dataPathOut_andi0_result_ins_fork33
   + dataPathIn_fork33_outs_3_ctrl_passer16 >= 0.001
 path_combDelay: - dataPathOut_andi0_result_ins_fork33
   + dataPathIn_fork33_outs_4_ctrl_passer15 >= 0.001
 path_combDelay: - dataPathOut_andi0_result_ins_fork33
   + dataPathIn_fork33_outs_5_ctrl_passer14 >= 0.001
 path_combDelay: - dataPathOut_andi0_result_ins_fork33
   + dataPathIn_fork33_outs_6_ctrl_passer13 >= 0.001
 path_combDelay: - dataPathOut_andi0_result_ins_fork33
   + dataPathIn_fork33_outs_7_ctrl_passer12 >= 0.001
 path_combDelay: dataPathIn_passer9_result_ins_1_mux4
   - dataPathOut_fork26_outs_0_data_passer9 >= 0.001
 path_combDelay: - dataPathOut_fork2_outs_4_ctrl_passer9
   + dataPathIn_passer9_result_ins_1_mux4 >= 0.001
 path_combDelay: - dataPathOut_mux4_outs_ins_fork26
   + dataPathIn_fork26_outs_0_data_passer9 >= 0.001
 path_combDelay: - dataPathOut_mux4_outs_ins_fork26
   + dataPathIn_fork26_outs_1_ins_extsi4 >= 0.001
 path_combDelay: dataPathIn_passer3_result_data_cond_br10
   - dataPathOut_fork27_outs_0_data_passer3 >= 0.001
 path_combDelay: - dataPathOut_fork33_outs_0_ctrl_passer3
   + dataPathIn_passer3_result_data_cond_br10 >= 0.001
 path_combDelay: dataPathIn_passer10_result_ins_1_mux6
   - dataPathOut_fork27_outs_1_data_passer10 >= 0.001
 path_combDelay: - dataPathOut_fork2_outs_3_ctrl_passer10
   + dataPathIn_passer10_result_ins_1_mux6 >= 0.001
 path_combDelay: - dataPathOut_mux6_outs_ins_fork27
   + dataPathIn_fork27_outs_0_data_passer3 >= 0.001
 path_combDelay: - dataPathOut_mux6_outs_ins_fork27
   + dataPathIn_fork27_outs_1_data_passer10 >= 0.001
 path_combDelay: - dataPathOut_mux3_outs_ins_fork28
   + dataPathIn_fork28_outs_0_lhs_addf1 >= 0.001
 path_combDelay: - dataPathOut_mux3_outs_ins_fork28
   + dataPathIn_fork28_outs_1_rhs_subf0 >= 0.001
 path_combDelay: - dataPathOut_mux3_outs_ins_fork28
   + dataPathIn_fork28_outs_2_lhs_addf0 >= 0.001
 path_combDelay: - dataPathOut_mux3_outs_ins_fork28
   + dataPathIn_fork28_outs_3_lhs_mulf0 >= 0.001
 path_combDelay: dataPathIn_passer11_result_ins_1_mux5
   - dataPathOut_fork29_outs_0_data_passer11 >= 0.001
 path_combDelay: - dataPathOut_fork2_outs_0_ctrl_passer11
   + dataPathIn_passer11_result_ins_1_mux5 >= 0.001
 path_combDelay: - dataPathOut_mux5_outs_ins_fork29
   + dataPathIn_fork29_outs_0_data_passer11 >= 0.001
 path_combDelay: - dataPathOut_mux5_outs_ins_fork29
   + dataPathIn_fork29_outs_1_rhs_mulf0 >= 0.001
 path_combDelay: - dataPathOut_fork26_outs_1_ins_extsi4
   + dataPathIn_extsi4_outs_lhs_addi0 >= 0.001
 path_combDelay: - dataPathOut_source2_outs_ctrl_constant8
   + dataPathIn_constant8_outs_ins_fork7 >= 0.001
 path_combDelay: - dataPathOut_constant8_outs_ins_fork7
   + dataPathIn_fork7_outs_0_lhs_divf0 >= 0.001
 path_combDelay: - dataPathOut_constant8_outs_ins_fork7
   + dataPathIn_fork7_outs_1_rhs_addf1 >= 0.001
 path_combDelay: - dataPathOut_source3_outs_ctrl_constant1
   + dataPathIn_constant1_outs_ins_extsi5 >= 0.001
 path_combDelay: - dataPathOut_constant1_outs_ins_extsi5
   + dataPathIn_extsi5_outs_rhs_addi0 >= 0.001
 path_combDelay: - dataPathOut_source4_outs_ctrl_constant2
   + dataPathIn_constant2_outs_ins_extsi6 >= 0.001
 path_combDelay: - dataPathOut_constant2_outs_ins_extsi6
   + dataPathIn_extsi6_outs_rhs_cmpi0 >= 0.001
 path_combDelay: dataPathIn_passer12_result_data_cond_br9
   - dataPathOut_fork30_outs_0_data_passer12 >= 0.001
 path_combDelay: - dataPathOut_fork33_outs_7_ctrl_passer12
   + dataPathIn_passer12_result_data_cond_br9 >= 0.001
 path_combDelay: dataPathIn_fork30_outs_0_data_passer12
   - dataPathOut_addf1_result_ins_fork30 >= 0.001
 path_combDelay: dataPathIn_fork30_outs_1_rhs_divf0
   - dataPathOut_addf1_result_ins_fork30 >= 0.001
 path_inDelay: dataPathOut_fork28_outs_0_lhs_addf1 <= 10
 path_inDelay: dataPathOut_fork7_outs_1_rhs_addf1 <= 10
 path_outDelay: dataPathIn_addf1_result_ins_fork30 = 0
 path_combDelay: dataPathIn_passer13_result_data_cond_br8
   - dataPathOut_divf0_result_data_passer13 >= 0.001
 path_combDelay: - dataPathOut_fork33_outs_6_ctrl_passer13
   + dataPathIn_passer13_result_data_cond_br8 >= 0.001
 path_inDelay: dataPathOut_fork7_outs_0_lhs_divf0 <= 10
 path_inDelay: dataPathOut_fork30_outs_1_rhs_divf0 <= 10
 path_outDelay: dataPathIn_divf0_result_data_passer13 = 0
 path_combDelay: dataPathIn_fork31_outs_0_ins_trunci0
   - dataPathOut_addi0_result_ins_fork31 >= 0.001
 path_combDelay: dataPathIn_fork31_outs_1_lhs_cmpi0
   - dataPathOut_addi0_result_ins_fork31 >= 0.001
 path_combDelay: - dataPathOut_extsi4_outs_lhs_addi0
   + dataPathIn_addi0_result_ins_fork31 >= 1.653
 path_combDelay: - dataPathOut_extsi5_outs_rhs_addi0
   + dataPathIn_addi0_result_ins_fork31 >= 1.653
 path_combDelay: dataPathIn_passer14_result_data_cond_br7
   - dataPathOut_trunci0_outs_data_passer14 >= 0.001
 path_combDelay: - dataPathOut_fork33_outs_5_ctrl_passer14
   + dataPathIn_passer14_result_data_cond_br7 >= 0.001
 path_combDelay: - dataPathOut_fork31_outs_0_ins_trunci0
   + dataPathIn_trunci0_outs_data_passer14 >= 0.001
 path_combDelay: dataPathIn_passer15_result_condition_cond_br7
   - dataPathOut_fork32_outs_0_data_passer15 >= 0.001
 path_combDelay: - dataPathOut_fork33_outs_4_ctrl_passer15
   + dataPathIn_passer15_result_condition_cond_br7 >= 0.001
 path_combDelay: dataPathIn_passer16_result_condition_cond_br8
   - dataPathOut_fork32_outs_1_data_passer16 >= 0.001
 path_combDelay: - dataPathOut_fork33_outs_3_ctrl_passer16
   + dataPathIn_passer16_result_condition_cond_br8 >= 0.001
 path_combDelay: dataPathIn_passer17_result_condition_cond_br9
   - dataPathOut_fork32_outs_2_data_passer17 >= 0.001
 path_combDelay: - dataPathOut_fork33_outs_2_ctrl_passer17
   + dataPathIn_passer17_result_condition_cond_br9 >= 0.001
 path_combDelay: dataPathIn_passer18_result_condition_cond_br10
   - dataPathOut_fork32_outs_3_data_passer18 >= 0.001
 path_combDelay: - dataPathOut_fork33_outs_1_ctrl_passer18
   + dataPathIn_passer18_result_condition_cond_br10 >= 0.001
 path_combDelay: dataPathIn_fork32_outs_0_data_passer15
   - dataPathOut_cmpi0_result_ins_fork32 >= 0.001
 path_combDelay: dataPathIn_fork32_outs_1_data_passer16
   - dataPathOut_cmpi0_result_ins_fork32 >= 0.001
 path_combDelay: dataPathIn_fork32_outs_2_data_passer17
   - dataPathOut_cmpi0_result_ins_fork32 >= 0.001
 path_combDelay: dataPathIn_fork32_outs_3_data_passer18
   - dataPathOut_cmpi0_result_ins_fork32 >= 0.001
 path_combDelay: - dataPathOut_fork31_outs_1_lhs_cmpi0
   + dataPathIn_cmpi0_result_ins_fork32 >= 1.456
 path_combDelay: - dataPathOut_extsi6_outs_rhs_cmpi0
   + dataPathIn_cmpi0_result_ins_fork32 >= 1.456
 path_combDelay: - dataPathOut_passer15_result_condition_cond_br7
   + dataPathIn_cond_br7_trueOut_ins_1_mux0 >= 0.001
 path_combDelay: - dataPathOut_passer15_result_condition_cond_br7
   + dataPathIn_cond_br7_falseOut_ins_sink4 >= 0.001
 path_combDelay: - dataPathOut_passer14_result_data_cond_br7
   + dataPathIn_cond_br7_trueOut_ins_1_mux0 >= 0.001
 path_combDelay: - dataPathOut_passer14_result_data_cond_br7
   + dataPathIn_cond_br7_falseOut_ins_sink4 >= 0.001
 path_combDelay: - dataPathOut_passer16_result_condition_cond_br8
   + dataPathIn_cond_br8_trueOut_ins_1_mux1 >= 0.001
 path_combDelay: - dataPathOut_passer16_result_condition_cond_br8
   + dataPathIn_cond_br8_falseOut_ins_sink5 >= 0.001
 path_combDelay: - dataPathOut_passer13_result_data_cond_br8
   + dataPathIn_cond_br8_trueOut_ins_1_mux1 >= 0.001
 path_combDelay: - dataPathOut_passer13_result_data_cond_br8
   + dataPathIn_cond_br8_falseOut_ins_sink5 >= 0.001
 path_combDelay: - dataPathOut_passer17_result_condition_cond_br9
   + dataPathIn_cond_br9_trueOut_ins_1_mux2 >= 0.001
 path_combDelay: - dataPathOut_passer17_result_condition_cond_br9
   + dataPathIn_cond_br9_falseOut_ins_0_end0 >= 0.001
 path_combDelay: - dataPathOut_passer12_result_data_cond_br9
   + dataPathIn_cond_br9_trueOut_ins_1_mux2 >= 0.001
 path_combDelay: - dataPathOut_passer12_result_data_cond_br9
   + dataPathIn_cond_br9_falseOut_ins_0_end0 >= 0.001
 path_combDelay: - dataPathOut_passer18_result_condition_cond_br10
   + dataPathIn_cond_br10_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: - dataPathOut_passer18_result_condition_cond_br10
   + dataPathIn_cond_br10_falseOut_ins_sink6 >= 0.001
 path_combDelay: - dataPathOut_passer3_result_data_cond_br10
   + dataPathIn_cond_br10_trueOut_ins_1_control_merge0 >= 0.001
 path_combDelay: - dataPathOut_passer3_result_data_cond_br10
   + dataPathIn_cond_br10_falseOut_ins_sink6 >= 0.001
 throughput_channelRetiming: cfdfc0_retIn_mux3 - cfdfc0_retIn_fork28
   + cfdfc0_throughput_mux3_outs_ins_fork28 = 0
 throughput_channelRetiming: cfdfc0_retIn_mux4 - cfdfc0_retIn_fork26
   + cfdfc0_throughput_mux4_outs_ins_fork26 = 0
 throughput_channelRetiming: cfdfc0_retIn_mux5 - cfdfc0_retIn_fork29
   + cfdfc0_throughput_mux5_outs_ins_fork29 = 0
 throughput_channelRetiming: cfdfc0_retIn_mux6 - cfdfc0_retIn_fork27
   + cfdfc0_throughput_mux6_outs_ins_fork27 = 0
 throughput_channelRetiming: cfdfc0_retIn_source0 - cfdfc0_retIn_constant6
   + cfdfc0_throughput_source0_outs_ctrl_constant6 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant6 - cfdfc0_retIn_mulf1
   + cfdfc0_throughput_constant6_outs_rhs_mulf1 = 0
 throughput_channelRetiming: cfdfc0_retIn_source1 - cfdfc0_retIn_constant7
   + cfdfc0_throughput_source1_outs_ctrl_constant7 = 0
 throughput_channelRetiming: cfdfc0_retIn_constant7 - cfdfc0_retIn_cmpf0
   + cfdfc0_throughput_constant7_outs_rhs_cmpf0 = 0
 throughput_channelRetiming: cfdfc0_retOut_mulf0 - cfdfc0_retIn_addf0
   + cfdfc0_throughput_mulf0_result_rhs_addf0 = 0
 throughput_channelRetiming: cfdfc0_retOut_addf0 - cfdfc0_retIn_mulf1
   + cfdfc0_throughput_addf0_result_lhs_mulf1 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux3 + cfdfc0_retIn_passer7
   + cfdfc0_throughput_passer7_result_ins_1_mux3 = 1
 throughput_channelRetiming: - cfdfc0_retIn_passer7 + cfdfc0_retIn_fork4
   + cfdfc0_throughput_fork4_outs_0_data_passer7 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork4 - cfdfc0_retIn_subf0
   + cfdfc0_throughput_fork4_outs_1_lhs_subf0 = 0
 throughput_channelRetiming: - cfdfc0_retIn_fork4 + cfdfc0_retOut_mulf1
   + cfdfc0_throughput_mulf1_result_ins_fork4 = 0
 throughput_channelRetiming: cfdfc0_retOut_subf0 - cfdfc0_retIn_absf0
   + cfdfc0_throughput_subf0_result_ins_absf0 = 0
 throughput_channelRetiming: cfdfc0_retIn_absf0 - cfdfc0_retIn_cmpf0
   + cfdfc0_throughput_absf0_outs_lhs_cmpf0 = 0
 throughput_channelRetiming: cfdfc0_retIn_cmpf0 - cfdfc0_retIn_fork6
   + cfdfc0_throughput_cmpf0_result_ins_fork6 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork6 - cfdfc0_retIn_not0
   + cfdfc0_throughput_fork6_outs_0_ins_not0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork6 - cfdfc0_retIn_andi0
   + cfdfc0_throughput_fork6_outs_1_lhs_andi0 = 0
 throughput_channelRetiming: cfdfc0_retIn_passer8
   - cfdfc0_retIn_spec_v2_repeating_init0
   + cfdfc0_throughput_passer8_result_ins_spec_v2_repeating_init0 = 1
 throughput_channelRetiming: - cfdfc0_retIn_passer8 + cfdfc0_retIn_not0
   + cfdfc0_throughput_not0_outs_data_passer8 = 0
 throughput_channelRetiming: cfdfc0_retIn_spec_v2_repeating_init0
   - cfdfc0_retIn_fork2
   + cfdfc0_throughput_spec_v2_repeating_init0_outs_ins_fork2 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_passer11
   + cfdfc0_throughput_fork2_outs_0_ctrl_passer11 = 0
 throughput_channelRetiming: - cfdfc0_retIn_passer7 + cfdfc0_retIn_fork2
   + cfdfc0_throughput_fork2_outs_1_ctrl_passer7 = 0
 throughput_channelRetiming: - cfdfc0_retIn_passer8 + cfdfc0_retIn_fork2
   + cfdfc0_throughput_fork2_outs_2_ctrl_passer8 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_passer10
   + cfdfc0_throughput_fork2_outs_3_ctrl_passer10 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_passer9
   + cfdfc0_throughput_fork2_outs_4_ctrl_passer9 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_andi0
   + cfdfc0_throughput_fork2_outs_5_rhs_andi0 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork2 - cfdfc0_retIn_init4
   + cfdfc0_throughput_fork2_outs_6_ins_init4 = 1
 throughput_channelRetiming: cfdfc0_retIn_init4 - cfdfc0_retIn_fork3
   + cfdfc0_throughput_init4_outs_ins_fork3 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux6 + cfdfc0_retIn_fork3
   + cfdfc0_throughput_fork3_outs_0_index_mux6 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux5 + cfdfc0_retIn_fork3
   + cfdfc0_throughput_fork3_outs_1_index_mux5 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux4 + cfdfc0_retIn_fork3
   + cfdfc0_throughput_fork3_outs_2_index_mux4 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux3 + cfdfc0_retIn_fork3
   + cfdfc0_throughput_fork3_outs_3_index_mux3 = 0
 throughput_channelRetiming: cfdfc0_retIn_andi0 - cfdfc0_retIn_fork33
   + cfdfc0_throughput_andi0_result_ins_fork33 = 0
 throughput_channelRetiming: cfdfc0_retIn_fork33 - cfdfc0_retIn_passer3
   + cfdfc0_throughput_fork33_outs_0_ctrl_passer3 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux4 + cfdfc0_retIn_passer9
   + cfdfc0_throughput_passer9_result_ins_1_mux4 = 1
 throughput_channelRetiming: - cfdfc0_retIn_passer9 + cfdfc0_retIn_fork26
   + cfdfc0_throughput_fork26_outs_0_data_passer9 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux6 + cfdfc0_retIn_passer10
   + cfdfc0_throughput_passer10_result_ins_1_mux6 = 1
 throughput_channelRetiming: - cfdfc0_retIn_passer3 + cfdfc0_retIn_fork27
   + cfdfc0_throughput_fork27_outs_0_data_passer3 = 0
 throughput_channelRetiming: - cfdfc0_retIn_passer10 + cfdfc0_retIn_fork27
   + cfdfc0_throughput_fork27_outs_1_data_passer10 = 0
 throughput_channelRetiming: - cfdfc0_retIn_subf0 + cfdfc0_retIn_fork28
   + cfdfc0_throughput_fork28_outs_1_rhs_subf0 = 0
 throughput_channelRetiming: - cfdfc0_retIn_addf0 + cfdfc0_retIn_fork28
   + cfdfc0_throughput_fork28_outs_2_lhs_addf0 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mulf0 + cfdfc0_retIn_fork28
   + cfdfc0_throughput_fork28_outs_3_lhs_mulf0 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mux5 + cfdfc0_retIn_passer11
   + cfdfc0_throughput_passer11_result_ins_1_mux5 = 1
 throughput_channelRetiming: - cfdfc0_retIn_passer11 + cfdfc0_retIn_fork29
   + cfdfc0_throughput_fork29_outs_0_data_passer11 = 0
 throughput_channelRetiming: - cfdfc0_retIn_mulf0 + cfdfc0_retIn_fork29
   + cfdfc0_throughput_fork29_outs_1_rhs_mulf0 = 0
 throughput_channel: - bufNumSlots_mux3_outs_ins_fork28
   + cfdfc0_throughput_mux3_outs_ins_fork28 <= 0
 throughput_data: dataBufPresent_mux3_outs_ins_fork28
   - cfdfc0_throughput_mux3_outs_ins_fork28 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_mux4_outs_ins_fork26
   + cfdfc0_throughput_mux4_outs_ins_fork26 <= 0
 throughput_data: dataBufPresent_mux4_outs_ins_fork26
   - cfdfc0_throughput_mux4_outs_ins_fork26 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_mux5_outs_ins_fork29
   + cfdfc0_throughput_mux5_outs_ins_fork29 <= 0
 throughput_data: dataBufPresent_mux5_outs_ins_fork29
   - cfdfc0_throughput_mux5_outs_ins_fork29 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_mux6_outs_ins_fork27
   + cfdfc0_throughput_mux6_outs_ins_fork27 <= 0
 throughput_data: dataBufPresent_mux6_outs_ins_fork27
   - cfdfc0_throughput_mux6_outs_ins_fork27 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_source0_outs_ctrl_constant6
   + cfdfc0_throughput_source0_outs_ctrl_constant6 <= 0
 throughput_data: dataBufPresent_source0_outs_ctrl_constant6
   - cfdfc0_throughput_source0_outs_ctrl_constant6 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant6_outs_rhs_mulf1
   + cfdfc0_throughput_constant6_outs_rhs_mulf1 <= 0
 throughput_data: dataBufPresent_constant6_outs_rhs_mulf1
   - cfdfc0_throughput_constant6_outs_rhs_mulf1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_source1_outs_ctrl_constant7
   + cfdfc0_throughput_source1_outs_ctrl_constant7 <= 0
 throughput_data: dataBufPresent_source1_outs_ctrl_constant7
   - cfdfc0_throughput_source1_outs_ctrl_constant7 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant7_outs_rhs_cmpf0
   + cfdfc0_throughput_constant7_outs_rhs_cmpf0 <= 0
 throughput_data: dataBufPresent_constant7_outs_rhs_cmpf0
   - cfdfc0_throughput_constant7_outs_rhs_cmpf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_mulf0_result_rhs_addf0
   + cfdfc0_throughput_mulf0_result_rhs_addf0 <= 0
 throughput_data: dataBufPresent_mulf0_result_rhs_addf0
   - cfdfc0_throughput_mulf0_result_rhs_addf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_addf0_result_lhs_mulf1
   + cfdfc0_throughput_addf0_result_lhs_mulf1 <= 0
 throughput_data: dataBufPresent_addf0_result_lhs_mulf1
   - cfdfc0_throughput_addf0_result_lhs_mulf1 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_passer7_result_ins_1_mux3
   + cfdfc0_throughput_passer7_result_ins_1_mux3 <= 0
 throughput_data: dataBufPresent_passer7_result_ins_1_mux3
   - cfdfc0_throughput_passer7_result_ins_1_mux3 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork4_outs_0_data_passer7
   + cfdfc0_throughput_fork4_outs_0_data_passer7 <= 0
 throughput_data: dataBufPresent_fork4_outs_0_data_passer7
   - cfdfc0_throughput_fork4_outs_0_data_passer7 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork4_outs_1_lhs_subf0
   + cfdfc0_throughput_fork4_outs_1_lhs_subf0 <= 0
 throughput_data: dataBufPresent_fork4_outs_1_lhs_subf0
   - cfdfc0_throughput_fork4_outs_1_lhs_subf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_mulf1_result_ins_fork4
   + cfdfc0_throughput_mulf1_result_ins_fork4 <= 0
 throughput_data: dataBufPresent_mulf1_result_ins_fork4
   - cfdfc0_throughput_mulf1_result_ins_fork4 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_subf0_result_ins_absf0
   + cfdfc0_throughput_subf0_result_ins_absf0 <= 0
 throughput_data: dataBufPresent_subf0_result_ins_absf0
   - cfdfc0_throughput_subf0_result_ins_absf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_absf0_outs_lhs_cmpf0
   + cfdfc0_throughput_absf0_outs_lhs_cmpf0 <= 0
 throughput_data: dataBufPresent_absf0_outs_lhs_cmpf0
   - cfdfc0_throughput_absf0_outs_lhs_cmpf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_cmpf0_result_ins_fork6
   + cfdfc0_throughput_cmpf0_result_ins_fork6 <= 0
 throughput_data: dataBufPresent_cmpf0_result_ins_fork6
   - cfdfc0_throughput_cmpf0_result_ins_fork6 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork6_outs_0_ins_not0
   + cfdfc0_throughput_fork6_outs_0_ins_not0 <= 0
 throughput_data: dataBufPresent_fork6_outs_0_ins_not0
   - cfdfc0_throughput_fork6_outs_0_ins_not0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork6_outs_1_lhs_andi0
   + cfdfc0_throughput_fork6_outs_1_lhs_andi0 <= 0
 throughput_data: dataBufPresent_fork6_outs_1_lhs_andi0
   - cfdfc0_throughput_fork6_outs_1_lhs_andi0 + cfdfc0_throughput <= 1
 throughput_channel:
   - bufNumSlots_passer8_result_ins_spec_v2_repeating_init0
   + cfdfc0_throughput_passer8_result_ins_spec_v2_repeating_init0 <= 0
 throughput_data: dataBufPresent_passer8_result_ins_spec_v2_repeating_init0
   - cfdfc0_throughput_passer8_result_ins_spec_v2_repeating_init0
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_not0_outs_data_passer8
   + cfdfc0_throughput_not0_outs_data_passer8 <= 0
 throughput_data: dataBufPresent_not0_outs_data_passer8
   - cfdfc0_throughput_not0_outs_data_passer8 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_spec_v2_repeating_init0_outs_ins_fork2
   + cfdfc0_throughput_spec_v2_repeating_init0_outs_ins_fork2 <= 0
 throughput_data: dataBufPresent_spec_v2_repeating_init0_outs_ins_fork2
   - cfdfc0_throughput_spec_v2_repeating_init0_outs_ins_fork2
   + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_0_ctrl_passer11
   + cfdfc0_throughput_fork2_outs_0_ctrl_passer11 <= 0
 throughput_data: dataBufPresent_fork2_outs_0_ctrl_passer11
   - cfdfc0_throughput_fork2_outs_0_ctrl_passer11 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_1_ctrl_passer7
   + cfdfc0_throughput_fork2_outs_1_ctrl_passer7 <= 0
 throughput_data: dataBufPresent_fork2_outs_1_ctrl_passer7
   - cfdfc0_throughput_fork2_outs_1_ctrl_passer7 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_2_ctrl_passer8
   + cfdfc0_throughput_fork2_outs_2_ctrl_passer8 <= 0
 throughput_data: dataBufPresent_fork2_outs_2_ctrl_passer8
   - cfdfc0_throughput_fork2_outs_2_ctrl_passer8 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_3_ctrl_passer10
   + cfdfc0_throughput_fork2_outs_3_ctrl_passer10 <= 0
 throughput_data: dataBufPresent_fork2_outs_3_ctrl_passer10
   - cfdfc0_throughput_fork2_outs_3_ctrl_passer10 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_4_ctrl_passer9
   + cfdfc0_throughput_fork2_outs_4_ctrl_passer9 <= 0
 throughput_data: dataBufPresent_fork2_outs_4_ctrl_passer9
   - cfdfc0_throughput_fork2_outs_4_ctrl_passer9 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_5_rhs_andi0
   + cfdfc0_throughput_fork2_outs_5_rhs_andi0 <= 0
 throughput_data: dataBufPresent_fork2_outs_5_rhs_andi0
   - cfdfc0_throughput_fork2_outs_5_rhs_andi0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_6_ins_init4
   + cfdfc0_throughput_fork2_outs_6_ins_init4 <= 0
 throughput_data: dataBufPresent_fork2_outs_6_ins_init4
   - cfdfc0_throughput_fork2_outs_6_ins_init4 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_init4_outs_ins_fork3
   + cfdfc0_throughput_init4_outs_ins_fork3 <= 0
 throughput_data: dataBufPresent_init4_outs_ins_fork3
   - cfdfc0_throughput_init4_outs_ins_fork3 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork3_outs_0_index_mux6
   + cfdfc0_throughput_fork3_outs_0_index_mux6 <= 0
 throughput_data: dataBufPresent_fork3_outs_0_index_mux6
   - cfdfc0_throughput_fork3_outs_0_index_mux6 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork3_outs_1_index_mux5
   + cfdfc0_throughput_fork3_outs_1_index_mux5 <= 0
 throughput_data: dataBufPresent_fork3_outs_1_index_mux5
   - cfdfc0_throughput_fork3_outs_1_index_mux5 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork3_outs_2_index_mux4
   + cfdfc0_throughput_fork3_outs_2_index_mux4 <= 0
 throughput_data: dataBufPresent_fork3_outs_2_index_mux4
   - cfdfc0_throughput_fork3_outs_2_index_mux4 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork3_outs_3_index_mux3
   + cfdfc0_throughput_fork3_outs_3_index_mux3 <= 0
 throughput_data: dataBufPresent_fork3_outs_3_index_mux3
   - cfdfc0_throughput_fork3_outs_3_index_mux3 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_andi0_result_ins_fork33
   + cfdfc0_throughput_andi0_result_ins_fork33 <= 0
 throughput_data: dataBufPresent_andi0_result_ins_fork33
   - cfdfc0_throughput_andi0_result_ins_fork33 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork33_outs_0_ctrl_passer3
   + cfdfc0_throughput_fork33_outs_0_ctrl_passer3 <= 0
 throughput_data: dataBufPresent_fork33_outs_0_ctrl_passer3
   - cfdfc0_throughput_fork33_outs_0_ctrl_passer3 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_passer9_result_ins_1_mux4
   + cfdfc0_throughput_passer9_result_ins_1_mux4 <= 0
 throughput_data: dataBufPresent_passer9_result_ins_1_mux4
   - cfdfc0_throughput_passer9_result_ins_1_mux4 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork26_outs_0_data_passer9
   + cfdfc0_throughput_fork26_outs_0_data_passer9 <= 0
 throughput_data: dataBufPresent_fork26_outs_0_data_passer9
   - cfdfc0_throughput_fork26_outs_0_data_passer9 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_passer10_result_ins_1_mux6
   + cfdfc0_throughput_passer10_result_ins_1_mux6 <= 0
 throughput_data: dataBufPresent_passer10_result_ins_1_mux6
   - cfdfc0_throughput_passer10_result_ins_1_mux6 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork27_outs_0_data_passer3
   + cfdfc0_throughput_fork27_outs_0_data_passer3 <= 0
 throughput_data: dataBufPresent_fork27_outs_0_data_passer3
   - cfdfc0_throughput_fork27_outs_0_data_passer3 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork27_outs_1_data_passer10
   + cfdfc0_throughput_fork27_outs_1_data_passer10 <= 0
 throughput_data: dataBufPresent_fork27_outs_1_data_passer10
   - cfdfc0_throughput_fork27_outs_1_data_passer10 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork28_outs_1_rhs_subf0
   + cfdfc0_throughput_fork28_outs_1_rhs_subf0 <= 0
 throughput_data: dataBufPresent_fork28_outs_1_rhs_subf0
   - cfdfc0_throughput_fork28_outs_1_rhs_subf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork28_outs_2_lhs_addf0
   + cfdfc0_throughput_fork28_outs_2_lhs_addf0 <= 0
 throughput_data: dataBufPresent_fork28_outs_2_lhs_addf0
   - cfdfc0_throughput_fork28_outs_2_lhs_addf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork28_outs_3_lhs_mulf0
   + cfdfc0_throughput_fork28_outs_3_lhs_mulf0 <= 0
 throughput_data: dataBufPresent_fork28_outs_3_lhs_mulf0
   - cfdfc0_throughput_fork28_outs_3_lhs_mulf0 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_passer11_result_ins_1_mux5
   + cfdfc0_throughput_passer11_result_ins_1_mux5 <= 0
 throughput_data: dataBufPresent_passer11_result_ins_1_mux5
   - cfdfc0_throughput_passer11_result_ins_1_mux5 + cfdfc0_throughput <= 1
 throughput_channel: - bufNumSlots_fork29_outs_0_data_passer11
   + cfdfc0_throughput_fork29_outs_0_data_passer11 <= 0
 throughput_data: dataBufPresent_fork29_outs_0_data_passer11
   - cfdfc0_throughput_fork29_outs_0_data_passer11 + cfdfc0_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork29_outs_1_rhs_mulf0
   + cfdfc0_throughput_fork29_outs_1_rhs_mulf0 <= 0
 throughput_data: dataBufPresent_fork29_outs_1_rhs_mulf0
   - cfdfc0_throughput_fork29_outs_1_rhs_mulf0 + cfdfc0_throughput <= 1
 through_unitRetiming: cfdfc0_retIn_mulf0 - cfdfc0_retOut_mulf0
   + 4 cfdfc0_throughput = 0
 through_unitRetiming: cfdfc0_retIn_addf0 - cfdfc0_retOut_addf0
   + 9 cfdfc0_throughput = 0
 through_unitRetiming: cfdfc0_retIn_mulf1 - cfdfc0_retOut_mulf1
   + 4 cfdfc0_throughput = 0
 through_unitRetiming: cfdfc0_retIn_subf0 - cfdfc0_retOut_subf0
   + 9 cfdfc0_throughput = 0
 throughput_channelRetiming: cfdfc1_retIn_mux0 - cfdfc1_retIn_mux4
   + cfdfc1_throughput_mux0_outs_ins_0_mux4 = 0
 throughput_channelRetiming: cfdfc1_retIn_mux1 - cfdfc1_retIn_mux5
   + cfdfc1_throughput_mux1_outs_ins_0_mux5 = 0
 throughput_channelRetiming: cfdfc1_retIn_mux2 - cfdfc1_retIn_mux3
   + cfdfc1_throughput_mux2_outs_ins_0_mux3 = 0
 throughput_channelRetiming: cfdfc1_retIn_control_merge0
   - cfdfc1_retIn_mux6 + cfdfc1_throughput_control_merge0_outs_ins_0_mux6
   = 0
 throughput_channelRetiming: cfdfc1_retIn_control_merge0
   - cfdfc1_retIn_fork1 + cfdfc1_throughput_control_merge0_index_ins_fork1
   = 0
 throughput_channelRetiming: - cfdfc1_retIn_mux0 + cfdfc1_retIn_fork1
   + cfdfc1_throughput_fork1_outs_0_index_mux0 = 0
 throughput_channelRetiming: - cfdfc1_retIn_mux1 + cfdfc1_retIn_fork1
   + cfdfc1_throughput_fork1_outs_1_index_mux1 = 0
 throughput_channelRetiming: - cfdfc1_retIn_mux2 + cfdfc1_retIn_fork1
   + cfdfc1_throughput_fork1_outs_2_index_mux2 = 0
 throughput_channelRetiming: cfdfc1_retIn_mux3 - cfdfc1_retIn_fork28
   + cfdfc1_throughput_mux3_outs_ins_fork28 = 0
 throughput_channelRetiming: cfdfc1_retIn_mux4 - cfdfc1_retIn_fork26
   + cfdfc1_throughput_mux4_outs_ins_fork26 = 0
 throughput_channelRetiming: cfdfc1_retIn_mux5 - cfdfc1_retIn_fork29
   + cfdfc1_throughput_mux5_outs_ins_fork29 = 0
 throughput_channelRetiming: cfdfc1_retIn_mux6 - cfdfc1_retIn_fork27
   + cfdfc1_throughput_mux6_outs_ins_fork27 = 0
 throughput_channelRetiming: cfdfc1_retIn_source0 - cfdfc1_retIn_constant6
   + cfdfc1_throughput_source0_outs_ctrl_constant6 = 0
 throughput_channelRetiming: cfdfc1_retIn_constant6 - cfdfc1_retIn_mulf1
   + cfdfc1_throughput_constant6_outs_rhs_mulf1 = 0
 throughput_channelRetiming: cfdfc1_retIn_source1 - cfdfc1_retIn_constant7
   + cfdfc1_throughput_source1_outs_ctrl_constant7 = 0
 throughput_channelRetiming: cfdfc1_retIn_constant7 - cfdfc1_retIn_cmpf0
   + cfdfc1_throughput_constant7_outs_rhs_cmpf0 = 0
 throughput_channelRetiming: cfdfc1_retOut_mulf0 - cfdfc1_retIn_addf0
   + cfdfc1_throughput_mulf0_result_rhs_addf0 = 0
 throughput_channelRetiming: cfdfc1_retOut_addf0 - cfdfc1_retIn_mulf1
   + cfdfc1_throughput_addf0_result_lhs_mulf1 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer7 + cfdfc1_retIn_fork4
   + cfdfc1_throughput_fork4_outs_0_data_passer7 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork4 - cfdfc1_retIn_subf0
   + cfdfc1_throughput_fork4_outs_1_lhs_subf0 = 0
 throughput_channelRetiming: - cfdfc1_retIn_fork4 + cfdfc1_retOut_mulf1
   + cfdfc1_throughput_mulf1_result_ins_fork4 = 0
 throughput_channelRetiming: cfdfc1_retOut_subf0 - cfdfc1_retIn_absf0
   + cfdfc1_throughput_subf0_result_ins_absf0 = 0
 throughput_channelRetiming: cfdfc1_retIn_absf0 - cfdfc1_retIn_cmpf0
   + cfdfc1_throughput_absf0_outs_lhs_cmpf0 = 0
 throughput_channelRetiming: cfdfc1_retIn_cmpf0 - cfdfc1_retIn_fork6
   + cfdfc1_throughput_cmpf0_result_ins_fork6 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork6 - cfdfc1_retIn_not0
   + cfdfc1_throughput_fork6_outs_0_ins_not0 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork6 - cfdfc1_retIn_andi0
   + cfdfc1_throughput_fork6_outs_1_lhs_andi0 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer8 + cfdfc1_retIn_not0
   + cfdfc1_throughput_not0_outs_data_passer8 = 0
 throughput_channelRetiming: cfdfc1_retIn_spec_v2_repeating_init0
   - cfdfc1_retIn_fork2
   + cfdfc1_throughput_spec_v2_repeating_init0_outs_ins_fork2 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork2 - cfdfc1_retIn_passer11
   + cfdfc1_throughput_fork2_outs_0_ctrl_passer11 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer7 + cfdfc1_retIn_fork2
   + cfdfc1_throughput_fork2_outs_1_ctrl_passer7 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer8 + cfdfc1_retIn_fork2
   + cfdfc1_throughput_fork2_outs_2_ctrl_passer8 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork2 - cfdfc1_retIn_passer10
   + cfdfc1_throughput_fork2_outs_3_ctrl_passer10 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork2 - cfdfc1_retIn_passer9
   + cfdfc1_throughput_fork2_outs_4_ctrl_passer9 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork2 - cfdfc1_retIn_andi0
   + cfdfc1_throughput_fork2_outs_5_rhs_andi0 = 0
 throughput_channelRetiming: cfdfc1_retIn_init4 - cfdfc1_retIn_fork3
   + cfdfc1_throughput_init4_outs_ins_fork3 = 0
 throughput_channelRetiming: - cfdfc1_retIn_mux6 + cfdfc1_retIn_fork3
   + cfdfc1_throughput_fork3_outs_0_index_mux6 = 0
 throughput_channelRetiming: - cfdfc1_retIn_mux5 + cfdfc1_retIn_fork3
   + cfdfc1_throughput_fork3_outs_1_index_mux5 = 0
 throughput_channelRetiming: - cfdfc1_retIn_mux4 + cfdfc1_retIn_fork3
   + cfdfc1_throughput_fork3_outs_2_index_mux4 = 0
 throughput_channelRetiming: - cfdfc1_retIn_mux3 + cfdfc1_retIn_fork3
   + cfdfc1_throughput_fork3_outs_3_index_mux3 = 0
 throughput_channelRetiming: cfdfc1_retIn_andi0 - cfdfc1_retIn_fork33
   + cfdfc1_throughput_andi0_result_ins_fork33 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork33 - cfdfc1_retIn_passer3
   + cfdfc1_throughput_fork33_outs_0_ctrl_passer3 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork33 - cfdfc1_retIn_passer18
   + cfdfc1_throughput_fork33_outs_1_ctrl_passer18 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork33 - cfdfc1_retIn_passer17
   + cfdfc1_throughput_fork33_outs_2_ctrl_passer17 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork33 - cfdfc1_retIn_passer16
   + cfdfc1_throughput_fork33_outs_3_ctrl_passer16 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork33 - cfdfc1_retIn_passer15
   + cfdfc1_throughput_fork33_outs_4_ctrl_passer15 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork33 - cfdfc1_retIn_passer14
   + cfdfc1_throughput_fork33_outs_5_ctrl_passer14 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork33 - cfdfc1_retIn_passer13
   + cfdfc1_throughput_fork33_outs_6_ctrl_passer13 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork33 - cfdfc1_retIn_passer12
   + cfdfc1_throughput_fork33_outs_7_ctrl_passer12 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer9 + cfdfc1_retIn_fork26
   + cfdfc1_throughput_fork26_outs_0_data_passer9 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork26 - cfdfc1_retIn_extsi4
   + cfdfc1_throughput_fork26_outs_1_ins_extsi4 = 0
 throughput_channelRetiming: cfdfc1_retIn_passer3 - cfdfc1_retIn_cond_br10
   + cfdfc1_throughput_passer3_result_data_cond_br10 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer3 + cfdfc1_retIn_fork27
   + cfdfc1_throughput_fork27_outs_0_data_passer3 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer10 + cfdfc1_retIn_fork27
   + cfdfc1_throughput_fork27_outs_1_data_passer10 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork28 - cfdfc1_retIn_addf1
   + cfdfc1_throughput_fork28_outs_0_lhs_addf1 = 0
 throughput_channelRetiming: - cfdfc1_retIn_subf0 + cfdfc1_retIn_fork28
   + cfdfc1_throughput_fork28_outs_1_rhs_subf0 = 0
 throughput_channelRetiming: - cfdfc1_retIn_addf0 + cfdfc1_retIn_fork28
   + cfdfc1_throughput_fork28_outs_2_lhs_addf0 = 0
 throughput_channelRetiming: - cfdfc1_retIn_mulf0 + cfdfc1_retIn_fork28
   + cfdfc1_throughput_fork28_outs_3_lhs_mulf0 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer11 + cfdfc1_retIn_fork29
   + cfdfc1_throughput_fork29_outs_0_data_passer11 = 0
 throughput_channelRetiming: - cfdfc1_retIn_mulf0 + cfdfc1_retIn_fork29
   + cfdfc1_throughput_fork29_outs_1_rhs_mulf0 = 0
 throughput_channelRetiming: cfdfc1_retIn_extsi4 - cfdfc1_retIn_addi0
   + cfdfc1_throughput_extsi4_outs_lhs_addi0 = 0
 throughput_channelRetiming: cfdfc1_retIn_source2 - cfdfc1_retIn_constant8
   + cfdfc1_throughput_source2_outs_ctrl_constant8 = 0
 throughput_channelRetiming: cfdfc1_retIn_constant8 - cfdfc1_retIn_fork7
   + cfdfc1_throughput_constant8_outs_ins_fork7 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork7 - cfdfc1_retIn_divf0
   + cfdfc1_throughput_fork7_outs_0_lhs_divf0 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork7 - cfdfc1_retIn_addf1
   + cfdfc1_throughput_fork7_outs_1_rhs_addf1 = 0
 throughput_channelRetiming: cfdfc1_retIn_source3 - cfdfc1_retIn_constant1
   + cfdfc1_throughput_source3_outs_ctrl_constant1 = 0
 throughput_channelRetiming: cfdfc1_retIn_constant1 - cfdfc1_retIn_extsi5
   + cfdfc1_throughput_constant1_outs_ins_extsi5 = 0
 throughput_channelRetiming: cfdfc1_retIn_extsi5 - cfdfc1_retIn_addi0
   + cfdfc1_throughput_extsi5_outs_rhs_addi0 = 0
 throughput_channelRetiming: cfdfc1_retIn_source4 - cfdfc1_retIn_constant2
   + cfdfc1_throughput_source4_outs_ctrl_constant2 = 0
 throughput_channelRetiming: cfdfc1_retIn_constant2 - cfdfc1_retIn_extsi6
   + cfdfc1_throughput_constant2_outs_ins_extsi6 = 0
 throughput_channelRetiming: cfdfc1_retIn_extsi6 - cfdfc1_retIn_cmpi0
   + cfdfc1_throughput_extsi6_outs_rhs_cmpi0 = 0
 throughput_channelRetiming: cfdfc1_retIn_passer12 - cfdfc1_retIn_cond_br9
   + cfdfc1_throughput_passer12_result_data_cond_br9 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer12 + cfdfc1_retIn_fork30
   + cfdfc1_throughput_fork30_outs_0_data_passer12 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork30 - cfdfc1_retIn_divf0
   + cfdfc1_throughput_fork30_outs_1_rhs_divf0 = 0
 throughput_channelRetiming: - cfdfc1_retIn_fork30 + cfdfc1_retOut_addf1
   + cfdfc1_throughput_addf1_result_ins_fork30 = 0
 throughput_channelRetiming: cfdfc1_retIn_passer13 - cfdfc1_retIn_cond_br8
   + cfdfc1_throughput_passer13_result_data_cond_br8 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer13 + cfdfc1_retOut_divf0
   + cfdfc1_throughput_divf0_result_data_passer13 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork31 - cfdfc1_retIn_trunci0
   + cfdfc1_throughput_fork31_outs_0_ins_trunci0 = 0
 throughput_channelRetiming: cfdfc1_retIn_fork31 - cfdfc1_retIn_cmpi0
   + cfdfc1_throughput_fork31_outs_1_lhs_cmpi0 = 0
 throughput_channelRetiming: - cfdfc1_retIn_fork31 + cfdfc1_retIn_addi0
   + cfdfc1_throughput_addi0_result_ins_fork31 = 0
 throughput_channelRetiming: cfdfc1_retIn_passer14 - cfdfc1_retIn_cond_br7
   + cfdfc1_throughput_passer14_result_data_cond_br7 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer14 + cfdfc1_retIn_trunci0
   + cfdfc1_throughput_trunci0_outs_data_passer14 = 0
 throughput_channelRetiming: cfdfc1_retIn_passer15 - cfdfc1_retIn_cond_br7
   + cfdfc1_throughput_passer15_result_condition_cond_br7 = 0
 throughput_channelRetiming: cfdfc1_retIn_passer16 - cfdfc1_retIn_cond_br8
   + cfdfc1_throughput_passer16_result_condition_cond_br8 = 0
 throughput_channelRetiming: cfdfc1_retIn_passer17 - cfdfc1_retIn_cond_br9
   + cfdfc1_throughput_passer17_result_condition_cond_br9 = 0
 throughput_channelRetiming: cfdfc1_retIn_passer18 - cfdfc1_retIn_cond_br10
   + cfdfc1_throughput_passer18_result_condition_cond_br10 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer15 + cfdfc1_retIn_fork32
   + cfdfc1_throughput_fork32_outs_0_data_passer15 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer16 + cfdfc1_retIn_fork32
   + cfdfc1_throughput_fork32_outs_1_data_passer16 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer17 + cfdfc1_retIn_fork32
   + cfdfc1_throughput_fork32_outs_2_data_passer17 = 0
 throughput_channelRetiming: - cfdfc1_retIn_passer18 + cfdfc1_retIn_fork32
   + cfdfc1_throughput_fork32_outs_3_data_passer18 = 0
 throughput_channelRetiming: - cfdfc1_retIn_fork32 + cfdfc1_retIn_cmpi0
   + cfdfc1_throughput_cmpi0_result_ins_fork32 = 0
 throughput_channelRetiming: - cfdfc1_retIn_mux0 + cfdfc1_retIn_cond_br7
   + cfdfc1_throughput_cond_br7_trueOut_ins_1_mux0 = 1
 throughput_channelRetiming: - cfdfc1_retIn_mux1 + cfdfc1_retIn_cond_br8
   + cfdfc1_throughput_cond_br8_trueOut_ins_1_mux1 = 1
 throughput_channelRetiming: - cfdfc1_retIn_mux2 + cfdfc1_retIn_cond_br9
   + cfdfc1_throughput_cond_br9_trueOut_ins_1_mux2 = 1
 throughput_channelRetiming: - cfdfc1_retIn_control_merge0
   + cfdfc1_retIn_cond_br10
   + cfdfc1_throughput_cond_br10_trueOut_ins_1_control_merge0 = 1
 throughput_channel: - bufNumSlots_mux0_outs_ins_0_mux4
   + cfdfc1_throughput_mux0_outs_ins_0_mux4 <= 0
 throughput_data: dataBufPresent_mux0_outs_ins_0_mux4
   - cfdfc1_throughput_mux0_outs_ins_0_mux4 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_mux1_outs_ins_0_mux5
   + cfdfc1_throughput_mux1_outs_ins_0_mux5 <= 0
 throughput_data: dataBufPresent_mux1_outs_ins_0_mux5
   - cfdfc1_throughput_mux1_outs_ins_0_mux5 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_mux2_outs_ins_0_mux3
   + cfdfc1_throughput_mux2_outs_ins_0_mux3 <= 0
 throughput_data: dataBufPresent_mux2_outs_ins_0_mux3
   - cfdfc1_throughput_mux2_outs_ins_0_mux3 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_control_merge0_outs_ins_0_mux6
   + cfdfc1_throughput_control_merge0_outs_ins_0_mux6 <= 0
 throughput_data: dataBufPresent_control_merge0_outs_ins_0_mux6
   - cfdfc1_throughput_control_merge0_outs_ins_0_mux6 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_control_merge0_index_ins_fork1
   + cfdfc1_throughput_control_merge0_index_ins_fork1 <= 0
 throughput_data: dataBufPresent_control_merge0_index_ins_fork1
   - cfdfc1_throughput_control_merge0_index_ins_fork1 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork1_outs_0_index_mux0
   + cfdfc1_throughput_fork1_outs_0_index_mux0 <= 0
 throughput_data: dataBufPresent_fork1_outs_0_index_mux0
   - cfdfc1_throughput_fork1_outs_0_index_mux0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork1_outs_1_index_mux1
   + cfdfc1_throughput_fork1_outs_1_index_mux1 <= 0
 throughput_data: dataBufPresent_fork1_outs_1_index_mux1
   - cfdfc1_throughput_fork1_outs_1_index_mux1 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork1_outs_2_index_mux2
   + cfdfc1_throughput_fork1_outs_2_index_mux2 <= 0
 throughput_data: dataBufPresent_fork1_outs_2_index_mux2
   - cfdfc1_throughput_fork1_outs_2_index_mux2 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_mux3_outs_ins_fork28
   + cfdfc1_throughput_mux3_outs_ins_fork28 <= 0
 throughput_data: dataBufPresent_mux3_outs_ins_fork28
   - cfdfc1_throughput_mux3_outs_ins_fork28 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_mux4_outs_ins_fork26
   + cfdfc1_throughput_mux4_outs_ins_fork26 <= 0
 throughput_data: dataBufPresent_mux4_outs_ins_fork26
   - cfdfc1_throughput_mux4_outs_ins_fork26 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_mux5_outs_ins_fork29
   + cfdfc1_throughput_mux5_outs_ins_fork29 <= 0
 throughput_data: dataBufPresent_mux5_outs_ins_fork29
   - cfdfc1_throughput_mux5_outs_ins_fork29 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_mux6_outs_ins_fork27
   + cfdfc1_throughput_mux6_outs_ins_fork27 <= 0
 throughput_data: dataBufPresent_mux6_outs_ins_fork27
   - cfdfc1_throughput_mux6_outs_ins_fork27 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_source0_outs_ctrl_constant6
   + cfdfc1_throughput_source0_outs_ctrl_constant6 <= 0
 throughput_data: dataBufPresent_source0_outs_ctrl_constant6
   - cfdfc1_throughput_source0_outs_ctrl_constant6 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant6_outs_rhs_mulf1
   + cfdfc1_throughput_constant6_outs_rhs_mulf1 <= 0
 throughput_data: dataBufPresent_constant6_outs_rhs_mulf1
   - cfdfc1_throughput_constant6_outs_rhs_mulf1 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_source1_outs_ctrl_constant7
   + cfdfc1_throughput_source1_outs_ctrl_constant7 <= 0
 throughput_data: dataBufPresent_source1_outs_ctrl_constant7
   - cfdfc1_throughput_source1_outs_ctrl_constant7 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant7_outs_rhs_cmpf0
   + cfdfc1_throughput_constant7_outs_rhs_cmpf0 <= 0
 throughput_data: dataBufPresent_constant7_outs_rhs_cmpf0
   - cfdfc1_throughput_constant7_outs_rhs_cmpf0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_mulf0_result_rhs_addf0
   + cfdfc1_throughput_mulf0_result_rhs_addf0 <= 0
 throughput_data: dataBufPresent_mulf0_result_rhs_addf0
   - cfdfc1_throughput_mulf0_result_rhs_addf0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_addf0_result_lhs_mulf1
   + cfdfc1_throughput_addf0_result_lhs_mulf1 <= 0
 throughput_data: dataBufPresent_addf0_result_lhs_mulf1
   - cfdfc1_throughput_addf0_result_lhs_mulf1 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork4_outs_0_data_passer7
   + cfdfc1_throughput_fork4_outs_0_data_passer7 <= 0
 throughput_data: dataBufPresent_fork4_outs_0_data_passer7
   - cfdfc1_throughput_fork4_outs_0_data_passer7 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork4_outs_1_lhs_subf0
   + cfdfc1_throughput_fork4_outs_1_lhs_subf0 <= 0
 throughput_data: dataBufPresent_fork4_outs_1_lhs_subf0
   - cfdfc1_throughput_fork4_outs_1_lhs_subf0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_mulf1_result_ins_fork4
   + cfdfc1_throughput_mulf1_result_ins_fork4 <= 0
 throughput_data: dataBufPresent_mulf1_result_ins_fork4
   - cfdfc1_throughput_mulf1_result_ins_fork4 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_subf0_result_ins_absf0
   + cfdfc1_throughput_subf0_result_ins_absf0 <= 0
 throughput_data: dataBufPresent_subf0_result_ins_absf0
   - cfdfc1_throughput_subf0_result_ins_absf0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_absf0_outs_lhs_cmpf0
   + cfdfc1_throughput_absf0_outs_lhs_cmpf0 <= 0
 throughput_data: dataBufPresent_absf0_outs_lhs_cmpf0
   - cfdfc1_throughput_absf0_outs_lhs_cmpf0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_cmpf0_result_ins_fork6
   + cfdfc1_throughput_cmpf0_result_ins_fork6 <= 0
 throughput_data: dataBufPresent_cmpf0_result_ins_fork6
   - cfdfc1_throughput_cmpf0_result_ins_fork6 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork6_outs_0_ins_not0
   + cfdfc1_throughput_fork6_outs_0_ins_not0 <= 0
 throughput_data: dataBufPresent_fork6_outs_0_ins_not0
   - cfdfc1_throughput_fork6_outs_0_ins_not0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork6_outs_1_lhs_andi0
   + cfdfc1_throughput_fork6_outs_1_lhs_andi0 <= 0
 throughput_data: dataBufPresent_fork6_outs_1_lhs_andi0
   - cfdfc1_throughput_fork6_outs_1_lhs_andi0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_not0_outs_data_passer8
   + cfdfc1_throughput_not0_outs_data_passer8 <= 0
 throughput_data: dataBufPresent_not0_outs_data_passer8
   - cfdfc1_throughput_not0_outs_data_passer8 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_spec_v2_repeating_init0_outs_ins_fork2
   + cfdfc1_throughput_spec_v2_repeating_init0_outs_ins_fork2 <= 0
 throughput_data: dataBufPresent_spec_v2_repeating_init0_outs_ins_fork2
   - cfdfc1_throughput_spec_v2_repeating_init0_outs_ins_fork2
   + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_0_ctrl_passer11
   + cfdfc1_throughput_fork2_outs_0_ctrl_passer11 <= 0
 throughput_data: dataBufPresent_fork2_outs_0_ctrl_passer11
   - cfdfc1_throughput_fork2_outs_0_ctrl_passer11 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_1_ctrl_passer7
   + cfdfc1_throughput_fork2_outs_1_ctrl_passer7 <= 0
 throughput_data: dataBufPresent_fork2_outs_1_ctrl_passer7
   - cfdfc1_throughput_fork2_outs_1_ctrl_passer7 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_2_ctrl_passer8
   + cfdfc1_throughput_fork2_outs_2_ctrl_passer8 <= 0
 throughput_data: dataBufPresent_fork2_outs_2_ctrl_passer8
   - cfdfc1_throughput_fork2_outs_2_ctrl_passer8 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_3_ctrl_passer10
   + cfdfc1_throughput_fork2_outs_3_ctrl_passer10 <= 0
 throughput_data: dataBufPresent_fork2_outs_3_ctrl_passer10
   - cfdfc1_throughput_fork2_outs_3_ctrl_passer10 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_4_ctrl_passer9
   + cfdfc1_throughput_fork2_outs_4_ctrl_passer9 <= 0
 throughput_data: dataBufPresent_fork2_outs_4_ctrl_passer9
   - cfdfc1_throughput_fork2_outs_4_ctrl_passer9 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork2_outs_5_rhs_andi0
   + cfdfc1_throughput_fork2_outs_5_rhs_andi0 <= 0
 throughput_data: dataBufPresent_fork2_outs_5_rhs_andi0
   - cfdfc1_throughput_fork2_outs_5_rhs_andi0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_init4_outs_ins_fork3
   + cfdfc1_throughput_init4_outs_ins_fork3 <= 0
 throughput_data: dataBufPresent_init4_outs_ins_fork3
   - cfdfc1_throughput_init4_outs_ins_fork3 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork3_outs_0_index_mux6
   + cfdfc1_throughput_fork3_outs_0_index_mux6 <= 0
 throughput_data: dataBufPresent_fork3_outs_0_index_mux6
   - cfdfc1_throughput_fork3_outs_0_index_mux6 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork3_outs_1_index_mux5
   + cfdfc1_throughput_fork3_outs_1_index_mux5 <= 0
 throughput_data: dataBufPresent_fork3_outs_1_index_mux5
   - cfdfc1_throughput_fork3_outs_1_index_mux5 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork3_outs_2_index_mux4
   + cfdfc1_throughput_fork3_outs_2_index_mux4 <= 0
 throughput_data: dataBufPresent_fork3_outs_2_index_mux4
   - cfdfc1_throughput_fork3_outs_2_index_mux4 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork3_outs_3_index_mux3
   + cfdfc1_throughput_fork3_outs_3_index_mux3 <= 0
 throughput_data: dataBufPresent_fork3_outs_3_index_mux3
   - cfdfc1_throughput_fork3_outs_3_index_mux3 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_andi0_result_ins_fork33
   + cfdfc1_throughput_andi0_result_ins_fork33 <= 0
 throughput_data: dataBufPresent_andi0_result_ins_fork33
   - cfdfc1_throughput_andi0_result_ins_fork33 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork33_outs_0_ctrl_passer3
   + cfdfc1_throughput_fork33_outs_0_ctrl_passer3 <= 0
 throughput_data: dataBufPresent_fork33_outs_0_ctrl_passer3
   - cfdfc1_throughput_fork33_outs_0_ctrl_passer3 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork33_outs_1_ctrl_passer18
   + cfdfc1_throughput_fork33_outs_1_ctrl_passer18 <= 0
 throughput_data: dataBufPresent_fork33_outs_1_ctrl_passer18
   - cfdfc1_throughput_fork33_outs_1_ctrl_passer18 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork33_outs_2_ctrl_passer17
   + cfdfc1_throughput_fork33_outs_2_ctrl_passer17 <= 0
 throughput_data: dataBufPresent_fork33_outs_2_ctrl_passer17
   - cfdfc1_throughput_fork33_outs_2_ctrl_passer17 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork33_outs_3_ctrl_passer16
   + cfdfc1_throughput_fork33_outs_3_ctrl_passer16 <= 0
 throughput_data: dataBufPresent_fork33_outs_3_ctrl_passer16
   - cfdfc1_throughput_fork33_outs_3_ctrl_passer16 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork33_outs_4_ctrl_passer15
   + cfdfc1_throughput_fork33_outs_4_ctrl_passer15 <= 0
 throughput_data: dataBufPresent_fork33_outs_4_ctrl_passer15
   - cfdfc1_throughput_fork33_outs_4_ctrl_passer15 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork33_outs_5_ctrl_passer14
   + cfdfc1_throughput_fork33_outs_5_ctrl_passer14 <= 0
 throughput_data: dataBufPresent_fork33_outs_5_ctrl_passer14
   - cfdfc1_throughput_fork33_outs_5_ctrl_passer14 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork33_outs_6_ctrl_passer13
   + cfdfc1_throughput_fork33_outs_6_ctrl_passer13 <= 0
 throughput_data: dataBufPresent_fork33_outs_6_ctrl_passer13
   - cfdfc1_throughput_fork33_outs_6_ctrl_passer13 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork33_outs_7_ctrl_passer12
   + cfdfc1_throughput_fork33_outs_7_ctrl_passer12 <= 0
 throughput_data: dataBufPresent_fork33_outs_7_ctrl_passer12
   - cfdfc1_throughput_fork33_outs_7_ctrl_passer12 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork26_outs_0_data_passer9
   + cfdfc1_throughput_fork26_outs_0_data_passer9 <= 0
 throughput_data: dataBufPresent_fork26_outs_0_data_passer9
   - cfdfc1_throughput_fork26_outs_0_data_passer9 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork26_outs_1_ins_extsi4
   + cfdfc1_throughput_fork26_outs_1_ins_extsi4 <= 0
 throughput_data: dataBufPresent_fork26_outs_1_ins_extsi4
   - cfdfc1_throughput_fork26_outs_1_ins_extsi4 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_passer3_result_data_cond_br10
   + cfdfc1_throughput_passer3_result_data_cond_br10 <= 0
 throughput_data: dataBufPresent_passer3_result_data_cond_br10
   - cfdfc1_throughput_passer3_result_data_cond_br10 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork27_outs_0_data_passer3
   + cfdfc1_throughput_fork27_outs_0_data_passer3 <= 0
 throughput_data: dataBufPresent_fork27_outs_0_data_passer3
   - cfdfc1_throughput_fork27_outs_0_data_passer3 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork27_outs_1_data_passer10
   + cfdfc1_throughput_fork27_outs_1_data_passer10 <= 0
 throughput_data: dataBufPresent_fork27_outs_1_data_passer10
   - cfdfc1_throughput_fork27_outs_1_data_passer10 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork28_outs_0_lhs_addf1
   + cfdfc1_throughput_fork28_outs_0_lhs_addf1 <= 0
 throughput_data: dataBufPresent_fork28_outs_0_lhs_addf1
   - cfdfc1_throughput_fork28_outs_0_lhs_addf1 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork28_outs_1_rhs_subf0
   + cfdfc1_throughput_fork28_outs_1_rhs_subf0 <= 0
 throughput_data: dataBufPresent_fork28_outs_1_rhs_subf0
   - cfdfc1_throughput_fork28_outs_1_rhs_subf0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork28_outs_2_lhs_addf0
   + cfdfc1_throughput_fork28_outs_2_lhs_addf0 <= 0
 throughput_data: dataBufPresent_fork28_outs_2_lhs_addf0
   - cfdfc1_throughput_fork28_outs_2_lhs_addf0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork28_outs_3_lhs_mulf0
   + cfdfc1_throughput_fork28_outs_3_lhs_mulf0 <= 0
 throughput_data: dataBufPresent_fork28_outs_3_lhs_mulf0
   - cfdfc1_throughput_fork28_outs_3_lhs_mulf0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork29_outs_0_data_passer11
   + cfdfc1_throughput_fork29_outs_0_data_passer11 <= 0
 throughput_data: dataBufPresent_fork29_outs_0_data_passer11
   - cfdfc1_throughput_fork29_outs_0_data_passer11 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork29_outs_1_rhs_mulf0
   + cfdfc1_throughput_fork29_outs_1_rhs_mulf0 <= 0
 throughput_data: dataBufPresent_fork29_outs_1_rhs_mulf0
   - cfdfc1_throughput_fork29_outs_1_rhs_mulf0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_extsi4_outs_lhs_addi0
   + cfdfc1_throughput_extsi4_outs_lhs_addi0 <= 0
 throughput_data: dataBufPresent_extsi4_outs_lhs_addi0
   - cfdfc1_throughput_extsi4_outs_lhs_addi0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_source2_outs_ctrl_constant8
   + cfdfc1_throughput_source2_outs_ctrl_constant8 <= 0
 throughput_data: dataBufPresent_source2_outs_ctrl_constant8
   - cfdfc1_throughput_source2_outs_ctrl_constant8 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant8_outs_ins_fork7
   + cfdfc1_throughput_constant8_outs_ins_fork7 <= 0
 throughput_data: dataBufPresent_constant8_outs_ins_fork7
   - cfdfc1_throughput_constant8_outs_ins_fork7 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork7_outs_0_lhs_divf0
   + cfdfc1_throughput_fork7_outs_0_lhs_divf0 <= 0
 throughput_data: dataBufPresent_fork7_outs_0_lhs_divf0
   - cfdfc1_throughput_fork7_outs_0_lhs_divf0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork7_outs_1_rhs_addf1
   + cfdfc1_throughput_fork7_outs_1_rhs_addf1 <= 0
 throughput_data: dataBufPresent_fork7_outs_1_rhs_addf1
   - cfdfc1_throughput_fork7_outs_1_rhs_addf1 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_source3_outs_ctrl_constant1
   + cfdfc1_throughput_source3_outs_ctrl_constant1 <= 0
 throughput_data: dataBufPresent_source3_outs_ctrl_constant1
   - cfdfc1_throughput_source3_outs_ctrl_constant1 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant1_outs_ins_extsi5
   + cfdfc1_throughput_constant1_outs_ins_extsi5 <= 0
 throughput_data: dataBufPresent_constant1_outs_ins_extsi5
   - cfdfc1_throughput_constant1_outs_ins_extsi5 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_extsi5_outs_rhs_addi0
   + cfdfc1_throughput_extsi5_outs_rhs_addi0 <= 0
 throughput_data: dataBufPresent_extsi5_outs_rhs_addi0
   - cfdfc1_throughput_extsi5_outs_rhs_addi0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_source4_outs_ctrl_constant2
   + cfdfc1_throughput_source4_outs_ctrl_constant2 <= 0
 throughput_data: dataBufPresent_source4_outs_ctrl_constant2
   - cfdfc1_throughput_source4_outs_ctrl_constant2 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_constant2_outs_ins_extsi6
   + cfdfc1_throughput_constant2_outs_ins_extsi6 <= 0
 throughput_data: dataBufPresent_constant2_outs_ins_extsi6
   - cfdfc1_throughput_constant2_outs_ins_extsi6 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_extsi6_outs_rhs_cmpi0
   + cfdfc1_throughput_extsi6_outs_rhs_cmpi0 <= 0
 throughput_data: dataBufPresent_extsi6_outs_rhs_cmpi0
   - cfdfc1_throughput_extsi6_outs_rhs_cmpi0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_passer12_result_data_cond_br9
   + cfdfc1_throughput_passer12_result_data_cond_br9 <= 0
 throughput_data: dataBufPresent_passer12_result_data_cond_br9
   - cfdfc1_throughput_passer12_result_data_cond_br9 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork30_outs_0_data_passer12
   + cfdfc1_throughput_fork30_outs_0_data_passer12 <= 0
 throughput_data: dataBufPresent_fork30_outs_0_data_passer12
   - cfdfc1_throughput_fork30_outs_0_data_passer12 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork30_outs_1_rhs_divf0
   + cfdfc1_throughput_fork30_outs_1_rhs_divf0 <= 0
 throughput_data: dataBufPresent_fork30_outs_1_rhs_divf0
   - cfdfc1_throughput_fork30_outs_1_rhs_divf0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_addf1_result_ins_fork30
   + cfdfc1_throughput_addf1_result_ins_fork30 <= 0
 throughput_data: dataBufPresent_addf1_result_ins_fork30
   - cfdfc1_throughput_addf1_result_ins_fork30 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_passer13_result_data_cond_br8
   + cfdfc1_throughput_passer13_result_data_cond_br8 <= 0
 throughput_data: dataBufPresent_passer13_result_data_cond_br8
   - cfdfc1_throughput_passer13_result_data_cond_br8 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_divf0_result_data_passer13
   + cfdfc1_throughput_divf0_result_data_passer13 <= 0
 throughput_data: dataBufPresent_divf0_result_data_passer13
   - cfdfc1_throughput_divf0_result_data_passer13 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork31_outs_0_ins_trunci0
   + cfdfc1_throughput_fork31_outs_0_ins_trunci0 <= 0
 throughput_data: dataBufPresent_fork31_outs_0_ins_trunci0
   - cfdfc1_throughput_fork31_outs_0_ins_trunci0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork31_outs_1_lhs_cmpi0
   + cfdfc1_throughput_fork31_outs_1_lhs_cmpi0 <= 0
 throughput_data: dataBufPresent_fork31_outs_1_lhs_cmpi0
   - cfdfc1_throughput_fork31_outs_1_lhs_cmpi0 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_addi0_result_ins_fork31
   + cfdfc1_throughput_addi0_result_ins_fork31 <= 0
 throughput_data: dataBufPresent_addi0_result_ins_fork31
   - cfdfc1_throughput_addi0_result_ins_fork31 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_passer14_result_data_cond_br7
   + cfdfc1_throughput_passer14_result_data_cond_br7 <= 0
 throughput_data: dataBufPresent_passer14_result_data_cond_br7
   - cfdfc1_throughput_passer14_result_data_cond_br7 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_trunci0_outs_data_passer14
   + cfdfc1_throughput_trunci0_outs_data_passer14 <= 0
 throughput_data: dataBufPresent_trunci0_outs_data_passer14
   - cfdfc1_throughput_trunci0_outs_data_passer14 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_passer15_result_condition_cond_br7
   + cfdfc1_throughput_passer15_result_condition_cond_br7 <= 0
 throughput_data: dataBufPresent_passer15_result_condition_cond_br7
   - cfdfc1_throughput_passer15_result_condition_cond_br7
   + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_passer16_result_condition_cond_br8
   + cfdfc1_throughput_passer16_result_condition_cond_br8 <= 0
 throughput_data: dataBufPresent_passer16_result_condition_cond_br8
   - cfdfc1_throughput_passer16_result_condition_cond_br8
   + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_passer17_result_condition_cond_br9
   + cfdfc1_throughput_passer17_result_condition_cond_br9 <= 0
 throughput_data: dataBufPresent_passer17_result_condition_cond_br9
   - cfdfc1_throughput_passer17_result_condition_cond_br9
   + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_passer18_result_condition_cond_br10
   + cfdfc1_throughput_passer18_result_condition_cond_br10 <= 0
 throughput_data: dataBufPresent_passer18_result_condition_cond_br10
   - cfdfc1_throughput_passer18_result_condition_cond_br10
   + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_fork32_outs_0_data_passer15
   + cfdfc1_throughput_fork32_outs_0_data_passer15 <= 0
 throughput_data: dataBufPresent_fork32_outs_0_data_passer15
   - cfdfc1_throughput_fork32_outs_0_data_passer15 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork32_outs_1_data_passer16
   + cfdfc1_throughput_fork32_outs_1_data_passer16 <= 0
 throughput_data: dataBufPresent_fork32_outs_1_data_passer16
   - cfdfc1_throughput_fork32_outs_1_data_passer16 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork32_outs_2_data_passer17
   + cfdfc1_throughput_fork32_outs_2_data_passer17 <= 0
 throughput_data: dataBufPresent_fork32_outs_2_data_passer17
   - cfdfc1_throughput_fork32_outs_2_data_passer17 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_fork32_outs_3_data_passer18
   + cfdfc1_throughput_fork32_outs_3_data_passer18 <= 0
 throughput_data: dataBufPresent_fork32_outs_3_data_passer18
   - cfdfc1_throughput_fork32_outs_3_data_passer18 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_cmpi0_result_ins_fork32
   + cfdfc1_throughput_cmpi0_result_ins_fork32 <= 0
 throughput_data: dataBufPresent_cmpi0_result_ins_fork32
   - cfdfc1_throughput_cmpi0_result_ins_fork32 + cfdfc1_throughput <= 1
 throughput_channel: - bufNumSlots_cond_br7_trueOut_ins_1_mux0
   + cfdfc1_throughput_cond_br7_trueOut_ins_1_mux0 <= 0
 throughput_data: dataBufPresent_cond_br7_trueOut_ins_1_mux0
   - cfdfc1_throughput_cond_br7_trueOut_ins_1_mux0 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_cond_br8_trueOut_ins_1_mux1
   + cfdfc1_throughput_cond_br8_trueOut_ins_1_mux1 <= 0
 throughput_data: dataBufPresent_cond_br8_trueOut_ins_1_mux1
   - cfdfc1_throughput_cond_br8_trueOut_ins_1_mux1 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_cond_br9_trueOut_ins_1_mux2
   + cfdfc1_throughput_cond_br9_trueOut_ins_1_mux2 <= 0
 throughput_data: dataBufPresent_cond_br9_trueOut_ins_1_mux2
   - cfdfc1_throughput_cond_br9_trueOut_ins_1_mux2 + cfdfc1_throughput
   <= 1
 throughput_channel: - bufNumSlots_cond_br10_trueOut_ins_1_control_merge0
   + cfdfc1_throughput_cond_br10_trueOut_ins_1_control_merge0 <= 0
 throughput_data: dataBufPresent_cond_br10_trueOut_ins_1_control_merge0
   - cfdfc1_throughput_cond_br10_trueOut_ins_1_control_merge0
   + cfdfc1_throughput <= 1
 through_unitRetiming: cfdfc1_retIn_mulf0 - cfdfc1_retOut_mulf0
   + 4 cfdfc1_throughput = 0
 through_unitRetiming: cfdfc1_retIn_addf0 - cfdfc1_retOut_addf0
   + 9 cfdfc1_throughput = 0
 through_unitRetiming: cfdfc1_retIn_mulf1 - cfdfc1_retOut_mulf1
   + 4 cfdfc1_throughput = 0
 through_unitRetiming: cfdfc1_retIn_subf0 - cfdfc1_retOut_subf0
   + 9 cfdfc1_throughput = 0
 through_unitRetiming: cfdfc1_retIn_addf1 - cfdfc1_retOut_addf1
   + 9 cfdfc1_throughput = 0
 through_unitRetiming: cfdfc1_retIn_divf0 - cfdfc1_retOut_divf0
   + 20 cfdfc1_throughput = 0
Bounds
Binaries
 dataBufPresent_golden_ratio_x0_ins_0_mux2
 bufPresent_golden_ratio_x0_ins_0_mux2 shiftReg_golden_ratio_x0_ins_0_mux2
 dataBufPresent_golden_ratio_x1_ins_0_mux1
 bufPresent_golden_ratio_x1_ins_0_mux1 shiftReg_golden_ratio_x1_ins_0_mux1
 dataBufPresent_golden_ratio_start_ins_fork0
 bufPresent_golden_ratio_start_ins_fork0
 shiftReg_golden_ratio_start_ins_fork0
 dataBufPresent_fork0_outs_0_ctrl_constant0
 bufPresent_fork0_outs_0_ctrl_constant0
 shiftReg_fork0_outs_0_ctrl_constant0
 dataBufPresent_fork0_outs_1_ins_1_end0 bufPresent_fork0_outs_1_ins_1_end0
 shiftReg_fork0_outs_1_ins_1_end0
 dataBufPresent_fork0_outs_2_ins_0_control_merge0
 bufPresent_fork0_outs_2_ins_0_control_merge0
 shiftReg_fork0_outs_2_ins_0_control_merge0
 dataBufPresent_constant0_outs_ins_extsi3
 bufPresent_constant0_outs_ins_extsi3 shiftReg_constant0_outs_ins_extsi3
 dataBufPresent_extsi3_outs_ins_0_mux0 bufPresent_extsi3_outs_ins_0_mux0
 shiftReg_extsi3_outs_ins_0_mux0 dataBufPresent_mux0_outs_ins_0_mux4
 bufPresent_mux0_outs_ins_0_mux4 shiftReg_mux0_outs_ins_0_mux4
 dataBufPresent_mux1_outs_ins_0_mux5 bufPresent_mux1_outs_ins_0_mux5
 shiftReg_mux1_outs_ins_0_mux5 dataBufPresent_mux2_outs_ins_0_mux3
 bufPresent_mux2_outs_ins_0_mux3 shiftReg_mux2_outs_ins_0_mux3
 dataBufPresent_control_merge0_outs_ins_0_mux6
 bufPresent_control_merge0_outs_ins_0_mux6
 shiftReg_control_merge0_outs_ins_0_mux6
 dataBufPresent_control_merge0_index_ins_fork1
 bufPresent_control_merge0_index_ins_fork1
 shiftReg_control_merge0_index_ins_fork1
 dataBufPresent_fork1_outs_0_index_mux0 bufPresent_fork1_outs_0_index_mux0
 shiftReg_fork1_outs_0_index_mux0 dataBufPresent_fork1_outs_1_index_mux1
 bufPresent_fork1_outs_1_index_mux1 shiftReg_fork1_outs_1_index_mux1
 dataBufPresent_fork1_outs_2_index_mux2 bufPresent_fork1_outs_2_index_mux2
 shiftReg_fork1_outs_2_index_mux2 dataBufPresent_mux3_outs_ins_fork28
 bufPresent_mux3_outs_ins_fork28 shiftReg_mux3_outs_ins_fork28
 dataBufPresent_mux4_outs_ins_fork26 bufPresent_mux4_outs_ins_fork26
 shiftReg_mux4_outs_ins_fork26 dataBufPresent_mux5_outs_ins_fork29
 bufPresent_mux5_outs_ins_fork29 shiftReg_mux5_outs_ins_fork29
 dataBufPresent_mux6_outs_ins_fork27 bufPresent_mux6_outs_ins_fork27
 shiftReg_mux6_outs_ins_fork27 dataBufPresent_source0_outs_ctrl_constant6
 bufPresent_source0_outs_ctrl_constant6
 shiftReg_source0_outs_ctrl_constant6
 dataBufPresent_constant6_outs_rhs_mulf1
 bufPresent_constant6_outs_rhs_mulf1 shiftReg_constant6_outs_rhs_mulf1
 dataBufPresent_source1_outs_ctrl_constant7
 bufPresent_source1_outs_ctrl_constant7
 shiftReg_source1_outs_ctrl_constant7
 dataBufPresent_constant7_outs_rhs_cmpf0
 bufPresent_constant7_outs_rhs_cmpf0 shiftReg_constant7_outs_rhs_cmpf0
 dataBufPresent_mulf0_result_rhs_addf0 bufPresent_mulf0_result_rhs_addf0
 shiftReg_mulf0_result_rhs_addf0 dataBufPresent_addf0_result_lhs_mulf1
 bufPresent_addf0_result_lhs_mulf1 shiftReg_addf0_result_lhs_mulf1
 dataBufPresent_passer7_result_ins_1_mux3
 bufPresent_passer7_result_ins_1_mux3 shiftReg_passer7_result_ins_1_mux3
 dataBufPresent_fork4_outs_0_data_passer7
 bufPresent_fork4_outs_0_data_passer7 shiftReg_fork4_outs_0_data_passer7
 dataBufPresent_fork4_outs_1_lhs_subf0 bufPresent_fork4_outs_1_lhs_subf0
 shiftReg_fork4_outs_1_lhs_subf0 dataBufPresent_mulf1_result_ins_fork4
 bufPresent_mulf1_result_ins_fork4 shiftReg_mulf1_result_ins_fork4
 dataBufPresent_subf0_result_ins_absf0 bufPresent_subf0_result_ins_absf0
 shiftReg_subf0_result_ins_absf0 dataBufPresent_absf0_outs_lhs_cmpf0
 bufPresent_absf0_outs_lhs_cmpf0 shiftReg_absf0_outs_lhs_cmpf0
 dataBufPresent_cmpf0_result_ins_fork6 bufPresent_cmpf0_result_ins_fork6
 shiftReg_cmpf0_result_ins_fork6 dataBufPresent_fork6_outs_0_ins_not0
 bufPresent_fork6_outs_0_ins_not0 shiftReg_fork6_outs_0_ins_not0
 dataBufPresent_fork6_outs_1_lhs_andi0 bufPresent_fork6_outs_1_lhs_andi0
 shiftReg_fork6_outs_1_lhs_andi0
 dataBufPresent_passer8_result_ins_spec_v2_repeating_init0
 bufPresent_passer8_result_ins_spec_v2_repeating_init0
 shiftReg_passer8_result_ins_spec_v2_repeating_init0
 dataBufPresent_not0_outs_data_passer8 bufPresent_not0_outs_data_passer8
 shiftReg_not0_outs_data_passer8
 dataBufPresent_spec_v2_repeating_init0_outs_ins_fork2
 bufPresent_spec_v2_repeating_init0_outs_ins_fork2
 shiftReg_spec_v2_repeating_init0_outs_ins_fork2
 dataBufPresent_fork2_outs_0_ctrl_passer11
 bufPresent_fork2_outs_0_ctrl_passer11 shiftReg_fork2_outs_0_ctrl_passer11
 dataBufPresent_fork2_outs_1_ctrl_passer7
 bufPresent_fork2_outs_1_ctrl_passer7 shiftReg_fork2_outs_1_ctrl_passer7
 dataBufPresent_fork2_outs_2_ctrl_passer8
 bufPresent_fork2_outs_2_ctrl_passer8 shiftReg_fork2_outs_2_ctrl_passer8
 dataBufPresent_fork2_outs_3_ctrl_passer10
 bufPresent_fork2_outs_3_ctrl_passer10 shiftReg_fork2_outs_3_ctrl_passer10
 dataBufPresent_fork2_outs_4_ctrl_passer9
 bufPresent_fork2_outs_4_ctrl_passer9 shiftReg_fork2_outs_4_ctrl_passer9
 dataBufPresent_fork2_outs_5_rhs_andi0 bufPresent_fork2_outs_5_rhs_andi0
 shiftReg_fork2_outs_5_rhs_andi0 dataBufPresent_fork2_outs_6_ins_init4
 bufPresent_fork2_outs_6_ins_init4 shiftReg_fork2_outs_6_ins_init4
 dataBufPresent_init4_outs_ins_fork3 bufPresent_init4_outs_ins_fork3
 shiftReg_init4_outs_ins_fork3 dataBufPresent_fork3_outs_0_index_mux6
 bufPresent_fork3_outs_0_index_mux6 shiftReg_fork3_outs_0_index_mux6
 dataBufPresent_fork3_outs_1_index_mux5 bufPresent_fork3_outs_1_index_mux5
 shiftReg_fork3_outs_1_index_mux5 dataBufPresent_fork3_outs_2_index_mux4
 bufPresent_fork3_outs_2_index_mux4 shiftReg_fork3_outs_2_index_mux4
 dataBufPresent_fork3_outs_3_index_mux3 bufPresent_fork3_outs_3_index_mux3
 shiftReg_fork3_outs_3_index_mux3 dataBufPresent_andi0_result_ins_fork33
 bufPresent_andi0_result_ins_fork33 shiftReg_andi0_result_ins_fork33
 dataBufPresent_fork33_outs_0_ctrl_passer3
 bufPresent_fork33_outs_0_ctrl_passer3 shiftReg_fork33_outs_0_ctrl_passer3
 dataBufPresent_fork33_outs_1_ctrl_passer18
 bufPresent_fork33_outs_1_ctrl_passer18
 shiftReg_fork33_outs_1_ctrl_passer18
 dataBufPresent_fork33_outs_2_ctrl_passer17
 bufPresent_fork33_outs_2_ctrl_passer17
 shiftReg_fork33_outs_2_ctrl_passer17
 dataBufPresent_fork33_outs_3_ctrl_passer16
 bufPresent_fork33_outs_3_ctrl_passer16
 shiftReg_fork33_outs_3_ctrl_passer16
 dataBufPresent_fork33_outs_4_ctrl_passer15
 bufPresent_fork33_outs_4_ctrl_passer15
 shiftReg_fork33_outs_4_ctrl_passer15
 dataBufPresent_fork33_outs_5_ctrl_passer14
 bufPresent_fork33_outs_5_ctrl_passer14
 shiftReg_fork33_outs_5_ctrl_passer14
 dataBufPresent_fork33_outs_6_ctrl_passer13
 bufPresent_fork33_outs_6_ctrl_passer13
 shiftReg_fork33_outs_6_ctrl_passer13
 dataBufPresent_fork33_outs_7_ctrl_passer12
 bufPresent_fork33_outs_7_ctrl_passer12
 shiftReg_fork33_outs_7_ctrl_passer12
 dataBufPresent_passer9_result_ins_1_mux4
 bufPresent_passer9_result_ins_1_mux4 shiftReg_passer9_result_ins_1_mux4
 dataBufPresent_fork26_outs_0_data_passer9
 bufPresent_fork26_outs_0_data_passer9 shiftReg_fork26_outs_0_data_passer9
 dataBufPresent_fork26_outs_1_ins_extsi4
 bufPresent_fork26_outs_1_ins_extsi4 shiftReg_fork26_outs_1_ins_extsi4
 dataBufPresent_passer3_result_data_cond_br10
 bufPresent_passer3_result_data_cond_br10
 shiftReg_passer3_result_data_cond_br10
 dataBufPresent_passer10_result_ins_1_mux6
 bufPresent_passer10_result_ins_1_mux6 shiftReg_passer10_result_ins_1_mux6
 dataBufPresent_fork27_outs_0_data_passer3
 bufPresent_fork27_outs_0_data_passer3 shiftReg_fork27_outs_0_data_passer3
 dataBufPresent_fork27_outs_1_data_passer10
 bufPresent_fork27_outs_1_data_passer10
 shiftReg_fork27_outs_1_data_passer10
 dataBufPresent_fork28_outs_0_lhs_addf1 bufPresent_fork28_outs_0_lhs_addf1
 shiftReg_fork28_outs_0_lhs_addf1 dataBufPresent_fork28_outs_1_rhs_subf0
 bufPresent_fork28_outs_1_rhs_subf0 shiftReg_fork28_outs_1_rhs_subf0
 dataBufPresent_fork28_outs_2_lhs_addf0 bufPresent_fork28_outs_2_lhs_addf0
 shiftReg_fork28_outs_2_lhs_addf0 dataBufPresent_fork28_outs_3_lhs_mulf0
 bufPresent_fork28_outs_3_lhs_mulf0 shiftReg_fork28_outs_3_lhs_mulf0
 dataBufPresent_passer11_result_ins_1_mux5
 bufPresent_passer11_result_ins_1_mux5 shiftReg_passer11_result_ins_1_mux5
 dataBufPresent_fork29_outs_0_data_passer11
 bufPresent_fork29_outs_0_data_passer11
 shiftReg_fork29_outs_0_data_passer11
 dataBufPresent_fork29_outs_1_rhs_mulf0 bufPresent_fork29_outs_1_rhs_mulf0
 shiftReg_fork29_outs_1_rhs_mulf0 dataBufPresent_extsi4_outs_lhs_addi0
 bufPresent_extsi4_outs_lhs_addi0 shiftReg_extsi4_outs_lhs_addi0
 dataBufPresent_source2_outs_ctrl_constant8
 bufPresent_source2_outs_ctrl_constant8
 shiftReg_source2_outs_ctrl_constant8
 dataBufPresent_constant8_outs_ins_fork7
 bufPresent_constant8_outs_ins_fork7 shiftReg_constant8_outs_ins_fork7
 dataBufPresent_fork7_outs_0_lhs_divf0 bufPresent_fork7_outs_0_lhs_divf0
 shiftReg_fork7_outs_0_lhs_divf0 dataBufPresent_fork7_outs_1_rhs_addf1
 bufPresent_fork7_outs_1_rhs_addf1 shiftReg_fork7_outs_1_rhs_addf1
 dataBufPresent_source3_outs_ctrl_constant1
 bufPresent_source3_outs_ctrl_constant1
 shiftReg_source3_outs_ctrl_constant1
 dataBufPresent_constant1_outs_ins_extsi5
 bufPresent_constant1_outs_ins_extsi5 shiftReg_constant1_outs_ins_extsi5
 dataBufPresent_extsi5_outs_rhs_addi0 bufPresent_extsi5_outs_rhs_addi0
 shiftReg_extsi5_outs_rhs_addi0 dataBufPresent_source4_outs_ctrl_constant2
 bufPresent_source4_outs_ctrl_constant2
 shiftReg_source4_outs_ctrl_constant2
 dataBufPresent_constant2_outs_ins_extsi6
 bufPresent_constant2_outs_ins_extsi6 shiftReg_constant2_outs_ins_extsi6
 dataBufPresent_extsi6_outs_rhs_cmpi0 bufPresent_extsi6_outs_rhs_cmpi0
 shiftReg_extsi6_outs_rhs_cmpi0
 dataBufPresent_passer12_result_data_cond_br9
 bufPresent_passer12_result_data_cond_br9
 shiftReg_passer12_result_data_cond_br9
 dataBufPresent_fork30_outs_0_data_passer12
 bufPresent_fork30_outs_0_data_passer12
 shiftReg_fork30_outs_0_data_passer12
 dataBufPresent_fork30_outs_1_rhs_divf0 bufPresent_fork30_outs_1_rhs_divf0
 shiftReg_fork30_outs_1_rhs_divf0 dataBufPresent_addf1_result_ins_fork30
 bufPresent_addf1_result_ins_fork30 shiftReg_addf1_result_ins_fork30
 dataBufPresent_passer13_result_data_cond_br8
 bufPresent_passer13_result_data_cond_br8
 shiftReg_passer13_result_data_cond_br8
 dataBufPresent_divf0_result_data_passer13
 bufPresent_divf0_result_data_passer13 shiftReg_divf0_result_data_passer13
 dataBufPresent_fork31_outs_0_ins_trunci0
 bufPresent_fork31_outs_0_ins_trunci0 shiftReg_fork31_outs_0_ins_trunci0
 dataBufPresent_fork31_outs_1_lhs_cmpi0 bufPresent_fork31_outs_1_lhs_cmpi0
 shiftReg_fork31_outs_1_lhs_cmpi0 dataBufPresent_addi0_result_ins_fork31
 bufPresent_addi0_result_ins_fork31 shiftReg_addi0_result_ins_fork31
 dataBufPresent_passer14_result_data_cond_br7
 bufPresent_passer14_result_data_cond_br7
 shiftReg_passer14_result_data_cond_br7
 dataBufPresent_trunci0_outs_data_passer14
 bufPresent_trunci0_outs_data_passer14 shiftReg_trunci0_outs_data_passer14
 dataBufPresent_passer15_result_condition_cond_br7
 bufPresent_passer15_result_condition_cond_br7
 shiftReg_passer15_result_condition_cond_br7
 dataBufPresent_passer16_result_condition_cond_br8
 bufPresent_passer16_result_condition_cond_br8
 shiftReg_passer16_result_condition_cond_br8
 dataBufPresent_passer17_result_condition_cond_br9
 bufPresent_passer17_result_condition_cond_br9
 shiftReg_passer17_result_condition_cond_br9
 dataBufPresent_passer18_result_condition_cond_br10
 bufPresent_passer18_result_condition_cond_br10
 shiftReg_passer18_result_condition_cond_br10
 dataBufPresent_fork32_outs_0_data_passer15
 bufPresent_fork32_outs_0_data_passer15
 shiftReg_fork32_outs_0_data_passer15
 dataBufPresent_fork32_outs_1_data_passer16
 bufPresent_fork32_outs_1_data_passer16
 shiftReg_fork32_outs_1_data_passer16
 dataBufPresent_fork32_outs_2_data_passer17
 bufPresent_fork32_outs_2_data_passer17
 shiftReg_fork32_outs_2_data_passer17
 dataBufPresent_fork32_outs_3_data_passer18
 bufPresent_fork32_outs_3_data_passer18
 shiftReg_fork32_outs_3_data_passer18
 dataBufPresent_cmpi0_result_ins_fork32 bufPresent_cmpi0_result_ins_fork32
 shiftReg_cmpi0_result_ins_fork32
 dataBufPresent_cond_br7_trueOut_ins_1_mux0
 bufPresent_cond_br7_trueOut_ins_1_mux0
 shiftReg_cond_br7_trueOut_ins_1_mux0
 dataBufPresent_cond_br7_falseOut_ins_sink4
 bufPresent_cond_br7_falseOut_ins_sink4
 shiftReg_cond_br7_falseOut_ins_sink4
 dataBufPresent_cond_br8_trueOut_ins_1_mux1
 bufPresent_cond_br8_trueOut_ins_1_mux1
 shiftReg_cond_br8_trueOut_ins_1_mux1
 dataBufPresent_cond_br8_falseOut_ins_sink5
 bufPresent_cond_br8_falseOut_ins_sink5
 shiftReg_cond_br8_falseOut_ins_sink5
 dataBufPresent_cond_br9_trueOut_ins_1_mux2
 bufPresent_cond_br9_trueOut_ins_1_mux2
 shiftReg_cond_br9_trueOut_ins_1_mux2
 dataBufPresent_cond_br9_falseOut_ins_0_end0
 bufPresent_cond_br9_falseOut_ins_0_end0
 shiftReg_cond_br9_falseOut_ins_0_end0
 dataBufPresent_cond_br10_trueOut_ins_1_control_merge0
 bufPresent_cond_br10_trueOut_ins_1_control_merge0
 shiftReg_cond_br10_trueOut_ins_1_control_merge0
 dataBufPresent_cond_br10_falseOut_ins_sink6
 bufPresent_cond_br10_falseOut_ins_sink6
 shiftReg_cond_br10_falseOut_ins_sink6
Generals
 bufNumSlots_golden_ratio_x0_ins_0_mux2
 dataLatency_golden_ratio_x0_ins_0_mux2
 bufNumSlots_golden_ratio_x1_ins_0_mux1
 dataLatency_golden_ratio_x1_ins_0_mux1
 bufNumSlots_golden_ratio_start_ins_fork0
 dataLatency_golden_ratio_start_ins_fork0
 bufNumSlots_fork0_outs_0_ctrl_constant0
 dataLatency_fork0_outs_0_ctrl_constant0
 bufNumSlots_fork0_outs_1_ins_1_end0 dataLatency_fork0_outs_1_ins_1_end0
 bufNumSlots_fork0_outs_2_ins_0_control_merge0
 dataLatency_fork0_outs_2_ins_0_control_merge0
 bufNumSlots_constant0_outs_ins_extsi3
 dataLatency_constant0_outs_ins_extsi3 bufNumSlots_extsi3_outs_ins_0_mux0
 dataLatency_extsi3_outs_ins_0_mux0 bufNumSlots_mux0_outs_ins_0_mux4
 dataLatency_mux0_outs_ins_0_mux4 bufNumSlots_mux1_outs_ins_0_mux5
 dataLatency_mux1_outs_ins_0_mux5 bufNumSlots_mux2_outs_ins_0_mux3
 dataLatency_mux2_outs_ins_0_mux3
 bufNumSlots_control_merge0_outs_ins_0_mux6
 dataLatency_control_merge0_outs_ins_0_mux6
 bufNumSlots_control_merge0_index_ins_fork1
 dataLatency_control_merge0_index_ins_fork1
 bufNumSlots_fork1_outs_0_index_mux0 dataLatency_fork1_outs_0_index_mux0
 bufNumSlots_fork1_outs_1_index_mux1 dataLatency_fork1_outs_1_index_mux1
 bufNumSlots_fork1_outs_2_index_mux2 dataLatency_fork1_outs_2_index_mux2
 bufNumSlots_mux3_outs_ins_fork28 dataLatency_mux3_outs_ins_fork28
 bufNumSlots_mux4_outs_ins_fork26 dataLatency_mux4_outs_ins_fork26
 bufNumSlots_mux5_outs_ins_fork29 dataLatency_mux5_outs_ins_fork29
 bufNumSlots_mux6_outs_ins_fork27 dataLatency_mux6_outs_ins_fork27
 bufNumSlots_source0_outs_ctrl_constant6
 dataLatency_source0_outs_ctrl_constant6
 bufNumSlots_constant6_outs_rhs_mulf1 dataLatency_constant6_outs_rhs_mulf1
 bufNumSlots_source1_outs_ctrl_constant7
 dataLatency_source1_outs_ctrl_constant7
 bufNumSlots_constant7_outs_rhs_cmpf0 dataLatency_constant7_outs_rhs_cmpf0
 bufNumSlots_mulf0_result_rhs_addf0 dataLatency_mulf0_result_rhs_addf0
 bufNumSlots_addf0_result_lhs_mulf1 dataLatency_addf0_result_lhs_mulf1
 bufNumSlots_passer7_result_ins_1_mux3
 dataLatency_passer7_result_ins_1_mux3
 bufNumSlots_fork4_outs_0_data_passer7
 dataLatency_fork4_outs_0_data_passer7 bufNumSlots_fork4_outs_1_lhs_subf0
 dataLatency_fork4_outs_1_lhs_subf0 bufNumSlots_mulf1_result_ins_fork4
 dataLatency_mulf1_result_ins_fork4 bufNumSlots_subf0_result_ins_absf0
 dataLatency_subf0_result_ins_absf0 bufNumSlots_absf0_outs_lhs_cmpf0
 dataLatency_absf0_outs_lhs_cmpf0 bufNumSlots_cmpf0_result_ins_fork6
 dataLatency_cmpf0_result_ins_fork6 bufNumSlots_fork6_outs_0_ins_not0
 dataLatency_fork6_outs_0_ins_not0 bufNumSlots_fork6_outs_1_lhs_andi0
 dataLatency_fork6_outs_1_lhs_andi0
 bufNumSlots_passer8_result_ins_spec_v2_repeating_init0
 dataLatency_passer8_result_ins_spec_v2_repeating_init0
 bufNumSlots_not0_outs_data_passer8 dataLatency_not0_outs_data_passer8
 bufNumSlots_spec_v2_repeating_init0_outs_ins_fork2
 dataLatency_spec_v2_repeating_init0_outs_ins_fork2
 bufNumSlots_fork2_outs_0_ctrl_passer11
 dataLatency_fork2_outs_0_ctrl_passer11
 bufNumSlots_fork2_outs_1_ctrl_passer7
 dataLatency_fork2_outs_1_ctrl_passer7
 bufNumSlots_fork2_outs_2_ctrl_passer8
 dataLatency_fork2_outs_2_ctrl_passer8
 bufNumSlots_fork2_outs_3_ctrl_passer10
 dataLatency_fork2_outs_3_ctrl_passer10
 bufNumSlots_fork2_outs_4_ctrl_passer9
 dataLatency_fork2_outs_4_ctrl_passer9 bufNumSlots_fork2_outs_5_rhs_andi0
 dataLatency_fork2_outs_5_rhs_andi0 bufNumSlots_fork2_outs_6_ins_init4
 dataLatency_fork2_outs_6_ins_init4 bufNumSlots_init4_outs_ins_fork3
 dataLatency_init4_outs_ins_fork3 bufNumSlots_fork3_outs_0_index_mux6
 dataLatency_fork3_outs_0_index_mux6 bufNumSlots_fork3_outs_1_index_mux5
 dataLatency_fork3_outs_1_index_mux5 bufNumSlots_fork3_outs_2_index_mux4
 dataLatency_fork3_outs_2_index_mux4 bufNumSlots_fork3_outs_3_index_mux3
 dataLatency_fork3_outs_3_index_mux3 bufNumSlots_andi0_result_ins_fork33
 dataLatency_andi0_result_ins_fork33 bufNumSlots_fork33_outs_0_ctrl_passer3
 dataLatency_fork33_outs_0_ctrl_passer3
 bufNumSlots_fork33_outs_1_ctrl_passer18
 dataLatency_fork33_outs_1_ctrl_passer18
 bufNumSlots_fork33_outs_2_ctrl_passer17
 dataLatency_fork33_outs_2_ctrl_passer17
 bufNumSlots_fork33_outs_3_ctrl_passer16
 dataLatency_fork33_outs_3_ctrl_passer16
 bufNumSlots_fork33_outs_4_ctrl_passer15
 dataLatency_fork33_outs_4_ctrl_passer15
 bufNumSlots_fork33_outs_5_ctrl_passer14
 dataLatency_fork33_outs_5_ctrl_passer14
 bufNumSlots_fork33_outs_6_ctrl_passer13
 dataLatency_fork33_outs_6_ctrl_passer13
 bufNumSlots_fork33_outs_7_ctrl_passer12
 dataLatency_fork33_outs_7_ctrl_passer12
 bufNumSlots_passer9_result_ins_1_mux4
 dataLatency_passer9_result_ins_1_mux4
 bufNumSlots_fork26_outs_0_data_passer9
 dataLatency_fork26_outs_0_data_passer9
 bufNumSlots_fork26_outs_1_ins_extsi4 dataLatency_fork26_outs_1_ins_extsi4
 bufNumSlots_passer3_result_data_cond_br10
 dataLatency_passer3_result_data_cond_br10
 bufNumSlots_passer10_result_ins_1_mux6
 dataLatency_passer10_result_ins_1_mux6
 bufNumSlots_fork27_outs_0_data_passer3
 dataLatency_fork27_outs_0_data_passer3
 bufNumSlots_fork27_outs_1_data_passer10
 dataLatency_fork27_outs_1_data_passer10
 bufNumSlots_fork28_outs_0_lhs_addf1 dataLatency_fork28_outs_0_lhs_addf1
 bufNumSlots_fork28_outs_1_rhs_subf0 dataLatency_fork28_outs_1_rhs_subf0
 bufNumSlots_fork28_outs_2_lhs_addf0 dataLatency_fork28_outs_2_lhs_addf0
 bufNumSlots_fork28_outs_3_lhs_mulf0 dataLatency_fork28_outs_3_lhs_mulf0
 bufNumSlots_passer11_result_ins_1_mux5
 dataLatency_passer11_result_ins_1_mux5
 bufNumSlots_fork29_outs_0_data_passer11
 dataLatency_fork29_outs_0_data_passer11
 bufNumSlots_fork29_outs_1_rhs_mulf0 dataLatency_fork29_outs_1_rhs_mulf0
 bufNumSlots_extsi4_outs_lhs_addi0 dataLatency_extsi4_outs_lhs_addi0
 bufNumSlots_source2_outs_ctrl_constant8
 dataLatency_source2_outs_ctrl_constant8
 bufNumSlots_constant8_outs_ins_fork7 dataLatency_constant8_outs_ins_fork7
 bufNumSlots_fork7_outs_0_lhs_divf0 dataLatency_fork7_outs_0_lhs_divf0
 bufNumSlots_fork7_outs_1_rhs_addf1 dataLatency_fork7_outs_1_rhs_addf1
 bufNumSlots_source3_outs_ctrl_constant1
 dataLatency_source3_outs_ctrl_constant1
 bufNumSlots_constant1_outs_ins_extsi5
 dataLatency_constant1_outs_ins_extsi5 bufNumSlots_extsi5_outs_rhs_addi0
 dataLatency_extsi5_outs_rhs_addi0 bufNumSlots_source4_outs_ctrl_constant2
 dataLatency_source4_outs_ctrl_constant2
 bufNumSlots_constant2_outs_ins_extsi6
 dataLatency_constant2_outs_ins_extsi6 bufNumSlots_extsi6_outs_rhs_cmpi0
 dataLatency_extsi6_outs_rhs_cmpi0
 bufNumSlots_passer12_result_data_cond_br9
 dataLatency_passer12_result_data_cond_br9
 bufNumSlots_fork30_outs_0_data_passer12
 dataLatency_fork30_outs_0_data_passer12
 bufNumSlots_fork30_outs_1_rhs_divf0 dataLatency_fork30_outs_1_rhs_divf0
 bufNumSlots_addf1_result_ins_fork30 dataLatency_addf1_result_ins_fork30
 bufNumSlots_passer13_result_data_cond_br8
 dataLatency_passer13_result_data_cond_br8
 bufNumSlots_divf0_result_data_passer13
 dataLatency_divf0_result_data_passer13
 bufNumSlots_fork31_outs_0_ins_trunci0
 dataLatency_fork31_outs_0_ins_trunci0 bufNumSlots_fork31_outs_1_lhs_cmpi0
 dataLatency_fork31_outs_1_lhs_cmpi0 bufNumSlots_addi0_result_ins_fork31
 dataLatency_addi0_result_ins_fork31
 bufNumSlots_passer14_result_data_cond_br7
 dataLatency_passer14_result_data_cond_br7
 bufNumSlots_trunci0_outs_data_passer14
 dataLatency_trunci0_outs_data_passer14
 bufNumSlots_passer15_result_condition_cond_br7
 dataLatency_passer15_result_condition_cond_br7
 bufNumSlots_passer16_result_condition_cond_br8
 dataLatency_passer16_result_condition_cond_br8
 bufNumSlots_passer17_result_condition_cond_br9
 dataLatency_passer17_result_condition_cond_br9
 bufNumSlots_passer18_result_condition_cond_br10
 dataLatency_passer18_result_condition_cond_br10
 bufNumSlots_fork32_outs_0_data_passer15
 dataLatency_fork32_outs_0_data_passer15
 bufNumSlots_fork32_outs_1_data_passer16
 dataLatency_fork32_outs_1_data_passer16
 bufNumSlots_fork32_outs_2_data_passer17
 dataLatency_fork32_outs_2_data_passer17
 bufNumSlots_fork32_outs_3_data_passer18
 dataLatency_fork32_outs_3_data_passer18
 bufNumSlots_cmpi0_result_ins_fork32 dataLatency_cmpi0_result_ins_fork32
 bufNumSlots_cond_br7_trueOut_ins_1_mux0
 dataLatency_cond_br7_trueOut_ins_1_mux0
 bufNumSlots_cond_br7_falseOut_ins_sink4
 dataLatency_cond_br7_falseOut_ins_sink4
 bufNumSlots_cond_br8_trueOut_ins_1_mux1
 dataLatency_cond_br8_trueOut_ins_1_mux1
 bufNumSlots_cond_br8_falseOut_ins_sink5
 dataLatency_cond_br8_falseOut_ins_sink5
 bufNumSlots_cond_br9_trueOut_ins_1_mux2
 dataLatency_cond_br9_trueOut_ins_1_mux2
 bufNumSlots_cond_br9_falseOut_ins_0_end0
 dataLatency_cond_br9_falseOut_ins_0_end0
 bufNumSlots_cond_br10_trueOut_ins_1_control_merge0
 dataLatency_cond_br10_trueOut_ins_1_control_merge0
 bufNumSlots_cond_br10_falseOut_ins_sink6
 dataLatency_cond_br10_falseOut_ins_sink6
End
