TimeQuest Timing Analyzer report for top
Thu Jun 08 13:44:36 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'enc:enc|out_200hz'
 14. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 15. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 16. Hold: 'clk'
 17. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 18. Hold: 'enc:enc|out_200hz'
 19. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 20. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 21. Recovery: 'rs232_rx'
 22. Recovery: 'clk'
 23. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 24. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 25. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 26. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 27. Removal: 'clk'
 28. Removal: 'rs232_rx'
 29. Minimum Pulse Width: 'clk'
 30. Minimum Pulse Width: 'rs232_rx'
 31. Minimum Pulse Width: 'enc:enc|out_200hz'
 32. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 33. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 34. Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Propagation Delay
 40. Minimum Propagation Delay
 41. Output Enable Times
 42. Minimum Output Enable Times
 43. Output Disable Times
 44. Minimum Output Disable Times
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; enc:enc|out_200hz                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { enc:enc|out_200hz }                         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 58.18 MHz  ; 58.18 MHz       ; clk                                       ;      ;
; 91.11 MHz  ; 91.11 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 123.64 MHz ; 123.64 MHz      ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 153.14 MHz ; 153.14 MHz      ; enc:enc|out_200hz                         ;      ;
; 442.67 MHz ; 442.67 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Setup Summary                                                       ;
+-------------------------------------------+---------+---------------+
; Clock                                     ; Slack   ; End Point TNS ;
+-------------------------------------------+---------+---------------+
; clk                                       ; -16.187 ; -1394.514     ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -7.088  ; -243.510      ;
; enc:enc|out_200hz                         ; -5.530  ; -54.109       ;
; speed_select:speed_select|buad_clk_rx_reg ; -4.988  ; -89.549       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.259  ; -1.259        ;
+-------------------------------------------+---------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.159 ; -4.317        ;
; speed_select:speed_select|buad_clk_rx_reg ; -1.130 ; -9.040        ;
; enc:enc|out_200hz                         ; 1.685  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.705  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 2.107  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; rs232_rx                                  ; -4.824 ; -4.824        ;
; clk                                       ; -4.195 ; -230.143      ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -3.614 ; -122.410      ;
; speed_select:speed_select|buad_clk_rx_reg ; 1.808  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -1.862 ; -1.862        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 2.879  ; 0.000         ;
; clk                                       ; 2.970  ; 0.000         ;
; rs232_rx                                  ; 5.270  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; enc:enc|out_200hz                         ; 0.234  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                   ;
+---------+------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node  ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------+-------------------+--------------+-------------+--------------+------------+------------+
; -16.187 ; Rx_cmd[23] ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.854     ;
; -16.128 ; Rx_cmd[23] ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.795     ;
; -16.041 ; Rx_cmd[15] ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.708     ;
; -15.982 ; Rx_cmd[15] ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.649     ;
; -15.823 ; Rx_cmd[23] ; linkSHL           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.490     ;
; -15.720 ; Rx_cmd[23] ; linkPWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.387     ;
; -15.684 ; Rx_cmd[23] ; linkPMH           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.351     ;
; -15.677 ; Rx_cmd[15] ; linkSHL           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.344     ;
; -15.674 ; Rx_cmd[23] ; linkMCG           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.341     ;
; -15.574 ; Rx_cmd[15] ; linkPWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.241     ;
; -15.538 ; Rx_cmd[15] ; linkPMH           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.205     ;
; -15.528 ; Rx_cmd[15] ; linkMCG           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.195     ;
; -15.507 ; Rx_cmd[23] ; linkGII           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.174     ;
; -15.502 ; Rx_cmd[21] ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.169     ;
; -15.443 ; Rx_cmd[21] ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.110     ;
; -15.394 ; Rx_cmd[23] ; linkFCP           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.061     ;
; -15.365 ; Rx_cmd[12] ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.032     ;
; -15.361 ; Rx_cmd[15] ; linkGII           ; clk          ; clk         ; 1.000        ; 0.000      ; 16.028     ;
; -15.306 ; Rx_cmd[12] ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.973     ;
; -15.285 ; Rx_cmd[0]  ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.952     ;
; -15.248 ; Rx_cmd[15] ; linkFCP           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.915     ;
; -15.244 ; Rx_cmd[6]  ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.911     ;
; -15.226 ; Rx_cmd[0]  ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.893     ;
; -15.209 ; Rx_cmd[23] ; linkPWF           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.876     ;
; -15.185 ; Rx_cmd[6]  ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.852     ;
; -15.179 ; Rx_cmd[23] ; spi_rst           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.846     ;
; -15.138 ; Rx_cmd[21] ; linkSHL           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.805     ;
; -15.093 ; Rx_cmd[7]  ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.760     ;
; -15.089 ; Rx_cmd[23] ; linkCMP           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.756     ;
; -15.063 ; Rx_cmd[15] ; linkPWF           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.730     ;
; -15.045 ; Rx_cmd[9]  ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.712     ;
; -15.035 ; Rx_cmd[21] ; linkPWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.702     ;
; -15.034 ; Rx_cmd[7]  ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.701     ;
; -15.033 ; Rx_cmd[15] ; spi_rst           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.700     ;
; -15.001 ; Rx_cmd[12] ; linkSHL           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.668     ;
; -14.999 ; Rx_cmd[21] ; linkPMH           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.666     ;
; -14.997 ; Rx_cmd[23] ; linkEWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.664     ;
; -14.989 ; Rx_cmd[21] ; linkMCG           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.656     ;
; -14.988 ; Rx_cmd[4]  ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.655     ;
; -14.986 ; Rx_cmd[9]  ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.653     ;
; -14.980 ; Rx_cmd[22] ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.647     ;
; -14.943 ; Rx_cmd[15] ; linkCMP           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.610     ;
; -14.936 ; Rx_cmd[23] ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 15.603     ;
; -14.929 ; Rx_cmd[4]  ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.596     ;
; -14.921 ; Rx_cmd[22] ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.588     ;
; -14.921 ; Rx_cmd[0]  ; linkSHL           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.588     ;
; -14.898 ; Rx_cmd[12] ; linkPWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.565     ;
; -14.880 ; Rx_cmd[6]  ; linkSHL           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.547     ;
; -14.862 ; Rx_cmd[12] ; linkPMH           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.529     ;
; -14.852 ; Rx_cmd[12] ; linkMCG           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.519     ;
; -14.852 ; Rx_cmd[3]  ; linkGII           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.519     ;
; -14.851 ; Rx_cmd[15] ; linkEWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.518     ;
; -14.822 ; Rx_cmd[21] ; linkGII           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.489     ;
; -14.818 ; Rx_cmd[0]  ; linkPWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.485     ;
; -14.790 ; Rx_cmd[15] ; spi_slave_rst_b2b ; clk          ; clk         ; 1.000        ; 0.000      ; 15.457     ;
; -14.782 ; Rx_cmd[0]  ; linkPMH           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.449     ;
; -14.777 ; Rx_cmd[6]  ; linkPWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.444     ;
; -14.772 ; Rx_cmd[0]  ; linkMCG           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.439     ;
; -14.741 ; Rx_cmd[6]  ; linkPMH           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.408     ;
; -14.731 ; Rx_cmd[6]  ; linkMCG           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.398     ;
; -14.729 ; Rx_cmd[7]  ; linkSHL           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.396     ;
; -14.709 ; Rx_cmd[21] ; linkFCP           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.376     ;
; -14.682 ; Rx_cmd[23] ; linkSIO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.349     ;
; -14.681 ; Rx_cmd[9]  ; linkSHL           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.348     ;
; -14.642 ; Rx_cmd[23] ; led~reg0          ; clk          ; clk         ; 1.000        ; 0.000      ; 15.309     ;
; -14.640 ; Rx_cmd[3]  ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.307     ;
; -14.628 ; Rx_cmd[9]  ; linkGII           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.295     ;
; -14.626 ; Rx_cmd[7]  ; linkPWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.293     ;
; -14.624 ; Rx_cmd[4]  ; linkSHL           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.291     ;
; -14.616 ; Rx_cmd[22] ; linkSHL           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.283     ;
; -14.602 ; Rx_cmd[1]  ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.269     ;
; -14.602 ; Rx_cmd[12] ; linkGII           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.269     ;
; -14.590 ; Rx_cmd[7]  ; linkPMH           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.257     ;
; -14.581 ; Rx_cmd[3]  ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.248     ;
; -14.580 ; Rx_cmd[23] ; linkENC           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.247     ;
; -14.580 ; Rx_cmd[7]  ; linkMCG           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.247     ;
; -14.578 ; Rx_cmd[9]  ; linkPWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.245     ;
; -14.572 ; Rx_cmd[12] ; linkFCP           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.239     ;
; -14.572 ; Rx_cmd[18] ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.239     ;
; -14.564 ; Rx_cmd[6]  ; linkGII           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.231     ;
; -14.556 ; Rx_cmd[13] ; linkFPT           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.223     ;
; -14.543 ; Rx_cmd[1]  ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.210     ;
; -14.542 ; Rx_cmd[9]  ; linkPMH           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.209     ;
; -14.536 ; Rx_cmd[15] ; linkSIO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.203     ;
; -14.532 ; Rx_cmd[9]  ; linkMCG           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.199     ;
; -14.524 ; Rx_cmd[21] ; linkPWF           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.191     ;
; -14.524 ; Rx_cmd[3]  ; spi_rst           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.191     ;
; -14.521 ; Rx_cmd[4]  ; linkPWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.188     ;
; -14.513 ; Rx_cmd[22] ; linkPWM           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.180     ;
; -14.513 ; Rx_cmd[18] ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.180     ;
; -14.508 ; Rx_cmd[23] ; enable_enc        ; clk          ; clk         ; 1.000        ; 0.000      ; 15.175     ;
; -14.498 ; Rx_cmd[23] ; linkFDC           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.165     ;
; -14.497 ; Rx_cmd[13] ; linkGLO           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.164     ;
; -14.496 ; Rx_cmd[15] ; led~reg0          ; clk          ; clk         ; 1.000        ; 0.000      ; 15.163     ;
; -14.494 ; Rx_cmd[21] ; spi_rst           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.161     ;
; -14.492 ; Rx_cmd[0]  ; linkFCP           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.159     ;
; -14.485 ; Rx_cmd[4]  ; linkPMH           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.152     ;
; -14.477 ; Rx_cmd[22] ; linkPMH           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.144     ;
; -14.475 ; Rx_cmd[4]  ; linkMCG           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.142     ;
; -14.467 ; Rx_cmd[22] ; linkMCG           ; clk          ; clk         ; 1.000        ; 0.000      ; 15.134     ;
+---------+------------+-------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -7.088 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.755      ;
; -7.088 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.755      ;
; -7.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.676      ;
; -7.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.676      ;
; -7.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.676      ;
; -7.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.676      ;
; -7.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.676      ;
; -7.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.676      ;
; -7.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.676      ;
; -7.009 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.676      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.844 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.511      ;
; -6.844 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.511      ;
; -6.844 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.511      ;
; -6.844 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.511      ;
; -6.844 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.511      ;
; -6.844 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.511      ;
; -6.844 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.511      ;
; -6.844 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.511      ;
; -6.825 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 7.596      ;
; -6.825 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 7.596      ;
; -6.825 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 7.596      ;
; -6.825 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 7.596      ;
; -6.825 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 7.596      ;
; -6.825 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 7.596      ;
; -6.825 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 7.596      ;
; -6.825 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 7.596      ;
; -6.733 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.400      ;
; -6.733 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.400      ;
; -6.733 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.400      ;
; -6.733 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.400      ;
; -6.733 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.400      ;
; -6.733 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.400      ;
; -6.733 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.400      ;
; -6.733 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.400      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
; -6.692 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.359      ;
; -6.676 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.343      ;
; -6.676 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.343      ;
; -6.676 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.343      ;
; -6.676 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.343      ;
; -6.676 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.343      ;
; -6.676 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.343      ;
; -6.676 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.343      ;
; -6.676 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.343      ;
; -6.607 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.274      ;
; -6.607 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.274      ;
; -6.607 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.274      ;
; -6.607 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.274      ;
; -6.607 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.274      ;
; -6.607 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.274      ;
; -6.607 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.274      ;
; -6.607 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.274      ;
; -6.548 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.215      ;
; -6.548 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.215      ;
; -6.548 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.215      ;
; -6.548 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.215      ;
; -6.548 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.215      ;
; -6.548 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.215      ;
; -6.548 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.215      ;
; -6.548 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.215      ;
; -6.480 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.147      ;
; -6.432 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.099      ;
; -6.432 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.099      ;
; -6.432 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.099      ;
; -6.432 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.099      ;
; -6.432 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.099      ;
; -6.432 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.099      ;
; -6.432 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.099      ;
; -6.432 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.099      ;
; -6.407 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.074      ;
; -6.407 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.074      ;
; -6.407 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.074      ;
; -6.407 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.074      ;
; -6.407 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.074      ;
; -6.407 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.074      ;
; -6.407 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.074      ;
; -6.407 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.074      ;
; -6.382 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.049      ;
; -6.382 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.049      ;
; -6.382 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.049      ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'enc:enc|out_200hz'                                                                                                                    ;
+--------+--------------------------+--------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+-------------------+-------------------+--------------+------------+------------+
; -5.530 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 6.197      ;
; -5.530 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 6.197      ;
; -5.530 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 6.197      ;
; -5.530 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 6.197      ;
; -5.530 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 6.197      ;
; -5.530 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 6.197      ;
; -5.530 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 6.197      ;
; -5.530 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 6.197      ;
; -5.308 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.975      ;
; -5.308 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.975      ;
; -5.308 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.975      ;
; -5.308 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.975      ;
; -5.308 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.975      ;
; -5.308 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.975      ;
; -5.308 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.975      ;
; -5.308 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.975      ;
; -5.249 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.916      ;
; -5.249 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.916      ;
; -5.249 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.916      ;
; -5.249 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.916      ;
; -5.249 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.916      ;
; -5.249 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.916      ;
; -5.249 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.916      ;
; -5.249 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.916      ;
; -5.137 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.804      ;
; -5.137 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.804      ;
; -5.137 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.804      ;
; -5.137 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.804      ;
; -5.137 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.804      ;
; -5.137 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.804      ;
; -5.137 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.804      ;
; -5.137 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.804      ;
; -5.079 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.746      ;
; -5.079 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.746      ;
; -5.079 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.746      ;
; -5.079 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.746      ;
; -5.079 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.746      ;
; -5.079 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.746      ;
; -5.079 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.746      ;
; -5.079 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.746      ;
; -5.008 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.675      ;
; -5.008 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.675      ;
; -5.008 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.675      ;
; -5.008 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.675      ;
; -5.008 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.675      ;
; -5.008 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.675      ;
; -5.008 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.675      ;
; -5.008 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 5.675      ;
; -3.972 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.639      ;
; -3.972 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.639      ;
; -3.972 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.639      ;
; -3.972 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.639      ;
; -3.972 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.639      ;
; -3.972 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.639      ;
; -3.972 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.639      ;
; -3.972 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.639      ;
; -3.613 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.280      ;
; -3.613 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 4.280      ;
; -3.299 ; enc:enc|pha_count[7]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 3.966      ;
; -3.187 ; enc:enc|pha_count[6]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 3.854      ;
; -3.130 ; enc:enc|pha_count[1]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 3.797      ;
; -3.129 ; enc:enc|pha_count[5]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 3.796      ;
; -2.831 ; enc:enc|pha_count[0]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 3.498      ;
; -2.806 ; enc:enc|pha_count[3]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 3.473      ;
; -2.660 ; enc:enc|pha_count[2]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 3.327      ;
; -2.047 ; enc:enc|pha_count[4]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 2.714      ;
; -1.909 ; enc:enc|Phase90_Count[0] ; enc:enc|phb_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 2.576      ;
; -1.712 ; enc:enc|Phase90_Count[0] ; enc:enc|pha_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 2.379      ;
; -1.710 ; enc:enc|Phase90_Count[0] ; enc:enc|Phase90_Count[1] ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 2.377      ;
; -1.689 ; enc:enc|phb_reg          ; enc:enc|phb_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 2.356      ;
; -1.453 ; enc:enc|pha_reg          ; enc:enc|pha_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 2.120      ;
; -1.263 ; enc:enc|Phase90_Count[1] ; enc:enc|phb_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 1.930      ;
; -1.259 ; enc:enc|Phase90_Count[1] ; enc:enc|pha_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 1.926      ;
; -1.257 ; enc:enc|Phase90_Count[1] ; enc:enc|Phase90_Count[1] ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 1.924      ;
; -1.239 ; enc:enc|Phase90_Count[0] ; enc:enc|Phase90_Count[0] ; enc:enc|out_200hz ; enc:enc|out_200hz ; 1.000        ; 0.000      ; 1.906      ;
+--------+--------------------------+--------------------------+-------------------+-------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.988 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.155      ;
; -4.988 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.155      ;
; -4.976 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.143      ;
; -4.976 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.143      ;
; -4.976 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.143      ;
; -4.976 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.143      ;
; -4.976 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.143      ;
; -4.976 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.143      ;
; -4.976 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.143      ;
; -4.976 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.143      ;
; -4.882 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.049      ;
; -4.882 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.049      ;
; -4.781 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.948      ;
; -4.780 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.947      ;
; -4.752 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.919      ;
; -4.752 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.919      ;
; -4.713 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.880      ;
; -4.709 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.876      ;
; -4.709 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.876      ;
; -4.709 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.876      ;
; -4.709 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.876      ;
; -4.709 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.876      ;
; -4.709 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.876      ;
; -4.709 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.876      ;
; -4.709 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.876      ;
; -4.705 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.872      ;
; -4.639 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.806      ;
; -4.638 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.805      ;
; -4.615 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.782      ;
; -4.561 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.728      ;
; -4.561 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.728      ;
; -4.561 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.728      ;
; -4.561 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.728      ;
; -4.561 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.728      ;
; -4.561 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.728      ;
; -4.561 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.728      ;
; -4.561 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.728      ;
; -4.552 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.719      ;
; -4.551 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.718      ;
; -4.436 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.603      ;
; -4.436 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.603      ;
; -4.435 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.602      ;
; -4.435 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.602      ;
; -4.415 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.582      ;
; -4.302 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.469      ;
; -4.295 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.462      ;
; -4.219 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.386      ;
; -4.216 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.383      ;
; -4.200 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.367      ;
; -4.034 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.201      ;
; -4.027 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.194      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.976 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.143      ;
; -3.619 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.786      ;
; -3.571 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.738      ;
; -3.537 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.704      ;
; -3.229 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.396      ;
; -3.156 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.323      ;
; -3.128 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.295      ;
; -2.741 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.908      ;
; -2.737 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.904      ;
; -2.586 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.753      ;
; -2.503 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.170      ;
; -2.464 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.131      ;
; -2.424 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.091      ;
; -2.417 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.084      ;
; -2.129 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.796      ;
; -2.121 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.788      ;
; -2.104 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.771      ;
; -2.083 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.750      ;
; -2.066 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.733      ;
; -2.036 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.703      ;
; -1.963 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.630      ;
; -1.961 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.628      ;
; -1.956 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.623      ;
; -1.929 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.596      ;
; -1.863 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.530      ;
; -1.859 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.526      ;
; -1.849 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.516      ;
; -1.814 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.481      ;
; -1.723 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.390      ;
; -1.719 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.386      ;
; -1.709 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.376      ;
; -1.680 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.347      ;
; -1.671 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.338      ;
; -1.670 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.337      ;
; -1.654 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.321      ;
; -1.532 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.199      ;
; -1.481 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.148      ;
; -1.478 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.145      ;
; -1.252 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.919      ;
; -1.250 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.917      ;
; -1.248 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.915      ;
; -1.243 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 1.910      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.259 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.926      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                  ; To Node                                                    ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -2.159 ; enc:enc|out_200hz                                          ; enc:enc|out_200hz                                          ; enc:enc|out_200hz                   ; clk         ; 0.000        ; 3.681      ; 2.119      ;
; -2.158 ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; 0.000        ; 3.681      ; 2.120      ;
; -1.659 ; enc:enc|out_200hz                                          ; enc:enc|out_200hz                                          ; enc:enc|out_200hz                   ; clk         ; -0.500       ; 3.681      ; 2.119      ;
; -1.658 ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; spi_ctrl:spi_ctrl_instance|spi_clk  ; clk         ; -0.500       ; 3.681      ; 2.120      ;
; 1.078  ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.299      ;
; 1.310  ; flag_reg                                                   ; Current.WAIT                                               ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.899      ; 1.930      ;
; 1.367  ; flag_reg                                                   ; Flag_temp                                                  ; my_uart_rx:my_uart_rx|rx_enable_reg ; clk         ; -0.500       ; 0.899      ; 1.987      ;
; 1.393  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.614      ;
; 1.396  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.617      ;
; 1.401  ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.622      ;
; 1.407  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.628      ;
; 1.640  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.861      ;
; 1.654  ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.875      ;
; 1.674  ; Buff_temp[20]                                              ; Buff_temp[20]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.895      ;
; 1.675  ; Buff_temp[1]                                               ; Buff_temp[1]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.896      ;
; 1.676  ; Buff_temp[16]                                              ; Buff_temp[16]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.897      ;
; 1.684  ; Buff_temp[5]                                               ; Buff_temp[5]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.905      ;
; 1.685  ; Buff_temp[6]                                               ; Buff_temp[6]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.906      ;
; 1.685  ; Buff_temp[0]                                               ; Buff_temp[0]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.906      ;
; 1.692  ; Buff_temp[6]                                               ; Buff_temp[14]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.913      ;
; 1.692  ; Buff_temp[0]                                               ; Buff_temp[8]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.913      ;
; 1.693  ; Buff_temp[12]                                              ; Buff_temp[12]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.914      ;
; 1.696  ; Buff_temp[5]                                               ; Buff_temp[13]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.917      ;
; 1.697  ; Buff_temp[3]                                               ; Buff_temp[11]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.918      ;
; 1.699  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.920      ;
; 1.733  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.954      ;
; 1.740  ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 1.961      ;
; 1.822  ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.043      ;
; 1.901  ; Buff_temp[7]                                               ; Buff_temp[15]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.122      ;
; 1.913  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.134      ;
; 1.917  ; linkFDC                                                    ; linkFDC                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.138      ;
; 1.917  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.138      ;
; 1.918  ; linkPWM                                                    ; linkPWM                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.918  ; Buff_temp[21]                                              ; Buff_temp[21]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.920  ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.141      ;
; 1.923  ; Current.SAVE                                               ; Current.WAIT                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.144      ;
; 1.923  ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.144      ;
; 1.924  ; Buff_temp[18]                                              ; Buff_temp[18]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.145      ;
; 1.928  ; linkGLO                                                    ; linkGLO                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.149      ;
; 1.936  ; Buff_temp[9]                                               ; Buff_temp[9]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.157      ;
; 1.937  ; Buff_temp[4]                                               ; Buff_temp[12]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.158      ;
; 1.945  ; Buff_temp[9]                                               ; Buff_temp[17]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.166      ;
; 1.951  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.172      ;
; 1.976  ; Buff_temp[8]                                               ; Buff_temp[8]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.197      ;
; 2.062  ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.062  ; speed_select:speed_select|cnt_rx[12]                       ; speed_select:speed_select|cnt_rx[12]                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.095  ; Current.S1                                                 ; Buff_temp[4]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.316      ;
; 2.096  ; Buff_temp[19]                                              ; Buff_temp[19]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.317      ;
; 2.099  ; Current.S1                                                 ; Buff_temp[2]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.320      ;
; 2.107  ; linkSPS                                                    ; linkSPS                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.116  ; linkFQD                                                    ; linkFQD                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; linkSHL                                                    ; linkSHL                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; enc:enc|count_reg[6]                                       ; enc:enc|count_reg[6]                                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; enc:enc|count_reg[16]                                      ; enc:enc|count_reg[16]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.116  ; speed_select:speed_select|cnt_rx[6]                        ; speed_select:speed_select|cnt_rx[6]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; linkPWF                                                    ; linkPWF                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; linkFIC                                                    ; linkFIC                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; enc:enc|count_reg[23]                                      ; enc:enc|count_reg[23]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; enc:enc|count_reg[13]                                      ; enc:enc|count_reg[13]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.119  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.340      ;
; 2.125  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; linkENC                                                    ; linkENC                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[17]                                      ; enc:enc|count_reg[17]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[18]                                      ; enc:enc|count_reg[18]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[25]                                      ; enc:enc|count_reg[25]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[7]                                       ; enc:enc|count_reg[7]                                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[8]                                       ; enc:enc|count_reg[8]                                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; enc:enc|count_reg[15]                                      ; enc:enc|count_reg[15]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.127  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.348      ;
; 2.133  ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.354      ;
; 2.134  ; enc:enc|count_reg[3]                                       ; enc:enc|count_reg[3]                                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; Buff_temp[17]                                              ; Buff_temp[17]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; Buff_temp[15]                                              ; Buff_temp[15]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; enc:enc|count_reg[5]                                       ; enc:enc|count_reg[5]                                       ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[8]                        ; speed_select:speed_select|cnt_rx[8]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[5]                        ; speed_select:speed_select|cnt_rx[5]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_rx[3]                        ; speed_select:speed_select|cnt_rx[3]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.136  ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.357      ;
; 2.142  ; enc:enc|count_reg[26]                                      ; enc:enc|count_reg[26]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.363      ;
; 2.144  ; Buff_temp[14]                                              ; Buff_temp[14]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.144  ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.365      ;
; 2.146  ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.367      ;
; 2.152  ; enc:enc|count_reg[27]                                      ; enc:enc|count_reg[27]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; enc:enc|count_reg[28]                                      ; enc:enc|count_reg[28]                                      ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.152  ; speed_select:speed_select|cnt_rx[7]                        ; speed_select:speed_select|cnt_rx[7]                        ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.373      ;
; 2.153  ; linkMCG                                                    ; linkMCG                                                    ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.374      ;
; 2.153  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.374      ;
; 2.154  ; Buff_temp[1]                                               ; Buff_temp[9]                                               ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.375      ;
; 2.157  ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.378      ;
; 2.181  ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.402      ;
; 2.183  ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.404      ;
; 2.184  ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.405      ;
; 2.188  ; Buff_temp[8]                                               ; Buff_temp[16]                                              ; clk                                 ; clk         ; 0.000        ; 0.000      ; 2.409      ;
+--------+------------------------------------------------------------+------------------------------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.130 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 5.101      ;
; -1.130 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 5.101      ;
; -1.130 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 5.101      ;
; -1.130 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 5.101      ;
; -1.130 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 5.101      ;
; -1.130 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 5.101      ;
; -1.130 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 5.101      ;
; -1.130 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 5.101      ;
; -0.630 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 5.101      ;
; -0.630 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 5.101      ;
; -0.630 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 5.101      ;
; -0.630 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 5.101      ;
; -0.630 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 5.101      ;
; -0.630 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 5.101      ;
; -0.630 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 5.101      ;
; -0.630 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 5.101      ;
; 0.437  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 6.292      ;
; 0.444  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 6.299      ;
; 0.467  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 6.322      ;
; 0.468  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 6.323      ;
; 0.470  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 6.325      ;
; 0.555  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 6.410      ;
; 0.556  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 6.411      ;
; 0.585  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 6.440      ;
; 0.937  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 6.292      ;
; 0.944  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 6.299      ;
; 0.967  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 6.322      ;
; 0.968  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 6.323      ;
; 0.970  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 6.325      ;
; 1.055  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 6.410      ;
; 1.056  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 6.411      ;
; 1.085  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 6.440      ;
; 1.689  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.910      ;
; 1.694  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.915      ;
; 1.696  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.917      ;
; 1.698  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 1.919      ;
; 1.924  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.145      ;
; 1.927  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.148      ;
; 1.978  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.199      ;
; 2.100  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.321      ;
; 2.116  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.338      ;
; 2.126  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.347      ;
; 2.155  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.376      ;
; 2.165  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.386      ;
; 2.169  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.390      ;
; 2.260  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.481      ;
; 2.295  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.516      ;
; 2.305  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.526      ;
; 2.309  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.530      ;
; 2.375  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.596      ;
; 2.402  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.623      ;
; 2.407  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.628      ;
; 2.409  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.630      ;
; 2.482  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.703      ;
; 2.512  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.733      ;
; 2.529  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.750      ;
; 2.550  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.771      ;
; 2.567  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.788      ;
; 2.575  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.796      ;
; 2.863  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.084      ;
; 2.870  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.091      ;
; 2.910  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.131      ;
; 2.949  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.170      ;
; 2.970  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.691      ;
; 3.032  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.753      ;
; 3.183  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.904      ;
; 3.187  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.908      ;
; 3.553  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.274      ;
; 3.602  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.323      ;
; 3.631  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.352      ;
; 3.632  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.353      ;
; 3.675  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.396      ;
; 3.805  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.526      ;
; 3.872  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.593      ;
; 3.879  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.600      ;
; 3.901  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.622      ;
; 3.902  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.623      ;
; 3.983  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.704      ;
; 4.017  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.738      ;
; 4.065  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.786      ;
; 4.070  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.791      ;
; 4.114  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.835      ;
; 4.154  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.875      ;
; 4.155  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.876      ;
; 4.245  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.966      ;
; 4.297  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.018      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.422  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.143      ;
; 4.473  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.194      ;
; 4.480  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.201      ;
; 4.485  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.206      ;
; 4.662  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.383      ;
; 4.676  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.397      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'enc:enc|out_200hz'                                                                                                                    ;
+-------+--------------------------+--------------------------+-------------------+-------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+-------------------+-------------------+--------------+------------+------------+
; 1.685 ; enc:enc|Phase90_Count[0] ; enc:enc|Phase90_Count[0] ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 1.906      ;
; 1.703 ; enc:enc|Phase90_Count[1] ; enc:enc|Phase90_Count[1] ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 1.924      ;
; 1.705 ; enc:enc|Phase90_Count[1] ; enc:enc|pha_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 1.926      ;
; 1.709 ; enc:enc|Phase90_Count[1] ; enc:enc|phb_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 1.930      ;
; 1.899 ; enc:enc|pha_reg          ; enc:enc|pha_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.120      ;
; 2.126 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.347      ;
; 2.135 ; enc:enc|phb_reg          ; enc:enc|phb_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.356      ;
; 2.156 ; enc:enc|Phase90_Count[0] ; enc:enc|Phase90_Count[1] ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.377      ;
; 2.158 ; enc:enc|Phase90_Count[0] ; enc:enc|pha_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.379      ;
; 2.241 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.462      ;
; 2.355 ; enc:enc|Phase90_Count[0] ; enc:enc|phb_reg          ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.576      ;
; 2.493 ; enc:enc|pha_count[4]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.714      ;
; 2.508 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.729      ;
; 2.522 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.743      ;
; 2.533 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.754      ;
; 2.619 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.840      ;
; 2.628 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 2.849      ;
; 2.958 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.179      ;
; 3.069 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.290      ;
; 3.106 ; enc:enc|pha_count[2]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.327      ;
; 3.180 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.401      ;
; 3.181 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.402      ;
; 3.252 ; enc:enc|pha_count[3]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.473      ;
; 3.277 ; enc:enc|pha_count[0]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.498      ;
; 3.354 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.575      ;
; 3.365 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.586      ;
; 3.465 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.686      ;
; 3.538 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.759      ;
; 3.538 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.759      ;
; 3.538 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.759      ;
; 3.568 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.789      ;
; 3.575 ; enc:enc|pha_count[5]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.796      ;
; 3.576 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.797      ;
; 3.576 ; enc:enc|pha_count[1]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.797      ;
; 3.633 ; enc:enc|pha_count[6]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.854      ;
; 3.649 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.870      ;
; 3.649 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.870      ;
; 3.650 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.871      ;
; 3.650 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.871      ;
; 3.650 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.871      ;
; 3.679 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.900      ;
; 3.687 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.908      ;
; 3.745 ; enc:enc|pha_count[7]     ; enc:enc|index_reg        ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.966      ;
; 3.768 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.989      ;
; 3.768 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.989      ;
; 3.768 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 3.989      ;
; 4.059 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 4.280      ;
; 4.059 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 4.280      ;
; 4.059 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 4.280      ;
; 4.059 ; enc:enc|pha_count[4]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 4.280      ;
; 4.156 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[7]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 4.377      ;
; 4.156 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 4.377      ;
; 4.156 ; enc:enc|pha_count[0]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 4.377      ;
; 4.418 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 4.639      ;
; 4.418 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 4.639      ;
; 4.418 ; enc:enc|pha_count[3]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 4.639      ;
; 5.525 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.746      ;
; 5.525 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.746      ;
; 5.525 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.746      ;
; 5.525 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.746      ;
; 5.525 ; enc:enc|pha_count[5]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.746      ;
; 5.583 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.804      ;
; 5.583 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.804      ;
; 5.583 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.804      ;
; 5.583 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.804      ;
; 5.583 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.804      ;
; 5.583 ; enc:enc|pha_count[6]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.804      ;
; 5.695 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[6]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.916      ;
; 5.695 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[5]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.916      ;
; 5.695 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[3]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.916      ;
; 5.695 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[2]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.916      ;
; 5.695 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.916      ;
; 5.695 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[4]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.916      ;
; 5.695 ; enc:enc|pha_count[7]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.916      ;
; 5.754 ; enc:enc|pha_count[1]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 5.975      ;
; 5.976 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[1]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 6.197      ;
; 5.976 ; enc:enc|pha_count[2]     ; enc:enc|pha_count[0]     ; enc:enc|out_200hz ; enc:enc|out_200hz ; 0.000        ; 0.000      ; 6.197      ;
+-------+--------------------------+--------------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.705 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.926      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 2.107 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.328      ;
; 2.107 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.328      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.127 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.348      ;
; 2.134 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.355      ;
; 2.144 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.144 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.365      ;
; 2.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.373      ;
; 2.222 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.233 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.454      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.263 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.484      ;
; 2.270 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.491      ;
; 2.272 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.493      ;
; 2.272 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.493      ;
; 2.274 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.495      ;
; 2.372 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.593      ;
; 2.556 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.777      ;
; 2.562 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.783      ;
; 2.703 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.924      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.966 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.187      ;
; 2.976 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.197      ;
; 2.976 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.197      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.077 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.298      ;
; 3.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.308      ;
; 3.087 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.308      ;
; 3.157 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.378      ;
; 3.162 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.383      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.173 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.394      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.188 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.409      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.198 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.419      ;
; 3.214 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.435      ;
; 3.238 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.459      ;
; 3.262 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.483      ;
; 3.262 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.483      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.291 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.512      ;
; 3.299 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.520      ;
; 3.300 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.521      ;
; 3.303 ; spi_rst                                                                  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.628      ;
; 3.314 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.535      ;
; 3.388 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.609      ;
; 3.394 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.615      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.499 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.720      ;
; 3.505 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.726      ;
; 3.510 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.731      ;
; 3.510 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.731      ;
; 3.510 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.731      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.759      ;
; 3.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.759      ;
; 3.538 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.759      ;
; 3.556 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.777      ;
; 3.556 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.777      ;
; 3.556 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.777      ;
; 3.610 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.831      ;
; 3.616 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.837      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -4.824 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.591     ; 3.900      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                               ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node         ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.195 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.862      ;
; -3.840 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.507      ;
; -3.840 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.507      ;
; -3.840 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.507      ;
; -3.840 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.507      ;
; -3.833 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.500      ;
; -3.833 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.500      ;
; -3.814 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.481      ;
; -3.814 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.481      ;
; -3.814 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.481      ;
; -3.814 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 1.000        ; 0.000      ; 4.481      ;
; -3.777 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 1.000        ; 0.000      ; 4.444      ;
; -3.752 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.419      ;
; -3.752 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.419      ;
; -3.752 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.419      ;
; -3.752 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.419      ;
; -3.752 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.419      ;
; -3.752 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.419      ;
; -3.743 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.410      ;
; -3.743 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.410      ;
; -3.743 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.410      ;
; -3.743 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.410      ;
; -3.743 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.410      ;
; -3.743 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.410      ;
; -3.743 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.410      ;
; -3.743 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.410      ;
; -3.736 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.403      ;
; -3.627 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 1.000        ; 0.000      ; 4.294      ;
; -3.627 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.294      ;
; -2.974 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.641      ;
; -2.974 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.641      ;
; -2.974 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.641      ;
; -2.974 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.641      ;
; -2.974 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 1.000        ; 0.000      ; 3.641      ;
; -2.974 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.641      ;
; -2.974 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.641      ;
; -2.974 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 1.000        ; 0.000      ; 3.641      ;
; -2.974 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.641      ;
; -2.974 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 1.000        ; 0.000      ; 3.641      ;
; -2.932 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.932 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.599      ;
; -2.924 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.591      ;
; -2.924 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.591      ;
; -2.924 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.591      ;
; -2.924 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.591      ;
; -2.924 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.591      ;
; -2.924 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.591      ;
; -2.924 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 1.000        ; 0.000      ; 3.591      ;
; -2.924 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 1.000        ; 0.000      ; 3.591      ;
; -2.924 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.591      ;
; -2.924 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 1.000        ; 0.000      ; 3.591      ;
; -2.545 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.545 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 1.000        ; 0.000      ; 3.212      ;
; -2.524 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.191      ;
; -2.524 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.191      ;
; -2.524 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.191      ;
; -2.524 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.191      ;
; -2.524 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.191      ;
; -2.524 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.191      ;
; -2.524 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.191      ;
; -2.524 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 1.000        ; 0.000      ; 3.191      ;
+--------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -3.614 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.385      ;
; -3.520 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.291      ;
; -3.520 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.291      ;
; -3.520 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.291      ;
; -3.520 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.291      ;
; -3.371 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.142      ;
; -3.371 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.142      ;
; -3.371 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.142      ;
; -3.371 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.142      ;
; -3.371 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.142      ;
; -3.371 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.142      ;
; -3.371 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.142      ;
; -3.371 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.142      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.127      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.127      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.127      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.127      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.127      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.127      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 4.127      ;
; -2.846 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.617      ;
; -2.846 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.617      ;
; -2.846 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.617      ;
; -2.846 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.617      ;
; -2.846 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.617      ;
; -2.846 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.617      ;
; -2.846 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.617      ;
; -2.846 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.617      ;
; -2.815 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.586      ;
; -2.815 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.586      ;
; -2.815 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.586      ;
; -2.815 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.586      ;
; -2.815 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.586      ;
; -2.815 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.586      ;
; -2.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.204      ;
; -2.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.204      ;
; -2.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.204      ;
; -2.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.204      ;
; -2.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.204      ;
; -2.433 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.104      ; 3.204      ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.808 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.634      ; 4.369      ;
; 2.308 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.634      ; 4.369      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -1.862 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.634      ; 4.369      ;
; -1.362 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.634      ; 4.369      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 2.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.204      ;
; 2.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.204      ;
; 2.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.204      ;
; 2.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.204      ;
; 2.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.204      ;
; 2.879 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.204      ;
; 3.261 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.586      ;
; 3.261 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.586      ;
; 3.261 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.586      ;
; 3.261 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.586      ;
; 3.261 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.586      ;
; 3.261 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.586      ;
; 3.292 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.617      ;
; 3.292 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.617      ;
; 3.292 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.617      ;
; 3.292 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.617      ;
; 3.292 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.617      ;
; 3.292 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.617      ;
; 3.292 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.617      ;
; 3.292 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 3.617      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.127      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.127      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.127      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.127      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.127      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.127      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.127      ;
; 3.817 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.142      ;
; 3.817 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.142      ;
; 3.817 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.142      ;
; 3.817 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.142      ;
; 3.817 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.142      ;
; 3.817 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.142      ;
; 3.817 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.142      ;
; 3.817 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.142      ;
; 3.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.291      ;
; 3.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.291      ;
; 3.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.291      ;
; 3.966 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.291      ;
; 4.060 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.104      ; 4.385      ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                               ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node         ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.970 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[7]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.191      ;
; 2.970 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[6]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.191      ;
; 2.970 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[5]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.191      ;
; 2.970 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[4]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.191      ;
; 2.970 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[3]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.191      ;
; 2.970 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[2]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.191      ;
; 2.970 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[1]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.191      ;
; 2.970 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_sent[0]     ; clk          ; clk         ; 0.000        ; 0.000      ; 3.191      ;
; 2.991 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 2.991 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.212      ;
; 3.370 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[1]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.370 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[3]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.370 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[2]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.370 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[4]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.370 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[5]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.370 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[6]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.370 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[7]            ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.370 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|first_byte[1]         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.370 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.370 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|mosir[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.591      ;
; 3.378 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[2]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[3]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[4]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[6]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[5]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[7]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[1]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|clk_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.420 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[1]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.641      ;
; 3.420 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[0]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.641      ;
; 3.420 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[1]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.641      ;
; 3.420 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[1]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.641      ;
; 3.420 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bitcnt[2]             ; clk          ; clk         ; 0.000        ; 0.000      ; 3.641      ;
; 3.420 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[2]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.641      ;
; 3.420 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_received         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.641      ;
; 3.420 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sckr[0]               ; clk          ; clk         ; 0.000        ; 0.000      ; 3.641      ;
; 3.420 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|sselr[0]              ; clk          ; clk         ; 0.000        ; 0.000      ; 3.641      ;
; 3.420 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[0]                ; clk          ; clk         ; 0.000        ; 0.000      ; 3.641      ;
; 4.073 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|spi_clk                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.294      ;
; 4.073 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_count[0]                    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.294      ;
; 4.182 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|rst_flag                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.403      ;
; 4.189 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.410      ;
; 4.189 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.410      ;
; 4.189 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.410      ;
; 4.189 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.410      ;
; 4.189 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.410      ;
; 4.189 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[7]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.410      ;
; 4.189 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.410      ;
; 4.189 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|received_memory[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.410      ;
; 4.198 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.419      ;
; 4.198 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.419      ;
; 4.198 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.419      ;
; 4.198 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[5] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.419      ;
; 4.198 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[6] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.419      ;
; 4.198 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[7] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.419      ;
; 4.223 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|bytecnt[0]            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.444      ;
; 4.260 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|recived_status        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.481      ;
; 4.260 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[7]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.481      ;
; 4.260 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[4]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.481      ;
; 4.260 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[3]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.481      ;
; 4.279 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[6]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.500      ;
; 4.279 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[5]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.500      ;
; 4.286 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.507      ;
; 4.286 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|byte_data_received[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.507      ;
; 4.286 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[2]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.507      ;
; 4.286 ; spi_slave_rst_b2b ; spi_slave_b2b:spi_slave_b2b_instance|cnt[1]                ; clk          ; clk         ; 0.000        ; 0.000      ; 4.507      ;
; 4.641 ; spi_rst           ; spi_ctrl:spi_ctrl_instance|cs_n                            ; clk          ; clk         ; 0.000        ; 0.000      ; 4.862      ;
+-------+-------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 5.270 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.591     ; 3.900      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target        ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[6]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'enc:enc|out_200hz'                                                                             ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                   ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|Phase90_Count[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|Phase90_Count[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|Phase90_Count[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|Phase90_Count[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|index_reg        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|index_reg        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[4]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[4]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[5]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[5]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[6]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[6]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[7]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_count[7]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_reg          ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|pha_reg          ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc:enc|phb_reg          ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc:enc|phb_reg          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|Phase90_Count[0]|clk ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|Phase90_Count[0]|clk ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|Phase90_Count[1]|clk ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|Phase90_Count[1]|clk ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|index_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|index_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|out_200hz|regout     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|out_200hz|regout     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|pha_count[0]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|pha_count[0]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|pha_count[1]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|pha_count[1]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|pha_count[2]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|pha_count[2]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|pha_count[3]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|pha_count[3]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|pha_count[4]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|pha_count[4]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|pha_count[5]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|pha_count[5]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|pha_count[6]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|pha_count[6]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|pha_count[7]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|pha_count[7]|clk     ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|pha_reg|clk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|pha_reg|clk          ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; enc:enc|out_200hz ; Rise       ; enc|phb_reg|clk          ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; enc:enc|out_200hz ; Rise       ; enc|phb_reg|clk          ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                  ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusC[*]   ; clk                                       ; 2.773 ; 2.773 ; Rise       ; clk                                       ;
;  BusC[77] ; clk                                       ; 2.773 ; 2.773 ; Rise       ; clk                                       ;
;  BusC[78] ; clk                                       ; 2.756 ; 2.756 ; Rise       ; clk                                       ;
;  BusC[82] ; clk                                       ; 2.146 ; 2.146 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 6.283 ; 6.283 ; Rise       ; clk                                       ;
; rst_n     ; enc:enc|out_200hz                         ; 3.483 ; 3.483 ; Rise       ; enc:enc|out_200hz                         ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 1.139 ; 1.139 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusC[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 6.935 ; 6.935 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusC[77] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 6.935 ; 6.935 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusC[*]   ; clk                                       ; -1.592 ; -1.592 ; Rise       ; clk                                       ;
;  BusC[77] ; clk                                       ; -2.219 ; -2.219 ; Rise       ; clk                                       ;
;  BusC[78] ; clk                                       ; -2.202 ; -2.202 ; Rise       ; clk                                       ;
;  BusC[82] ; clk                                       ; -1.592 ; -1.592 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -3.365 ; -3.365 ; Rise       ; clk                                       ;
; rst_n     ; enc:enc|out_200hz                         ; -2.926 ; -2.926 ; Rise       ; enc:enc|out_200hz                         ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; -0.437 ; -0.437 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusC[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -5.766 ; -5.766 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusC[77] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -5.766 ; -5.766 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 18.918 ; 18.918 ; Rise       ; clk                                ;
;  BusA[3]  ; clk                                ; 12.954 ; 12.954 ; Rise       ; clk                                ;
;  BusA[8]  ; clk                                ; 18.918 ; 18.918 ; Rise       ; clk                                ;
;  BusA[15] ; clk                                ; 18.342 ; 18.342 ; Rise       ; clk                                ;
;  BusA[17] ; clk                                ; 14.267 ; 14.267 ; Rise       ; clk                                ;
; BusC[*]   ; clk                                ; 13.215 ; 13.215 ; Rise       ; clk                                ;
;  BusC[62] ; clk                                ; 11.878 ; 11.878 ; Rise       ; clk                                ;
;  BusC[68] ; clk                                ; 13.215 ; 13.215 ; Rise       ; clk                                ;
;  BusC[76] ; clk                                ; 12.360 ; 12.360 ; Rise       ; clk                                ;
;  BusC[78] ; clk                                ; 9.564  ; 9.564  ; Rise       ; clk                                ;
; led       ; clk                                ; 9.639  ; 9.639  ; Rise       ; clk                                ;
; BusA[*]   ; enc:enc|out_200hz                  ; 9.081  ; 9.081  ; Rise       ; enc:enc|out_200hz                  ;
;  BusA[4]  ; enc:enc|out_200hz                  ; 9.081  ; 9.081  ; Rise       ; enc:enc|out_200hz                  ;
;  BusA[5]  ; enc:enc|out_200hz                  ; 8.902  ; 8.902  ; Rise       ; enc:enc|out_200hz                  ;
; BusC[*]   ; enc:enc|out_200hz                  ; 10.940 ; 10.940 ; Rise       ; enc:enc|out_200hz                  ;
;  BusC[56] ; enc:enc|out_200hz                  ; 10.474 ; 10.474 ; Rise       ; enc:enc|out_200hz                  ;
;  BusC[57] ; enc:enc|out_200hz                  ; 10.940 ; 10.940 ; Rise       ; enc:enc|out_200hz                  ;
; BusD[*]   ; enc:enc|out_200hz                  ; 10.251 ; 10.251 ; Rise       ; enc:enc|out_200hz                  ;
;  BusD[98] ; enc:enc|out_200hz                  ; 10.251 ; 10.251 ; Rise       ; enc:enc|out_200hz                  ;
; BusC[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.466 ; 12.466 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusC[68] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.466 ; 12.466 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusC[76] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.278 ; 12.278 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusC[82] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 9.431  ; 9.431  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; BusA[*]   ; clk                                ; 12.175 ; 12.175 ; Rise       ; clk                                ;
;  BusA[3]  ; clk                                ; 12.175 ; 12.175 ; Rise       ; clk                                ;
;  BusA[8]  ; clk                                ; 13.290 ; 13.290 ; Rise       ; clk                                ;
;  BusA[15] ; clk                                ; 12.714 ; 12.714 ; Rise       ; clk                                ;
;  BusA[17] ; clk                                ; 13.363 ; 13.363 ; Rise       ; clk                                ;
; BusC[*]   ; clk                                ; 9.564  ; 9.564  ; Rise       ; clk                                ;
;  BusC[62] ; clk                                ; 11.288 ; 11.288 ; Rise       ; clk                                ;
;  BusC[68] ; clk                                ; 10.102 ; 10.102 ; Rise       ; clk                                ;
;  BusC[76] ; clk                                ; 11.511 ; 11.511 ; Rise       ; clk                                ;
;  BusC[78] ; clk                                ; 9.564  ; 9.564  ; Rise       ; clk                                ;
; led       ; clk                                ; 9.639  ; 9.639  ; Rise       ; clk                                ;
; BusA[*]   ; enc:enc|out_200hz                  ; 8.902  ; 8.902  ; Rise       ; enc:enc|out_200hz                  ;
;  BusA[4]  ; enc:enc|out_200hz                  ; 9.081  ; 9.081  ; Rise       ; enc:enc|out_200hz                  ;
;  BusA[5]  ; enc:enc|out_200hz                  ; 8.902  ; 8.902  ; Rise       ; enc:enc|out_200hz                  ;
; BusC[*]   ; enc:enc|out_200hz                  ; 10.474 ; 10.474 ; Rise       ; enc:enc|out_200hz                  ;
;  BusC[56] ; enc:enc|out_200hz                  ; 10.474 ; 10.474 ; Rise       ; enc:enc|out_200hz                  ;
;  BusC[57] ; enc:enc|out_200hz                  ; 10.940 ; 10.940 ; Rise       ; enc:enc|out_200hz                  ;
; BusD[*]   ; enc:enc|out_200hz                  ; 10.251 ; 10.251 ; Rise       ; enc:enc|out_200hz                  ;
;  BusD[98] ; enc:enc|out_200hz                  ; 10.251 ; 10.251 ; Rise       ; enc:enc|out_200hz                  ;
; BusC[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; 9.431  ; 9.431  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusC[68] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.466 ; 12.466 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusC[76] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 12.278 ; 12.278 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
;  BusC[82] ; spi_ctrl:spi_ctrl_instance|spi_clk ; 9.431  ; 9.431  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[2]    ; BusA[17]    ; 10.374 ;    ;    ; 10.374 ;
; BusA[15]   ; BusC[62]    ; 12.202 ;    ;    ; 12.202 ;
; BusA[16]   ; BusA[3]     ; 9.923  ;    ;    ; 9.923  ;
; BusA[16]   ; BusA[14]    ; 6.495  ;    ;    ; 6.495  ;
; BusA[16]   ; BusB[33]    ; 8.232  ;    ;    ; 8.232  ;
; BusA[16]   ; BusC[62]    ; 11.383 ;    ;    ; 11.383 ;
; BusC[67]   ; BusA[8]     ; 11.889 ;    ;    ; 11.889 ;
; BusC[67]   ; BusA[15]    ; 11.313 ;    ;    ; 11.313 ;
; BusC[69]   ; BusA[8]     ; 11.231 ;    ;    ; 11.231 ;
; BusC[69]   ; BusA[15]    ; 10.655 ;    ;    ; 10.655 ;
; BusC[69]   ; BusA[17]    ; 11.591 ;    ;    ; 11.591 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusA[2]    ; BusA[17]    ; 10.374 ;    ;    ; 10.374 ;
; BusA[15]   ; BusC[62]    ; 12.202 ;    ;    ; 12.202 ;
; BusA[16]   ; BusA[3]     ; 9.923  ;    ;    ; 9.923  ;
; BusA[16]   ; BusA[14]    ; 6.495  ;    ;    ; 6.495  ;
; BusA[16]   ; BusB[33]    ; 8.232  ;    ;    ; 8.232  ;
; BusA[16]   ; BusC[62]    ; 11.383 ;    ;    ; 11.383 ;
; BusC[67]   ; BusA[8]     ; 11.889 ;    ;    ; 11.889 ;
; BusC[67]   ; BusA[15]    ; 11.313 ;    ;    ; 11.313 ;
; BusC[69]   ; BusA[8]     ; 11.231 ;    ;    ; 11.231 ;
; BusC[69]   ; BusA[15]    ; 10.655 ;    ;    ; 10.655 ;
; BusC[69]   ; BusA[17]    ; 11.591 ;    ;    ; 11.591 ;
+------------+-------------+--------+----+----+--------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 8.261  ;      ; Rise       ; clk             ;
;  BusA[3]  ; clk        ; 11.097 ;      ; Rise       ; clk             ;
;  BusA[4]  ; clk        ; 8.261  ;      ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 8.261  ;      ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 17.482 ;      ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 8.547  ;      ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 16.880 ;      ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 12.823 ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 9.186  ;      ; Rise       ; clk             ;
;  BusB[33] ; clk        ; 9.186  ;      ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 7.841  ;      ; Rise       ; clk             ;
;  BusC[56] ; clk        ; 9.351  ;      ; Rise       ; clk             ;
;  BusC[57] ; clk        ; 9.351  ;      ; Rise       ; clk             ;
;  BusC[62] ; clk        ; 10.360 ;      ; Rise       ; clk             ;
;  BusC[68] ; clk        ; 12.019 ;      ; Rise       ; clk             ;
;  BusC[76] ; clk        ; 11.913 ;      ; Rise       ; clk             ;
;  BusC[78] ; clk        ; 7.841  ;      ; Rise       ; clk             ;
;  BusC[82] ; clk        ; 9.501  ;      ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 7.861  ;      ; Rise       ; clk             ;
;  BusD[98] ; clk        ; 7.861  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+--------+------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+------+------------+-----------------+
; BusA[*]   ; clk        ; 8.261  ;      ; Rise       ; clk             ;
;  BusA[3]  ; clk        ; 10.905 ;      ; Rise       ; clk             ;
;  BusA[4]  ; clk        ; 8.261  ;      ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 8.261  ;      ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 11.854 ;      ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 8.547  ;      ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 11.252 ;      ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 10.847 ;      ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 9.186  ;      ; Rise       ; clk             ;
;  BusB[33] ; clk        ; 9.186  ;      ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 7.841  ;      ; Rise       ; clk             ;
;  BusC[56] ; clk        ; 9.351  ;      ; Rise       ; clk             ;
;  BusC[57] ; clk        ; 9.351  ;      ; Rise       ; clk             ;
;  BusC[62] ; clk        ; 10.102 ;      ; Rise       ; clk             ;
;  BusC[68] ; clk        ; 11.454 ;      ; Rise       ; clk             ;
;  BusC[76] ; clk        ; 11.348 ;      ; Rise       ; clk             ;
;  BusC[78] ; clk        ; 7.841  ;      ; Rise       ; clk             ;
;  BusC[82] ; clk        ; 9.501  ;      ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 7.861  ;      ; Rise       ; clk             ;
;  BusD[98] ; clk        ; 7.861  ;      ; Rise       ; clk             ;
+-----------+------------+--------+------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 8.261     ;           ; Rise       ; clk             ;
;  BusA[3]  ; clk        ; 11.097    ;           ; Rise       ; clk             ;
;  BusA[4]  ; clk        ; 8.261     ;           ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 8.261     ;           ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 17.482    ;           ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 8.547     ;           ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 16.880    ;           ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 12.823    ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 9.186     ;           ; Rise       ; clk             ;
;  BusB[33] ; clk        ; 9.186     ;           ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 7.841     ;           ; Rise       ; clk             ;
;  BusC[56] ; clk        ; 9.351     ;           ; Rise       ; clk             ;
;  BusC[57] ; clk        ; 9.351     ;           ; Rise       ; clk             ;
;  BusC[62] ; clk        ; 10.360    ;           ; Rise       ; clk             ;
;  BusC[68] ; clk        ; 12.019    ;           ; Rise       ; clk             ;
;  BusC[76] ; clk        ; 11.913    ;           ; Rise       ; clk             ;
;  BusC[78] ; clk        ; 7.841     ;           ; Rise       ; clk             ;
;  BusC[82] ; clk        ; 9.501     ;           ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 7.861     ;           ; Rise       ; clk             ;
;  BusD[98] ; clk        ; 7.861     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; BusA[*]   ; clk        ; 8.261     ;           ; Rise       ; clk             ;
;  BusA[3]  ; clk        ; 10.905    ;           ; Rise       ; clk             ;
;  BusA[4]  ; clk        ; 8.261     ;           ; Rise       ; clk             ;
;  BusA[5]  ; clk        ; 8.261     ;           ; Rise       ; clk             ;
;  BusA[8]  ; clk        ; 11.854    ;           ; Rise       ; clk             ;
;  BusA[14] ; clk        ; 8.547     ;           ; Rise       ; clk             ;
;  BusA[15] ; clk        ; 11.252    ;           ; Rise       ; clk             ;
;  BusA[17] ; clk        ; 10.847    ;           ; Rise       ; clk             ;
; BusB[*]   ; clk        ; 9.186     ;           ; Rise       ; clk             ;
;  BusB[33] ; clk        ; 9.186     ;           ; Rise       ; clk             ;
; BusC[*]   ; clk        ; 7.841     ;           ; Rise       ; clk             ;
;  BusC[56] ; clk        ; 9.351     ;           ; Rise       ; clk             ;
;  BusC[57] ; clk        ; 9.351     ;           ; Rise       ; clk             ;
;  BusC[62] ; clk        ; 10.102    ;           ; Rise       ; clk             ;
;  BusC[68] ; clk        ; 11.454    ;           ; Rise       ; clk             ;
;  BusC[76] ; clk        ; 11.348    ;           ; Rise       ; clk             ;
;  BusC[78] ; clk        ; 7.841     ;           ; Rise       ; clk             ;
;  BusC[82] ; clk        ; 9.501     ;           ; Rise       ; clk             ;
; BusD[*]   ; clk        ; 7.861     ;           ; Rise       ; clk             ;
;  BusD[98] ; clk        ; 7.861     ;           ; Rise       ; clk             ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 15957    ; 0        ; 0        ; 0        ;
; enc:enc|out_200hz                         ; clk                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; enc:enc|out_200hz                         ; enc:enc|out_200hz                         ; 142      ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 15957    ; 0        ; 0        ; 0        ;
; enc:enc|out_200hz                         ; clk                                       ; 1        ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 9        ; 1        ; 0        ; 0        ;
; enc:enc|out_200hz                         ; enc:enc|out_200hz                         ; 142      ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 72       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; clk                                       ; 72       ; 0        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 182   ; 182  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 59    ; 59   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Thu Jun 08 13:44:34 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name enc:enc|out_200hz enc:enc|out_200hz
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -16.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -16.187           -1394.514 clk 
    Info (332119):    -7.088            -243.510 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -5.530             -54.109 enc:enc|out_200hz 
    Info (332119):    -4.988             -89.549 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -1.259              -1.259 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -2.159
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.159              -4.317 clk 
    Info (332119):    -1.130              -9.040 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.685               0.000 enc:enc|out_200hz 
    Info (332119):     1.705               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     2.107               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332146): Worst-case recovery slack is -4.824
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.824              -4.824 rs232_rx 
    Info (332119):    -4.195            -230.143 clk 
    Info (332119):    -3.614            -122.410 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.808               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -1.862
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.862              -1.862 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     2.879               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     2.970               0.000 clk 
    Info (332119):     5.270               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 enc:enc|out_200hz 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 429 megabytes
    Info: Processing ended: Thu Jun 08 13:44:36 2017
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


