
*** Running vivado
    with args -log bd_0_hls_inst_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_hls_inst_0.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Jan 17 21:38:14 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_hls_inst_0.tcl -notrace
INFO: Dispatch client connection id - 44491
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/szymon/tools/Xilinx/2025.1/Vivado/data/ip'.
Command: synth_design -top bd_0_hls_inst_0 -part xc7z007sclg400-1 -directive sdx_optimization_effort_high -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 31579
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2135.312 ; gain = 441.680 ; free physical = 4854 ; free virtual = 12148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'ImgSharpeningFilter' [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/0930/hdl/verilog/ImgSharpeningFilter.v:9]
INFO: [Synth 8-6157] synthesizing module 'ImgSharpeningFilter_CTRL_s_axi' [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/0930/hdl/verilog/ImgSharpeningFilter_CTRL_s_axi.v:9]
INFO: [Synth 8-155] case statement is not full and has no default [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/0930/hdl/verilog/ImgSharpeningFilter_CTRL_s_axi.v:230]
INFO: [Synth 8-6155] done synthesizing module 'ImgSharpeningFilter_CTRL_s_axi' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/0930/hdl/verilog/ImgSharpeningFilter_CTRL_s_axi.v:9]
INFO: [Synth 8-6155] done synthesizing module 'ImgSharpeningFilter' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/0930/hdl/verilog/ImgSharpeningFilter.v:9]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/synth/bd_0_hls_inst_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ipshared/0930/hdl/verilog/ImgSharpeningFilter_CTRL_s_axi.v:303]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-7129] Port AWADDR[1] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port AWADDR[0] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[31] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module ImgSharpeningFilter_CTRL_s_axi is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2215.250 ; gain = 521.617 ; free physical = 4730 ; free virtual = 12028
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2230.094 ; gain = 536.461 ; free physical = 4728 ; free virtual = 12026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2230.094 ; gain = 536.461 ; free physical = 4728 ; free virtual = 12026
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2230.094 ; gain = 0.000 ; free physical = 4728 ; free virtual = 12026
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/ImgSharpeningFilter_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/constraints/ImgSharpeningFilter_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2361.832 ; gain = 0.000 ; free physical = 4718 ; free virtual = 12016
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2361.867 ; gain = 0.000 ; free physical = 4718 ; free virtual = 12016
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2361.867 ; gain = 668.234 ; free physical = 4797 ; free virtual = 12096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2369.836 ; gain = 676.203 ; free physical = 4795 ; free virtual = 12095
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2369.836 ; gain = 676.203 ; free physical = 4789 ; free virtual = 12089
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'ImgSharpeningFilter_CTRL_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'ImgSharpeningFilter_CTRL_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'ImgSharpeningFilter_CTRL_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'ImgSharpeningFilter_CTRL_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2369.836 ; gain = 676.203 ; free physical = 4725 ; free virtual = 12025
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 10    
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axi_CTRL_AWADDR[1] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_AWADDR[0] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[31] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[30] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[29] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[28] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[27] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[26] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[25] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[24] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[23] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[22] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[21] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[20] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[19] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[18] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[17] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[16] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[15] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[14] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[13] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[12] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[11] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[10] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[9] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WDATA[8] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WSTRB[3] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WSTRB[2] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_WSTRB[1] in module ImgSharpeningFilter is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_wstate_reg[0]) is unused and will be removed from module ImgSharpeningFilter.
WARNING: [Synth 8-3332] Sequential element (CTRL_s_axi_U/FSM_onehot_rstate_reg[0]) is unused and will be removed from module ImgSharpeningFilter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2369.836 ; gain = 676.203 ; free physical = 4705 ; free virtual = 12005
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2397.836 ; gain = 704.203 ; free physical = 4699 ; free virtual = 11999
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 2428.883 ; gain = 735.250 ; free physical = 4605 ; free virtual = 11905
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2428.883 ; gain = 735.250 ; free physical = 4597 ; free virtual = 11897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2584.695 ; gain = 891.062 ; free physical = 4459 ; free virtual = 11760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2584.695 ; gain = 891.062 ; free physical = 4459 ; free virtual = 11759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2584.695 ; gain = 891.062 ; free physical = 4459 ; free virtual = 11759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2584.695 ; gain = 891.062 ; free physical = 4459 ; free virtual = 11759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2584.695 ; gain = 891.062 ; free physical = 4459 ; free virtual = 11759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2584.695 ; gain = 891.062 ; free physical = 4459 ; free virtual = 11759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     9|
|2     |LUT1   |     1|
|3     |LUT2   |    24|
|4     |LUT3   |    37|
|5     |LUT4   |    19|
|6     |LUT5   |    26|
|7     |LUT6   |    30|
|8     |FDRE   |   130|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2584.695 ; gain = 891.062 ; free physical = 4459 ; free virtual = 11759
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 32 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2584.695 ; gain = 759.289 ; free physical = 4459 ; free virtual = 11759
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2584.703 ; gain = 891.062 ; free physical = 4459 ; free virtual = 11759
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2584.703 ; gain = 0.000 ; free physical = 4459 ; free virtual = 11759
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2640.723 ; gain = 0.000 ; free physical = 4597 ; free virtual = 11897
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 58c3811b
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 59 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 2640.758 ; gain = 1095.602 ; free physical = 4599 ; free virtual = 11899
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1898.241; main = 1761.314; forked = 274.879
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3445.895; main = 2640.727; forked = 964.008
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.734 ; gain = 0.000 ; free physical = 4599 ; free virtual = 11899
INFO: [Common 17-1381] The checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_0_hls_inst_0, cache-ID = a94c6731cb214f04
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.734 ; gain = 0.000 ; free physical = 4592 ; free virtual = 11893
INFO: [Common 17-1381] The checkpoint '/home/szymon/Desktop/CORA_Z7/projekt/HLS/img_sharpening_filter_HLS/img_sharpening_filter/ImgSharpeningFilter/hls/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/bd_0_hls_inst_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_hls_inst_0_utilization_synth.rpt -pb bd_0_hls_inst_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 21:38:44 2026...
