{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508440570892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508440570899 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 13:16:10 2017 " "Processing started: Thu Oct 19 13:16:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508440570899 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440570899 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_Module_project1 -c Top_Module_project1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_Module_project1 -c Top_Module_project1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440570899 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1508440571334 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508440571334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/projects/logical_v2/logical.v 5 5 " "Found 5 design units, including 5 entities, in source file /intelfpga_lite/16.1/projects/logical_v2/logical.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical " "Found entity 1: logical" {  } { { "../Logical_v2/logical.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Logical_v2/logical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586358 ""} { "Info" "ISGN_ENTITY_NAME" "2 _AND " "Found entity 2: _AND" {  } { { "../Logical_v2/logical.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Logical_v2/logical.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586358 ""} { "Info" "ISGN_ENTITY_NAME" "3 _OR " "Found entity 3: _OR" {  } { { "../Logical_v2/logical.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Logical_v2/logical.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586358 ""} { "Info" "ISGN_ENTITY_NAME" "4 _EXOR " "Found entity 4: _EXOR" {  } { { "../Logical_v2/logical.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Logical_v2/logical.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586358 ""} { "Info" "ISGN_ENTITY_NAME" "5 _NOT " "Found entity 5: _NOT" {  } { { "../Logical_v2/logical.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Logical_v2/logical.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440586358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/16.1/projects/seven_segment/seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/16.1/projects/seven_segment/seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../seven_segment/seven_segment.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/seven_segment/seven_segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440586360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_module_project1.v 1 1 " "Found 1 design units, including 1 entities, in source file top_module_project1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Top_Module_project1 " "Found entity 1: Top_Module_project1" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440586362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mode_Selection " "Found entity 1: Mode_Selection" {  } { { "Mode_Selection.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Mode_Selection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440586364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/fourbit_add.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/fourbit_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fourbit_add " "Found entity 1: Fourbit_add" {  } { { "output_files/Fourbit_add.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/output_files/Fourbit_add.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440586365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/four_to_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/four_to_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four_To_One_MUX " "Found entity 1: Four_To_One_MUX" {  } { { "output_files/Four_To_One_MUX.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/output_files/Four_To_One_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440586367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/two_to_one_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/two_to_one_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Two_To_One_MUX " "Found entity 1: Two_To_One_MUX" {  } { { "output_files/Two_To_ONE_MUX.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/output_files/Two_To_ONE_MUX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440586368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/full_add.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/full_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 full_add " "Found entity 1: full_add" {  } { { "output_files/full_add.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/output_files/full_add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508440586370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440586370 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "LED Top_Module_project1.v(11) " "Verilog HDL Module Declaration error at Top_Module_project1.v(11): port \"LED\" is not declared as port" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 11 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1508440586371 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Top_Module_project1.v(51) " "Verilog HDL Instantiation warning at Top_Module_project1.v(51): instance has no name" {  } { { "Top_Module_project1.v" "" { Text "C:/intelFPGA_lite/16.1/Projects/Top_DL_Project1/Top_Module_project1.v" 51 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1508440586371 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508440586468 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 19 13:16:26 2017 " "Processing ended: Thu Oct 19 13:16:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508440586468 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508440586468 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508440586468 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440586468 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508440587229 ""}
