-- VHDL for IBM SMS ALD group YLSMSDrivers
-- Title: YLSMSDrivers
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 10/16/2020 3:52:45 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity YLSMSDrivers is
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PY_Y_RD_2: in STD_LOGIC;
		PY_Y_LSMS_DRVR_BUS: in STD_LOGIC_VECTOR (14 downTo 0);
		PV_Y_LSMS_DRV_IN_BUS: out STD_LOGIC_VECTOR (15 downTo 0));
end YLSMSDrivers;


ARCHITECTURE structural of YLSMSDrivers is

	 signal XX_PV_Y_LSMS_DRV_1_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_2_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_3_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_4_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_5_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_6_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_7_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_8_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_10_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_9_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_11_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_12_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_13_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_14_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_15_IN: STD_LOGIC;
	 signal XX_PV_Y_LSMS_DRV_16_IN: STD_LOGIC;

BEGIN


	PV_Y_LSMS_DRV_IN_BUS <= (
		XX_PV_Y_LSMS_DRV_16_IN,
		XX_PV_Y_LSMS_DRV_15_IN,
		XX_PV_Y_LSMS_DRV_14_IN,
		XX_PV_Y_LSMS_DRV_13_IN,
		XX_PV_Y_LSMS_DRV_12_IN,
		XX_PV_Y_LSMS_DRV_11_IN,
		XX_PV_Y_LSMS_DRV_10_IN,
		XX_PV_Y_LSMS_DRV_9_IN,
		XX_PV_Y_LSMS_DRV_8_IN,
		XX_PV_Y_LSMS_DRV_7_IN,
		XX_PV_Y_LSMS_DRV_6_IN,
		XX_PV_Y_LSMS_DRV_5_IN,
		XX_PV_Y_LSMS_DRV_4_IN,
		XX_PV_Y_LSMS_DRV_3_IN,
		XX_PV_Y_LSMS_DRV_2_IN,
		XX_PV_Y_LSMS_DRV_1_IN);

Page_33_11_01_1: ENTITY ALD_33_11_01_1_Y_LSMS_DRVRS_1_8
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_Y_LSMS_DRVR_1 =>
		PY_Y_LSMS_DRVR_BUS(0),
	PY_Y_LSMS_DRVR_2 =>
		PY_Y_LSMS_DRVR_BUS(1),
	PY_Y_LSMS_DRVR_3 =>
		PY_Y_LSMS_DRVR_BUS(2),
	PY_Y_LSMS_DRVR_4 =>
		PY_Y_LSMS_DRVR_BUS(3),
	PY_Y_LSMS_DRVR_5 =>
		PY_Y_LSMS_DRVR_BUS(4),
	PY_Y_LSMS_DRVR_6 =>
		PY_Y_LSMS_DRVR_BUS(5),
	PY_Y_LSMS_DRVR_7 =>
		PY_Y_LSMS_DRVR_BUS(6),
	PY_Y_LSMS_DRVR_8 =>
		PY_Y_LSMS_DRVR_BUS(7),
	PV_Y_LSMS_DRV_1_IN =>
		XX_PV_Y_LSMS_DRV_1_IN,
	PV_Y_LSMS_DRV_2_IN =>
		XX_PV_Y_LSMS_DRV_2_IN,
	PV_Y_LSMS_DRV_3_IN =>
		XX_PV_Y_LSMS_DRV_3_IN,
	PV_Y_LSMS_DRV_4_IN =>
		XX_PV_Y_LSMS_DRV_4_IN,
	PV_Y_LSMS_DRV_5_IN =>
		XX_PV_Y_LSMS_DRV_5_IN,
	PV_Y_LSMS_DRV_6_IN =>
		XX_PV_Y_LSMS_DRV_6_IN,
	PV_Y_LSMS_DRV_7_IN =>
		XX_PV_Y_LSMS_DRV_7_IN,
	PV_Y_LSMS_DRV_8_IN =>
		XX_PV_Y_LSMS_DRV_8_IN
	);

Page_33_11_02_1: ENTITY ALD_33_11_02_1_Y_LSMS_DRVRS_9_16
   PORT MAP (
	FPGA_CLK => FPGA_CLK,
	PY_Y_LSMS_DRVR_9 =>
		PY_Y_LSMS_DRVR_BUS(8),
	PY_Y_LSMS_DRVR_10 =>
		PY_Y_LSMS_DRVR_BUS(9),
	PY_Y_LSMS_DRVR_11 =>
		PY_Y_LSMS_DRVR_BUS(10),
	PY_Y_LSMS_DRVR_12 =>
		PY_Y_LSMS_DRVR_BUS(11),
	PY_Y_LSMS_DRVR_13 =>
		PY_Y_LSMS_DRVR_BUS(12),
	PY_Y_LSMS_DRVR_14 =>
		PY_Y_LSMS_DRVR_BUS(13),
	PY_Y_LSMS_DRVR_15 =>
		PY_Y_LSMS_DRVR_BUS(14),
	PY_Y_RD_2 =>
		PY_Y_RD_2,
	PV_Y_LSMS_DRV_9_IN =>
		XX_PV_Y_LSMS_DRV_9_IN,
	PV_Y_LSMS_DRV_10_IN =>
		XX_PV_Y_LSMS_DRV_10_IN,
	PV_Y_LSMS_DRV_11_IN =>
		XX_PV_Y_LSMS_DRV_11_IN,
	PV_Y_LSMS_DRV_12_IN =>
		XX_PV_Y_LSMS_DRV_12_IN,
	PV_Y_LSMS_DRV_13_IN =>
		XX_PV_Y_LSMS_DRV_13_IN,
	PV_Y_LSMS_DRV_14_IN =>
		XX_PV_Y_LSMS_DRV_14_IN,
	PV_Y_LSMS_DRV_15_IN =>
		XX_PV_Y_LSMS_DRV_15_IN,
	PV_Y_LSMS_DRV_16_IN =>
		XX_PV_Y_LSMS_DRV_16_IN
	);


END;
