

================================================================
== Vitis HLS Report for 'load_matrix_from_dram'
================================================================
* Date:           Tue Feb 24 22:01:51 2026

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ASIC
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.000 ns|     1.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.49>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%t_capacity_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %t_capacity"   --->   Operation 14 'read' 't_capacity_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 15 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 16 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = trunc i32 %cols_read"   --->   Operation 17 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty_38 = trunc i32 %rows_read"   --->   Operation 18 'trunc' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%store_ln42 = store i32 %rows_read, i32 %M_rows" [gp.cpp:42]   --->   Operation 19 'store' 'store_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %cols_read, i32 %M_cols" [gp.cpp:43]   --->   Operation 20 'store' 'store_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.70ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %t_capacity_read, i32 64" [gp.cpp:45]   --->   Operation 21 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.79ns)   --->   "%select_ln45 = select i1 %icmp_ln45, i32 64, i32 %t_capacity_read" [gp.cpp:45]   --->   Operation 22 'select' 'select_ln45' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%store_ln45 = store i32 %select_ln45, i32 %M_t_capacity" [gp.cpp:45]   --->   Operation 23 'store' 'store_ln45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_1 : Operation 25 [1/1] (2.70ns)   --->   "%icmp_ln56 = icmp_sgt  i32 %rows_read, i32 0" [gp.cpp:56]   --->   Operation 25 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.70ns)   --->   "%cmp223 = icmp_sgt  i32 %cols_read, i32 0"   --->   Operation 26 'icmp' 'cmp223' <Predicate = true> <Delay = 2.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.47>
ST_2 : Operation 27 [1/2] (3.79ns)   --->   "%call_ln0 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 3.79> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cols_cast = zext i32 %cols_read"   --->   Operation 28 'zext' 'cols_cast' <Predicate = (cmp223 & icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i32 %rows_read" [gp.cpp:56]   --->   Operation 29 'zext' 'zext_ln56' <Predicate = (cmp223 & icmp_ln56)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (8.47ns)   --->   "%mul_ln56 = mul i63 %cols_cast, i63 %zext_ln56" [gp.cpp:56]   --->   Operation 30 'mul' 'mul_ln56' <Predicate = (cmp223 & icmp_ln56)> <Delay = 8.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node empty_39)   --->   "%select_ln56 = select i1 %cmp223, i63 %mul_ln56, i63 0" [gp.cpp:56]   --->   Operation 31 'select' 'select_ln56' <Predicate = (icmp_ln56)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (1.05ns) (out node of the LUT)   --->   "%empty_39 = select i1 %icmp_ln56, i63 %select_ln56, i63 0" [gp.cpp:56]   --->   Operation 32 'select' 'empty_39' <Predicate = true> <Delay = 1.05> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.94ns)   --->   "%smax = select i1 %icmp_ln56, i31 %empty_38, i31 0" [gp.cpp:56]   --->   Operation 33 'select' 'smax' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.94ns)   --->   "%smax2 = select i1 %cmp223, i31 %empty, i31 0"   --->   Operation 34 'select' 'smax2' <Predicate = true> <Delay = 0.94> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 9.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%A_dram_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A_dram"   --->   Operation 35 'read' 'A_dram_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_dram_read, i32 2, i32 63" [gp.cpp:56]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i62 %trunc_ln" [gp.cpp:56]   --->   Operation 37 'sext' 'sext_ln56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln56" [gp.cpp:56]   --->   Operation 38 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i63 %empty_39" [gp.cpp:56]   --->   Operation 39 'zext' 'zext_ln56_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [8/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 40 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.00>
ST_5 : Operation 41 [7/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 41 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.00>
ST_6 : Operation 42 [6/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 42 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.00>
ST_7 : Operation 43 [5/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 43 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.00>
ST_8 : Operation 44 [4/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 44 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.00>
ST_9 : Operation 45 [3/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 45 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.00>
ST_10 : Operation 46 [2/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 46 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 9.00>
ST_11 : Operation 47 [1/8] (9.00ns)   --->   "%empty_40 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %zext_ln56_1" [gp.cpp:56]   --->   Operation 47 'readreq' 'empty_40' <Predicate = true> <Delay = 9.00> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 8.22>
ST_12 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln56_2 = zext i31 %smax" [gp.cpp:56]   --->   Operation 48 'zext' 'zext_ln56_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i31 %smax2" [gp.cpp:56]   --->   Operation 49 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 50 [1/1] (8.22ns)   --->   "%mul_ln56_1 = mul i62 %zext_ln56_2, i62 %zext_ln56_3" [gp.cpp:56]   --->   Operation 50 'mul' 'mul_ln56_1' <Predicate = true> <Delay = 8.22> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 8.22> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln56 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, i32 %cols_read, i62 %mul_ln56_1, i32 %gmem, i62 %trunc_ln, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:56]   --->   Operation 51 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_0, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_1, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_2, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %M_e_3, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 65536, void @empty_11, void @empty_17, void @empty_13, i32 16, i32 16, i32 256, i32 256, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln44 = store i32 0, i32 %M_t" [gp.cpp:44]   --->   Operation 57 'store' 'store_ln44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln56 = call void @load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4, i32 %cols_read, i62 %mul_ln56_1, i32 %gmem, i62 %trunc_ln, i32 %M_e_0, i32 %M_e_1, i32 %M_e_2, i32 %M_e_3" [gp.cpp:56]   --->   Operation 58 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [gp.cpp:62]   --->   Operation 59 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 1.000ns.

 <State 1>: 3.498ns
The critical path consists of the following:
	wire read operation ('t_capacity_read') on port 't_capacity' [14]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln45', gp.cpp:45) [28]  (2.702 ns)
	'select' operation 32 bit ('select_ln45', gp.cpp:45) [29]  (0.796 ns)

 <State 2>: 8.470ns
The critical path consists of the following:
	'mul' operation 63 bit ('mul_ln56', gp.cpp:56) [36]  (8.470 ns)

 <State 3>: 1.055ns
The critical path consists of the following:
	'select' operation 63 bit ('select_ln56', gp.cpp:56) [37]  (0.000 ns)
	'select' operation 63 bit ('empty_39', gp.cpp:56) [41]  (1.055 ns)

 <State 4>: 9.000ns
The critical path consists of the following:
	wire read operation ('A_dram_read') on port 'A_dram' [17]  (0.000 ns)
	'getelementptr' operation 32 bit ('gmem_addr', gp.cpp:56) [40]  (0.000 ns)
	bus request operation ('empty_40', gp.cpp:56) on port 'gmem' (gp.cpp:56) [43]  (9.000 ns)

 <State 5>: 9.000ns
The critical path consists of the following:
	bus request operation ('empty_40', gp.cpp:56) on port 'gmem' (gp.cpp:56) [43]  (9.000 ns)

 <State 6>: 9.000ns
The critical path consists of the following:
	bus request operation ('empty_40', gp.cpp:56) on port 'gmem' (gp.cpp:56) [43]  (9.000 ns)

 <State 7>: 9.000ns
The critical path consists of the following:
	bus request operation ('empty_40', gp.cpp:56) on port 'gmem' (gp.cpp:56) [43]  (9.000 ns)

 <State 8>: 9.000ns
The critical path consists of the following:
	bus request operation ('empty_40', gp.cpp:56) on port 'gmem' (gp.cpp:56) [43]  (9.000 ns)

 <State 9>: 9.000ns
The critical path consists of the following:
	bus request operation ('empty_40', gp.cpp:56) on port 'gmem' (gp.cpp:56) [43]  (9.000 ns)

 <State 10>: 9.000ns
The critical path consists of the following:
	bus request operation ('empty_40', gp.cpp:56) on port 'gmem' (gp.cpp:56) [43]  (9.000 ns)

 <State 11>: 9.000ns
The critical path consists of the following:
	bus request operation ('empty_40', gp.cpp:56) on port 'gmem' (gp.cpp:56) [43]  (9.000 ns)

 <State 12>: 8.227ns
The critical path consists of the following:
	'mul' operation 62 bit ('mul_ln56_1', gp.cpp:56) [48]  (8.227 ns)

 <State 13>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
