Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date             : Fri Jul  4 23:11:30 2025
| Host             : everlasting running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.376        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.307        |
| Device Static (W)        | 0.069        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 83.1         |
| Junction Temperature (C) | 26.9         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |        9 |       --- |             --- |
| Slice Logic              |     0.074 |    25691 |       --- |             --- |
|   LUT as Logic           |     0.068 |    13786 |     20800 |           66.28 |
|   CARRY4                 |     0.003 |      936 |      8150 |           11.48 |
|   LUT as Distributed RAM |     0.002 |      536 |      9600 |            5.58 |
|   F7/F8 Muxes            |    <0.001 |      867 |     32600 |            2.66 |
|   Register               |    <0.001 |     5121 |     41600 |           12.31 |
|   LUT as Shift Register  |    <0.001 |      291 |      9600 |            3.03 |
|   Others                 |     0.000 |      943 |       --- |             --- |
| Signals                  |     0.107 |    19222 |       --- |             --- |
| Block RAM                |    <0.001 |      1.5 |        50 |            3.00 |
| MMCM                     |     0.112 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |        2 |       106 |            1.89 |
| Static Power             |     0.069 |          |           |                 |
| Total                    |     0.376 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.204 |       0.194 |      0.010 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.075 |       0.062 |      0.013 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_in                                                                                     | clk_in                                                               |            10.0 |
| clk_out1_clk_wiz_0                                                                         | u_clk/inst/clk_out1_clk_wiz_0                                        |            19.5 |
| clk_out1_clk_wiz_0_1                                                                       | u_clk/inst/clk_out1_clk_wiz_0                                        |            19.5 |
| clkfbout_clk_wiz_0                                                                         | u_clk/inst/clkfbout_clk_wiz_0                                        |            60.0 |
| clkfbout_clk_wiz_0_1                                                                       | u_clk/inst/clkfbout_clk_wiz_0                                        |            60.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
| sys_clk_pin                                                                                | clk_in                                                               |            10.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------+-----------+
| Name                              | Power (W) |
+-----------------------------------+-----------+
| top                               |     0.307 |
|   ROM_2                           |     0.001 |
|     U0                            |     0.001 |
|       synth_options.dist_mem_inst |     0.001 |
|   ROM_4                           |     0.001 |
|     U0                            |     0.001 |
|       synth_options.dist_mem_inst |     0.001 |
|   ROM_6                           |     0.001 |
|     U0                            |     0.001 |
|       synth_options.dist_mem_inst |     0.001 |
|   cpu_0                           |     0.015 |
|     dp                            |     0.015 |
|       alu_u                       |     0.004 |
|       pcreg                       |     0.001 |
|       rf                          |     0.010 |
|   cpu_1                           |     0.023 |
|     c                             |     0.001 |
|       cl                          |     0.001 |
|     dp                            |     0.022 |
|       alu_u                       |     0.005 |
|       pcreg                       |     0.001 |
|       rf                          |     0.016 |
|   cpu_2                           |     0.019 |
|     dp                            |     0.018 |
|       alu_u                       |     0.005 |
|       pcreg                       |     0.001 |
|       rf                          |     0.012 |
|   cpu_3                           |     0.020 |
|     dp                            |     0.019 |
|       alu_u                       |     0.005 |
|       pcreg                       |     0.001 |
|       rf                          |     0.013 |
|   cpu_4                           |     0.021 |
|     dp                            |     0.020 |
|       alu_u                       |     0.005 |
|       pcreg                       |     0.001 |
|       rf                          |     0.014 |
|   cpu_5                           |     0.022 |
|     dp                            |     0.022 |
|       alu_u                       |     0.005 |
|       pcreg                       |     0.001 |
|       rf                          |     0.016 |
|   cpu_6                           |     0.018 |
|     dp                            |     0.018 |
|       alu_u                       |     0.005 |
|       pcreg                       |     0.001 |
|       rf                          |     0.012 |
|   cpu_7                           |     0.022 |
|     dp                            |     0.021 |
|       alu_u                       |     0.004 |
|       pcreg                       |     0.002 |
|       rf                          |     0.016 |
|   dbg_hub                         |     0.002 |
|     inst                          |     0.002 |
|       BSCANID.u_xsdbm_id          |     0.002 |
|   dm                              |     0.015 |
|   u_clk                           |     0.113 |
|     inst                          |     0.113 |
|   u_ila                           |     0.010 |
|     inst                          |     0.010 |
|       ila_core_inst               |     0.010 |
+-----------------------------------+-----------+


