//------------------------------------------------------design-----------------------------------------------------------------------
module demux_1_2 (input sel,i,output y0,y1);
  //assign {y0,y1}=sel&&i;
//or
  assign {y0,y1}=sel?{1'b0,i}:{i,1'b1};
endmodule 
//-------------------------------------------------------test_bench------------------------------------------------------------------
module tb;
  reg sel;
reg i;
wire y0,y1;
  demux_1_2 dmux(sel,i,y0,y1);
initial begin
  $monitor ("sel=%b,i=%b,y0=%b,y1=%b",sel,i,y0,y1);
  /*i=4'h5;
  repeat (8) begin
sel=$random;*/
    sel=0; i=0; #1;
    sel=0; i=1; #1;
    sel=1; i=0; #1;
    sel=1; i=1; #1;
  end
//end
endmodule 
