# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: C:/Users/Peachy/Desktop/SeniorProj/PyramidCon_x/solution2/impl/verilog/pyrconstuct_top.xdc

# IP: ip/fft_config1_s_core/fft_config1_s_core.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==fft_config1_s_core || ORIG_REF_NAME==fft_config1_s_core}]

# IP: ip/fft_config2_s_core/fft_config2_s_core.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==fft_config2_s_core || ORIG_REF_NAME==fft_config2_s_core}]
