---
name: RISC-V Processor on FPGA
tools: [SystemVerilog, Verilator, Vivado, Assembly]
image: /riscv.png
description: Designed a 5-stage pipelined RISC-V microprocessor with UART interface using Verilog. Implemented the complete instruction set of RV32I and deployed on an ARTY-A7 100T FPGA running at 100 MHz.
external_url: https://github.com/perriestudios/RISC-V32I-Processor
---
