////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : unionMagica.vf
// /___/   /\     Timestamp : 06/06/2020 14:48:07
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family artix7 -verilog C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/MicroinstructionROM2/unionMagica.vf -w C:/Users/Marcelo/Documents/GitHub/EV-20-Grupo2/MicroinstructionROM2/unionMagica.sch
//Design Name: unionMagica
//Device: artix7
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 1ns / 1ps

module unionMagica(CLK, 
                   CY, 
                   HOLD, 
                   W, 
                   increment, 
                   INSTRUCTION, 
                   PC);

    input CLK;
    input CY;
    input HOLD;
    input [15:0] W;
   output increment;
   output [13:0] INSTRUCTION;
   output [10:0] PC;
   
   wire [10:0] D;
   wire is_void;
   wire load;
   wire pre_load;
   wire [13:0] RAM_DATA_OUT;
   wire [9:0] S;
   wire [10:0] STACK_IN;
   wire store;
   wire XLXN_75;
   wire XLXN_76;
   wire XLXN_79;
   wire [10:0] XLXN_146;
   wire [13:0] INSTRUCTION_DUMMY;
   wire increment_DUMMY;
   
   assign increment = increment_DUMMY;
   assign INSTRUCTION[13:0] = INSTRUCTION_DUMMY[13:0];
   AND2  XLXI_9 (.I0(CLK), 
                .I1(XLXN_79), 
                .O(increment_DUMMY));
   VCC  XLXI_13 (.P(XLXN_75));
   GND  XLXI_14 (.G(XLXN_76));
   INV  XLXI_18 (.I(HOLD), 
                .O(XLXN_79));
   instruction_register_v2  XLXI_30 (.increment(increment_DUMMY), 
                                    .in_ins(RAM_DATA_OUT[13:0]), 
                                    .is_void(is_void), 
                                    .out_ins(INSTRUCTION_DUMMY[13:0]));
   voider  XLXI_32 (.clk(increment_DUMMY), 
                   .is_load(pre_load), 
                   .is_void(is_void));
   pc_increment_v2_module  XLXI_44 (.D(D[10:0]), 
                                   .increment(increment_DUMMY), 
                                   .is_BSR(store), 
                                   .is_RET(load), 
                                   .load(pre_load), 
                                   .S(S[9:0]), 
                                   .stack_in(STACK_IN[10:0]), 
                                   .Q(XLXN_146[10:0]));
   bloqueSaltos  XLXI_45 (.B(INSTRUCTION_DUMMY[13:0]), 
                         .CY(CY), 
                         .W0to15(W[15:0]), 
                         .D(D[10:0]), 
                         .is_BSR(store), 
                         .is_RET(load), 
                         .pre_load(pre_load), 
                         .S(S[9:0]));
   stack_manager  XLXI_46 (.clk(increment_DUMMY), 
                          .in_val(XLXN_146[10:0]), 
                          .load(load), 
                          .store(store), 
                          .out_val(STACK_IN[10:0]));
   rest2  XLXI_47 (.in_val(XLXN_146[10:0]), 
                  .out_val(PC[10:0]));
   RAM_internal  XLXI_48 (.addr(XLXN_146[10:0]), 
                         .clk(increment_DUMMY), 
                         .data_in(), 
                         .rd_enb(XLXN_75), 
                         .wr_enb(XLXN_76), 
                         .data_out(RAM_DATA_OUT[13:0]));
endmodule
