Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Fri Jan 28 16:54:50 2022
| Host              : WD-SN850 running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -file ./results/timing.rpt
| Design            : top
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.508        0.000                      0               266350        0.010        0.000                      0               266350        0.488        0.000                       0                141469  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clk_pl_0                 {0.000 5.000}        10.000          100.000         
  clk_out_clk_wiz_uzed   {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_uzed  {0.000 5.000}        10.000          100.000         
clk_pl_1                 {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0                       3.839        0.000                      0                56782        0.010        0.000                      0                56782        2.000        0.000                       0                 20504  
  clk_out_clk_wiz_uzed         0.508        0.000                      0               209504        0.010        0.000                      0               209504        0.488        0.000                       0                120962  
  clkfbout_clk_wiz_uzed                                                                                                                                                    8.621        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out_clk_wiz_uzed  clk_pl_0                    1.173        0.000                      0                   32        0.118        0.000                      0                   32  
clk_pl_0              clk_out_clk_wiz_uzed        0.859        0.000                      0                   64        0.085        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.839ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.839ns  (required time - arrival time)
  Source:                 system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.752ns (13.106%)  route 4.986ns (86.894%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.198ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.931ns (routing 1.388ns, distribution 1.543ns)
  Clock Net Delay (Destination): 2.456ns (routing 1.269ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=20504, routed)       2.931     3.198    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/aclk
    SLICE_X14Y74         FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y74         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.114     3.312 r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/m_valid_i_reg/Q
                         net (fo=14, routed)          0.577     3.889    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_valid[2]
    SLICE_X13Y76         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.229     4.118 r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[147]_i_7/O
                         net (fo=132, routed)         4.242     8.360    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[147]_i_7_n_0
    SLICE_X23Y100        LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.224     8.584 r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[102]_i_3/O
                         net (fo=1, routed)           0.100     8.684    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[102]_i_3_n_0
    SLICE_X23Y101        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.185     8.869 r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_arb.r_thread_arb/r_payld_reg[102]_i_1/O
                         net (fo=1, routed)           0.067     8.936    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/f_muxhot_return[102]
    SLICE_X23Y101        FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=20504, routed)       2.456    12.672    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X23Y101        FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[102]/C
                         clock pessimism              0.219    12.891    
                         clock uncertainty           -0.160    12.731    
    SLICE_X23Y101        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.044    12.775    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg_reg[102]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                          -8.936    
  -------------------------------------------------------------------
                         slack                                  3.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg_reg[133]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf_reg[3][133]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.114ns (50.220%)  route 0.113ns (49.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.999ns
    Source Clock Delay      (SCD):    2.669ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Net Delay (Source):      2.453ns (routing 1.269ns, distribution 1.184ns)
  Clock Net Delay (Destination): 2.732ns (routing 1.388ns, distribution 1.344ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=20504, routed)       2.453     2.669    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/aclk
    SLICE_X24Y102        FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg_reg[133]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y102        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     2.783 r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/mesg_reg_reg[133]/Q
                         net (fo=2, routed)           0.113     2.896    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_i[3]_23[133]
    SLICE_X25Y102        FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf_reg[3][133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=20504, routed)       2.732     2.999    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X25Y102        FDRE                                         r  system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf_reg[3][133]/C
                         clock pessimism             -0.216     2.783    
    SLICE_X25Y102        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     2.886    system_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf_reg[3][133]
  -------------------------------------------------------------------
                         required time                         -2.886    
                         arrival time                           2.896    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     PS8/MAXIGP0ACLK    n/a            3.000         10.000      7.000      PS8_X0Y0   system_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y3  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y3  clk_wiz_inst/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_uzed
  To Clock:  clk_out_clk_wiz_uzed

Setup :            0  Failing Endpoints,  Worst Slack        0.508ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 gen_code_label[0].heater_inst/gen_bram[3].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            gen_code_label[0].heater_inst/gen_bram[3].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_clk_wiz_uzed rise@2.500ns - clk_out_clk_wiz_uzed rise@0.000ns)
  Data Path Delay:        1.744ns  (logic 0.296ns (16.972%)  route 1.448ns (83.028%))
  Logic Levels:           0  
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 5.537 - 2.500 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    -0.306ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.898ns (routing 1.241ns, distribution 1.657ns)
  Clock Net Delay (Destination): 2.494ns (routing 1.133ns, distribution 1.361ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20504, routed)       2.536     2.803    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.128    -0.325 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     0.024    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     0.068 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125760, routed)      2.898     2.966    gen_code_label[0].heater_inst/gen_bram[3].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y33         RAMB36E2                                     r  gen_code_label[0].heater_inst/gen_bram[3].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y33         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[1])
                                                      0.296     3.262 r  gen_code_label[0].heater_inst/gen_bram[3].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOUTADOUT[1]
                         net (fo=1, routed)           1.448     4.710    gen_code_label[0].heater_inst/gen_bram[3].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_douta[1]
    SLICE_X21Y165        FDRE                                         r  gen_code_label[0].heater_inst/gen_bram[3].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     2.681    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     2.716 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20504, routed)       2.306     5.022    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.326     2.696 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.004    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.043 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125760, routed)      2.494     5.537    gen_code_label[0].heater_inst/gen_bram[3].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X21Y165        FDRE                                         r  gen_code_label[0].heater_inst/gen_bram[3].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]/C
                         clock pessimism             -0.306     5.231    
                         clock uncertainty           -0.057     5.174    
    SLICE_X21Y165        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044     5.218    gen_code_label[0].heater_inst/gen_bram[3].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[1]
  -------------------------------------------------------------------
                         required time                          5.218    
                         arrival time                          -4.710    
  -------------------------------------------------------------------
                         slack                                  0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 gen_code_label[1].heater_inst/gen_srl[2].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            gen_code_label[1].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_uzed rise@0.000ns - clk_out_clk_wiz_uzed rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.114ns (54.286%)  route 0.096ns (45.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.786ns
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    -0.317ns
  Clock Net Delay (Source):      2.463ns (routing 1.133ns, distribution 1.330ns)
  Clock Net Delay (Destination): 2.718ns (routing 1.241ns, distribution 1.477ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20504, routed)       2.306     2.522    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.326     0.196 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     0.504    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     0.543 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125760, routed)      2.463     3.006    gen_code_label[1].heater_inst/gen_srl[2].srl32_1/U0/i_synth/i_bb_inst/clk
    SLICE_X53Y34         FDRE                                         r  gen_code_label[1].heater_inst/gen_srl[2].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y34         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.114     3.120 r  gen_code_label[1].heater_inst/gen_srl[2].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[63][0]/Q
                         net (fo=1, routed)           0.096     3.216    gen_code_label[1].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/d[0]
    SLICE_X52Y34         FDRE                                         r  gen_code_label[1].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20504, routed)       2.536     2.803    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.128    -0.325 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     0.024    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     0.068 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125760, routed)      2.718     2.786    gen_code_label[1].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/clk
    SLICE_X52Y34         FDRE                                         r  gen_code_label[1].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][0]/C
                         clock pessimism              0.317     3.103    
    SLICE_X52Y34         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.206    gen_code_label[1].heater_inst/gen_srl[3].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -3.206    
                         arrival time                           3.216    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_wiz_uzed
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.960         2.500       0.540      RAMB36_X0Y42   gen_code_label[0].heater_inst/gen_bram[1].sp_bram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.762         1.250       0.488      SLICE_X34Y209  gen_code_label[0].heater_inst/gen_srl[1].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.762         1.250       0.488      SLICE_X34Y209  gen_code_label[0].heater_inst/gen_srl[1].srl32_1/U0/i_synth/i_bb_inst/f1.only_clb.srl_sig_reg[32][0]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_uzed
  To Clock:  clkfbout_clk_wiz_uzed

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.621ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_uzed
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_inst/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I            n/a            1.379         10.000      8.621      BUFGCE_X0Y76  clk_wiz_inst/inst/clkf_buf/I
Max Period  n/a     MMCME4_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCM_X0Y3     clk_wiz_inst/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_wiz_uzed
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (required time - arrival time)
  Source:                 gen_code_label[29].heater_inst/lfsr_check_inst/error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            axi_regfile_inst/axi_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_pl_0 rise@10.000ns - clk_out_clk_wiz_uzed rise@7.500ns)
  Data Path Delay:        1.268ns  (logic 0.254ns (20.032%)  route 1.014ns (79.968%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns = ( 12.796 - 10.000 ) 
    Source Clock Delay      (SCD):    2.816ns = ( 10.316 - 7.500 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.748ns (routing 1.241ns, distribution 1.507ns)
  Clock Net Delay (Destination): 2.580ns (routing 1.269ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      7.500     7.500 r  
    PS8_X0Y0             PS8                          0.000     7.500 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     7.729    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     7.767 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20504, routed)       2.536    10.303    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.128     7.175 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     7.524    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     7.568 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125760, routed)      2.748    10.316    gen_code_label[29].heater_inst/lfsr_check_inst/clk_out
    SLICE_X49Y166        FDRE                                         r  gen_code_label[29].heater_inst/lfsr_check_inst/error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y166        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.114    10.430 r  gen_code_label[29].heater_inst/lfsr_check_inst/error_reg/Q
                         net (fo=2, routed)           0.722    11.152    axi_regfile_inst/axi_rdata_reg[31]_1[1]
    SLICE_X49Y166        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082    11.234 r  axi_regfile_inst/axi_rdata[29]_i_5/O
                         net (fo=1, routed)           0.222    11.456    axi_regfile_inst/axi_rdata[29]_i_5_n_0
    SLICE_X49Y166        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058    11.514 r  axi_regfile_inst/axi_rdata[29]_i_1/O
                         net (fo=1, routed)           0.070    11.584    axi_regfile_inst/slv_read[29]
    SLICE_X49Y166        FDRE                                         r  axi_regfile_inst/axi_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=20504, routed)       2.580    12.796    axi_regfile_inst/CLK
    SLICE_X49Y166        FDRE                                         r  axi_regfile_inst/axi_rdata_reg[29]/C
                         clock pessimism              0.165    12.961    
                         clock uncertainty           -0.247    12.713    
    SLICE_X49Y166        FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044    12.757    axi_regfile_inst/axi_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                         12.757    
                         arrival time                         -11.584    
  -------------------------------------------------------------------
                         slack                                  1.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 gen_code_label[19].heater_inst/lfsr_check_inst/error_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            axi_regfile_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out_clk_wiz_uzed rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.172ns (41.849%)  route 0.239ns (58.151%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.002ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.794ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      1.468ns (routing 0.676ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.851ns, distribution 0.865ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20504, routed)       1.389     1.540    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.417     0.123 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.180     0.303    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.023     0.326 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125760, routed)      1.468     1.794    gen_code_label[19].heater_inst/lfsr_check_inst/clk_out
    SLICE_X49Y88         FDRE                                         r  gen_code_label[19].heater_inst/lfsr_check_inst/error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.878 r  gen_code_label[19].heater_inst/lfsr_check_inst/error_reg/Q
                         net (fo=2, routed)           0.152     2.030    axi_regfile_inst/heater_error[19]
    SLICE_X49Y89         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.067     2.097 r  axi_regfile_inst/axi_rdata[19]_i_5/O
                         net (fo=1, routed)           0.069     2.166    axi_regfile_inst/axi_rdata[19]_i_5_n_0
    SLICE_X49Y89         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.021     2.187 r  axi_regfile_inst/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.018     2.205    axi_regfile_inst/slv_read[19]
    SLICE_X49Y89         FDRE                                         r  axi_regfile_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=20504, routed)       1.716     1.903    axi_regfile_inst/CLK
    SLICE_X49Y89         FDRE                                         r  axi_regfile_inst/axi_rdata_reg[19]/C
                         clock pessimism             -0.107     1.796    
                         clock uncertainty            0.247     2.043    
    SLICE_X49Y89         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.044     2.087    axi_regfile_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.087    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out_clk_wiz_uzed

Setup :            0  Failing Endpoints,  Worst Slack        0.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.859ns  (required time - arrival time)
  Source:                 axi_regfile_inst/slv_reg_reg[3][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[20].heater_inst/reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out_clk_wiz_uzed rise@2.500ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.267ns (17.895%)  route 1.225ns (82.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 5.372 - 2.500 ) 
    Source Clock Delay      (SCD):    3.079ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.812ns (routing 1.388ns, distribution 1.424ns)
  Clock Net Delay (Destination): 2.329ns (routing 1.133ns, distribution 1.196ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=20504, routed)       2.812     3.079    axi_regfile_inst/CLK
    SLICE_X48Y81         FDRE                                         r  axi_regfile_inst/slv_reg_reg[3][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y81         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.194 f  axi_regfile_inst/slv_reg_reg[3][20]/Q
                         net (fo=2, routed)           0.576     3.770    axi_regfile_inst/heater_enable[20]
    SLICE_X36Y66         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.152     3.922 r  axi_regfile_inst/reset_i_1__10/O
                         net (fo=1, routed)           0.649     4.571    gen_code_label[20].heater_inst/reset_reg_0
    SLICE_X33Y46         FDRE                                         r  gen_code_label[20].heater_inst/reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      2.500     2.500 r  
    PS8_X0Y0             PS8                          0.000     2.500 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     2.681    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     2.716 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20504, routed)       2.306     5.022    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.326     2.696 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.308     3.004    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.039     3.043 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125760, routed)      2.329     5.372    gen_code_label[20].heater_inst/clk_out
    SLICE_X33Y46         FDRE                                         r  gen_code_label[20].heater_inst/reset_reg/C
                         clock pessimism              0.165     5.537    
                         clock uncertainty           -0.151     5.386    
    SLICE_X33Y46         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.044     5.430    gen_code_label[20].heater_inst/reset_reg
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -4.571    
  -------------------------------------------------------------------
                         slack                                  0.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 axi_regfile_inst/slv_reg_reg[4][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gen_code_label[18].heater_inst/err_clear_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_wiz_uzed  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out_clk_wiz_uzed
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out_clk_wiz_uzed rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.112ns (54.106%)  route 0.095ns (45.894%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.836ns
    Source Clock Delay      (SCD):    2.802ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.106ns
    Phase Error              (PE):    0.087ns
  Clock Net Delay (Source):      2.586ns (routing 1.269ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.768ns (routing 1.241ns, distribution 1.527ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y2 (CLOCK_ROOT)    net (fo=20504, routed)       2.586     2.802    axi_regfile_inst/CLK
    SLICE_X49Y135        FDRE                                         r  axi_regfile_inst/slv_reg_reg[4][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y135        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.112     2.914 r  axi_regfile_inst/slv_reg_reg[4][18]/Q
                         net (fo=2, routed)           0.095     3.009    gen_code_label[18].heater_inst/Q[0]
    SLICE_X50Y135        FDRE                                         r  gen_code_label[18].heater_inst/err_clear_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_wiz_uzed rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  system_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    system_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y86        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  system_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=20504, routed)       2.536     2.803    clk_wiz_inst/inst/clk_in100
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.128    -0.325 r  clk_wiz_inst/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.349     0.024    clk_wiz_inst/inst/clk_out_clk_wiz_uzed
    BUFGCE_X0Y77         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.044     0.068 r  clk_wiz_inst/inst/clkout1_buf/O
    X1Y1 (CLOCK_ROOT)    net (fo=125760, routed)      2.768     2.836    gen_code_label[18].heater_inst/clk_out
    SLICE_X50Y135        FDRE                                         r  gen_code_label[18].heater_inst/err_clear_q_reg/C
                         clock pessimism             -0.165     2.671    
                         clock uncertainty            0.151     2.822    
    SLICE_X50Y135        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.102     2.924    gen_code_label[18].heater_inst/err_clear_q_reg
  -------------------------------------------------------------------
                         required time                         -2.924    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.085    





