# Multi-Cycle MIPS Processor (Verilog)

This repository contains a complete implementation of a **Multi-Cycle MIPS Processor** designed in **Verilog HDL**. It models a basic MIPS processor with separate datapath and controller units, designed for instruction-level waveform simulation and debugging.

---

## ğŸ”§ Features

* Implements core MIPS instructions: `lw`, `sw`, `add`, `sub`, `and`, `or`, `slt`, `addi`, `beq`, `j`
* Fully working FSM-based **main control unit** (`maindec`) and **ALU decoder** (`aludec`)
* **Multi-cycle datapath** architecture: instruction fetch, decode, execution, memory, and write-back stages
* Modules include: `regfile`, `alu`, `mux`, `signext`, `sl2`, `memory`, and `flopenr` registers
* Verified via testbench and waveform analysis using **Icarus Verilog** and **GTKWave**

---

## ğŸ“ Project Structure

```
.
â”œâ”€â”€ alu.v             # ALU operations and zero flag
â”œâ”€â”€ aludec.v          # ALU control decoder
â”œâ”€â”€ controller.v      # Top-level controller module
â”œâ”€â”€ datapath.v        # Core datapath with register file and control logic
â”œâ”€â”€ flopenr.v         # Parameterized D flip-flop with enable and async reset
â”œâ”€â”€ maindec.v         # Main FSM control logic
â”œâ”€â”€ mem.v             # Simple memory with $readmemh preload
â”œâ”€â”€ mux2.v, mux3.v, mux4.v  # Multiplexers
â”œâ”€â”€ regfile.v         # Register file with 2 read ports and 1 write port
â”œâ”€â”€ signext.v, sl2.v  # Sign extension and shift left by 2
â”œâ”€â”€ mips.v            # Top-level processor module
â”œâ”€â”€ top.v             # Memory + MIPS integration
â”œâ”€â”€ testbench.v       # Testbench for simulation
â”œâ”€â”€ memfile.dat       # Preloaded instructions in hex
â””â”€â”€ README.md         # You are here :)
```

---

## ğŸ§ª Example Instructions

The processor supports basic memory and arithmetic operations. Below is a sample sequence:

```assembly
# Initialize $t0 = 5
addi $t0, $zero, 5   # 0x20080005

# Store $t0 into memory[0]
sw   $t0, 0($zero)   # 0xac080000

# Load it into $t1
lw   $t1, 0($zero)   # 0x8c090000
```

These instructions can be written in `memfile.dat` as hex:

```
20080005
ac080000
8c090000
```

---

## ğŸš€ How to Simulate (Icarus Verilog + GTKWave)

```bash
# Compile
iverilog -o mips_tb testbench.v top.v *.v

# Run
vvp mips_tb

# View Waveforms
gtkwave dump.vcd
```

Ensure your testbench generates `dump.vcd` using:

```verilog
initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0, testbench);
end
```

---

## âœ… Simulation Output

The testbench checks if the memory receives the correct value:

```verilog
if (adr == 0 && writedata == 5)
    $display("Simulation succeeded");
else
    $display("Simulation failed");
```

You can verify each instruction in the waveform viewer (e.g., inspect: `pc`, `instr`, `regdst`, `aluout`, `writedata`, `adr`, `memwrite`, etc.)

---

## ğŸ§  Learning Outcomes

* FSM design and control signal generation
* Timing analysis and waveform debugging
* Understanding instruction cycle breakdown in real CPUs
* Modular design of processor architecture

---

## ğŸ“œ License

This project is open source and free to use under the MIT License.

---

## ğŸ™‹â€â™‚ï¸ Author

Built by Yesmurat. Contributions welcome!
