{"vcs1":{"timestamp_begin":1684349171.139742364, "rt":1.41, "ut":0.39, "st":0.22}}
{"vcselab":{"timestamp_begin":1684349172.642364876, "rt":1.21, "ut":0.45, "st":0.16}}
{"link":{"timestamp_begin":1684349173.923132459, "rt":0.52, "ut":0.24, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684349170.485062133}
{"VCS_COMP_START_TIME": 1684349170.485062133}
{"VCS_COMP_END_TIME": 1684349181.397597842}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330620}}
{"stitch_vcselab": {"peak_mem": 211884}}
