Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Mar  3 18:04:41 2025
| Host         : Violet running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k325t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description            Violations  
---------  ----------------  ---------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree  1           
TIMING-16  Warning           Large setup violation  321         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.380    -1217.814                    361                 7181        0.097        0.000                      0                 7181        1.100        0.000                       0                  3023  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
CLK_200M_P  {0.000 2.500}        5.000           200.000         
  clkfbout  {0.000 2.500}        5.000           200.000         
  clkout0   {0.000 5.000}        10.000          100.000         
  clkout2   {0.000 20.000}       40.000          25.000          
  clkout3   {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_200M_P                                                                                                                                                      1.100        0.000                       0                     1  
  clkfbout                                                                                                                                                      3.592        0.000                       0                     3  
  clkout0          -3.698      -23.132                      7                   14        0.175        0.000                      0                   14        4.232        0.000                       0                   264  
  clkout2          34.436        0.000                      0                  298        0.104        0.000                      0                  298       19.358        0.000                       0                   162  
  clkout3          39.175        0.000                      0                 4989        0.097        0.000                      0                 4989       49.600        0.000                       0                  2593  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout2       clkout0            -3.535     -588.105                    321                  575        0.249        0.000                      0                  575  
clkout3       clkout0            -6.380     -994.013                    194                  194        1.500        0.000                      0                  194  
clkout0       clkout2             5.747        0.000                      0                   12        0.250        0.000                      0                   12  
clkout3       clkout2            15.968        0.000                      0                  135        0.179        0.000                      0                  135  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clkout3            clkout3                 42.401        0.000                      0                 1272        0.335        0.000                      0                 1272  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_P
  To Clock:  CLK_200M_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_200M_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.408         5.000       3.591      BUFGCTRL_X0Y4    CLK_GEN/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            7  Failing Endpoints,  Worst Slack       -3.698ns,  Total Violation      -23.132ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.698ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        8.603ns  (logic 0.969ns (11.264%)  route 7.634ns (88.736%))
  Logic Levels:           9  (LUT5=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.028ns = ( 2.972 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.566     2.972    vga/CLK_OUT1
    SLICE_X87Y66         FDRE                                         r  vga/code_wb_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y66         FDRE (Prop_fdre_C_Q)         0.209     3.181 r  vga/code_wb_reg[6]/Q
                         net (fo=19, routed)          3.423     6.604    vga/c2i5/Q[6]
    SLICE_X55Y27         LUT5 (Prop_lut5_I3_O)        0.124     6.728 f  vga/c2i5/i_/ascii_code[5]_i_184/O
                         net (fo=6, routed)           1.243     7.971    vga/c2i5/code_wb_reg[3]_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I0_O)        0.043     8.014 f  vga/c2i5/i_/ascii_code[1]_i_246/O
                         net (fo=1, routed)           0.000     8.014    vga/c2i5/i_/ascii_code[1]_i_246_n_0
    SLICE_X23Y29         MUXF7 (Prop_muxf7_I1_O)      0.108     8.122 f  vga/c2i5/i_/ascii_code_reg[1]_i_190/O
                         net (fo=1, routed)           0.901     9.023    vga/U12/ascii_code[1]_i_58_0
    SLICE_X27Y44         LUT6 (Prop_lut6_I1_O)        0.124     9.147 r  vga/U12/ascii_code[1]_i_127/O
                         net (fo=1, routed)           0.423     9.570    vga/U12/ascii_code[1]_i_127_n_0
    SLICE_X28Y44         LUT6 (Prop_lut6_I2_O)        0.043     9.613 r  vga/U12/ascii_code[1]_i_58/O
                         net (fo=1, routed)           0.000     9.613    vga/U12/ascii_code[1]_i_58_n_0
    SLICE_X28Y44         MUXF7 (Prop_muxf7_I1_O)      0.108     9.721 r  vga/U12/ascii_code_reg[1]_i_23/O
                         net (fo=1, routed)           0.729    10.450    vga/U12/data4[1]
    SLICE_X31Y62         LUT6 (Prop_lut6_I1_O)        0.124    10.574 r  vga/U12/ascii_code[1]_i_7/O
                         net (fo=1, routed)           0.634    11.208    vga/U12/ascii_code[1]_i_7_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.043    11.251 r  vga/U12/ascii_code[1]_i_2/O
                         net (fo=1, routed)           0.281    11.532    vga/U12/ascii_code[1]_i_2_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I0_O)        0.043    11.575 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000    11.575    vga/U12_n_43
    SLICE_X33Y77         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.486     8.580    vga/CLK_OUT1
    SLICE_X33Y77         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism             -0.672     7.909    
                         clock uncertainty           -0.066     7.843    
    SLICE_X33Y77         FDRE (Setup_fdre_C_D)        0.034     7.877    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          7.877    
                         arrival time                         -11.575    
  -------------------------------------------------------------------
                         slack                                 -3.698    

Slack (VIOLATED) :        -3.410ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        8.124ns  (logic 0.760ns (9.355%)  route 7.364ns (90.645%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 8.578 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.841ns = ( 3.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.753     3.159    vga/CLK_OUT1
    SLICE_X97Y49         FDRE                                         r  vga/code_wb_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.228     3.387 r  vga/code_wb_reg[12]/Q
                         net (fo=89, routed)          3.872     7.259    vga/c2i5/Q[12]
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.043     7.302 r  vga/c2i5/i_/ascii_code[5]_i_231/O
                         net (fo=9, routed)           0.421     7.723    vga/c2i5/i_/ascii_code[5]_i_231_n_0
    SLICE_X28Y24         LUT5 (Prop_lut5_I3_O)        0.043     7.766 r  vga/c2i5/i_/ascii_code[6]_i_378/O
                         net (fo=3, routed)           0.607     8.373    vga/c2i5_n_113
    SLICE_X29Y31         LUT3 (Prop_lut3_I1_O)        0.043     8.416 r  vga/ascii_code[6]_i_279/O
                         net (fo=1, routed)           0.178     8.594    vga/U12/ascii_code_reg[6]_i_94_3
    SLICE_X31Y31         LUT6 (Prop_lut6_I5_O)        0.043     8.637 r  vga/U12/ascii_code[6]_i_196/O
                         net (fo=1, routed)           0.000     8.637    vga/U12/ascii_code[6]_i_196_n_0
    SLICE_X31Y31         MUXF7 (Prop_muxf7_I0_O)      0.107     8.744 r  vga/U12/ascii_code_reg[6]_i_94/O
                         net (fo=1, routed)           0.843     9.588    vga/U12/ascii_code_reg[6]_i_94_n_0
    SLICE_X33Y47         LUT6 (Prop_lut6_I0_O)        0.124     9.712 r  vga/U12/ascii_code[6]_i_42/O
                         net (fo=1, routed)           0.617    10.328    vga/U12/data4[6]
    SLICE_X34Y61         LUT6 (Prop_lut6_I1_O)        0.043    10.371 r  vga/U12/ascii_code[6]_i_21/O
                         net (fo=1, routed)           0.484    10.855    vga/U12/ascii_code[6]_i_21_n_0
    SLICE_X34Y75         LUT6 (Prop_lut6_I4_O)        0.043    10.898 r  vga/U12/ascii_code[6]_i_6/O
                         net (fo=1, routed)           0.342    11.240    vga/U12/ascii_code[6]_i_6_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I0_O)        0.043    11.283 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000    11.283    vga/U12_n_38
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.484     8.578    vga/CLK_OUT1
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism             -0.672     7.907    
                         clock uncertainty           -0.066     7.841    
    SLICE_X35Y75         FDRE (Setup_fdre_C_D)        0.033     7.874    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          7.874    
                         arrival time                         -11.283    
  -------------------------------------------------------------------
                         slack                                 -3.410    

Slack (VIOLATED) :        -3.233ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        8.132ns  (logic 0.658ns (8.092%)  route 7.474ns (91.908%))
  Logic Levels:           10  (LUT2=1 LUT6=9)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.020ns = ( 2.980 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.574     2.980    vga/CLK_OUT1
    SLICE_X87Y56         FDRE                                         r  vga/code_wb_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y56         FDRE (Prop_fdre_C_Q)         0.228     3.208 f  vga/code_wb_reg[13]/Q
                         net (fo=88, routed)          2.366     5.574    vga/c2i5/Q[13]
    SLICE_X27Y53         LUT2 (Prop_lut2_I0_O)        0.043     5.617 f  vga/c2i5/i_/ascii_code[5]_i_250/O
                         net (fo=2, routed)           0.837     6.454    vga/c2i5/i_/ascii_code[5]_i_250_n_0
    SLICE_X26Y32         LUT6 (Prop_lut6_I2_O)        0.043     6.497 f  vga/c2i5/i_/ascii_code[5]_i_228/O
                         net (fo=1, routed)           0.379     6.876    vga/c2i5/i_/ascii_code[5]_i_228_n_0
    SLICE_X24Y32         LUT6 (Prop_lut6_I4_O)        0.043     6.919 f  vga/c2i5/i_/ascii_code[5]_i_178/O
                         net (fo=6, routed)           0.389     7.308    vga/c2i5_n_107
    SLICE_X33Y32         LUT6 (Prop_lut6_I0_O)        0.043     7.351 r  vga/ascii_code[6]_i_295/O
                         net (fo=37, routed)          0.612     7.963    vga/c2i5/ascii_code[1]_i_122
    SLICE_X29Y25         LUT6 (Prop_lut6_I1_O)        0.043     8.006 r  vga/c2i5/i_/ascii_code[5]_i_115/O
                         net (fo=1, routed)           0.974     8.980    vga/U12/inst_wb[21]
    SLICE_X29Y50         LUT6 (Prop_lut6_I1_O)        0.043     9.023 r  vga/U12/ascii_code[5]_i_57/O
                         net (fo=1, routed)           0.867     9.889    vga/U12/ascii_code[5]_i_57_n_0
    SLICE_X26Y68         LUT6 (Prop_lut6_I3_O)        0.043     9.932 r  vga/U12/ascii_code[5]_i_23/O
                         net (fo=1, routed)           0.159    10.091    vga/U12/data4[5]
    SLICE_X26Y68         LUT6 (Prop_lut6_I1_O)        0.043    10.134 r  vga/U12/ascii_code[5]_i_8/O
                         net (fo=1, routed)           0.476    10.610    vga/U12/ascii_code[5]_i_8_n_0
    SLICE_X26Y79         LUT6 (Prop_lut6_I4_O)        0.043    10.653 r  vga/U12/ascii_code[5]_i_3/O
                         net (fo=1, routed)           0.415    11.069    vga/U12/ascii_code[5]_i_3_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I1_O)        0.043    11.112 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000    11.112    vga/U12_n_39
    SLICE_X33Y79         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.489     8.583    vga/CLK_OUT1
    SLICE_X33Y79         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism             -0.672     7.912    
                         clock uncertainty           -0.066     7.846    
    SLICE_X33Y79         FDRE (Setup_fdre_C_D)        0.033     7.879    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          7.879    
                         arrival time                         -11.112    
  -------------------------------------------------------------------
                         slack                                 -3.233    

Slack (VIOLATED) :        -3.223ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.948ns  (logic 0.761ns (9.575%)  route 7.187ns (90.425%))
  Logic Levels:           9  (LUT4=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.413ns = ( 8.587 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.841ns = ( 3.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.753     3.159    vga/CLK_OUT1
    SLICE_X97Y49         FDRE                                         r  vga/code_wb_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.228     3.387 f  vga/code_wb_reg[12]/Q
                         net (fo=89, routed)          3.872     7.259    vga/c2i5/Q[12]
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.043     7.302 f  vga/c2i5/i_/ascii_code[5]_i_231/O
                         net (fo=9, routed)           0.472     7.774    vga/c2i5/i_/ascii_code[5]_i_231_n_0
    SLICE_X26Y24         LUT6 (Prop_lut6_I0_O)        0.043     7.817 r  vga/c2i5/i_/ascii_code[2]_i_282/O
                         net (fo=1, routed)           0.809     8.626    vga/U12/ascii_code[2]_i_116_1
    SLICE_X32Y32         LUT6 (Prop_lut6_I5_O)        0.043     8.669 r  vga/U12/ascii_code[2]_i_197/O
                         net (fo=1, routed)           0.366     9.035    vga/U12/ascii_code[2]_i_197_n_0
    SLICE_X28Y28         LUT5 (Prop_lut5_I0_O)        0.043     9.078 r  vga/U12/ascii_code[2]_i_116/O
                         net (fo=1, routed)           0.000     9.078    vga/U12/ascii_code[2]_i_116_n_0
    SLICE_X28Y28         MUXF7 (Prop_muxf7_I1_O)      0.108     9.186 r  vga/U12/ascii_code_reg[2]_i_55/O
                         net (fo=1, routed)           0.686     9.871    vga/U12/ascii_code_reg[2]_i_55_n_0
    SLICE_X29Y43         LUT6 (Prop_lut6_I1_O)        0.124     9.995 r  vga/U12/ascii_code[2]_i_22/O
                         net (fo=1, routed)           0.735    10.731    vga/U12/data4[2]
    SLICE_X39Y57         LUT6 (Prop_lut6_I1_O)        0.043    10.774 r  vga/U12/ascii_code[2]_i_7/O
                         net (fo=1, routed)           0.149    10.923    vga/U12/ascii_code[2]_i_7_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I4_O)        0.043    10.966 r  vga/U12/ascii_code[2]_i_2/O
                         net (fo=1, routed)           0.098    11.064    vga/U12/ascii_code[2]_i_2_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.043    11.107 r  vga/U12/ascii_code[2]_i_1/O
                         net (fo=1, routed)           0.000    11.107    vga/U12_n_42
    SLICE_X39Y57         FDRE                                         r  vga/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.493     8.587    vga/CLK_OUT1
    SLICE_X39Y57         FDRE                                         r  vga/ascii_code_reg[2]/C
                         clock pessimism             -0.672     7.916    
                         clock uncertainty           -0.066     7.850    
    SLICE_X39Y57         FDRE (Setup_fdre_C_D)        0.034     7.884    vga/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                          7.884    
                         arrival time                         -11.107    
  -------------------------------------------------------------------
                         slack                                 -3.223    

Slack (VIOLATED) :        -3.221ns  (required time - arrival time)
  Source:                 vga/code_if_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        8.113ns  (logic 0.790ns (9.738%)  route 7.323ns (90.262%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.013ns = ( 2.987 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.581     2.987    vga/CLK_OUT1
    SLICE_X98Y52         FDRE                                         r  vga/code_if_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y52         FDRE (Prop_fdre_C_Q)         0.263     3.250 f  vga/code_if_reg[14]/Q
                         net (fo=89, routed)          3.234     6.484    vga/code_if[14]
    SLICE_X47Y68         LUT3 (Prop_lut3_I0_O)        0.043     6.527 r  vga/ascii_code[6]_i_132/O
                         net (fo=47, routed)          1.092     7.619    vga/c2i1/i_/ascii_code[2]_i_151_0
    SLICE_X54Y70         LUT5 (Prop_lut5_I1_O)        0.043     7.662 f  vga/c2i1/i_/ascii_code[6]_i_222/O
                         net (fo=1, routed)           0.244     7.907    vga/c2i1/i_/ascii_code[6]_i_222_n_0
    SLICE_X54Y70         LUT6 (Prop_lut6_I5_O)        0.043     7.950 f  vga/c2i1/i_/ascii_code[6]_i_126/O
                         net (fo=2, routed)           0.613     8.563    vga/c2i1/code_if_reg[31]
    SLICE_X54Y74         LUT6 (Prop_lut6_I5_O)        0.043     8.606 r  vga/c2i1/i_/ascii_code[5]_i_29/O
                         net (fo=2, routed)           0.408     9.014    vga/U12/ascii_code_reg[4]_i_13_0
    SLICE_X50Y76         LUT6 (Prop_lut6_I3_O)        0.043     9.057 r  vga/U12/ascii_code[4]_i_30/O
                         net (fo=1, routed)           0.000     9.057    vga/U12/ascii_code[4]_i_30_n_0
    SLICE_X50Y76         MUXF7 (Prop_muxf7_I1_O)      0.103     9.160 r  vga/U12/ascii_code_reg[4]_i_13/O
                         net (fo=1, routed)           0.741     9.900    vga/U12/ascii_code_reg[4]_i_13_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I1_O)        0.123    10.023 r  vga/U12/ascii_code[4]_i_5/O
                         net (fo=1, routed)           0.536    10.560    vga/U12/ascii_code[4]_i_5_n_0
    SLICE_X33Y71         LUT6 (Prop_lut6_I0_O)        0.043    10.603 r  vga/U12/ascii_code[4]_i_2/O
                         net (fo=1, routed)           0.454    11.056    vga/U12/ascii_code[4]_i_2_n_0
    SLICE_X25Y71         LUT6 (Prop_lut6_I0_O)        0.043    11.099 r  vga/U12/ascii_code[4]_i_1/O
                         net (fo=1, routed)           0.000    11.099    vga/U12_n_40
    SLICE_X25Y71         FDRE                                         r  vga/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.489     8.583    vga/CLK_OUT1
    SLICE_X25Y71         FDRE                                         r  vga/ascii_code_reg[4]/C
                         clock pessimism             -0.672     7.912    
                         clock uncertainty           -0.066     7.846    
    SLICE_X25Y71         FDRE (Setup_fdre_C_D)        0.033     7.879    vga/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                          7.879    
                         arrival time                         -11.099    
  -------------------------------------------------------------------
                         slack                                 -3.221    

Slack (VIOLATED) :        -3.180ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.909ns  (logic 0.949ns (11.999%)  route 6.960ns (88.001%))
  Logic Levels:           10  (LUT6=8 MUXF7=2)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.409ns = ( 8.591 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.841ns = ( 3.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.753     3.159    vga/CLK_OUT1
    SLICE_X97Y49         FDRE                                         r  vga/code_wb_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.228     3.387 r  vga/code_wb_reg[12]/Q
                         net (fo=89, routed)          4.419     7.806    vga/c2i5/Q[12]
    SLICE_X26Y26         LUT6 (Prop_lut6_I3_O)        0.043     7.849 f  vga/c2i5/i_/ascii_code[6]_i_388/O
                         net (fo=2, routed)           0.238     8.087    vga/c2i5/code_wb_reg[30]_5
    SLICE_X25Y27         LUT6 (Prop_lut6_I0_O)        0.043     8.130 f  vga/c2i5/i_/ascii_code[3]_i_335/O
                         net (fo=1, routed)           0.233     8.362    vga/c2i5/i_/ascii_code[3]_i_335_n_0
    SLICE_X25Y28         LUT6 (Prop_lut6_I5_O)        0.043     8.405 r  vga/c2i5/i_/ascii_code[3]_i_277/O
                         net (fo=1, routed)           0.346     8.751    vga/U12/ascii_code_reg[3]_i_97_1
    SLICE_X26Y28         LUT6 (Prop_lut6_I0_O)        0.043     8.794 r  vga/U12/ascii_code[3]_i_192/O
                         net (fo=1, routed)           0.000     8.794    vga/U12/ascii_code[3]_i_192_n_0
    SLICE_X26Y28         MUXF7 (Prop_muxf7_I1_O)      0.108     8.902 r  vga/U12/ascii_code_reg[3]_i_97/O
                         net (fo=1, routed)           1.110    10.012    vga/U12/ascii_code_reg[3]_i_97_n_0
    SLICE_X25Y56         LUT6 (Prop_lut6_I0_O)        0.124    10.136 r  vga/U12/ascii_code[3]_i_47/O
                         net (fo=1, routed)           0.000    10.136    vga/U12/ascii_code[3]_i_47_n_0
    SLICE_X25Y56         MUXF7 (Prop_muxf7_I0_O)      0.107    10.243 r  vga/U12/ascii_code_reg[3]_i_23/O
                         net (fo=1, routed)           0.367    10.611    vga/U12/data4[3]
    SLICE_X25Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.735 r  vga/U12/ascii_code[3]_i_7/O
                         net (fo=1, routed)           0.149    10.884    vga/U12/ascii_code[3]_i_7_n_0
    SLICE_X25Y63         LUT6 (Prop_lut6_I4_O)        0.043    10.927 r  vga/U12/ascii_code[3]_i_2/O
                         net (fo=1, routed)           0.098    11.025    vga/U12/ascii_code[3]_i_2_n_0
    SLICE_X25Y63         LUT6 (Prop_lut6_I0_O)        0.043    11.068 r  vga/U12/ascii_code[3]_i_1/O
                         net (fo=1, routed)           0.000    11.068    vga/U12_n_41
    SLICE_X25Y63         FDRE                                         r  vga/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.497     8.591    vga/CLK_OUT1
    SLICE_X25Y63         FDRE                                         r  vga/ascii_code_reg[3]/C
                         clock pessimism             -0.672     7.920    
                         clock uncertainty           -0.066     7.854    
    SLICE_X25Y63         FDRE (Setup_fdre_C_D)        0.034     7.888    vga/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                 -3.180    

Slack (VIOLATED) :        -3.168ns  (required time - arrival time)
  Source:                 vga/code_wb_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[0]_inv/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 rise@10.000ns - clkout0 fall@5.000ns)
  Data Path Delay:        7.890ns  (logic 0.773ns (9.797%)  route 7.117ns (90.203%))
  Logic Levels:           9  (LUT4=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 8.585 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.841ns = ( 3.159 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.672ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     5.923 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     7.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -1.156 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469     1.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     1.406 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.753     3.159    vga/CLK_OUT1
    SLICE_X97Y49         FDRE                                         r  vga/code_wb_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y49         FDRE (Prop_fdre_C_Q)         0.228     3.387 r  vga/code_wb_reg[12]/Q
                         net (fo=89, routed)          3.872     7.259    vga/c2i5/Q[12]
    SLICE_X31Y24         LUT4 (Prop_lut4_I1_O)        0.043     7.302 r  vga/c2i5/i_/ascii_code[5]_i_231/O
                         net (fo=9, routed)           0.719     8.021    vga/c2i5/i_/ascii_code[5]_i_231_n_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I2_O)        0.043     8.064 f  vga/c2i5/i_/ascii_code[0]_inv_i_318/O
                         net (fo=1, routed)           0.330     8.394    vga/c2i5/i_/ascii_code[0]_inv_i_318_n_0
    SLICE_X32Y30         LUT6 (Prop_lut6_I5_O)        0.043     8.437 f  vga/c2i5/i_/ascii_code[0]_inv_i_216/O
                         net (fo=1, routed)           0.000     8.437    vga/c2i5/i_/ascii_code[0]_inv_i_216_n_0
    SLICE_X32Y30         MUXF7 (Prop_muxf7_I1_O)      0.122     8.559 f  vga/c2i5/i_/ascii_code_reg[0]_inv_i_123/O
                         net (fo=1, routed)           0.415     8.974    vga/U12/ascii_code[0]_inv_i_22_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I2_O)        0.122     9.096 f  vga/U12/ascii_code[0]_inv_i_55/O
                         net (fo=1, routed)           0.557     9.653    vga/U12/ascii_code[0]_inv_i_55_n_0
    SLICE_X30Y46         LUT6 (Prop_lut6_I1_O)        0.043     9.696 f  vga/U12/ascii_code[0]_inv_i_22/O
                         net (fo=1, routed)           0.864    10.560    vga/U12/data4[0]
    SLICE_X30Y69         LUT6 (Prop_lut6_I1_O)        0.043    10.603 f  vga/U12/ascii_code[0]_inv_i_7/O
                         net (fo=1, routed)           0.211    10.814    vga/U12/ascii_code[0]_inv_i_7_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I4_O)        0.043    10.857 f  vga/U12/ascii_code[0]_inv_i_2/O
                         net (fo=1, routed)           0.149    11.006    vga/U12/ascii_code[0]_inv_i_2_n_0
    SLICE_X31Y69         LUT6 (Prop_lut6_I0_O)        0.043    11.049 r  vga/U12/ascii_code[0]_inv_i_1/O
                         net (fo=1, routed)           0.000    11.049    vga/U12_n_44
    SLICE_X31Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.491     8.585    vga/CLK_OUT1
    SLICE_X31Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
                         clock pessimism             -0.672     7.914    
                         clock uncertainty           -0.066     7.848    
    SLICE_X31Y69         FDRE (Setup_fdre_C_D)        0.033     7.881    vga/ascii_code_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                         -11.049    
  -------------------------------------------------------------------
                         slack                                 -3.168    

Slack (MET) :             8.167ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.338ns  (logic 0.223ns (16.662%)  route 1.115ns (83.338%))
  Logic Levels:           0  
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.964ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.630    -1.964    vga/CLK_OUT1
    SLICE_X39Y57         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.223    -1.741 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           1.115    -0.626    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.528     8.622    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.023    
                         clock uncertainty           -0.066     7.957    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.416     7.541    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  8.167    

Slack (MET) :             8.423ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.223ns (20.684%)  route 0.855ns (79.316%))
  Logic Levels:           0  
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.960ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.634    -1.960    vga/CLK_OUT1
    SLICE_X25Y63         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_fdre_C_Q)         0.223    -1.737 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.855    -0.882    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.528     8.622    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.023    
                         clock uncertainty           -0.066     7.957    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.416     7.541    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  8.423    

Slack (MET) :             8.548ns  (required time - arrival time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.223ns (22.956%)  route 0.748ns (77.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.616    -1.978    vga/CLK_OUT1
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.223    -1.755 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.748    -1.007    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    AC18                                              0.000    10.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    10.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    10.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    11.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131     4.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     7.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.094 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.528     8.622    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism             -0.599     8.023    
                         clock uncertainty           -0.066     7.957    
    RAMB18_X1Y32         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.416     7.541    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          7.541    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                  8.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.100ns (23.301%)  route 0.329ns (76.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.676    -0.517    vga/CLK_OUT1
    SLICE_X33Y77         FDRE                                         r  vga/ascii_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.100    -0.417 r  vga/ascii_code_reg[1]/Q
                         net (fo=1, routed)           0.329    -0.087    vga/FONT_8X16/ADDR[8]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.087    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.100ns (22.518%)  route 0.344ns (77.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.515ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.678    -0.515    vga/CLK_OUT1
    SLICE_X33Y79         FDRE                                         r  vga/ascii_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.415 r  vga/ascii_code_reg[5]/Q
                         net (fo=1, routed)           0.344    -0.070    vga/FONT_8X16/ADDR[12]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.100ns (21.809%)  route 0.359ns (78.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X25Y71         FDRE                                         r  vga/ascii_code_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/ascii_code_reg[4]/Q
                         net (fo=1, routed)           0.359    -0.054    vga/FONT_8X16/ADDR[11]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.100ns (19.707%)  route 0.407ns (80.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.674    -0.519    vga/CLK_OUT1
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y75         FDRE (Prop_fdre_C_Q)         0.100    -0.419 r  vga/ascii_code_reg[6]/Q
                         net (fo=1, routed)           0.407    -0.011    vga/FONT_8X16/ADDR[13]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.011    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[0]_inv/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.100ns (19.716%)  route 0.407ns (80.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.680    -0.513    vga/CLK_OUT1
    SLICE_X31Y69         FDRE                                         r  vga/ascii_code_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  vga/ascii_code_reg[0]_inv/Q
                         net (fo=1, routed)           0.407    -0.005    vga/FONT_8X16/ADDR[7]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.005    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.331ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.100ns (17.387%)  route 0.475ns (82.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.686    -0.507    vga/CLK_OUT1
    SLICE_X25Y63         FDRE                                         r  vga/ascii_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y63         FDRE (Prop_fdre_C_Q)         0.100    -0.407 r  vga/ascii_code_reg[3]/Q
                         net (fo=1, routed)           0.475     0.069    vga/FONT_8X16/ADDR[10]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  0.331    

Slack (MET) :             0.473ns  (arrival time - required time)
  Source:                 vga/ascii_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.100ns (13.882%)  route 0.620ns (86.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.510ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.683    -0.510    vga/CLK_OUT1
    SLICE_X39Y57         FDRE                                         r  vga/ascii_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y57         FDRE (Prop_fdre_C_Q)         0.100    -0.410 r  vga/ascii_code_reg[2]/Q
                         net (fo=1, routed)           0.620     0.211    vga/FONT_8X16/ADDR[9]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.058    -0.445    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.262    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.211    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.557ns  (arrival time - required time)
  Source:                 vga/strdata_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.267ns (41.141%)  route 0.382ns (58.859%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.676    -0.517    vga/CLK_OUT1
    SLICE_X43Y82         FDRE                                         r  vga/strdata_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.417 r  vga/strdata_reg[45]/Q
                         net (fo=1, routed)           0.056    -0.361    vga/U12/strdata[40]
    SLICE_X42Y82         LUT6 (Prop_lut6_I3_O)        0.028    -0.333 r  vga/U12/ascii_code[5]_i_13/O
                         net (fo=1, routed)           0.000    -0.333    vga/U12/ascii_code[5]_i_13_n_0
    SLICE_X42Y82         MUXF7 (Prop_muxf7_I1_O)      0.043    -0.290 r  vga/U12/ascii_code_reg[5]_i_5/O
                         net (fo=1, routed)           0.122    -0.168    vga/U12/ascii_code_reg[5]_i_5_n_0
    SLICE_X42Y81         LUT5 (Prop_lut5_I3_O)        0.068    -0.100 r  vga/U12/ascii_code[5]_i_2/O
                         net (fo=1, routed)           0.204     0.104    vga/U12/ascii_code[5]_i_2_n_0
    SLICE_X33Y79         LUT6 (Prop_lut6_I0_O)        0.028     0.132 r  vga/U12/ascii_code[5]_i_1/O
                         net (fo=1, routed)           0.000     0.132    vga/U12_n_39
    SLICE_X33Y79         FDRE                                         r  vga/ascii_code_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.916    -0.542    vga/CLK_OUT1
    SLICE_X33Y79         FDRE                                         r  vga/ascii_code_reg[5]/C
                         clock pessimism              0.058    -0.485    
    SLICE_X33Y79         FDRE (Hold_fdre_C_D)         0.060    -0.425    vga/ascii_code_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 vga/strdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.275ns (31.595%)  route 0.595ns (68.405%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X45Y81         FDRE                                         r  vga/strdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y81         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/strdata_reg[14]/Q
                         net (fo=1, routed)           0.093    -0.325    vga/U12/strdata[13]
    SLICE_X45Y80         LUT6 (Prop_lut6_I5_O)        0.028    -0.297 r  vga/U12/ascii_code[6]_i_48/O
                         net (fo=1, routed)           0.000    -0.297    vga/U12/ascii_code[6]_i_48_n_0
    SLICE_X45Y80         MUXF7 (Prop_muxf7_I1_O)      0.051    -0.246 r  vga/U12/ascii_code_reg[6]_i_24/O
                         net (fo=1, routed)           0.158    -0.088    vga/U12/ascii_code_reg[6]_i_24_n_0
    SLICE_X42Y80         LUT5 (Prop_lut5_I3_O)        0.068    -0.020 r  vga/U12/ascii_code[6]_i_7/O
                         net (fo=1, routed)           0.345     0.325    vga/U12/ascii_code[6]_i_7_n_0
    SLICE_X35Y75         LUT6 (Prop_lut6_I1_O)        0.028     0.353 r  vga/U12/ascii_code[6]_i_2/O
                         net (fo=1, routed)           0.000     0.353    vga/U12_n_38
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.911    -0.547    vga/CLK_OUT1
    SLICE_X35Y75         FDRE                                         r  vga/ascii_code_reg[6]/C
                         clock pessimism              0.058    -0.490    
    SLICE_X35Y75         FDRE (Hold_fdre_C_D)         0.060    -0.430    vga/ascii_code_reg[6]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 vga/strdata_reg[49]/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.910ns  (logic 0.274ns (30.097%)  route 0.636ns (69.903%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.676    -0.517    vga/CLK_OUT1
    SLICE_X44Y82         FDSE                                         r  vga/strdata_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y82         FDSE (Prop_fdse_C_Q)         0.100    -0.417 r  vga/strdata_reg[49]/Q
                         net (fo=1, routed)           0.144    -0.272    vga/U12/strdata[43]
    SLICE_X43Y81         LUT6 (Prop_lut6_I0_O)        0.028    -0.244 r  vga/U12/ascii_code[1]_i_27/O
                         net (fo=1, routed)           0.000    -0.244    vga/U12/ascii_code[1]_i_27_n_0
    SLICE_X43Y81         MUXF7 (Prop_muxf7_I0_O)      0.050    -0.194 r  vga/U12/ascii_code_reg[1]_i_10/O
                         net (fo=1, routed)           0.220     0.026    vga/U12/ascii_code_reg[1]_i_10_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.068     0.094 r  vga/U12/ascii_code[1]_i_3/O
                         net (fo=1, routed)           0.272     0.366    vga/U12/ascii_code[1]_i_3_n_0
    SLICE_X33Y77         LUT6 (Prop_lut6_I1_O)        0.028     0.394 r  vga/U12/ascii_code[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    vga/U12_n_43
    SLICE_X33Y77         FDRE                                         r  vga/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.914    -0.544    vga/CLK_OUT1
    SLICE_X33Y77         FDRE                                         r  vga/ascii_code_reg[1]/C
                         clock pessimism              0.058    -0.487    
    SLICE_X33Y77         FDRE (Hold_fdre_C_D)         0.060    -0.427    vga/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.820    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         10.000      8.161      RAMB18_X1Y32     vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1    CLK_GEN/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X74Y63     vga/code_exe_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X76Y59     vga/code_exe_reg[31]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X86Y67     vga/code_id_reg[24]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X86Y67     vga/code_id_reg[25]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X86Y67     vga/code_id_reg[27]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X73Y62     vga/code_id_reg[28]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X74Y58     vga/code_id_reg[29]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X46Y63     vga/data_buf_reg_0_3_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       34.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.436ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.325ns  (logic 0.591ns (11.098%)  route 4.734ns (88.902%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.974ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.620    -1.974    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.223    -1.751 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          0.693    -1.058    vga/U12/h_count_reg[4]_0[0]
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.043    -1.015 r  vga/U12/data_buf_reg_0_3_0_5_i_184/O
                         net (fo=4, routed)           0.368    -0.647    vga/U12/data_buf_reg_0_3_0_5_i_184_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I3_O)        0.049    -0.598 f  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=33, routed)          1.380     0.782    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.136     0.918 r  vga/U12/R[2]_i_13/O
                         net (fo=2, routed)           0.447     1.365    vga/U12/p_39_in
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.043     1.408 r  vga/U12/R[2]_i_4/O
                         net (fo=1, routed)           0.623     2.031    vga/U12/dout640_out
    SLICE_X37Y77         LUT6 (Prop_lut6_I2_O)        0.043     2.074 r  vga/U12/R[2]_i_2/O
                         net (fo=3, routed)           0.566     2.639    vga/U12/dout1
    SLICE_X33Y76         LUT5 (Prop_lut5_I4_O)        0.054     2.693 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.658     3.351    vga/U12/G[3]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.599    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.113    37.787    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.787    
                         arrival time                          -3.351    
  -------------------------------------------------------------------
                         slack                                 34.436    

Slack (MET) :             34.449ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.324ns  (logic 0.591ns (11.101%)  route 4.733ns (88.899%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.974ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.620    -1.974    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.223    -1.751 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          0.693    -1.058    vga/U12/h_count_reg[4]_0[0]
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.043    -1.015 r  vga/U12/data_buf_reg_0_3_0_5_i_184/O
                         net (fo=4, routed)           0.368    -0.647    vga/U12/data_buf_reg_0_3_0_5_i_184_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I3_O)        0.049    -0.598 f  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=33, routed)          1.380     0.782    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.136     0.918 r  vga/U12/R[2]_i_13/O
                         net (fo=2, routed)           0.447     1.365    vga/U12/p_39_in
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.043     1.408 r  vga/U12/R[2]_i_4/O
                         net (fo=1, routed)           0.623     2.031    vga/U12/dout640_out
    SLICE_X37Y77         LUT6 (Prop_lut6_I2_O)        0.043     2.074 r  vga/U12/R[2]_i_2/O
                         net (fo=3, routed)           0.566     2.639    vga/U12/dout1
    SLICE_X33Y76         LUT5 (Prop_lut5_I4_O)        0.054     2.693 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.656     3.350    vga/U12/G[3]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.599    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.102    37.798    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.798    
                         arrival time                          -3.350    
  -------------------------------------------------------------------
                         slack                                 34.449    

Slack (MET) :             34.591ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        5.286ns  (logic 0.580ns (10.973%)  route 4.706ns (89.027%))
  Logic Levels:           6  (LUT5=2 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.974ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.620    -1.974    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.223    -1.751 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          0.693    -1.058    vga/U12/h_count_reg[4]_0[0]
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.043    -1.015 r  vga/U12/data_buf_reg_0_3_0_5_i_184/O
                         net (fo=4, routed)           0.368    -0.647    vga/U12/data_buf_reg_0_3_0_5_i_184_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I3_O)        0.049    -0.598 f  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=33, routed)          1.380     0.782    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.136     0.918 r  vga/U12/R[2]_i_13/O
                         net (fo=2, routed)           0.447     1.365    vga/U12/p_39_in
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.043     1.408 r  vga/U12/R[2]_i_4/O
                         net (fo=1, routed)           0.623     2.031    vga/U12/dout640_out
    SLICE_X37Y77         LUT6 (Prop_lut6_I2_O)        0.043     2.074 r  vga/U12/R[2]_i_2/O
                         net (fo=3, routed)           0.566     2.639    vga/U12/dout1
    SLICE_X33Y76         LUT5 (Prop_lut5_I4_O)        0.043     2.682 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.629     3.311    vga/U12/B[2]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.578    38.003    
                         clock uncertainty           -0.081    37.921    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)       -0.019    37.902    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.902    
                         arrival time                          -3.311    
  -------------------------------------------------------------------
                         slack                                 34.591    

Slack (MET) :             34.939ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.845ns  (logic 0.588ns (12.136%)  route 4.257ns (87.864%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.974ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.620    -1.974    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.223    -1.751 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          0.693    -1.058    vga/U12/h_count_reg[4]_0[0]
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.043    -1.015 r  vga/U12/data_buf_reg_0_3_0_5_i_184/O
                         net (fo=4, routed)           0.368    -0.647    vga/U12/data_buf_reg_0_3_0_5_i_184_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I3_O)        0.049    -0.598 f  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=33, routed)          1.380     0.782    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.136     0.918 r  vga/U12/R[2]_i_13/O
                         net (fo=2, routed)           0.447     1.365    vga/U12/p_39_in
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.043     1.408 r  vga/U12/R[2]_i_4/O
                         net (fo=1, routed)           0.623     2.031    vga/U12/dout640_out
    SLICE_X37Y77         LUT6 (Prop_lut6_I2_O)        0.043     2.074 r  vga/U12/R[2]_i_2/O
                         net (fo=3, routed)           0.538     2.611    vga/U12/dout1
    SLICE_X33Y76         LUT2 (Prop_lut2_I0_O)        0.051     2.662 r  vga/U12/R[2]_i_1/O
                         net (fo=2, routed)           0.208     2.871    vga/U12/R[2]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[2]_lopt_replica/C
                         clock pessimism             -0.578    38.003    
                         clock uncertainty           -0.081    37.921    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)       -0.112    37.809    vga/U12/R_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.809    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                 34.939    

Slack (MET) :             34.940ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.844ns  (logic 0.588ns (12.140%)  route 4.256ns (87.860%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.974ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.620    -1.974    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.223    -1.751 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          0.693    -1.058    vga/U12/h_count_reg[4]_0[0]
    SLICE_X30Y78         LUT6 (Prop_lut6_I3_O)        0.043    -1.015 r  vga/U12/data_buf_reg_0_3_0_5_i_184/O
                         net (fo=4, routed)           0.368    -0.647    vga/U12/data_buf_reg_0_3_0_5_i_184_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I3_O)        0.049    -0.598 f  vga/U12/data_buf_reg_0_3_0_5_i_115/O
                         net (fo=33, routed)          1.380     0.782    vga/U12/data_buf_reg_0_3_0_5_i_115_n_0
    SLICE_X44Y80         LUT6 (Prop_lut6_I5_O)        0.136     0.918 r  vga/U12/R[2]_i_13/O
                         net (fo=2, routed)           0.447     1.365    vga/U12/p_39_in
    SLICE_X43Y79         LUT6 (Prop_lut6_I0_O)        0.043     1.408 r  vga/U12/R[2]_i_4/O
                         net (fo=1, routed)           0.623     2.031    vga/U12/dout640_out
    SLICE_X37Y77         LUT6 (Prop_lut6_I2_O)        0.043     2.074 r  vga/U12/R[2]_i_2/O
                         net (fo=3, routed)           0.538     2.611    vga/U12/dout1
    SLICE_X33Y76         LUT2 (Prop_lut2_I0_O)        0.051     2.662 r  vga/U12/R[2]_i_1/O
                         net (fo=2, routed)           0.207     2.869    vga/U12/R[2]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[2]/C
                         clock pessimism             -0.578    38.003    
                         clock uncertainty           -0.081    37.921    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)       -0.112    37.809    vga/U12/R_reg[2]
  -------------------------------------------------------------------
                         required time                         37.809    
                         arrival time                          -2.869    
  -------------------------------------------------------------------
                         slack                                 34.940    

Slack (MET) :             35.614ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.623ns (14.932%)  route 3.549ns (85.068%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.980ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614    -1.980    vga/U12/CLK_OUT3
    SLICE_X47Y79         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.204    -1.776 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          0.944    -0.832    vga/U12/PRow[3]
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.137    -0.695 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=96, routed)          0.682    -0.013    vga/U12/v_count_reg[3]_8
    SLICE_X38Y79         LUT4 (Prop_lut4_I2_O)        0.141     0.128 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         1.007     1.135    vga/U12/v_count_reg[6]_0
    SLICE_X33Y76         LUT4 (Prop_lut4_I3_O)        0.141     1.276 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.916     2.192    vga/U12/G[1]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.599    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.094    37.806    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.806    
                         arrival time                          -2.192    
  -------------------------------------------------------------------
                         slack                                 35.614    

Slack (MET) :             35.727ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        4.033ns  (logic 0.623ns (15.446%)  route 3.410ns (84.554%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.980ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614    -1.980    vga/U12/CLK_OUT3
    SLICE_X47Y79         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.204    -1.776 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          0.944    -0.832    vga/U12/PRow[3]
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.137    -0.695 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=96, routed)          0.682    -0.013    vga/U12/v_count_reg[3]_8
    SLICE_X38Y79         LUT4 (Prop_lut4_I2_O)        0.141     0.128 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         1.007     1.135    vga/U12/v_count_reg[6]_0
    SLICE_X33Y76         LUT4 (Prop_lut4_I3_O)        0.141     1.276 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.777     2.053    vga/U12/G[1]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.599    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.120    37.780    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.780    
                         arrival time                          -2.053    
  -------------------------------------------------------------------
                         slack                                 35.727    

Slack (MET) :             35.944ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.918ns  (logic 0.616ns (15.723%)  route 3.302ns (84.277%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.980ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614    -1.980    vga/U12/CLK_OUT3
    SLICE_X47Y79         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.204    -1.776 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          0.944    -0.832    vga/U12/PRow[3]
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.137    -0.695 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=96, routed)          0.682    -0.013    vga/U12/v_count_reg[3]_8
    SLICE_X38Y79         LUT4 (Prop_lut4_I2_O)        0.141     0.128 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         1.007     1.135    vga/U12/v_count_reg[6]_0
    SLICE_X33Y76         LUT4 (Prop_lut4_I3_O)        0.134     1.269 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.669     1.938    vga/U12/B[3]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.599    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)       -0.019    37.881    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.881    
                         arrival time                          -1.938    
  -------------------------------------------------------------------
                         slack                                 35.944    

Slack (MET) :             36.021ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.829ns  (logic 0.616ns (16.089%)  route 3.213ns (83.911%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.980ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614    -1.980    vga/U12/CLK_OUT3
    SLICE_X47Y79         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.204    -1.776 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          0.944    -0.832    vga/U12/PRow[3]
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.137    -0.695 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=96, routed)          0.682    -0.013    vga/U12/v_count_reg[3]_8
    SLICE_X38Y79         LUT4 (Prop_lut4_I2_O)        0.141     0.128 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.800     0.928    vga/U12/v_count_reg[6]_0
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.134     1.062 r  vga/U12/B[0]_i_1/O
                         net (fo=2, routed)           0.787     1.849    vga/U12/B[0]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]_lopt_replica/C
                         clock pessimism             -0.599    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)       -0.031    37.869    vga/U12/B_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.869    
                         arrival time                          -1.849    
  -------------------------------------------------------------------
                         slack                                 36.021    

Slack (MET) :             36.140ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clkout2 rise@40.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        3.718ns  (logic 0.616ns (16.567%)  route 3.102ns (83.433%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.980ns
    Clock Pessimism Removal (CPR):    -0.599ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.614    -1.980    vga/U12/CLK_OUT3
    SLICE_X47Y79         FDRE                                         r  vga/U12/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.204    -1.776 r  vga/U12/v_count_reg[3]/Q
                         net (fo=17, routed)          0.944    -0.832    vga/U12/PRow[3]
    SLICE_X40Y79         LUT5 (Prop_lut5_I0_O)        0.137    -0.695 r  vga/U12/code_wb[31]_i_4/O
                         net (fo=96, routed)          0.682    -0.013    vga/U12/v_count_reg[3]_8
    SLICE_X38Y79         LUT4 (Prop_lut4_I2_O)        0.141     0.128 r  vga/U12/G[3]_i_2/O
                         net (fo=132, routed)         0.800     0.928    vga/U12/v_count_reg[6]_0
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.134     1.062 r  vga/U12/B[0]_i_1/O
                         net (fo=2, routed)           0.676     1.738    vga/U12/B[0]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]/C
                         clock pessimism             -0.599    37.982    
                         clock uncertainty           -0.081    37.900    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)       -0.022    37.878    vga/U12/B_reg[0]
  -------------------------------------------------------------------
                         required time                         37.878    
                         arrival time                          -1.738    
  -------------------------------------------------------------------
                         slack                                 36.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[55]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.091ns (47.183%)  route 0.102ns (52.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.381 r  DISPLAY/P2S_SEG/buff_reg[55]/Q
                         net (fo=1, routed)           0.102    -0.279    DISPLAY/P2S_SEG/buff__0[55]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.441    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.058    -0.383    DISPLAY/P2S_SEG/buff_reg[59]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.562%)  route 0.151ns (62.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.380 r  DISPLAY/P2S_SEG/buff_reg[31]/Q
                         net (fo=1, routed)           0.151    -0.228    DISPLAY/P2S_SEG/buff__0[31]
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.040    -0.461    
    SLICE_X2Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.343    DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.368%)  route 0.154ns (60.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.500ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDSE (Prop_fdse_C_Q)         0.100    -0.372 r  DISPLAY/P2S_SEG/buff_reg[7]/Q
                         net (fo=1, routed)           0.154    -0.218    DISPLAY/P2S_SEG/buff__0[7]
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.958    -0.500    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y80          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.443    
    SLICE_X2Y80          SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.341    DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.128ns (61.913%)  route 0.079ns (38.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y88          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y88          FDRE (Prop_fdre_C_Q)         0.100    -0.368 r  DISPLAY/P2S_LED/buff_reg[1]/Q
                         net (fo=1, routed)           0.079    -0.289    DISPLAY/P2S_LED/buff[1]
    SLICE_X5Y88          LUT5 (Prop_lut5_I0_O)        0.028    -0.261 r  DISPLAY/P2S_LED/buff[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    DISPLAY/P2S_LED/buff[2]_i_1_n_0
    SLICE_X5Y88          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y88          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[2]/C
                         clock pessimism              0.037    -0.457    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.060    -0.397    DISPLAY/P2S_LED/buff_reg[2]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.553%)  route 0.110ns (52.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.495ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.038ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.724    -0.469    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  DISPLAY/P2S_LED/buff_reg[7]/Q
                         net (fo=1, routed)           0.110    -0.258    DISPLAY/P2S_LED/buff[7]
    SLICE_X4Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.963    -0.495    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y87          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[8]/C
                         clock pessimism              0.038    -0.458    
    SLICE_X4Y87          FDRE (Hold_fdre_C_D)         0.047    -0.411    DISPLAY/P2S_LED/buff_reg[8]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_LED/buff_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_LED/buff_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.553%)  route 0.110ns (52.447%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.493ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.725    -0.468    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X5Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.368 r  DISPLAY/P2S_LED/buff_reg[15]/Q
                         net (fo=1, routed)           0.110    -0.257    DISPLAY/P2S_LED/buff[15]
    SLICE_X4Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.965    -0.493    DISPLAY/P2S_LED/CLK_OUT3
    SLICE_X4Y89          FDRE                                         r  DISPLAY/P2S_LED/buff_reg[16]/C
                         clock pessimism              0.037    -0.457    
    SLICE_X4Y89          FDRE (Hold_fdre_C_D)         0.040    -0.417    DISPLAY/P2S_LED/buff_reg[16]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.840%)  route 0.105ns (45.160%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/data_count_reg[0]/Q
                         net (fo=6, routed)           0.105    -0.265    DISPLAY/P2S_SEG/sel0[0]
    SLICE_X5Y83          LUT6 (Prop_lut6_I3_O)        0.028    -0.237 r  DISPLAY/P2S_SEG/data_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.237    DISPLAY/P2S_SEG/data_count[4]_i_1_n_0
    SLICE_X5Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[4]/C
                         clock pessimism              0.039    -0.460    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.060    -0.400    DISPLAY/P2S_SEG/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/U12/rdn_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.128ns (54.280%)  route 0.108ns (45.720%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.677    -0.516    vga/U12/CLK_OUT3
    SLICE_X31Y77         FDRE                                         r  vga/U12/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  vga/U12/h_count_reg[9]/Q
                         net (fo=7, routed)           0.108    -0.308    vga/U12/h_count_reg_n_0_[9]
    SLICE_X31Y76         LUT5 (Prop_lut5_I3_O)        0.028    -0.280 r  vga/U12/rdn_i_1/O
                         net (fo=1, routed)           0.000    -0.280    vga/U12/rdn_i_1_n_0
    SLICE_X31Y76         FDRE                                         r  vga/U12/rdn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.914    -0.544    vga/U12/CLK_OUT3
    SLICE_X31Y76         FDRE                                         r  vga/U12/rdn_reg/C
                         clock pessimism              0.039    -0.506    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.061    -0.445    vga/U12/rdn_reg
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/data_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/data_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.128ns (53.334%)  route 0.112ns (46.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.722    -0.471    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.100    -0.371 r  DISPLAY/P2S_SEG/data_count_reg[5]/Q
                         net (fo=2, routed)           0.112    -0.259    DISPLAY/P2S_SEG/sel0[5]
    SLICE_X5Y83          LUT6 (Prop_lut6_I5_O)        0.028    -0.231 r  DISPLAY/P2S_SEG/data_count[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.231    DISPLAY/P2S_SEG/data_count[5]_i_2_n_0
    SLICE_X5Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X5Y83          FDRE                                         r  DISPLAY/P2S_SEG/data_count_reg[5]/C
                         clock pessimism              0.028    -0.471    
    SLICE_X5Y83          FDRE (Hold_fdre_C_D)         0.060    -0.411    DISPLAY/P2S_SEG/data_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 DISPLAY/P2S_SEG/buff_reg[47]/C
                            (rising edge-triggered cell FDSE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
                            (rising edge-triggered cell SRL16E clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.091ns (33.406%)  route 0.181ns (66.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.498ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.058ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.721    -0.472    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X4Y82          FDSE                                         r  DISPLAY/P2S_SEG/buff_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y82          FDSE (Prop_fdse_C_Q)         0.091    -0.381 r  DISPLAY/P2S_SEG/buff_reg[47]/Q
                         net (fo=1, routed)           0.181    -0.199    DISPLAY/P2S_SEG/buff__0[47]
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.960    -0.498    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y82          SRL16E                                       r  DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
                         clock pessimism              0.058    -0.441    
    SLICE_X2Y82          SRL16E (Hold_srl16e_CLK_D)
                                                      0.061    -0.380    DISPLAY/P2S_SEG/buff_reg[51]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y2    CLK_GEN/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.071         40.000      38.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y87      DISPLAY/P2S_LED/buff_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X4Y87      DISPLAY/P2S_LED/buff_reg[9]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X3Y88      DISPLAY/P2S_LED/data_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[12]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y82      DISPLAY/P2S_SEG/buff_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[20]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Min Period        n/a     FDSE/C              n/a            0.750         40.000      39.250     SLICE_X3Y82      DISPLAY/P2S_SEG/buff_reg[23]/C
Min Period        n/a     FDRE/C              n/a            0.750         40.000      39.250     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[28]_DISPLAY_P2S_SEG_buff_reg_r_3/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[11]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[19]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[27]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y80      DISPLAY/P2S_SEG/buff_reg[35]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.642         20.000      19.358     SLICE_X2Y82      DISPLAY/P2S_SEG/buff_reg[43]_srl4___DISPLAY_P2S_SEG_buff_reg_r_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       39.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             39.175ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[29][3]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.587ns  (logic 0.395ns (3.731%)  route 10.192ns (96.269%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.673ns = ( 50.673 - 50.000 ) 
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.563     0.223    core/reg_EXE_MEM/debug_clk
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.223     0.446 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.609     1.055    core/data_ram/Q[9]
    SLICE_X77Y63         LUT4 (Prop_lut4_I2_O)        0.043     1.098 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.334     1.432    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X74Y63         LUT5 (Prop_lut5_I4_O)        0.043     1.475 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.342     1.817    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X74Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.860 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.183     3.043    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.086 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.724    10.810    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X67Y49         FDRE                                         r  core/data_ram/data_reg[29][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.599    50.673    core/data_ram/debug_clk
    SLICE_X67Y49         FDRE                                         r  core/data_ram/data_reg[29][3]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.276    
                         clock uncertainty           -0.095    50.181    
    SLICE_X67Y49         FDRE (Setup_fdre_C_CE)      -0.197    49.984    core/data_ram/data_reg[29][3]
  -------------------------------------------------------------------
                         required time                         49.984    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                 39.175    

Slack (MET) :             39.175ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[33][5]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.587ns  (logic 0.395ns (3.731%)  route 10.192ns (96.269%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.673ns = ( 50.673 - 50.000 ) 
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.563     0.223    core/reg_EXE_MEM/debug_clk
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.223     0.446 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.609     1.055    core/data_ram/Q[9]
    SLICE_X77Y63         LUT4 (Prop_lut4_I2_O)        0.043     1.098 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.334     1.432    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X74Y63         LUT5 (Prop_lut5_I4_O)        0.043     1.475 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.342     1.817    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X74Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.860 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.183     3.043    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.086 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.724    10.810    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X67Y49         FDRE                                         r  core/data_ram/data_reg[33][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.599    50.673    core/data_ram/debug_clk
    SLICE_X67Y49         FDRE                                         r  core/data_ram/data_reg[33][5]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.276    
                         clock uncertainty           -0.095    50.181    
    SLICE_X67Y49         FDRE (Setup_fdre_C_CE)      -0.197    49.984    core/data_ram/data_reg[33][5]
  -------------------------------------------------------------------
                         required time                         49.984    
                         arrival time                         -10.810    
  -------------------------------------------------------------------
                         slack                                 39.175    

Slack (MET) :             39.282ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[103][1]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 0.395ns (3.769%)  route 10.085ns (96.231%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.673ns = ( 50.673 - 50.000 ) 
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.563     0.223    core/reg_EXE_MEM/debug_clk
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.223     0.446 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.609     1.055    core/data_ram/Q[9]
    SLICE_X77Y63         LUT4 (Prop_lut4_I2_O)        0.043     1.098 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.334     1.432    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X74Y63         LUT5 (Prop_lut5_I4_O)        0.043     1.475 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.342     1.817    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X74Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.860 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.183     3.043    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.086 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.617    10.703    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X67Y46         FDRE                                         r  core/data_ram/data_reg[103][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.599    50.673    core/data_ram/debug_clk
    SLICE_X67Y46         FDRE                                         r  core/data_ram/data_reg[103][1]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.276    
                         clock uncertainty           -0.095    50.181    
    SLICE_X67Y46         FDRE (Setup_fdre_C_CE)      -0.197    49.984    core/data_ram/data_reg[103][1]
  -------------------------------------------------------------------
                         required time                         49.984    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                 39.282    

Slack (MET) :             39.282ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[4][0]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 0.395ns (3.769%)  route 10.085ns (96.231%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.673ns = ( 50.673 - 50.000 ) 
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.563     0.223    core/reg_EXE_MEM/debug_clk
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.223     0.446 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.609     1.055    core/data_ram/Q[9]
    SLICE_X77Y63         LUT4 (Prop_lut4_I2_O)        0.043     1.098 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.334     1.432    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X74Y63         LUT5 (Prop_lut5_I4_O)        0.043     1.475 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.342     1.817    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X74Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.860 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.183     3.043    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.086 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.617    10.703    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X67Y46         FDRE                                         r  core/data_ram/data_reg[4][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.599    50.673    core/data_ram/debug_clk
    SLICE_X67Y46         FDRE                                         r  core/data_ram/data_reg[4][0]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.276    
                         clock uncertainty           -0.095    50.181    
    SLICE_X67Y46         FDRE (Setup_fdre_C_CE)      -0.197    49.984    core/data_ram/data_reg[4][0]
  -------------------------------------------------------------------
                         required time                         49.984    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                 39.282    

Slack (MET) :             39.282ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[60][6]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 0.395ns (3.769%)  route 10.085ns (96.231%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.673ns = ( 50.673 - 50.000 ) 
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.563     0.223    core/reg_EXE_MEM/debug_clk
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.223     0.446 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.609     1.055    core/data_ram/Q[9]
    SLICE_X77Y63         LUT4 (Prop_lut4_I2_O)        0.043     1.098 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.334     1.432    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X74Y63         LUT5 (Prop_lut5_I4_O)        0.043     1.475 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.342     1.817    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X74Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.860 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.183     3.043    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.086 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.617    10.703    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X67Y46         FDRE                                         r  core/data_ram/data_reg[60][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.599    50.673    core/data_ram/debug_clk
    SLICE_X67Y46         FDRE                                         r  core/data_ram/data_reg[60][6]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.276    
                         clock uncertainty           -0.095    50.181    
    SLICE_X67Y46         FDRE (Setup_fdre_C_CE)      -0.197    49.984    core/data_ram/data_reg[60][6]
  -------------------------------------------------------------------
                         required time                         49.984    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                 39.282    

Slack (MET) :             39.282ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[62][6]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.480ns  (logic 0.395ns (3.769%)  route 10.085ns (96.231%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.673ns = ( 50.673 - 50.000 ) 
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.563     0.223    core/reg_EXE_MEM/debug_clk
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.223     0.446 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.609     1.055    core/data_ram/Q[9]
    SLICE_X77Y63         LUT4 (Prop_lut4_I2_O)        0.043     1.098 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.334     1.432    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X74Y63         LUT5 (Prop_lut5_I4_O)        0.043     1.475 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.342     1.817    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X74Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.860 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.183     3.043    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.086 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.617    10.703    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X67Y46         FDRE                                         r  core/data_ram/data_reg[62][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.599    50.673    core/data_ram/debug_clk
    SLICE_X67Y46         FDRE                                         r  core/data_ram/data_reg[62][6]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.276    
                         clock uncertainty           -0.095    50.181    
    SLICE_X67Y46         FDRE (Setup_fdre_C_CE)      -0.197    49.984    core/data_ram/data_reg[62][6]
  -------------------------------------------------------------------
                         required time                         49.984    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                 39.282    

Slack (MET) :             39.292ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[10][0]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.372ns  (logic 0.395ns (3.808%)  route 9.977ns (96.192%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.503ns = ( 50.503 - 50.000 ) 
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.563     0.223    core/reg_EXE_MEM/debug_clk
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.223     0.446 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.609     1.055    core/data_ram/Q[9]
    SLICE_X77Y63         LUT4 (Prop_lut4_I2_O)        0.043     1.098 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.334     1.432    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X74Y63         LUT5 (Prop_lut5_I4_O)        0.043     1.475 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.342     1.817    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X74Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.860 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.183     3.043    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.086 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.509    10.595    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  core/data_ram/data_reg[10][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.429    50.503    core/data_ram/debug_clk
    SLICE_X72Y50         FDRE                                         r  core/data_ram/data_reg[10][0]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.179    
                         clock uncertainty           -0.095    50.084    
    SLICE_X72Y50         FDRE (Setup_fdre_C_CE)      -0.197    49.887    core/data_ram/data_reg[10][0]
  -------------------------------------------------------------------
                         required time                         49.887    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                 39.292    

Slack (MET) :             39.292ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[34][3]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.372ns  (logic 0.395ns (3.808%)  route 9.977ns (96.192%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.503ns = ( 50.503 - 50.000 ) 
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.563     0.223    core/reg_EXE_MEM/debug_clk
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.223     0.446 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.609     1.055    core/data_ram/Q[9]
    SLICE_X77Y63         LUT4 (Prop_lut4_I2_O)        0.043     1.098 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.334     1.432    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X74Y63         LUT5 (Prop_lut5_I4_O)        0.043     1.475 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.342     1.817    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X74Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.860 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.183     3.043    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.086 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.509    10.595    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  core/data_ram/data_reg[34][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.429    50.503    core/data_ram/debug_clk
    SLICE_X72Y50         FDRE                                         r  core/data_ram/data_reg[34][3]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.179    
                         clock uncertainty           -0.095    50.084    
    SLICE_X72Y50         FDRE (Setup_fdre_C_CE)      -0.197    49.887    core/data_ram/data_reg[34][3]
  -------------------------------------------------------------------
                         required time                         49.887    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                 39.292    

Slack (MET) :             39.292ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[46][3]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.372ns  (logic 0.395ns (3.808%)  route 9.977ns (96.192%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.503ns = ( 50.503 - 50.000 ) 
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.324ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.563     0.223    core/reg_EXE_MEM/debug_clk
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.223     0.446 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.609     1.055    core/data_ram/Q[9]
    SLICE_X77Y63         LUT4 (Prop_lut4_I2_O)        0.043     1.098 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.334     1.432    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X74Y63         LUT5 (Prop_lut5_I4_O)        0.043     1.475 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.342     1.817    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X74Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.860 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.183     3.043    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.086 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.509    10.595    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X72Y50         FDRE                                         r  core/data_ram/data_reg[46][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.429    50.503    core/data_ram/debug_clk
    SLICE_X72Y50         FDRE                                         r  core/data_ram/data_reg[46][3]/C  (IS_INVERTED)
                         clock pessimism             -0.324    50.179    
                         clock uncertainty           -0.095    50.084    
    SLICE_X72Y50         FDRE (Setup_fdre_C_CE)      -0.197    49.887    core/data_ram/data_reg[46][3]
  -------------------------------------------------------------------
                         required time                         49.887    
                         arrival time                         -10.595    
  -------------------------------------------------------------------
                         slack                                 39.292    

Slack (MET) :             39.307ns  (required time - arrival time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/data_ram/data_reg[10][3]/CE
                            (falling edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        10.476ns  (logic 0.395ns (3.770%)  route 10.081ns (96.230%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.673ns = ( 50.673 - 50.000 ) 
    Source Clock Delay      (SCD):    0.223ns
    Clock Pessimism Removal (CPR):    -0.397ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.563     0.223    core/reg_EXE_MEM/debug_clk
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y55         FDRE (Prop_fdre_C_Q)         0.223     0.446 f  core/reg_EXE_MEM/ALUO_MEM_reg[9]/Q
                         net (fo=5, routed)           0.609     1.055    core/data_ram/Q[9]
    SLICE_X77Y63         LUT4 (Prop_lut4_I2_O)        0.043     1.098 f  core/data_ram/MDR_WB[7]_i_4/O
                         net (fo=1, routed)           0.334     1.432    core/data_ram/MDR_WB[7]_i_4_n_0
    SLICE_X74Y63         LUT5 (Prop_lut5_I4_O)        0.043     1.475 f  core/data_ram/MDR_WB[7]_i_2/O
                         net (fo=2, routed)           0.342     1.817    core/data_ram/ALUO_MEM_reg[29]
    SLICE_X74Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.860 r  core/data_ram/data[126][7]_i_4/O
                         net (fo=36, routed)          1.183     3.043    core/data_ram/ALUO_MEM_reg[19]
    SLICE_X95Y46         LUT2 (Prop_lut2_I1_O)        0.043     3.086 r  core/data_ram/data[126][7]_i_1/O
                         net (fo=1024, routed)        7.614    10.700    core/data_ram/data[126][7]_i_1_n_0
    SLICE_X66Y49         FDRE                                         r  core/data_ram/data_reg[10][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.599    50.673    core/data_ram/debug_clk
    SLICE_X66Y49         FDRE                                         r  core/data_ram/data_reg[10][3]/C  (IS_INVERTED)
                         clock pessimism             -0.397    50.276    
                         clock uncertainty           -0.095    50.181    
    SLICE_X66Y49         FDRE (Setup_fdre_C_CE)      -0.175    50.006    core/data_ram/data_reg[10][3]
  -------------------------------------------------------------------
                         required time                         50.006    
                         arrival time                         -10.700    
  -------------------------------------------------------------------
                         slack                                 39.307    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (30.950%)  route 0.223ns (69.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.743ns
    Source Clock Delay      (SCD):    0.482ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.649     0.482    core/reg_ID_EX/debug_clk
    SLICE_X84Y53         FDRE                                         r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y53         FDRE (Prop_fdre_C_Q)         0.100     0.582 r  core/reg_ID_EX/u_b_h_w_EX_reg[2]/Q
                         net (fo=1, routed)           0.223     0.805    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]_1[2]
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.883     0.743    core/reg_EXE_MEM/debug_clk
    SLICE_X76Y55         FDRE                                         r  core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]/C
                         clock pessimism             -0.075     0.668    
    SLICE_X76Y55         FDRE (Hold_fdre_C_D)         0.040     0.708    core/reg_EXE_MEM/u_b_h_w_MEM_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.708    
                         arrival time                           0.805    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.118ns (28.446%)  route 0.297ns (71.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.489ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.656     0.489    core/reg_EXE_MEM/debug_clk
    SLICE_X102Y53        FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y53        FDCE (Prop_fdce_C_Q)         0.118     0.607 r  core/reg_EXE_MEM/IR_MEM_reg[6]/Q
                         net (fo=2, routed)           0.297     0.904    core/reg_MEM_WB/inst_MEM[5]
    SLICE_X95Y44         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.964     0.824    core/reg_MEM_WB/debug_clk
    SLICE_X95Y44         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[6]/C
                         clock pessimism             -0.075     0.749    
    SLICE_X95Y44         FDCE (Hold_fdce_C_D)         0.043     0.792    core/reg_MEM_WB/IR_WB_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.792    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.091ns (27.978%)  route 0.234ns (72.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.745ns
    Source Clock Delay      (SCD):    0.475ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.642     0.475    core/reg_ID_EX/debug_clk
    SLICE_X79Y53         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y53         FDCE (Prop_fdce_C_Q)         0.091     0.566 r  core/reg_ID_EX/IR_EX_reg[18]/Q
                         net (fo=2, routed)           0.234     0.800    core/reg_EXE_MEM/inst_EXE[12]
    SLICE_X80Y57         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.885     0.745    core/reg_EXE_MEM/debug_clk
    SLICE_X80Y57         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[18]/C
                         clock pessimism             -0.075     0.670    
    SLICE_X80Y57         FDCE (Hold_fdce_C_D)         0.004     0.674    core/reg_EXE_MEM/IR_MEM_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_EXE_MEM/IR_MEM_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.118ns (27.016%)  route 0.319ns (72.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.488ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.655     0.488    core/reg_ID_EX/debug_clk
    SLICE_X98Y53         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y53         FDCE (Prop_fdce_C_Q)         0.118     0.606 r  core/reg_ID_EX/IR_EX_reg[13]/Q
                         net (fo=2, routed)           0.319     0.925    core/reg_EXE_MEM/inst_EXE[7]
    SLICE_X95Y44         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.964     0.824    core/reg_EXE_MEM/debug_clk
    SLICE_X95Y44         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[13]/C
                         clock pessimism             -0.075     0.749    
    SLICE_X95Y44         FDCE (Hold_fdce_C_D)         0.041     0.790    core/reg_EXE_MEM/IR_MEM_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.790    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.118ns (65.381%)  route 0.062ns (34.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.734ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    0.265ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.636     0.469    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y67         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDCE (Prop_fdce_C_Q)         0.118     0.587 r  core/reg_EXE_MEM/PCurrent_MEM_reg[19]/Q
                         net (fo=2, routed)           0.062     0.649    core/reg_MEM_WB/PC_MEM[19]
    SLICE_X78Y67         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.874     0.734    core/reg_MEM_WB/debug_clk
    SLICE_X78Y67         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[19]/C
                         clock pessimism             -0.265     0.469    
    SLICE_X78Y67         FDCE (Hold_fdce_C_D)         0.045     0.514    core/reg_MEM_WB/PCurrent_WB_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.514    
                         arrival time                           0.649    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.118ns (64.689%)  route 0.064ns (35.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.641     0.474    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y69         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDCE (Prop_fdce_C_Q)         0.118     0.592 r  core/reg_EXE_MEM/IR_MEM_reg[15]/Q
                         net (fo=2, routed)           0.064     0.656    core/reg_MEM_WB/inst_MEM[9]
    SLICE_X86Y69         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.878     0.738    core/reg_MEM_WB/debug_clk
    SLICE_X86Y69         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[15]/C
                         clock pessimism             -0.264     0.474    
    SLICE_X86Y69         FDCE (Hold_fdce_C_D)         0.042     0.516    core/reg_MEM_WB/IR_WB_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.690%)  route 0.110ns (52.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.540ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.707     0.540    core/reg_EXE_MEM/debug_clk
    SLICE_X97Y45         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y45         FDCE (Prop_fdce_C_Q)         0.100     0.640 r  core/reg_EXE_MEM/PCurrent_MEM_reg[14]/Q
                         net (fo=2, routed)           0.110     0.749    core/reg_MEM_WB/PC_MEM[14]
    SLICE_X95Y45         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.964     0.824    core/reg_MEM_WB/debug_clk
    SLICE_X95Y45         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[14]/C
                         clock pessimism             -0.255     0.569    
    SLICE_X95Y45         FDCE (Hold_fdce_C_D)         0.038     0.607    core/reg_MEM_WB/PCurrent_WB_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.607    
                         arrival time                           0.749    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.118ns (64.689%)  route 0.064ns (35.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.641     0.474    core/reg_EXE_MEM/debug_clk
    SLICE_X86Y69         FDCE                                         r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y69         FDCE (Prop_fdce_C_Q)         0.118     0.592 r  core/reg_EXE_MEM/PCurrent_MEM_reg[15]/Q
                         net (fo=2, routed)           0.064     0.656    core/reg_MEM_WB/PC_MEM[15]
    SLICE_X86Y69         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.878     0.738    core/reg_MEM_WB/debug_clk
    SLICE_X86Y69         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[15]/C
                         clock pessimism             -0.264     0.474    
    SLICE_X86Y69         FDCE (Hold_fdce_C_D)         0.038     0.512    core/reg_MEM_WB/PCurrent_WB_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.512    
                         arrival time                           0.656    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/ALUO_MEM_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/ALUO_WB_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.118ns (31.587%)  route 0.256ns (68.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.641     0.474    core/reg_EXE_MEM/debug_clk
    SLICE_X74Y60         FDRE                                         r  core/reg_EXE_MEM/ALUO_MEM_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y60         FDRE (Prop_fdre_C_Q)         0.118     0.592 r  core/reg_EXE_MEM/ALUO_MEM_reg[26]/Q
                         net (fo=6, routed)           0.256     0.847    core/reg_MEM_WB/ALUO_WB_reg[31]_0[26]
    SLICE_X80Y67         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.878     0.738    core/reg_MEM_WB/debug_clk
    SLICE_X80Y67         FDRE                                         r  core/reg_MEM_WB/ALUO_WB_reg[26]/C
                         clock pessimism             -0.075     0.663    
    SLICE_X80Y67         FDRE (Hold_fdre_C_D)         0.038     0.701    core/reg_MEM_WB/ALUO_WB_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_ID_EX/PCurrent_EX_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.100ns (21.807%)  route 0.359ns (78.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.474ns
    Clock Pessimism Removal (CPR):    0.075ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.641     0.474    core/reg_IF_ID/debug_clk
    SLICE_X79Y57         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y57         FDCE (Prop_fdce_C_Q)         0.100     0.574 r  core/reg_IF_ID/PCurrent_ID_reg[30]/Q
                         net (fo=3, routed)           0.359     0.932    core/reg_ID_EX/PCurrent_EX_reg[31]_0[30]
    SLICE_X84Y40         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.959     0.819    core/reg_ID_EX/debug_clk
    SLICE_X84Y40         FDCE                                         r  core/reg_ID_EX/PCurrent_EX_reg[30]/C
                         clock pessimism             -0.075     0.744    
    SLICE_X84Y40         FDCE (Hold_fdce_C_D)         0.041     0.785    core/reg_ID_EX/PCurrent_EX_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { CLK_GEN/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y0    data_reg[126][7]_i_3/I
Min Period        n/a     BUFG/I              n/a            1.408         100.000     98.591     BUFGCTRL_X0Y3    CLK_GEN/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.071         100.000     98.929     MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X6Y41      rst_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X6Y41      rst_count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X7Y41      rst_count_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X7Y41      rst_count_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         100.000     99.250     SLICE_X7Y41      rst_count_reg[9]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X87Y54     core/REG_PC/Q_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.750         100.000     99.250     SLICE_X87Y54     core/REG_PC/Q_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  CLK_GEN/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X6Y41      rst_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X6Y41      rst_count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X6Y41      rst_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X6Y41      rst_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X7Y41      rst_count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X7Y41      rst_count_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X7Y41      rst_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X7Y41      rst_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X7Y41      rst_count_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         50.000      49.600     SLICE_X7Y41      rst_count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X5Y41      rst_all_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X5Y41      rst_all_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y37      rst_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y37      rst_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X7Y41      rst_count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X7Y41      rst_count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y41      rst_count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y41      rst_count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y41      rst_count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         50.000      49.650     SLICE_X6Y41      rst_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout0

Setup :          321  Failing Endpoints,  Worst Slack       -3.535ns,  Total Violation     -588.105ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.535ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_exe_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.992ns  (logic 0.352ns (4.405%)  route 7.640ns (95.595%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 3.538 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.616    -1.978    vga/U12/CLK_OUT3
    SLICE_X33Y75         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.223    -1.755 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         6.342     4.587    core/U1_3/Q[1]
    SLICE_X92Y50         LUT6 (Prop_lut6_I2_O)        0.043     4.630 r  core/U1_3/data_buf_reg_0_3_0_5_i_56/O
                         net (fo=1, routed)           0.672     5.302    core/U1_3/data_buf_reg_0_3_0_5_i_56_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.345 r  core/U1_3/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=2, routed)           0.322     5.667    core/DatatoReg_WB_reg
    SLICE_X95Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.710 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.303     6.013    vga/Debug_data[0]
    SLICE_X93Y51         FDRE                                         r  vga/code_exe_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.444     3.538    vga/CLK_OUT1
    SLICE_X93Y51         FDRE                                         r  vga/code_exe_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.707    
                         clock uncertainty           -0.201     2.505    
    SLICE_X93Y51         FDRE (Setup_fdre_C_D)       -0.027     2.478    vga/code_exe_reg[0]
  -------------------------------------------------------------------
                         required time                          2.478    
                         arrival time                          -6.013    
  -------------------------------------------------------------------
                         slack                                 -3.535    

Slack (VIOLATED) :        -3.514ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 0.352ns (4.421%)  route 7.610ns (95.579%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.616    -1.978    vga/U12/CLK_OUT3
    SLICE_X33Y75         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.223    -1.755 f  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         5.554     3.799    core/reg_EXE_MEM/Q[1]
    SLICE_X95Y44         LUT4 (Prop_lut4_I3_O)        0.043     3.842 r  core/reg_EXE_MEM/data_buf_reg_0_3_12_17_i_33/O
                         net (fo=1, routed)           1.005     4.847    core/U1_3/code_mem_reg[13]_0
    SLICE_X88Y59         LUT6 (Prop_lut6_I0_O)        0.043     4.890 r  core/U1_3/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=2, routed)           0.441     5.331    core/PCurrent_MEM_reg[13]
    SLICE_X92Y60         LUT6 (Prop_lut6_I0_O)        0.043     5.374 r  core/code_wb[13]_i_1/O
                         net (fo=5, routed)           0.609     5.983    vga/Debug_data[13]
    SLICE_X80Y60         FDRE                                         r  vga/code_id_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.435     3.529    vga/CLK_OUT1
    SLICE_X80Y60         FDRE                                         r  vga/code_id_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.698    
                         clock uncertainty           -0.201     2.496    
    SLICE_X80Y60         FDRE (Setup_fdre_C_D)       -0.027     2.469    vga/code_id_reg[13]
  -------------------------------------------------------------------
                         required time                          2.469    
                         arrival time                          -5.983    
  -------------------------------------------------------------------
                         slack                                 -3.514    

Slack (VIOLATED) :        -3.463ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.915ns  (logic 0.352ns (4.447%)  route 7.563ns (95.553%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 3.533 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.616    -1.978    vga/U12/CLK_OUT3
    SLICE_X33Y75         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.223    -1.755 f  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         5.554     3.799    core/reg_EXE_MEM/Q[1]
    SLICE_X95Y44         LUT4 (Prop_lut4_I3_O)        0.043     3.842 r  core/reg_EXE_MEM/data_buf_reg_0_3_12_17_i_33/O
                         net (fo=1, routed)           1.005     4.847    core/U1_3/code_mem_reg[13]_0
    SLICE_X88Y59         LUT6 (Prop_lut6_I0_O)        0.043     4.890 r  core/U1_3/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=2, routed)           0.441     5.331    core/PCurrent_MEM_reg[13]
    SLICE_X92Y60         LUT6 (Prop_lut6_I0_O)        0.043     5.374 r  core/code_wb[13]_i_1/O
                         net (fo=5, routed)           0.562     5.936    vga/Debug_data[13]
    SLICE_X87Y56         FDRE                                         r  vga/code_wb_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.439     3.533    vga/CLK_OUT1
    SLICE_X87Y56         FDRE                                         r  vga/code_wb_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.702    
                         clock uncertainty           -0.201     2.500    
    SLICE_X87Y56         FDRE (Setup_fdre_C_D)       -0.027     2.473    vga/code_wb_reg[13]
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                 -3.463    

Slack (VIOLATED) :        -3.440ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 0.352ns (4.357%)  route 7.728ns (95.644%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 3.709 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.616    -1.978    vga/U12/CLK_OUT3
    SLICE_X33Y75         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.223    -1.755 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         6.342     4.587    core/U1_3/Q[1]
    SLICE_X92Y50         LUT6 (Prop_lut6_I2_O)        0.043     4.630 r  core/U1_3/data_buf_reg_0_3_0_5_i_56/O
                         net (fo=1, routed)           0.672     5.302    core/U1_3/data_buf_reg_0_3_0_5_i_56_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.345 r  core/U1_3/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=2, routed)           0.322     5.667    core/DatatoReg_WB_reg
    SLICE_X95Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.710 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.392     6.102    vga/Debug_data[0]
    SLICE_X96Y48         FDRE                                         r  vga/code_mem_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.615     3.709    vga/CLK_OUT1
    SLICE_X96Y48         FDRE                                         r  vga/code_mem_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.878    
                         clock uncertainty           -0.201     2.676    
    SLICE_X96Y48         FDRE (Setup_fdre_C_D)       -0.015     2.661    vga/code_mem_reg[0]
  -------------------------------------------------------------------
                         required time                          2.661    
                         arrival time                          -6.102    
  -------------------------------------------------------------------
                         slack                                 -3.440    

Slack (VIOLATED) :        -3.395ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.851ns  (logic 0.352ns (4.483%)  route 7.499ns (95.517%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.616    -1.978    vga/U12/CLK_OUT3
    SLICE_X33Y75         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.223    -1.755 f  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         5.554     3.799    core/reg_EXE_MEM/Q[1]
    SLICE_X95Y44         LUT4 (Prop_lut4_I3_O)        0.043     3.842 r  core/reg_EXE_MEM/data_buf_reg_0_3_12_17_i_33/O
                         net (fo=1, routed)           1.005     4.847    core/U1_3/code_mem_reg[13]_0
    SLICE_X88Y59         LUT6 (Prop_lut6_I0_O)        0.043     4.890 r  core/U1_3/data_buf_reg_0_3_12_17_i_9/O
                         net (fo=2, routed)           0.441     5.331    core/PCurrent_MEM_reg[13]
    SLICE_X92Y60         LUT6 (Prop_lut6_I0_O)        0.043     5.374 r  core/code_wb[13]_i_1/O
                         net (fo=5, routed)           0.499     5.873    vga/Debug_data[13]
    SLICE_X81Y60         FDRE                                         r  vga/code_mem_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.435     3.529    vga/CLK_OUT1
    SLICE_X81Y60         FDRE                                         r  vga/code_mem_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.698    
                         clock uncertainty           -0.201     2.496    
    SLICE_X81Y60         FDRE (Setup_fdre_C_D)       -0.018     2.478    vga/code_mem_reg[13]
  -------------------------------------------------------------------
                         required time                          2.478    
                         arrival time                          -5.873    
  -------------------------------------------------------------------
                         slack                                 -3.395    

Slack (VIOLATED) :        -3.393ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_mem_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.877ns  (logic 0.352ns (4.469%)  route 7.525ns (95.531%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 3.538 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.616    -1.978    vga/U12/CLK_OUT3
    SLICE_X33Y75         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.223    -1.755 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         6.231     4.476    core/U1_3/Q[1]
    SLICE_X93Y49         LUT6 (Prop_lut6_I2_O)        0.043     4.519 r  core/U1_3/data_buf_reg_0_3_0_5_i_49/O
                         net (fo=1, routed)           0.557     5.076    core/U1_3/data_buf_reg_0_3_0_5_i_49_n_0
    SLICE_X94Y48         LUT6 (Prop_lut6_I3_O)        0.043     5.119 r  core/U1_3/data_buf_reg_0_3_0_5_i_15/O
                         net (fo=2, routed)           0.197     5.315    core/PCurrent_MEM_reg[1]
    SLICE_X94Y47         LUT6 (Prop_lut6_I0_O)        0.043     5.358 r  core/code_wb[1]_i_1/O
                         net (fo=5, routed)           0.541     5.899    vga/Debug_data[1]
    SLICE_X94Y50         FDRE                                         r  vga/code_mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.444     3.538    vga/CLK_OUT1
    SLICE_X94Y50         FDRE                                         r  vga/code_mem_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.707    
                         clock uncertainty           -0.201     2.505    
    SLICE_X94Y50         FDRE (Setup_fdre_C_D)        0.001     2.506    vga/code_mem_reg[1]
  -------------------------------------------------------------------
                         required time                          2.506    
                         arrival time                          -5.899    
  -------------------------------------------------------------------
                         slack                                 -3.393    

Slack (VIOLATED) :        -3.366ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.993ns  (logic 0.352ns (4.404%)  route 7.641ns (95.596%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 3.709 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.616    -1.978    vga/U12/CLK_OUT3
    SLICE_X33Y75         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.223    -1.755 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         6.342     4.587    core/U1_3/Q[1]
    SLICE_X92Y50         LUT6 (Prop_lut6_I2_O)        0.043     4.630 r  core/U1_3/data_buf_reg_0_3_0_5_i_56/O
                         net (fo=1, routed)           0.672     5.302    core/U1_3/data_buf_reg_0_3_0_5_i_56_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.345 r  core/U1_3/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=2, routed)           0.322     5.667    core/DatatoReg_WB_reg
    SLICE_X95Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.710 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.305     6.015    vga/Debug_data[0]
    SLICE_X97Y49         FDRE                                         r  vga/code_wb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.615     3.709    vga/CLK_OUT1
    SLICE_X97Y49         FDRE                                         r  vga/code_wb_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.878    
                         clock uncertainty           -0.201     2.676    
    SLICE_X97Y49         FDRE (Setup_fdre_C_D)       -0.027     2.649    vga/code_wb_reg[0]
  -------------------------------------------------------------------
                         required time                          2.649    
                         arrival time                          -6.015    
  -------------------------------------------------------------------
                         slack                                 -3.366    

Slack (VIOLATED) :        -3.346ns  (required time - arrival time)
  Source:                 vga/U12/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_id_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        8.001ns  (logic 0.352ns (4.400%)  route 7.649ns (95.600%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 3.708 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.978ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.616    -1.978    vga/U12/CLK_OUT3
    SLICE_X33Y75         FDRE                                         r  vga/U12/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y75         FDRE (Prop_fdre_C_Q)         0.223    -1.755 r  vga/U12/h_count_reg[4]/Q
                         net (fo=580, routed)         6.342     4.587    core/U1_3/Q[1]
    SLICE_X92Y50         LUT6 (Prop_lut6_I2_O)        0.043     4.630 r  core/U1_3/data_buf_reg_0_3_0_5_i_56/O
                         net (fo=1, routed)           0.672     5.302    core/U1_3/data_buf_reg_0_3_0_5_i_56_n_0
    SLICE_X93Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.345 r  core/U1_3/data_buf_reg_0_3_0_5_i_17/O
                         net (fo=2, routed)           0.322     5.667    core/DatatoReg_WB_reg
    SLICE_X95Y49         LUT6 (Prop_lut6_I1_O)        0.043     5.710 r  core/code_wb[0]_i_1/O
                         net (fo=5, routed)           0.312     6.022    vga/Debug_data[0]
    SLICE_X94Y48         FDRE                                         r  vga/code_id_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.614     3.708    vga/CLK_OUT1
    SLICE_X94Y48         FDRE                                         r  vga/code_id_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.877    
                         clock uncertainty           -0.201     2.675    
    SLICE_X94Y48         FDRE (Setup_fdre_C_D)        0.001     2.676    vga/code_id_reg[0]
  -------------------------------------------------------------------
                         required time                          2.676    
                         arrival time                          -6.022    
  -------------------------------------------------------------------
                         slack                                 -3.346    

Slack (VIOLATED) :        -3.316ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.782ns  (logic 0.451ns (5.795%)  route 7.331ns (94.205%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 3.538 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.976ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.618    -1.976    vga/U12/CLK_OUT3
    SLICE_X39Y79         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.223    -1.753 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.916    -0.837    vga/U12/PRow[4]
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.043    -0.794 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.597    -0.197    vga/U12/p_0_in[1]
    SLICE_X40Y80         LUT3 (Prop_lut3_I1_O)        0.049    -0.148 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=171, routed)         5.391     5.243    core/code_mem_reg[0]_0
    SLICE_X91Y53         LUT6 (Prop_lut6_I3_O)        0.136     5.379 r  core/code_wb[9]_i_1/O
                         net (fo=5, routed)           0.427     5.806    vga/Debug_data[9]
    SLICE_X93Y50         FDRE                                         r  vga/code_wb_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.444     3.538    vga/CLK_OUT1
    SLICE_X93Y50         FDRE                                         r  vga/code_wb_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.707    
                         clock uncertainty           -0.201     2.505    
    SLICE_X93Y50         FDRE (Setup_fdre_C_D)       -0.015     2.490    vga/code_wb_reg[9]
  -------------------------------------------------------------------
                         required time                          2.490    
                         arrival time                          -5.806    
  -------------------------------------------------------------------
                         slack                                 -3.316    

Slack (VIOLATED) :        -3.306ns  (required time - arrival time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/code_wb_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 0.451ns (5.689%)  route 7.476ns (94.311%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.162ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 3.693 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.976ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.618    -1.976    vga/U12/CLK_OUT3
    SLICE_X39Y79         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.223    -1.753 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.916    -0.837    vga/U12/PRow[4]
    SLICE_X47Y79         LUT6 (Prop_lut6_I0_O)        0.043    -0.794 r  vga/U12/G[3]_i_5/O
                         net (fo=13, routed)          0.597    -0.197    vga/U12/p_0_in[1]
    SLICE_X40Y80         LUT3 (Prop_lut3_I1_O)        0.049    -0.148 r  vga/U12/data_buf_reg_0_3_0_5_i_14/O
                         net (fo=171, routed)         5.411     5.263    core/code_mem_reg[0]_0
    SLICE_X92Y49         LUT6 (Prop_lut6_I3_O)        0.136     5.399 r  core/code_wb[2]_i_1/O
                         net (fo=5, routed)           0.552     5.951    vga/Debug_data[2]
    SLICE_X69Y49         FDRE                                         r  vga/code_wb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.599     3.693    vga/CLK_OUT1
    SLICE_X69Y49         FDRE                                         r  vga/code_wb_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.862    
                         clock uncertainty           -0.201     2.660    
    SLICE_X69Y49         FDRE (Setup_fdre_C_D)       -0.015     2.645    vga/code_wb_reg[2]
  -------------------------------------------------------------------
                         required time                          2.645    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                 -3.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.131ns (13.852%)  route 0.815ns (86.148%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    vga/U12/CLK_OUT3
    SLICE_X39Y79         FDRE                                         r  vga/U12/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/U12/v_count_reg[1]/Q
                         net (fo=19, routed)          0.393    -0.024    vga/U12/PRow[1]
    SLICE_X25Y80         LUT2 (Prop_lut2_I1_O)        0.031     0.007 r  vga/U12/BRAM_PC_VGA_0_i_3/O
                         net (fo=1, routed)           0.422     0.428    vga/FONT_8X16/ADDR[4]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.201     0.037    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.142     0.179    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.179    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.834ns  (logic 0.156ns (18.709%)  route 0.678ns (81.291%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.676    -0.517    vga/U12/CLK_OUT3
    SLICE_X39Y80         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.100    -0.417 r  vga/U12/v_count_reg[7]/Q
                         net (fo=12, routed)          0.307    -0.110    vga/U12/PRow[7]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.028    -0.082 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.371     0.289    vga/U12/v_count_reg[8]_17
    SLICE_X43Y80         LUT5 (Prop_lut5_I2_O)        0.028     0.317 r  vga/U12/strdata[20]_i_1/O
                         net (fo=1, routed)           0.000     0.317    vga/U12_n_105
    SLICE_X43Y80         FDRE                                         r  vga/strdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.911    -0.547    vga/CLK_OUT1
    SLICE_X43Y80         FDRE                                         r  vga/strdata_reg[20]/C
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X43Y80         FDRE (Hold_fdre_C_D)         0.060     0.053    vga/strdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.227ns (26.092%)  route 0.643ns (73.908%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    vga/U12/CLK_OUT3
    SLICE_X39Y79         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.251    -0.167    vga/U12/PRow[4]
    SLICE_X39Y79         LUT5 (Prop_lut5_I4_O)        0.030    -0.137 r  vga/U12/data_buf_reg_0_3_0_5_i_46/O
                         net (fo=4, routed)           0.206     0.069    vga/U12/debug_addr[2]
    SLICE_X40Y80         LUT2 (Prop_lut2_I0_O)        0.069     0.138 r  vga/U12/strdata[41]_i_2/O
                         net (fo=78, routed)          0.186     0.324    vga/U12/v_count_reg[3]_0
    SLICE_X42Y80         LUT6 (Prop_lut6_I3_O)        0.028     0.352 r  vga/U12/strdata[36]_i_1/O
                         net (fo=1, routed)           0.000     0.352    vga/U12_n_7
    SLICE_X42Y80         FDRE                                         r  vga/strdata_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.911    -0.547    vga/CLK_OUT1
    SLICE_X42Y80         FDRE                                         r  vga/strdata_reg[36]/C
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X42Y80         FDRE (Hold_fdre_C_D)         0.087     0.080    vga/strdata_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.080    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.156ns (18.066%)  route 0.707ns (81.934%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    vga/U12/CLK_OUT3
    SLICE_X39Y79         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.344    -0.073    vga/U12/PRow[4]
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.028    -0.045 r  vga/U12/strdata[41]_i_3/O
                         net (fo=96, routed)          0.363     0.318    vga/U12/v_count_reg[3]_3
    SLICE_X43Y82         LUT6 (Prop_lut6_I2_O)        0.028     0.346 r  vga/U12/strdata[45]_i_1/O
                         net (fo=1, routed)           0.000     0.346    vga/U12_n_23
    SLICE_X43Y82         FDRE                                         r  vga/strdata_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.913    -0.545    vga/CLK_OUT1
    SLICE_X43Y82         FDRE                                         r  vga/strdata_reg[45]/C
                         clock pessimism              0.339    -0.207    
                         clock uncertainty            0.201    -0.005    
    SLICE_X43Y82         FDRE (Hold_fdre_C_D)         0.061     0.056    vga/strdata_reg[45]
  -------------------------------------------------------------------
                         required time                         -0.056    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[38]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.864ns  (logic 0.156ns (18.047%)  route 0.708ns (81.953%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    vga/U12/CLK_OUT3
    SLICE_X39Y79         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.344    -0.073    vga/U12/PRow[4]
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.028    -0.045 r  vga/U12/strdata[41]_i_3/O
                         net (fo=96, routed)          0.364     0.319    vga/U12/v_count_reg[3]_3
    SLICE_X45Y80         LUT6 (Prop_lut6_I2_O)        0.028     0.347 r  vga/U12/strdata[38]_i_1/O
                         net (fo=1, routed)           0.000     0.347    vga/U12_n_22
    SLICE_X45Y80         FDSE                                         r  vga/strdata_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.911    -0.547    vga/CLK_OUT1
    SLICE_X45Y80         FDSE                                         r  vga/strdata_reg[38]/C
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X45Y80         FDSE (Hold_fdse_C_D)         0.061     0.054    vga/strdata_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[46]/D
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.866ns  (logic 0.156ns (18.006%)  route 0.710ns (81.994%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.675    -0.518    vga/U12/CLK_OUT3
    SLICE_X39Y79         FDRE                                         r  vga/U12/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.100    -0.418 r  vga/U12/v_count_reg[4]/Q
                         net (fo=12, routed)          0.344    -0.073    vga/U12/PRow[4]
    SLICE_X40Y79         LUT5 (Prop_lut5_I4_O)        0.028    -0.045 r  vga/U12/strdata[41]_i_3/O
                         net (fo=96, routed)          0.366     0.321    vga/U12/v_count_reg[3]_3
    SLICE_X45Y80         LUT6 (Prop_lut6_I4_O)        0.028     0.349 r  vga/U12/strdata[46]_i_1/O
                         net (fo=1, routed)           0.000     0.349    vga/U12_n_11
    SLICE_X45Y80         FDSE                                         r  vga/strdata_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.911    -0.547    vga/CLK_OUT1
    SLICE_X45Y80         FDSE                                         r  vga/strdata_reg[46]/C
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X45Y80         FDSE (Hold_fdse_C_D)         0.061     0.054    vga/strdata_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.349    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 vga/U12/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/strdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.156ns (17.963%)  route 0.712ns (82.037%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.676    -0.517    vga/U12/CLK_OUT3
    SLICE_X39Y80         FDRE                                         r  vga/U12/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y80         FDRE (Prop_fdre_C_Q)         0.100    -0.417 r  vga/U12/v_count_reg[7]/Q
                         net (fo=12, routed)          0.307    -0.110    vga/U12/PRow[7]
    SLICE_X39Y79         LUT6 (Prop_lut6_I5_O)        0.028    -0.082 r  vga/U12/G[3]_i_3/O
                         net (fo=98, routed)          0.406     0.324    vga/U12/v_count_reg[8]_17
    SLICE_X44Y80         LUT6 (Prop_lut6_I1_O)        0.028     0.352 r  vga/U12/strdata[12]_i_1/O
                         net (fo=1, routed)           0.000     0.352    vga/U12_n_78
    SLICE_X44Y80         FDRE                                         r  vga/strdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.911    -0.547    vga/CLK_OUT1
    SLICE_X44Y80         FDRE                                         r  vga/strdata_reg[12]/C
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X44Y80         FDRE (Hold_fdre_C_D)         0.060     0.053    vga/strdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.352    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        1.046ns  (logic 0.100ns (9.563%)  route 0.946ns (90.437%))
  Logic Levels:           0  
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.677    -0.516    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.100    -0.416 r  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          0.946     0.530    vga/FONT_8X16/ADDR[0]
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.956    -0.503    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.201     0.037    
    RAMB18_X1Y32         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     0.220    vga/FONT_8X16/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.530    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.128ns (14.892%)  route 0.732ns (85.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.677    -0.516    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.100    -0.416 f  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          0.382    -0.033    vga/U12/h_count_reg[4]_0[0]
    SLICE_X41Y76         LUT5 (Prop_lut5_I1_O)        0.028    -0.005 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.349     0.344    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X46Y67         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.911    -0.547    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X46Y67         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X46Y67         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.034    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 vga/U12/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout2 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.128ns (14.892%)  route 0.732ns (85.108%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.677    -0.516    vga/U12/CLK_OUT3
    SLICE_X30Y77         FDRE                                         r  vga/U12/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y77         FDRE (Prop_fdre_C_Q)         0.100    -0.416 f  vga/U12/h_count_reg[0]/Q
                         net (fo=32, routed)          0.382    -0.033    vga/U12/h_count_reg[4]_0[0]
    SLICE_X41Y76         LUT5 (Prop_lut5_I1_O)        0.028    -0.005 r  vga/U12/data_buf_reg_0_3_0_5_i_1/O
                         net (fo=44, routed)          0.349     0.344    vga/data_buf_reg_0_3_18_23/WE
    SLICE_X46Y67         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.911    -0.547    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X46Y67         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.201    -0.007    
    SLICE_X46Y67         RAMD32 (Hold_ramd32_CLK_WE)
                                                      0.041     0.034    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.344    
  -------------------------------------------------------------------
                         slack                                  0.310    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout0

Setup :          194  Failing Endpoints,  Worst Slack       -6.380ns,  Total Violation     -994.013ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.380ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.443ns  (logic 1.233ns (14.603%)  route 7.210ns (85.397%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.718ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.480ns = ( 3.520 - 5.000 ) 
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.747     0.407    core/reg_ID_EX/debug_clk
    SLICE_X84Y45         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.223     0.630 r  core/reg_ID_EX/ALUSrc_A_EX_reg/Q
                         net (fo=189, routed)         0.562     1.192    core/mux_A_EXE/ALUSrc_A_EX
    SLICE_X87Y47         LUT3 (Prop_lut3_I2_O)        0.043     1.235 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.685     1.919    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X88Y45         LUT6 (Prop_lut6_I1_O)        0.043     1.962 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.330     2.293    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X88Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.336 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.464     2.800    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X85Y41         LUT5 (Prop_lut5_I0_O)        0.043     2.843 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.430     3.272    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X85Y39         LUT6 (Prop_lut6_I4_O)        0.043     3.315 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.315     3.630    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X85Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.673 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.191     3.864    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X86Y40         LUT6 (Prop_lut6_I5_O)        0.043     3.907 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.684     4.591    core/hazard_unit/D[1]
    SLICE_X87Y51         LUT5 (Prop_lut5_I2_O)        0.043     4.634 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.549     5.183    core/hazard_unit/rs1_data_ID[1]
    SLICE_X82Y48         LUT4 (Prop_lut4_I0_O)        0.043     5.226 r  core/hazard_unit/IR_ID[31]_i_82/O
                         net (fo=1, routed)           0.000     5.226    core/cmp_ID/IR_ID_reg[31]_i_46_0[0]
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.472 r  core/cmp_ID/IR_ID_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.472    core/cmp_ID/IR_ID_reg[31]_i_62_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.526 r  core/cmp_ID/IR_ID_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.001     5.527    core/cmp_ID/IR_ID_reg[31]_i_46_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  core/cmp_ID/IR_ID_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.581    core/cmp_ID/IR_ID_reg[31]_i_30_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.635 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=4, routed)           0.589     6.224    core/reg_IF_ID/IR_ID[31]_i_10_0[0]
    SLICE_X97Y51         LUT6 (Prop_lut6_I1_O)        0.043     6.267 r  core/reg_IF_ID/IR_ID[31]_i_13/O
                         net (fo=1, routed)           0.444     6.712    core/ctrl/PCurrent_ID_reg[31]_1
    SLICE_X95Y50         LUT6 (Prop_lut6_I4_O)        0.043     6.755 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=93, routed)          0.724     7.479    core/U1_3/Branch_ctrl
    SLICE_X91Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.522 r  core/U1_3/code_wb[31]_i_16/O
                         net (fo=1, routed)           0.372     7.894    core/U1_3/code_wb[31]_i_16_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.043     7.937 r  core/U1_3/code_wb[31]_i_6/O
                         net (fo=2, routed)           0.247     8.185    core/Datao_MEM_reg[31]
    SLICE_X83Y66         LUT6 (Prop_lut6_I1_O)        0.043     8.228 r  core/code_wb[31]_i_2/O
                         net (fo=5, routed)           0.623     8.850    vga/Debug_data[31]
    SLICE_X76Y59         FDRE                                         r  vga/code_exe_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.426     3.520    vga/CLK_OUT1
    SLICE_X76Y59         FDRE                                         r  vga/code_exe_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.689    
                         clock uncertainty           -0.215     2.474    
    SLICE_X76Y59         FDRE (Setup_fdre_C_D)       -0.004     2.470    vga/code_exe_reg[31]
  -------------------------------------------------------------------
                         required time                          2.470    
                         arrival time                          -8.850    
  -------------------------------------------------------------------
                         slack                                 -6.380    

Slack (VIOLATED) :        -6.325ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.363ns  (logic 1.233ns (14.744%)  route 7.130ns (85.256%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 3.518 - 5.000 ) 
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.747     0.407    core/reg_ID_EX/debug_clk
    SLICE_X84Y45         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.223     0.630 r  core/reg_ID_EX/ALUSrc_A_EX_reg/Q
                         net (fo=189, routed)         0.562     1.192    core/mux_A_EXE/ALUSrc_A_EX
    SLICE_X87Y47         LUT3 (Prop_lut3_I2_O)        0.043     1.235 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.685     1.919    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X88Y45         LUT6 (Prop_lut6_I1_O)        0.043     1.962 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.330     2.293    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X88Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.336 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.464     2.800    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X85Y41         LUT5 (Prop_lut5_I0_O)        0.043     2.843 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.430     3.272    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X85Y39         LUT6 (Prop_lut6_I4_O)        0.043     3.315 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.315     3.630    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X85Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.673 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.191     3.864    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X86Y40         LUT6 (Prop_lut6_I5_O)        0.043     3.907 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.684     4.591    core/hazard_unit/D[1]
    SLICE_X87Y51         LUT5 (Prop_lut5_I2_O)        0.043     4.634 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.549     5.183    core/hazard_unit/rs1_data_ID[1]
    SLICE_X82Y48         LUT4 (Prop_lut4_I0_O)        0.043     5.226 r  core/hazard_unit/IR_ID[31]_i_82/O
                         net (fo=1, routed)           0.000     5.226    core/cmp_ID/IR_ID_reg[31]_i_46_0[0]
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.472 r  core/cmp_ID/IR_ID_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.472    core/cmp_ID/IR_ID_reg[31]_i_62_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.526 r  core/cmp_ID/IR_ID_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.001     5.527    core/cmp_ID/IR_ID_reg[31]_i_46_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  core/cmp_ID/IR_ID_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.581    core/cmp_ID/IR_ID_reg[31]_i_30_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.635 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=4, routed)           0.589     6.224    core/reg_IF_ID/IR_ID[31]_i_10_0[0]
    SLICE_X97Y51         LUT6 (Prop_lut6_I1_O)        0.043     6.267 r  core/reg_IF_ID/IR_ID[31]_i_13/O
                         net (fo=1, routed)           0.444     6.712    core/ctrl/PCurrent_ID_reg[31]_1
    SLICE_X95Y50         LUT6 (Prop_lut6_I4_O)        0.043     6.755 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=93, routed)          0.724     7.479    core/U1_3/Branch_ctrl
    SLICE_X91Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.522 r  core/U1_3/code_wb[31]_i_16/O
                         net (fo=1, routed)           0.372     7.894    core/U1_3/code_wb[31]_i_16_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.043     7.937 r  core/U1_3/code_wb[31]_i_6/O
                         net (fo=2, routed)           0.247     8.185    core/Datao_MEM_reg[31]
    SLICE_X83Y66         LUT6 (Prop_lut6_I1_O)        0.043     8.228 r  core/code_wb[31]_i_2/O
                         net (fo=5, routed)           0.542     8.770    vga/Debug_data[31]
    SLICE_X77Y63         FDRE                                         r  vga/code_wb_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.424     3.518    vga/CLK_OUT1
    SLICE_X77Y63         FDRE                                         r  vga/code_wb_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.687    
                         clock uncertainty           -0.215     2.472    
    SLICE_X77Y63         FDRE (Setup_fdre_C_D)       -0.027     2.445    vga/code_wb_reg[31]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                 -6.325    

Slack (VIOLATED) :        -6.317ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.377ns  (logic 1.233ns (14.719%)  route 7.144ns (85.281%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.747     0.407    core/reg_ID_EX/debug_clk
    SLICE_X84Y45         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.223     0.630 r  core/reg_ID_EX/ALUSrc_A_EX_reg/Q
                         net (fo=189, routed)         0.562     1.192    core/mux_A_EXE/ALUSrc_A_EX
    SLICE_X87Y47         LUT3 (Prop_lut3_I2_O)        0.043     1.235 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.685     1.919    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X88Y45         LUT6 (Prop_lut6_I1_O)        0.043     1.962 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.330     2.293    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X88Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.336 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.464     2.800    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X85Y41         LUT5 (Prop_lut5_I0_O)        0.043     2.843 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.430     3.272    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X85Y39         LUT6 (Prop_lut6_I4_O)        0.043     3.315 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.315     3.630    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X85Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.673 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.191     3.864    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X86Y40         LUT6 (Prop_lut6_I5_O)        0.043     3.907 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.684     4.591    core/hazard_unit/D[1]
    SLICE_X87Y51         LUT5 (Prop_lut5_I2_O)        0.043     4.634 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.549     5.183    core/hazard_unit/rs1_data_ID[1]
    SLICE_X82Y48         LUT4 (Prop_lut4_I0_O)        0.043     5.226 r  core/hazard_unit/IR_ID[31]_i_82/O
                         net (fo=1, routed)           0.000     5.226    core/cmp_ID/IR_ID_reg[31]_i_46_0[0]
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.472 r  core/cmp_ID/IR_ID_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.472    core/cmp_ID/IR_ID_reg[31]_i_62_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.526 r  core/cmp_ID/IR_ID_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.001     5.527    core/cmp_ID/IR_ID_reg[31]_i_46_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  core/cmp_ID/IR_ID_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.581    core/cmp_ID/IR_ID_reg[31]_i_30_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.635 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=4, routed)           0.589     6.224    core/reg_IF_ID/IR_ID[31]_i_10_0[0]
    SLICE_X97Y51         LUT6 (Prop_lut6_I1_O)        0.043     6.267 r  core/reg_IF_ID/IR_ID[31]_i_13/O
                         net (fo=1, routed)           0.444     6.712    core/ctrl/PCurrent_ID_reg[31]_1
    SLICE_X95Y50         LUT6 (Prop_lut6_I4_O)        0.043     6.755 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=93, routed)          0.883     7.638    core/U1_3/Branch_ctrl
    SLICE_X87Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.274     7.955    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_0
    SLICE_X81Y66         LUT6 (Prop_lut6_I5_O)        0.043     7.998 r  core/U1_3/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=2, routed)           0.333     8.331    core/Datao_MEM_reg[24]
    SLICE_X83Y66         LUT6 (Prop_lut6_I1_O)        0.043     8.374 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.410     8.784    vga/Debug_data[24]
    SLICE_X88Y67         FDRE                                         r  vga/code_wb_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.434     3.528    vga/CLK_OUT1
    SLICE_X88Y67         FDRE                                         r  vga/code_wb_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.697    
                         clock uncertainty           -0.215     2.482    
    SLICE_X88Y67         FDRE (Setup_fdre_C_D)       -0.015     2.467    vga/code_wb_reg[24]
  -------------------------------------------------------------------
                         required time                          2.467    
                         arrival time                          -8.784    
  -------------------------------------------------------------------
                         slack                                 -6.317    

Slack (VIOLATED) :        -6.300ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 1.233ns (14.702%)  route 7.154ns (85.298%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.747     0.407    core/reg_ID_EX/debug_clk
    SLICE_X84Y45         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.223     0.630 r  core/reg_ID_EX/ALUSrc_A_EX_reg/Q
                         net (fo=189, routed)         0.562     1.192    core/mux_A_EXE/ALUSrc_A_EX
    SLICE_X87Y47         LUT3 (Prop_lut3_I2_O)        0.043     1.235 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.685     1.919    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X88Y45         LUT6 (Prop_lut6_I1_O)        0.043     1.962 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.330     2.293    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X88Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.336 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.464     2.800    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X85Y41         LUT5 (Prop_lut5_I0_O)        0.043     2.843 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.430     3.272    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X85Y39         LUT6 (Prop_lut6_I4_O)        0.043     3.315 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.315     3.630    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X85Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.673 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.191     3.864    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X86Y40         LUT6 (Prop_lut6_I5_O)        0.043     3.907 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.684     4.591    core/hazard_unit/D[1]
    SLICE_X87Y51         LUT5 (Prop_lut5_I2_O)        0.043     4.634 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.549     5.183    core/hazard_unit/rs1_data_ID[1]
    SLICE_X82Y48         LUT4 (Prop_lut4_I0_O)        0.043     5.226 r  core/hazard_unit/IR_ID[31]_i_82/O
                         net (fo=1, routed)           0.000     5.226    core/cmp_ID/IR_ID_reg[31]_i_46_0[0]
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.472 r  core/cmp_ID/IR_ID_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.472    core/cmp_ID/IR_ID_reg[31]_i_62_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.526 r  core/cmp_ID/IR_ID_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.001     5.527    core/cmp_ID/IR_ID_reg[31]_i_46_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  core/cmp_ID/IR_ID_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.581    core/cmp_ID/IR_ID_reg[31]_i_30_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.635 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=4, routed)           0.589     6.224    core/reg_IF_ID/IR_ID[31]_i_10_0[0]
    SLICE_X97Y51         LUT6 (Prop_lut6_I1_O)        0.043     6.267 r  core/reg_IF_ID/IR_ID[31]_i_13/O
                         net (fo=1, routed)           0.444     6.712    core/ctrl/PCurrent_ID_reg[31]_1
    SLICE_X95Y50         LUT6 (Prop_lut6_I4_O)        0.043     6.755 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=93, routed)          0.883     7.638    core/U1_3/Branch_ctrl
    SLICE_X87Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.274     7.955    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_0
    SLICE_X81Y66         LUT6 (Prop_lut6_I5_O)        0.043     7.998 r  core/U1_3/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=2, routed)           0.333     8.331    core/Datao_MEM_reg[24]
    SLICE_X83Y66         LUT6 (Prop_lut6_I1_O)        0.043     8.374 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.420     8.794    vga/Debug_data[24]
    SLICE_X86Y67         FDRE                                         r  vga/code_id_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.432     3.526    vga/CLK_OUT1
    SLICE_X86Y67         FDRE                                         r  vga/code_id_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.695    
                         clock uncertainty           -0.215     2.480    
    SLICE_X86Y67         FDRE (Setup_fdre_C_D)        0.014     2.494    vga/code_id_reg[24]
  -------------------------------------------------------------------
                         required time                          2.494    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 -6.300    

Slack (VIOLATED) :        -6.230ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_wb_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.289ns  (logic 1.233ns (14.875%)  route 7.056ns (85.125%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 3.527 - 5.000 ) 
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.747     0.407    core/reg_ID_EX/debug_clk
    SLICE_X84Y45         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.223     0.630 r  core/reg_ID_EX/ALUSrc_A_EX_reg/Q
                         net (fo=189, routed)         0.562     1.192    core/mux_A_EXE/ALUSrc_A_EX
    SLICE_X87Y47         LUT3 (Prop_lut3_I2_O)        0.043     1.235 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.685     1.919    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X88Y45         LUT6 (Prop_lut6_I1_O)        0.043     1.962 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.330     2.293    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X88Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.336 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.464     2.800    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X85Y41         LUT5 (Prop_lut5_I0_O)        0.043     2.843 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.430     3.272    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X85Y39         LUT6 (Prop_lut6_I4_O)        0.043     3.315 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.315     3.630    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X85Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.673 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.191     3.864    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X86Y40         LUT6 (Prop_lut6_I5_O)        0.043     3.907 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.684     4.591    core/hazard_unit/D[1]
    SLICE_X87Y51         LUT5 (Prop_lut5_I2_O)        0.043     4.634 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.549     5.183    core/hazard_unit/rs1_data_ID[1]
    SLICE_X82Y48         LUT4 (Prop_lut4_I0_O)        0.043     5.226 r  core/hazard_unit/IR_ID[31]_i_82/O
                         net (fo=1, routed)           0.000     5.226    core/cmp_ID/IR_ID_reg[31]_i_46_0[0]
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.472 r  core/cmp_ID/IR_ID_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.472    core/cmp_ID/IR_ID_reg[31]_i_62_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.526 r  core/cmp_ID/IR_ID_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.001     5.527    core/cmp_ID/IR_ID_reg[31]_i_46_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  core/cmp_ID/IR_ID_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.581    core/cmp_ID/IR_ID_reg[31]_i_30_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.635 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=4, routed)           0.589     6.224    core/reg_IF_ID/IR_ID[31]_i_10_0[0]
    SLICE_X97Y51         LUT6 (Prop_lut6_I1_O)        0.043     6.267 r  core/reg_IF_ID/IR_ID[31]_i_13/O
                         net (fo=1, routed)           0.444     6.712    core/ctrl/PCurrent_ID_reg[31]_1
    SLICE_X95Y50         LUT6 (Prop_lut6_I4_O)        0.043     6.755 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=93, routed)          0.878     7.633    core/U1_3/Branch_ctrl
    SLICE_X93Y64         LUT6 (Prop_lut6_I1_O)        0.043     7.676 r  core/U1_3/data_buf_reg_0_3_24_29_i_56/O
                         net (fo=1, routed)           0.181     7.857    core/U1_3/data_buf_reg_0_3_24_29_i_56_n_0
    SLICE_X93Y65         LUT6 (Prop_lut6_I5_O)        0.043     7.900 r  core/U1_3/data_buf_reg_0_3_24_29_i_14/O
                         net (fo=2, routed)           0.235     8.135    core/Datao_MEM_reg[27]
    SLICE_X93Y64         LUT6 (Prop_lut6_I1_O)        0.043     8.178 r  core/code_wb[27]_i_1/O
                         net (fo=5, routed)           0.518     8.696    vga/Debug_data[27]
    SLICE_X85Y66         FDRE                                         r  vga/code_wb_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.433     3.527    vga/CLK_OUT1
    SLICE_X85Y66         FDRE                                         r  vga/code_wb_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.696    
                         clock uncertainty           -0.215     2.481    
    SLICE_X85Y66         FDRE (Setup_fdre_C_D)       -0.015     2.466    vga/code_wb_reg[27]
  -------------------------------------------------------------------
                         required time                          2.466    
                         arrival time                          -8.696    
  -------------------------------------------------------------------
                         slack                                 -6.230    

Slack (VIOLATED) :        -6.214ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_if_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.280ns  (logic 1.233ns (14.892%)  route 7.047ns (85.108%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.747     0.407    core/reg_ID_EX/debug_clk
    SLICE_X84Y45         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.223     0.630 r  core/reg_ID_EX/ALUSrc_A_EX_reg/Q
                         net (fo=189, routed)         0.562     1.192    core/mux_A_EXE/ALUSrc_A_EX
    SLICE_X87Y47         LUT3 (Prop_lut3_I2_O)        0.043     1.235 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.685     1.919    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X88Y45         LUT6 (Prop_lut6_I1_O)        0.043     1.962 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.330     2.293    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X88Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.336 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.464     2.800    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X85Y41         LUT5 (Prop_lut5_I0_O)        0.043     2.843 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.430     3.272    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X85Y39         LUT6 (Prop_lut6_I4_O)        0.043     3.315 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.315     3.630    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X85Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.673 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.191     3.864    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X86Y40         LUT6 (Prop_lut6_I5_O)        0.043     3.907 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.684     4.591    core/hazard_unit/D[1]
    SLICE_X87Y51         LUT5 (Prop_lut5_I2_O)        0.043     4.634 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.549     5.183    core/hazard_unit/rs1_data_ID[1]
    SLICE_X82Y48         LUT4 (Prop_lut4_I0_O)        0.043     5.226 r  core/hazard_unit/IR_ID[31]_i_82/O
                         net (fo=1, routed)           0.000     5.226    core/cmp_ID/IR_ID_reg[31]_i_46_0[0]
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.472 r  core/cmp_ID/IR_ID_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.472    core/cmp_ID/IR_ID_reg[31]_i_62_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.526 r  core/cmp_ID/IR_ID_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.001     5.527    core/cmp_ID/IR_ID_reg[31]_i_46_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  core/cmp_ID/IR_ID_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.581    core/cmp_ID/IR_ID_reg[31]_i_30_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.635 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=4, routed)           0.589     6.224    core/reg_IF_ID/IR_ID[31]_i_10_0[0]
    SLICE_X97Y51         LUT6 (Prop_lut6_I1_O)        0.043     6.267 r  core/reg_IF_ID/IR_ID[31]_i_13/O
                         net (fo=1, routed)           0.444     6.712    core/ctrl/PCurrent_ID_reg[31]_1
    SLICE_X95Y50         LUT6 (Prop_lut6_I4_O)        0.043     6.755 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=93, routed)          0.883     7.638    core/U1_3/Branch_ctrl
    SLICE_X87Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.274     7.955    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_0
    SLICE_X81Y66         LUT6 (Prop_lut6_I5_O)        0.043     7.998 r  core/U1_3/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=2, routed)           0.333     8.331    core/Datao_MEM_reg[24]
    SLICE_X83Y66         LUT6 (Prop_lut6_I1_O)        0.043     8.374 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.313     8.687    vga/Debug_data[24]
    SLICE_X80Y69         FDRE                                         r  vga/code_if_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.429     3.523    vga/CLK_OUT1
    SLICE_X80Y69         FDRE                                         r  vga/code_if_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.692    
                         clock uncertainty           -0.215     2.477    
    SLICE_X80Y69         FDRE (Setup_fdre_C_D)       -0.004     2.473    vga/code_if_reg[24]
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -8.687    
  -------------------------------------------------------------------
                         slack                                 -6.214    

Slack (VIOLATED) :        -6.208ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_exe_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.233ns (14.917%)  route 7.033ns (85.083%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.474ns = ( 3.526 - 5.000 ) 
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.747     0.407    core/reg_ID_EX/debug_clk
    SLICE_X84Y45         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.223     0.630 r  core/reg_ID_EX/ALUSrc_A_EX_reg/Q
                         net (fo=189, routed)         0.562     1.192    core/mux_A_EXE/ALUSrc_A_EX
    SLICE_X87Y47         LUT3 (Prop_lut3_I2_O)        0.043     1.235 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.685     1.919    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X88Y45         LUT6 (Prop_lut6_I1_O)        0.043     1.962 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.330     2.293    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X88Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.336 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.464     2.800    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X85Y41         LUT5 (Prop_lut5_I0_O)        0.043     2.843 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.430     3.272    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X85Y39         LUT6 (Prop_lut6_I4_O)        0.043     3.315 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.315     3.630    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X85Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.673 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.191     3.864    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X86Y40         LUT6 (Prop_lut6_I5_O)        0.043     3.907 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.684     4.591    core/hazard_unit/D[1]
    SLICE_X87Y51         LUT5 (Prop_lut5_I2_O)        0.043     4.634 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.549     5.183    core/hazard_unit/rs1_data_ID[1]
    SLICE_X82Y48         LUT4 (Prop_lut4_I0_O)        0.043     5.226 r  core/hazard_unit/IR_ID[31]_i_82/O
                         net (fo=1, routed)           0.000     5.226    core/cmp_ID/IR_ID_reg[31]_i_46_0[0]
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.472 r  core/cmp_ID/IR_ID_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.472    core/cmp_ID/IR_ID_reg[31]_i_62_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.526 r  core/cmp_ID/IR_ID_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.001     5.527    core/cmp_ID/IR_ID_reg[31]_i_46_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  core/cmp_ID/IR_ID_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.581    core/cmp_ID/IR_ID_reg[31]_i_30_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.635 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=4, routed)           0.589     6.224    core/reg_IF_ID/IR_ID[31]_i_10_0[0]
    SLICE_X97Y51         LUT6 (Prop_lut6_I1_O)        0.043     6.267 r  core/reg_IF_ID/IR_ID[31]_i_13/O
                         net (fo=1, routed)           0.444     6.712    core/ctrl/PCurrent_ID_reg[31]_1
    SLICE_X95Y50         LUT6 (Prop_lut6_I4_O)        0.043     6.755 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=93, routed)          0.883     7.638    core/U1_3/Branch_ctrl
    SLICE_X87Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.274     7.955    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_0
    SLICE_X81Y66         LUT6 (Prop_lut6_I5_O)        0.043     7.998 r  core/U1_3/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=2, routed)           0.333     8.331    core/Datao_MEM_reg[24]
    SLICE_X83Y66         LUT6 (Prop_lut6_I1_O)        0.043     8.374 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.299     8.673    vga/Debug_data[24]
    SLICE_X84Y67         FDRE                                         r  vga/code_exe_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.432     3.526    vga/CLK_OUT1
    SLICE_X84Y67         FDRE                                         r  vga/code_exe_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.695    
                         clock uncertainty           -0.215     2.480    
    SLICE_X84Y67         FDRE (Setup_fdre_C_D)       -0.015     2.465    vga/code_exe_reg[24]
  -------------------------------------------------------------------
                         required time                          2.465    
                         arrival time                          -8.673    
  -------------------------------------------------------------------
                         slack                                 -6.208    

Slack (VIOLATED) :        -6.203ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[24]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.269ns  (logic 1.233ns (14.911%)  route 7.036ns (85.089%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 3.523 - 5.000 ) 
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.747     0.407    core/reg_ID_EX/debug_clk
    SLICE_X84Y45         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.223     0.630 r  core/reg_ID_EX/ALUSrc_A_EX_reg/Q
                         net (fo=189, routed)         0.562     1.192    core/mux_A_EXE/ALUSrc_A_EX
    SLICE_X87Y47         LUT3 (Prop_lut3_I2_O)        0.043     1.235 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.685     1.919    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X88Y45         LUT6 (Prop_lut6_I1_O)        0.043     1.962 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.330     2.293    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X88Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.336 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.464     2.800    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X85Y41         LUT5 (Prop_lut5_I0_O)        0.043     2.843 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.430     3.272    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X85Y39         LUT6 (Prop_lut6_I4_O)        0.043     3.315 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.315     3.630    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X85Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.673 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.191     3.864    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X86Y40         LUT6 (Prop_lut6_I5_O)        0.043     3.907 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.684     4.591    core/hazard_unit/D[1]
    SLICE_X87Y51         LUT5 (Prop_lut5_I2_O)        0.043     4.634 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.549     5.183    core/hazard_unit/rs1_data_ID[1]
    SLICE_X82Y48         LUT4 (Prop_lut4_I0_O)        0.043     5.226 r  core/hazard_unit/IR_ID[31]_i_82/O
                         net (fo=1, routed)           0.000     5.226    core/cmp_ID/IR_ID_reg[31]_i_46_0[0]
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.472 r  core/cmp_ID/IR_ID_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.472    core/cmp_ID/IR_ID_reg[31]_i_62_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.526 r  core/cmp_ID/IR_ID_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.001     5.527    core/cmp_ID/IR_ID_reg[31]_i_46_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  core/cmp_ID/IR_ID_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.581    core/cmp_ID/IR_ID_reg[31]_i_30_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.635 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=4, routed)           0.589     6.224    core/reg_IF_ID/IR_ID[31]_i_10_0[0]
    SLICE_X97Y51         LUT6 (Prop_lut6_I1_O)        0.043     6.267 r  core/reg_IF_ID/IR_ID[31]_i_13/O
                         net (fo=1, routed)           0.444     6.712    core/ctrl/PCurrent_ID_reg[31]_1
    SLICE_X95Y50         LUT6 (Prop_lut6_I4_O)        0.043     6.755 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=93, routed)          0.883     7.638    core/U1_3/Branch_ctrl
    SLICE_X87Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.681 r  core/U1_3/data_buf_reg_0_3_24_29_i_44/O
                         net (fo=1, routed)           0.274     7.955    core/U1_3/data_buf_reg_0_3_24_29_i_44_n_0
    SLICE_X81Y66         LUT6 (Prop_lut6_I5_O)        0.043     7.998 r  core/U1_3/data_buf_reg_0_3_24_29_i_11/O
                         net (fo=2, routed)           0.333     8.331    core/Datao_MEM_reg[24]
    SLICE_X83Y66         LUT6 (Prop_lut6_I1_O)        0.043     8.374 r  core/code_wb[24]_i_1/O
                         net (fo=5, routed)           0.302     8.676    vga/Debug_data[24]
    SLICE_X80Y68         FDRE                                         r  vga/code_mem_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.429     3.523    vga/CLK_OUT1
    SLICE_X80Y68         FDRE                                         r  vga/code_mem_reg[24]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.692    
                         clock uncertainty           -0.215     2.477    
    SLICE_X80Y68         FDRE (Setup_fdre_C_D)       -0.004     2.473    vga/code_mem_reg[24]
  -------------------------------------------------------------------
                         required time                          2.473    
                         arrival time                          -8.676    
  -------------------------------------------------------------------
                         slack                                 -6.203    

Slack (VIOLATED) :        -6.198ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_mem_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.256ns  (logic 1.233ns (14.935%)  route 7.023ns (85.065%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.482ns = ( 3.518 - 5.000 ) 
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.747     0.407    core/reg_ID_EX/debug_clk
    SLICE_X84Y45         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.223     0.630 r  core/reg_ID_EX/ALUSrc_A_EX_reg/Q
                         net (fo=189, routed)         0.562     1.192    core/mux_A_EXE/ALUSrc_A_EX
    SLICE_X87Y47         LUT3 (Prop_lut3_I2_O)        0.043     1.235 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.685     1.919    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X88Y45         LUT6 (Prop_lut6_I1_O)        0.043     1.962 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.330     2.293    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X88Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.336 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.464     2.800    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X85Y41         LUT5 (Prop_lut5_I0_O)        0.043     2.843 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.430     3.272    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X85Y39         LUT6 (Prop_lut6_I4_O)        0.043     3.315 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.315     3.630    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X85Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.673 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.191     3.864    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X86Y40         LUT6 (Prop_lut6_I5_O)        0.043     3.907 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.684     4.591    core/hazard_unit/D[1]
    SLICE_X87Y51         LUT5 (Prop_lut5_I2_O)        0.043     4.634 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.549     5.183    core/hazard_unit/rs1_data_ID[1]
    SLICE_X82Y48         LUT4 (Prop_lut4_I0_O)        0.043     5.226 r  core/hazard_unit/IR_ID[31]_i_82/O
                         net (fo=1, routed)           0.000     5.226    core/cmp_ID/IR_ID_reg[31]_i_46_0[0]
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.472 r  core/cmp_ID/IR_ID_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.472    core/cmp_ID/IR_ID_reg[31]_i_62_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.526 r  core/cmp_ID/IR_ID_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.001     5.527    core/cmp_ID/IR_ID_reg[31]_i_46_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  core/cmp_ID/IR_ID_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.581    core/cmp_ID/IR_ID_reg[31]_i_30_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.635 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=4, routed)           0.589     6.224    core/reg_IF_ID/IR_ID[31]_i_10_0[0]
    SLICE_X97Y51         LUT6 (Prop_lut6_I1_O)        0.043     6.267 r  core/reg_IF_ID/IR_ID[31]_i_13/O
                         net (fo=1, routed)           0.444     6.712    core/ctrl/PCurrent_ID_reg[31]_1
    SLICE_X95Y50         LUT6 (Prop_lut6_I4_O)        0.043     6.755 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=93, routed)          0.724     7.479    core/U1_3/Branch_ctrl
    SLICE_X91Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.522 r  core/U1_3/code_wb[31]_i_16/O
                         net (fo=1, routed)           0.372     7.894    core/U1_3/code_wb[31]_i_16_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.043     7.937 r  core/U1_3/code_wb[31]_i_6/O
                         net (fo=2, routed)           0.247     8.185    core/Datao_MEM_reg[31]
    SLICE_X83Y66         LUT6 (Prop_lut6_I1_O)        0.043     8.228 r  core/code_wb[31]_i_2/O
                         net (fo=5, routed)           0.435     8.663    vga/Debug_data[31]
    SLICE_X78Y59         FDRE                                         r  vga/code_mem_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.424     3.518    vga/CLK_OUT1
    SLICE_X78Y59         FDRE                                         r  vga/code_mem_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.687    
                         clock uncertainty           -0.215     2.472    
    SLICE_X78Y59         FDRE (Setup_fdre_C_D)       -0.007     2.465    vga/code_mem_reg[31]
  -------------------------------------------------------------------
                         required time                          2.465    
                         arrival time                          -8.663    
  -------------------------------------------------------------------
                         slack                                 -6.198    

Slack (VIOLATED) :        -6.184ns  (required time - arrival time)
  Source:                 core/reg_ID_EX/ALUSrc_A_EX_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/code_id_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkout0 fall@5.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.238ns  (logic 1.233ns (14.967%)  route 7.005ns (85.033%))
  Logic Levels:           18  (CARRY4=4 LUT3=1 LUT4=1 LUT5=3 LUT6=9)
  Clock Path Skew:        -2.716ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 3.522 - 5.000 ) 
    Source Clock Delay      (SCD):    0.407ns
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.587    -2.007    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.043    -1.964 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.532    -1.433    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.340 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.747     0.407    core/reg_ID_EX/debug_clk
    SLICE_X84Y45         FDRE                                         r  core/reg_ID_EX/ALUSrc_A_EX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y45         FDRE (Prop_fdre_C_Q)         0.223     0.630 r  core/reg_ID_EX/ALUSrc_A_EX_reg/Q
                         net (fo=189, routed)         0.562     1.192    core/mux_A_EXE/ALUSrc_A_EX
    SLICE_X87Y47         LUT3 (Prop_lut3_I2_O)        0.043     1.235 r  core/mux_A_EXE/ALUO_MEM[15]_i_6/O
                         net (fo=12, routed)          0.685     1.919    core/reg_ID_EX/ALUA_EXE[15]
    SLICE_X88Y45         LUT6 (Prop_lut6_I1_O)        0.043     1.962 r  core/reg_ID_EX/ALUO_MEM[7]_i_28/O
                         net (fo=3, routed)           0.330     2.293    core/reg_ID_EX/ALUO_MEM[7]_i_28_n_0
    SLICE_X88Y43         LUT5 (Prop_lut5_I0_O)        0.043     2.336 r  core/reg_ID_EX/ALUO_MEM[3]_i_21/O
                         net (fo=3, routed)           0.464     2.800    core/reg_ID_EX/ALUO_MEM[3]_i_21_n_0
    SLICE_X85Y41         LUT5 (Prop_lut5_I0_O)        0.043     2.843 r  core/reg_ID_EX/ALUO_MEM[1]_i_8/O
                         net (fo=3, routed)           0.430     3.272    core/reg_ID_EX/ALUO_MEM[1]_i_8_n_0
    SLICE_X85Y39         LUT6 (Prop_lut6_I4_O)        0.043     3.315 r  core/reg_ID_EX/ALUO_MEM[1]_i_6/O
                         net (fo=1, routed)           0.315     3.630    core/reg_ID_EX/ALUO_MEM[1]_i_6_n_0
    SLICE_X85Y40         LUT6 (Prop_lut6_I0_O)        0.043     3.673 r  core/reg_ID_EX/ALUO_MEM[1]_i_4/O
                         net (fo=1, routed)           0.191     3.864    core/reg_ID_EX/ALUO_MEM[1]_i_4_n_0
    SLICE_X86Y40         LUT6 (Prop_lut6_I5_O)        0.043     3.907 r  core/reg_ID_EX/ALUO_MEM[1]_i_1/O
                         net (fo=16, routed)          0.684     4.591    core/hazard_unit/D[1]
    SLICE_X87Y51         LUT5 (Prop_lut5_I2_O)        0.043     4.634 r  core/hazard_unit/A_EX[1]_i_1/O
                         net (fo=6, routed)           0.549     5.183    core/hazard_unit/rs1_data_ID[1]
    SLICE_X82Y48         LUT4 (Prop_lut4_I0_O)        0.043     5.226 r  core/hazard_unit/IR_ID[31]_i_82/O
                         net (fo=1, routed)           0.000     5.226    core/cmp_ID/IR_ID_reg[31]_i_46_0[0]
    SLICE_X82Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     5.472 r  core/cmp_ID/IR_ID_reg[31]_i_62/CO[3]
                         net (fo=1, routed)           0.000     5.472    core/cmp_ID/IR_ID_reg[31]_i_62_n_0
    SLICE_X82Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.526 r  core/cmp_ID/IR_ID_reg[31]_i_46/CO[3]
                         net (fo=1, routed)           0.001     5.527    core/cmp_ID/IR_ID_reg[31]_i_46_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.581 r  core/cmp_ID/IR_ID_reg[31]_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.581    core/cmp_ID/IR_ID_reg[31]_i_30_n_0
    SLICE_X82Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.635 r  core/cmp_ID/IR_ID_reg[31]_i_18/CO[3]
                         net (fo=4, routed)           0.589     6.224    core/reg_IF_ID/IR_ID[31]_i_10_0[0]
    SLICE_X97Y51         LUT6 (Prop_lut6_I1_O)        0.043     6.267 r  core/reg_IF_ID/IR_ID[31]_i_13/O
                         net (fo=1, routed)           0.444     6.712    core/ctrl/PCurrent_ID_reg[31]_1
    SLICE_X95Y50         LUT6 (Prop_lut6_I4_O)        0.043     6.755 r  core/ctrl/i_/IR_ID[31]_i_5/O
                         net (fo=93, routed)          0.724     7.479    core/U1_3/Branch_ctrl
    SLICE_X91Y66         LUT6 (Prop_lut6_I1_O)        0.043     7.522 r  core/U1_3/code_wb[31]_i_16/O
                         net (fo=1, routed)           0.372     7.894    core/U1_3/code_wb[31]_i_16_n_0
    SLICE_X83Y66         LUT6 (Prop_lut6_I5_O)        0.043     7.937 r  core/U1_3/code_wb[31]_i_6/O
                         net (fo=2, routed)           0.247     8.185    core/Datao_MEM_reg[31]
    SLICE_X83Y66         LUT6 (Prop_lut6_I1_O)        0.043     8.228 r  core/code_wb[31]_i_2/O
                         net (fo=5, routed)           0.418     8.645    vga/Debug_data[31]
    SLICE_X83Y70         FDRE                                         r  vga/code_id_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 fall edge)    5.000     5.000 f  
    AC18                                              0.000     5.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000     5.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820     5.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986     6.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    -0.325 f  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336     2.011    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.094 f  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.428     3.522    vga/CLK_OUT1
    SLICE_X83Y70         FDRE                                         r  vga/code_id_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.832     2.691    
                         clock uncertainty           -0.215     2.476    
    SLICE_X83Y70         FDRE (Setup_fdre_C_D)       -0.015     2.461    vga/code_id_reg[31]
  -------------------------------------------------------------------
                         required time                          2.461    
                         arrival time                          -8.645    
  -------------------------------------------------------------------
                         slack                                 -6.184    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.500ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.184ns (15.789%)  route 0.981ns (84.211%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.639     0.472    core/reg_ID_EX/debug_clk
    SLICE_X76Y65         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.100     0.572 r  core/reg_ID_EX/IR_EX_reg[31]/Q
                         net (fo=6, routed)           0.229     0.801    core/U1_3/inst_EXE[21]
    SLICE_X77Y62         LUT5 (Prop_lut5_I2_O)        0.028     0.829 r  core/U1_3/data_buf_reg_0_3_24_29_i_94/O
                         net (fo=1, routed)           0.205     1.034    core/U1_3/data_buf_reg_0_3_24_29_i_94_n_0
    SLICE_X76Y65         LUT6 (Prop_lut6_I1_O)        0.028     1.062 r  core/U1_3/data_buf_reg_0_3_24_29_i_24/O
                         net (fo=2, routed)           0.162     1.224    vga/U12/data_buf_reg_0_3_24_29_8
    SLICE_X76Y66         LUT6 (Prop_lut6_I5_O)        0.028     1.252 r  vga/U12/data_buf_reg_0_3_24_29_i_6/O
                         net (fo=1, routed)           0.385     1.637    vga/data_buf_reg_0_3_24_29/DIC0
    SLICE_X46Y65         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.913    -0.545    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X46Y65         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC/CLK
                         clock pessimism              0.339    -0.207    
                         clock uncertainty            0.215     0.008    
    SLICE_X46Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     0.137    vga/data_buf_reg_0_3_24_29/RAMC
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.508ns  (arrival time - required time)
  Source:                 core/register/register_reg[11][2]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.166ns  (logic 0.303ns (25.986%)  route 0.863ns (74.014%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 49.456 - 50.000 ) 
    Source Clock Delay      (SCD):    0.483ns = ( 50.483 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.650    50.483    core/register/debug_clk
    SLICE_X89Y59         FDCE                                         r  core/register/register_reg[11][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y59         FDCE (Prop_fdce_C_Q)         0.098    50.581 r  core/register/register_reg[11][2]/Q
                         net (fo=3, routed)           0.174    50.754    core/register/register_reg[11]_138[2]
    SLICE_X86Y59         LUT6 (Prop_lut6_I0_O)        0.066    50.820 r  core/register/data_buf_reg_0_3_0_5_i_157/O
                         net (fo=1, routed)           0.000    50.820    core/register/data_buf_reg_0_3_0_5_i_157_n_0
    SLICE_X86Y59         MUXF7 (Prop_muxf7_I0_O)      0.043    50.863 r  core/register/data_buf_reg_0_3_0_5_i_73/O
                         net (fo=2, routed)           0.164    51.028    core/register/data_buf_reg_0_3_0_5_i_73_n_0
    SLICE_X80Y62         LUT6 (Prop_lut6_I0_O)        0.068    51.096 r  core/register/data_buf_reg_0_3_0_5_i_22/O
                         net (fo=1, routed)           0.144    51.240    vga/U12/Debug_regs[2]
    SLICE_X77Y63         LUT6 (Prop_lut6_I2_O)        0.028    51.268 r  vga/U12/data_buf_reg_0_3_0_5_i_5/O
                         net (fo=1, routed)           0.381    51.649    vga/data_buf_reg_0_3_0_5/DIB0
    SLICE_X46Y63         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.914    49.456    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X46Y63         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB/CLK
                         clock pessimism              0.339    49.794    
                         clock uncertainty            0.215    50.009    
    SLICE_X46Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    50.141    vga/data_buf_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                        -50.141    
                         arrival time                          51.649    
  -------------------------------------------------------------------
                         slack                                  1.508    

Slack (MET) :             1.523ns  (arrival time - required time)
  Source:                 core/register/register_reg[7][25]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.167ns  (logic 0.305ns (26.125%)  route 0.862ns (73.876%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns = ( 49.455 - 50.000 ) 
    Source Clock Delay      (SCD):    0.472ns = ( 50.472 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.639    50.472    core/register/debug_clk
    SLICE_X82Y69         FDCE                                         r  core/register/register_reg[7][25]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y69         FDCE (Prop_fdce_C_Q)         0.123    50.595 r  core/register/register_reg[7][25]/Q
                         net (fo=3, routed)           0.059    50.653    core/register/register_reg[7]_134[25]
    SLICE_X83Y69         LUT6 (Prop_lut6_I0_O)        0.028    50.681 r  core/register/data_buf_reg_0_3_24_29_i_100/O
                         net (fo=1, routed)           0.000    50.681    core/register/data_buf_reg_0_3_24_29_i_100_n_0
    SLICE_X83Y69         MUXF7 (Prop_muxf7_I1_O)      0.059    50.740 r  core/register/data_buf_reg_0_3_24_29_i_26/O
                         net (fo=2, routed)           0.210    50.950    core/register/data_buf_reg_0_3_24_29_i_26_n_0
    SLICE_X81Y66         LUT6 (Prop_lut6_I1_O)        0.067    51.017 r  core/register/data_buf_reg_0_3_24_29_i_7/O
                         net (fo=1, routed)           0.205    51.223    vga/U12/Debug_regs[25]
    SLICE_X79Y65         LUT6 (Prop_lut6_I2_O)        0.028    51.251 r  vga/U12/data_buf_reg_0_3_24_29_i_1/O
                         net (fo=1, routed)           0.389    51.639    vga/data_buf_reg_0_3_24_29/DIA1
    SLICE_X46Y65         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.913    49.455    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X46Y65         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA_D1/CLK
                         clock pessimism              0.339    49.793    
                         clock uncertainty            0.215    50.008    
    SLICE_X46Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    50.116    vga/data_buf_reg_0_3_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -50.116    
                         arrival time                          51.639    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.538ns  (arrival time - required time)
  Source:                 core/register/register_reg[27][9]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.148ns  (logic 0.281ns (24.473%)  route 0.867ns (75.527%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns = ( 49.421 - 50.000 ) 
    Source Clock Delay      (SCD):    0.479ns = ( 50.479 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.646    50.479    core/register/debug_clk
    SLICE_X85Y62         FDCE                                         r  core/register/register_reg[27][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y62         FDCE (Prop_fdce_C_Q)         0.107    50.586 r  core/register/register_reg[27][9]/Q
                         net (fo=3, routed)           0.161    50.747    core/register/register_reg[27]_154[9]
    SLICE_X84Y65         LUT6 (Prop_lut6_I0_O)        0.028    50.775 r  core/register/data_buf_reg_0_3_6_11_i_119/O
                         net (fo=1, routed)           0.000    50.775    core/register/data_buf_reg_0_3_6_11_i_119_n_0
    SLICE_X84Y65         MUXF7 (Prop_muxf7_I0_O)      0.050    50.825 r  core/register/data_buf_reg_0_3_6_11_i_51/O
                         net (fo=2, routed)           0.102    50.926    core/register/data_buf_reg_0_3_6_11_i_51_n_0
    SLICE_X84Y67         LUT6 (Prop_lut6_I3_O)        0.068    50.994 r  core/register/data_buf_reg_0_3_6_11_i_13/O
                         net (fo=1, routed)           0.210    51.204    vga/U12/Debug_regs[9]
    SLICE_X79Y66         LUT6 (Prop_lut6_I2_O)        0.028    51.232 r  vga/U12/data_buf_reg_0_3_6_11_i_3/O
                         net (fo=1, routed)           0.395    51.627    vga/data_buf_reg_0_3_6_11/DIB1
    SLICE_X50Y67         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.879    49.421    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X50Y67         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism              0.339    49.759    
                         clock uncertainty            0.215    49.974    
    SLICE_X50Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    50.089    vga/data_buf_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -50.089    
                         arrival time                          51.627    
  -------------------------------------------------------------------
                         slack                                  1.538    

Slack (MET) :             1.566ns  (arrival time - required time)
  Source:                 core/register/register_reg[4][19]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.205ns  (logic 0.300ns (24.904%)  route 0.905ns (75.096%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.684ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns = ( 49.453 - 50.000 ) 
    Source Clock Delay      (SCD):    0.476ns = ( 50.476 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.643    50.476    core/register/debug_clk
    SLICE_X82Y65         FDCE                                         r  core/register/register_reg[4][19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y65         FDCE (Prop_fdce_C_Q)         0.123    50.599 r  core/register/register_reg[4][19]/Q
                         net (fo=3, routed)           0.111    50.710    core/register/register_reg[4]_131[19]
    SLICE_X82Y66         LUT6 (Prop_lut6_I5_O)        0.028    50.738 r  core/register/data_buf_reg_0_3_18_23_i_96/O
                         net (fo=1, routed)           0.000    50.738    core/register/data_buf_reg_0_3_18_23_i_96_n_0
    SLICE_X82Y66         MUXF7 (Prop_muxf7_I1_O)      0.054    50.792 r  core/register/data_buf_reg_0_3_18_23_i_26/O
                         net (fo=2, routed)           0.204    50.996    core/register/data_buf_reg_0_3_18_23_i_26_n_0
    SLICE_X81Y66         LUT6 (Prop_lut6_I1_O)        0.067    51.063 r  core/register/data_buf_reg_0_3_18_23_i_7/O
                         net (fo=1, routed)           0.156    51.220    vga/U12/Debug_regs[19]
    SLICE_X79Y66         LUT6 (Prop_lut6_I2_O)        0.028    51.248 r  vga/U12/data_buf_reg_0_3_18_23_i_1/O
                         net (fo=1, routed)           0.433    51.680    vga/data_buf_reg_0_3_18_23/DIA1
    SLICE_X46Y67         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.911    49.453    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X46Y67         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA_D1/CLK
                         clock pessimism              0.339    49.791    
                         clock uncertainty            0.215    50.006    
    SLICE_X46Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108    50.114    vga/data_buf_reg_0_3_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                        -50.114    
                         arrival time                          51.680    
  -------------------------------------------------------------------
                         slack                                  1.566    

Slack (MET) :             1.571ns  (arrival time - required time)
  Source:                 core/reg_IF_ID/PCurrent_ID_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.246ns (20.025%)  route 0.982ns (79.975%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.547ns
    Source Clock Delay      (SCD):    0.480ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.647     0.480    core/reg_IF_ID/debug_clk
    SLICE_X83Y56         FDCE                                         r  core/reg_IF_ID/PCurrent_ID_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y56         FDCE (Prop_fdce_C_Q)         0.100     0.580 r  core/reg_IF_ID/PCurrent_ID_reg[18]/Q
                         net (fo=4, routed)           0.328     0.908    core/U1_3/data_buf_reg_0_3_18_23_i_12_0[6]
    SLICE_X81Y68         LUT6 (Prop_lut6_I0_O)        0.028     0.936 r  core/U1_3/data_buf_reg_0_3_18_23_i_43/O
                         net (fo=1, routed)           0.000     0.936    core/U1_3/data_buf_reg_0_3_18_23_i_43_n_0
    SLICE_X81Y68         MUXF7 (Prop_muxf7_I0_O)      0.050     0.986 r  core/U1_3/data_buf_reg_0_3_18_23_i_12/O
                         net (fo=2, routed)           0.346     1.332    vga/U12/data_buf_reg_0_3_18_23_0
    SLICE_X60Y67         LUT6 (Prop_lut6_I5_O)        0.068     1.400 r  vga/U12/data_buf_reg_0_3_18_23_i_2/O
                         net (fo=1, routed)           0.309     1.708    vga/data_buf_reg_0_3_18_23/DIA0
    SLICE_X46Y67         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.911    -0.547    vga/data_buf_reg_0_3_18_23/WCLK
    SLICE_X46Y67         RAMD32                                       r  vga/data_buf_reg_0_3_18_23/RAMA/CLK
                         clock pessimism              0.339    -0.209    
                         clock uncertainty            0.215     0.006    
    SLICE_X46Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.137    vga/data_buf_reg_0_3_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -0.137    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  1.571    

Slack (MET) :             1.575ns  (arrival time - required time)
  Source:                 core/reg_EXE_MEM/IR_MEM_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.202ns (16.225%)  route 1.043ns (83.775%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.469ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.636     0.469    core/reg_EXE_MEM/debug_clk
    SLICE_X78Y67         FDCE                                         r  core/reg_EXE_MEM/IR_MEM_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y67         FDCE (Prop_fdce_C_Q)         0.118     0.587 r  core/reg_EXE_MEM/IR_MEM_reg[24]/Q
                         net (fo=2, routed)           0.100     0.686    core/reg_EXE_MEM/inst_MEM[18]
    SLICE_X78Y68         LUT4 (Prop_lut4_I2_O)        0.028     0.714 r  core/reg_EXE_MEM/data_buf_reg_0_3_24_29_i_45/O
                         net (fo=1, routed)           0.223     0.938    core/U1_3/code_mem_reg[24]_0
    SLICE_X89Y67         LUT6 (Prop_lut6_I0_O)        0.028     0.966 r  core/U1_3/data_buf_reg_0_3_24_29_i_12/O
                         net (fo=2, routed)           0.350     1.316    vga/U12/data_buf_reg_0_3_24_29_0
    SLICE_X61Y67         LUT6 (Prop_lut6_I5_O)        0.028     1.344 r  vga/U12/data_buf_reg_0_3_24_29_i_2/O
                         net (fo=1, routed)           0.370     1.714    vga/data_buf_reg_0_3_24_29/DIA0
    SLICE_X46Y65         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.913    -0.545    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X46Y65         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMA/CLK
                         clock pessimism              0.339    -0.207    
                         clock uncertainty            0.215     0.008    
    SLICE_X46Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     0.139    vga/data_buf_reg_0_3_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -0.139    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  1.575    

Slack (MET) :             1.582ns  (arrival time - required time)
  Source:                 core/reg_ID_EX/IR_EX_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.225ns  (logic 0.184ns (15.026%)  route 1.041ns (84.974%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.678ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    0.472ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.639     0.472    core/reg_ID_EX/debug_clk
    SLICE_X76Y65         FDCE                                         r  core/reg_ID_EX/IR_EX_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y65         FDCE (Prop_fdce_C_Q)         0.100     0.572 r  core/reg_ID_EX/IR_EX_reg[31]/Q
                         net (fo=6, routed)           0.334     0.906    core/U1_3/inst_EXE[21]
    SLICE_X81Y59         LUT5 (Prop_lut5_I2_O)        0.028     0.934 r  core/U1_3/data_buf_reg_0_3_24_29_i_82/O
                         net (fo=1, routed)           0.127     1.061    core/U1_3/data_buf_reg_0_3_24_29_i_82_n_0
    SLICE_X80Y60         LUT6 (Prop_lut6_I1_O)        0.028     1.089 r  core/U1_3/data_buf_reg_0_3_24_29_i_21/O
                         net (fo=2, routed)           0.526     1.615    vga/U12/data_buf_reg_0_3_24_29_10
    SLICE_X47Y65         LUT6 (Prop_lut6_I5_O)        0.028     1.643 r  vga/U12/data_buf_reg_0_3_24_29_i_5/O
                         net (fo=1, routed)           0.053     1.696    vga/data_buf_reg_0_3_24_29/DIC1
    SLICE_X46Y65         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.913    -0.545    vga/data_buf_reg_0_3_24_29/WCLK
    SLICE_X46Y65         RAMD32                                       r  vga/data_buf_reg_0_3_24_29/RAMC_D1/CLK
                         clock pessimism              0.339    -0.207    
                         clock uncertainty            0.215     0.008    
    SLICE_X46Y65         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     0.114    vga/data_buf_reg_0_3_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.601ns  (arrival time - required time)
  Source:                 core/register/register_reg[21][3]/C
                            (falling edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@50.000ns - clkout3 fall@50.000ns)
  Data Path Delay:        1.238ns  (logic 0.284ns (22.942%)  route 0.954ns (77.058%))
  Logic Levels:           4  (LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.692ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns = ( 49.456 - 50.000 ) 
    Source Clock Delay      (SCD):    0.487ns = ( 50.487 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405    50.405 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503    50.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    47.654 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    48.781    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    48.807 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    49.536    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    49.564 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    49.807    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    49.833 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.654    50.487    core/register/debug_clk
    SLICE_X97Y58         FDCE                                         r  core/register/register_reg[21][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y58         FDCE (Prop_fdce_C_Q)         0.107    50.594 r  core/register/register_reg[21][3]/Q
                         net (fo=3, routed)           0.100    50.694    core/register/register_reg[21]_148[3]
    SLICE_X98Y58         LUT6 (Prop_lut6_I3_O)        0.028    50.722 r  core/register/data_buf_reg_0_3_0_5_i_154/O
                         net (fo=1, routed)           0.000    50.722    core/register/data_buf_reg_0_3_0_5_i_154_n_0
    SLICE_X98Y58         MUXF7 (Prop_muxf7_I1_O)      0.054    50.776 r  core/register/data_buf_reg_0_3_0_5_i_64/O
                         net (fo=2, routed)           0.097    50.873    core/register/data_buf_reg_0_3_0_5_i_64_n_0
    SLICE_X101Y58        LUT6 (Prop_lut6_I5_O)        0.067    50.940 r  core/register/data_buf_reg_0_3_0_5_i_19/O
                         net (fo=1, routed)           0.704    51.644    vga/U12/Debug_regs[3]
    SLICE_X47Y63         LUT6 (Prop_lut6_I2_O)        0.028    51.672 r  vga/U12/data_buf_reg_0_3_0_5_i_4/O
                         net (fo=1, routed)           0.053    51.725    vga/data_buf_reg_0_3_0_5/DIB1
    SLICE_X46Y63         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   50.000    50.000 r  
    AC18                                              0.000    50.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487    50.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553    51.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    47.316 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    48.512    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    48.542 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.914    49.456    vga/data_buf_reg_0_3_0_5/WCLK
    SLICE_X46Y63         RAMD32                                       r  vga/data_buf_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism              0.339    49.794    
                         clock uncertainty            0.215    50.009    
    SLICE_X46Y63         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    50.124    vga/data_buf_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                        -50.124    
                         arrival time                          51.725    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 core/reg_MEM_WB/PCurrent_WB_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            vga/data_buf_reg_0_3_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.227ns  (logic 0.292ns (23.796%)  route 0.935ns (76.204%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.730ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.579ns
    Source Clock Delay      (SCD):    0.490ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.729    -0.464    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.028    -0.436 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.243    -0.193    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.657     0.490    core/reg_MEM_WB/debug_clk
    SLICE_X102Y51        FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y51        FDCE (Prop_fdce_C_Q)         0.118     0.608 r  core/reg_MEM_WB/PCurrent_WB_reg[8]/Q
                         net (fo=1, routed)           0.128     0.736    core/U1_3/PC_WB[8]
    SLICE_X100Y52        LUT3 (Prop_lut3_I2_O)        0.028     0.764 r  core/U1_3/data_buf_reg_0_3_6_11_i_132/O
                         net (fo=1, routed)           0.000     0.764    core/U1_3/data_buf_reg_0_3_6_11_i_132_n_0
    SLICE_X100Y52        MUXF7 (Prop_muxf7_I0_O)      0.050     0.814 r  core/U1_3/data_buf_reg_0_3_6_11_i_68/O
                         net (fo=1, routed)           0.126     0.940    core/U1_3/data_buf_reg_0_3_6_11_i_68_n_0
    SLICE_X100Y51        LUT6 (Prop_lut6_I5_O)        0.068     1.008 r  core/U1_3/data_buf_reg_0_3_6_11_i_17/O
                         net (fo=2, routed)           0.628     1.636    vga/U12/data_buf_reg_0_3_6_11_3
    SLICE_X51Y67         LUT6 (Prop_lut6_I3_O)        0.028     1.664 r  vga/U12/data_buf_reg_0_3_6_11_i_4/O
                         net (fo=1, routed)           0.053     1.717    vga/data_buf_reg_0_3_6_11/DIB0
    SLICE_X50Y67         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.879    -0.579    vga/data_buf_reg_0_3_6_11/WCLK
    SLICE_X50Y67         RAMD32                                       r  vga/data_buf_reg_0_3_6_11/RAMB/CLK
                         clock pessimism              0.339    -0.241    
                         clock uncertainty            0.215    -0.026    
    SLICE_X50Y67         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     0.106    vga/data_buf_reg_0_3_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -0.106    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  1.611    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack        5.747ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.747ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.638ns  (logic 1.852ns (50.914%)  route 1.786ns (49.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.869    30.738    vga/U12/DO[0]
    SLICE_X33Y76         LUT4 (Prop_lut4_I1_O)        0.052    30.790 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.916    31.706    vga/U12/G[1]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism             -0.832    37.749    
                         clock uncertainty           -0.201    37.547    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.094    37.453    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.453    
                         arrival time                         -31.706    
  -------------------------------------------------------------------
                         slack                                  5.747    

Slack (MET) :             5.861ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.498ns  (logic 1.852ns (52.937%)  route 1.646ns (47.063%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.869    30.738    vga/U12/DO[0]
    SLICE_X33Y76         LUT4 (Prop_lut4_I1_O)        0.052    30.790 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.777    31.567    vga/U12/G[1]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism             -0.832    37.749    
                         clock uncertainty           -0.201    37.547    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.120    37.427    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                         37.427    
                         arrival time                         -31.567    
  -------------------------------------------------------------------
                         slack                                  5.861    

Slack (MET) :             6.060ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.388ns  (logic 1.843ns (54.401%)  route 1.545ns (45.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.758    30.627    vga/U12/DO[0]
    SLICE_X33Y76         LUT4 (Prop_lut4_I0_O)        0.043    30.670 r  vga/U12/B[0]_i_1/O
                         net (fo=2, routed)           0.787    31.456    vga/U12/B[0]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]_lopt_replica/C
                         clock pessimism             -0.832    37.749    
                         clock uncertainty           -0.201    37.547    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)       -0.031    37.516    vga/U12/B_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.516    
                         arrival time                         -31.456    
  -------------------------------------------------------------------
                         slack                                  6.060    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.381ns  (logic 1.843ns (54.513%)  route 1.538ns (45.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 f  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.869    30.738    vga/U12/DO[0]
    SLICE_X33Y76         LUT4 (Prop_lut4_I0_O)        0.043    30.781 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.669    31.449    vga/U12/B[3]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism             -0.832    37.749    
                         clock uncertainty           -0.201    37.547    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)       -0.019    37.528    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         37.528    
                         arrival time                         -31.449    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.095ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.271ns  (logic 1.855ns (56.711%)  route 1.416ns (43.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.758    30.627    vga/U12/DO[0]
    SLICE_X33Y76         LUT5 (Prop_lut5_I3_O)        0.055    30.682 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.658    31.339    vga/U12/G[3]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism             -0.832    37.749    
                         clock uncertainty           -0.201    37.547    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.113    37.434    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                         37.434    
                         arrival time                         -31.339    
  -------------------------------------------------------------------
                         slack                                  6.095    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.270ns  (logic 1.855ns (56.735%)  route 1.415ns (43.265%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.758    30.627    vga/U12/DO[0]
    SLICE_X33Y76         LUT5 (Prop_lut5_I3_O)        0.055    30.682 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.656    31.338    vga/U12/G[3]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism             -0.832    37.749    
                         clock uncertainty           -0.201    37.547    
    SLICE_X28Y73         FDRE (Setup_fdre_C_D)       -0.102    37.445    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.445    
                         arrival time                         -31.338    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.277ns  (logic 1.843ns (56.233%)  route 1.434ns (43.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.758    30.627    vga/U12/DO[0]
    SLICE_X33Y76         LUT4 (Prop_lut4_I0_O)        0.043    30.670 r  vga/U12/B[0]_i_1/O
                         net (fo=2, routed)           0.676    31.346    vga/U12/B[0]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]/C
                         clock pessimism             -0.832    37.749    
                         clock uncertainty           -0.201    37.547    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)       -0.022    37.525    vga/U12/B_reg[0]
  -------------------------------------------------------------------
                         required time                         37.525    
                         arrival time                         -31.346    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.230ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        3.230ns  (logic 1.843ns (57.057%)  route 1.387ns (42.943%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.758    30.627    vga/U12/DO[0]
    SLICE_X33Y76         LUT5 (Prop_lut5_I3_O)        0.043    30.670 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.629    31.298    vga/U12/B[2]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism             -0.832    37.749    
                         clock uncertainty           -0.201    37.547    
    SLICE_X29Y76         FDRE (Setup_fdre_C_D)       -0.019    37.528    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         37.528    
                         arrival time                         -31.298    
  -------------------------------------------------------------------
                         slack                                  6.230    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.819ns  (logic 1.852ns (65.707%)  route 0.967ns (34.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.758    30.627    vga/U12/DO[0]
    SLICE_X33Y76         LUT2 (Prop_lut2_I1_O)        0.052    30.679 r  vga/U12/R[2]_i_1/O
                         net (fo=2, routed)           0.208    30.887    vga/U12/R[2]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[2]_lopt_replica/C
                         clock pessimism             -0.832    37.749    
                         clock uncertainty           -0.201    37.547    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)       -0.112    37.435    vga/U12/R_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         37.435    
                         arrival time                         -30.887    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.550ns  (required time - arrival time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout2 rise@40.000ns - clkout0 rise@30.000ns)
  Data Path Delay:        2.817ns  (logic 1.852ns (65.740%)  route 0.965ns (34.260%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.320ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 38.580 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.932ns = ( 28.068 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   30.000    30.000 r  
    AC18                                              0.000    30.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    30.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923    30.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081    32.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    23.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    26.313    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    26.406 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         1.663    28.068    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      1.800    29.868 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.758    30.627    vga/U12/DO[0]
    SLICE_X33Y76         LUT2 (Prop_lut2_I1_O)        0.052    30.679 r  vga/U12/R[2]_i_1/O
                         net (fo=2, routed)           0.207    30.886    vga/U12/R[2]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)   40.000    40.000 r  
    AC18                                              0.000    40.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000    40.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    40.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    41.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131    34.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336    37.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    37.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.486    38.580    vga/U12/CLK_OUT3
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[2]/C
                         clock pessimism             -0.832    37.749    
                         clock uncertainty           -0.201    37.547    
    SLICE_X28Y76         FDRE (Setup_fdre_C_D)       -0.112    37.435    vga/U12/R_reg[2]
  -------------------------------------------------------------------
                         required time                         37.435    
                         arrival time                         -30.886    
  -------------------------------------------------------------------
                         slack                                  6.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.128ns (15.923%)  route 0.676ns (84.077%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X34Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.330    -0.088    vga/U12/flag
    SLICE_X33Y76         LUT4 (Prop_lut4_I1_O)        0.028    -0.060 r  vga/U12/B[0]_i_1/O
                         net (fo=2, routed)           0.346     0.286    vga/U12/B[0]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.914    -0.544    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.040     0.036    vga/U12/B_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.286    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.128ns (15.268%)  route 0.710ns (84.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X34Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.362    -0.056    vga/U12/flag
    SLICE_X33Y76         LUT4 (Prop_lut4_I2_O)        0.028    -0.028 r  vga/U12/B[3]_i_1/O
                         net (fo=1, routed)           0.349     0.321    vga/U12/B[3]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.914    -0.544    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[3]/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.043     0.039    vga/U12/B_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.039    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.128ns (14.950%)  route 0.728ns (85.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X34Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.330    -0.088    vga/U12/flag
    SLICE_X33Y76         LUT4 (Prop_lut4_I1_O)        0.028    -0.060 r  vga/U12/B[0]_i_1/O
                         net (fo=2, routed)           0.399     0.339    vga/U12/B[0]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.914    -0.544    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[0]_lopt_replica/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.038     0.034    vga/U12/B_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.339    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.128ns (14.023%)  route 0.785ns (85.977%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X34Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.466     0.048    vga/U12/flag
    SLICE_X33Y76         LUT5 (Prop_lut5_I1_O)        0.028     0.076 r  vga/U12/B[2]_i_1/O
                         net (fo=1, routed)           0.319     0.395    vga/U12/B[2]_i_1_n_0
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.914    -0.544    vga/U12/CLK_OUT3
    SLICE_X29Y76         FDRE                                         r  vga/U12/B_reg[2]/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X29Y76         FDRE (Hold_fdre_C_D)         0.041     0.037    vga/U12/B_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.395    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.129ns (14.430%)  route 0.765ns (85.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X34Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.362    -0.056    vga/U12/flag
    SLICE_X33Y76         LUT4 (Prop_lut4_I0_O)        0.029    -0.027 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.403     0.376    vga/U12/G[1]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.914    -0.544    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)        -0.002    -0.006    vga/U12/G_reg[1]
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.901ns  (logic 0.585ns (64.930%)  route 0.316ns (35.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.718    -0.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.110 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.316     0.426    vga/U12/DO[0]
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.914    -0.544    vga/U12/CLK_OUT3
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[0]_lopt_replica/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.038     0.034    vga/U12/R_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.133ns (14.085%)  route 0.811ns (85.915%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X34Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.466     0.048    vga/U12/flag
    SLICE_X33Y76         LUT5 (Prop_lut5_I0_O)        0.033     0.081 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.345     0.427    vga/U12/G[3]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.914    -0.544    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]_lopt_replica/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.006     0.002    vga/U12/G_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -0.002    
                         arrival time                           0.427    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.946ns  (logic 0.133ns (14.064%)  route 0.813ns (85.936%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X34Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.466     0.048    vga/U12/flag
    SLICE_X33Y76         LUT5 (Prop_lut5_I0_O)        0.033     0.081 r  vga/U12/G[3]_i_1/O
                         net (fo=2, routed)           0.347     0.428    vga/U12/G[3]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.914    -0.544    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[3]/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)         0.002    -0.002    vga/U12/G_reg[3]
  -------------------------------------------------------------------
                         required time                          0.002    
                         arrival time                           0.428    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.585ns (61.169%)  route 0.371ns (38.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.718    -0.475    vga/FONT_8X16/CLK_OUT1
    RAMB18_X1Y32         RAMB18E1                                     r  vga/FONT_8X16/BRAM_PC_VGA_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.585     0.110 r  vga/FONT_8X16/BRAM_PC_VGA_0/DOADO[0]
                         net (fo=8, routed)           0.371     0.481    vga/U12/DO[0]
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.914    -0.544    vga/U12/CLK_OUT3
    SLICE_X28Y76         FDRE                                         r  vga/U12/R_reg[0]/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.040     0.036    vga/U12/R_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.481    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 vga/flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/U12/G_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.129ns (13.244%)  route 0.845ns (86.756%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.518ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout1_buf/O
                         net (fo=262, routed)         0.675    -0.518    vga/CLK_OUT1
    SLICE_X34Y76         FDRE                                         r  vga/flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.100    -0.418 f  vga/flag_reg/Q
                         net (fo=5, routed)           0.362    -0.056    vga/U12/flag
    SLICE_X33Y76         LUT4 (Prop_lut4_I0_O)        0.029    -0.027 r  vga/U12/G[1]_i_1/O
                         net (fo=2, routed)           0.483     0.456    vga/U12/G[1]_i_1_n_0
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.914    -0.544    vga/U12/CLK_OUT3
    SLICE_X28Y73         FDRE                                         r  vga/U12/G_reg[1]_lopt_replica/C
                         clock pessimism              0.339    -0.206    
                         clock uncertainty            0.201    -0.004    
    SLICE_X28Y73         FDRE (Hold_fdre_C_D)        -0.002    -0.006    vga/U12/G_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.006    
                         arrival time                           0.456    
  -------------------------------------------------------------------
                         slack                                  0.463    





---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout2

Setup :            0  Failing Endpoints,  Worst Slack       15.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.961ns  (logic 0.277ns (9.356%)  route 2.684ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.725ns = ( 98.275 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    98.275    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    98.498 f  rst_all_reg/Q
                         net (fo=1322, routed)        2.112   100.610    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.054   100.664 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.571   101.236    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[13]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[13]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -101.236    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.961ns  (logic 0.277ns (9.356%)  route 2.684ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.725ns = ( 98.275 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    98.275    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    98.498 f  rst_all_reg/Q
                         net (fo=1322, routed)        2.112   100.610    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.054   100.664 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.571   101.236    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[21]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[21]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -101.236    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.961ns  (logic 0.277ns (9.356%)  route 2.684ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.725ns = ( 98.275 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    98.275    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    98.498 f  rst_all_reg/Q
                         net (fo=1322, routed)        2.112   100.610    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.054   100.664 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.571   101.236    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[29]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[29]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -101.236    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.961ns  (logic 0.277ns (9.356%)  route 2.684ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.725ns = ( 98.275 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    98.275    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    98.498 f  rst_all_reg/Q
                         net (fo=1322, routed)        2.112   100.610    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.054   100.664 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.571   101.236    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[37]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[37]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -101.236    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.961ns  (logic 0.277ns (9.356%)  route 2.684ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.725ns = ( 98.275 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    98.275    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    98.498 f  rst_all_reg/Q
                         net (fo=1322, routed)        2.112   100.610    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.054   100.664 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.571   101.236    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[45]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[45]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -101.236    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[53]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.961ns  (logic 0.277ns (9.356%)  route 2.684ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.725ns = ( 98.275 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    98.275    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    98.498 f  rst_all_reg/Q
                         net (fo=1322, routed)        2.112   100.610    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.054   100.664 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.571   101.236    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[53]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[53]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -101.236    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.961ns  (logic 0.277ns (9.356%)  route 2.684ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.725ns = ( 98.275 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    98.275    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    98.498 f  rst_all_reg/Q
                         net (fo=1322, routed)        2.112   100.610    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.054   100.664 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.571   101.236    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X3Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg[61]/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.398   117.203    DISPLAY/P2S_SEG/buff_reg[61]
  -------------------------------------------------------------------
                         required time                        117.203    
                         arrival time                        -101.236    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.991ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.961ns  (logic 0.277ns (9.356%)  route 2.684ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.725ns = ( 98.275 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    98.275    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    98.498 f  rst_all_reg/Q
                         net (fo=1322, routed)        2.112   100.610    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.054   100.664 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.571   101.236    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X2Y81          FDRE (Setup_fdre_C_R)       -0.375   117.226    DISPLAY/P2S_SEG/buff_reg_r
  -------------------------------------------------------------------
                         required time                        117.226    
                         arrival time                        -101.236    
  -------------------------------------------------------------------
                         slack                                 15.991    

Slack (MET) :             15.991ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_0/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.961ns  (logic 0.277ns (9.356%)  route 2.684ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.725ns = ( 98.275 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    98.275    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    98.498 f  rst_all_reg/Q
                         net (fo=1322, routed)        2.112   100.610    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.054   100.664 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.571   101.236    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_0/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X2Y81          FDRE (Setup_fdre_C_R)       -0.375   117.226    DISPLAY/P2S_SEG/buff_reg_r_0
  -------------------------------------------------------------------
                         required time                        117.226    
                         arrival time                        -101.236    
  -------------------------------------------------------------------
                         slack                                 15.991    

Slack (MET) :             15.991ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/P2S_SEG/buff_reg_r_1/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clkout2 rise@120.000ns - clkout3 rise@100.000ns)
  Data Path Delay:        2.961ns  (logic 0.277ns (9.356%)  route 2.684ns (90.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.353ns = ( 118.647 - 120.000 ) 
    Source Clock Delay      (SCD):    -1.725ns = ( 98.275 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.832ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)  100.000   100.000 r  
    AC18                                              0.000   100.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   100.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923   100.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081   102.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    93.844 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    96.313    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    96.406 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    98.275    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    98.498 f  rst_all_reg/Q
                         net (fo=1322, routed)        2.112   100.610    DISPLAY/P2S_SEG/rst_all
    SLICE_X3Y87          LUT2 (Prop_lut2_I0_O)        0.054   100.664 r  DISPLAY/P2S_SEG/buff[64]_i_1/O
                         net (fo=13, routed)          0.571   101.236    DISPLAY/P2S_SEG/buff[64]_i_1_n_0
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)  120.000   120.000 r  
    AC18                                              0.000   120.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000   120.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820   120.820 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986   121.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131   114.675 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336   117.011    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083   117.094 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         1.553   118.647    DISPLAY/P2S_SEG/CLK_OUT3
    SLICE_X2Y81          FDRE                                         r  DISPLAY/P2S_SEG/buff_reg_r_1/C
                         clock pessimism             -0.832   117.816    
                         clock uncertainty           -0.215   117.601    
    SLICE_X2Y81          FDRE (Setup_fdre_C_R)       -0.375   117.226    DISPLAY/P2S_SEG/buff_reg_r_1
  -------------------------------------------------------------------
                         required time                        117.226    
                         arrival time                        -101.236    
  -------------------------------------------------------------------
                         slack                                 15.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.100ns (15.887%)  route 0.529ns (84.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  rst_all_reg/Q
                         net (fo=1322, routed)        0.529     0.215    DISPLAY/rst_all
    SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
    SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[10]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.100ns (15.887%)  route 0.529ns (84.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  rst_all_reg/Q
                         net (fo=1322, routed)        0.529     0.215    DISPLAY/rst_all
    SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
    SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[11]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.100ns (15.887%)  route 0.529ns (84.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  rst_all_reg/Q
                         net (fo=1322, routed)        0.529     0.215    DISPLAY/rst_all
    SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
    SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[8]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.100ns (15.887%)  route 0.529ns (84.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.250ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.503ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  rst_all_reg/Q
                         net (fo=1322, routed)        0.529     0.215    DISPLAY/rst_all
    SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.955    -0.503    DISPLAY/CLK_OUT3
    SLICE_X3Y77          FDRE                                         r  DISPLAY/clk_count_reg[9]/C
                         clock pessimism              0.339    -0.165    
                         clock uncertainty            0.215     0.050    
    SLICE_X3Y77          FDRE (Hold_fdre_C_R)        -0.014     0.036    DISPLAY/clk_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.036    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.773%)  route 0.577ns (85.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  rst_all_reg/Q
                         net (fo=1322, routed)        0.577     0.262    DISPLAY/rst_all
    SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/CLK_OUT3
    SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[12]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X3Y78          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/clk_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.773%)  route 0.577ns (85.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  rst_all_reg/Q
                         net (fo=1322, routed)        0.577     0.262    DISPLAY/rst_all
    SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/CLK_OUT3
    SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[13]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X3Y78          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/clk_count_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.773%)  route 0.577ns (85.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  rst_all_reg/Q
                         net (fo=1322, routed)        0.577     0.262    DISPLAY/rst_all
    SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/CLK_OUT3
    SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[14]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X3Y78          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/clk_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.100ns (14.773%)  route 0.577ns (85.227%))
  Logic Levels:           0  
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.502ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  rst_all_reg/Q
                         net (fo=1322, routed)        0.577     0.262    DISPLAY/rst_all
    SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.956    -0.502    DISPLAY/CLK_OUT3
    SLICE_X3Y78          FDRE                                         r  DISPLAY/clk_count_reg[15]/C
                         clock pessimism              0.339    -0.164    
                         clock uncertainty            0.215     0.051    
    SLICE_X3Y78          FDRE (Hold_fdre_C_R)        -0.014     0.037    DISPLAY/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.037    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.591%)  route 0.585ns (85.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  rst_all_reg/Q
                         net (fo=1322, routed)        0.585     0.271    DISPLAY/rst_all
    SLICE_X3Y76          FDRE                                         r  DISPLAY/clk_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.953    -0.505    DISPLAY/CLK_OUT3
    SLICE_X3Y76          FDRE                                         r  DISPLAY/clk_count_reg[4]/C
                         clock pessimism              0.339    -0.167    
                         clock uncertainty            0.215     0.048    
    SLICE_X3Y76          FDRE (Hold_fdre_C_R)        -0.014     0.034    DISPLAY/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            DISPLAY/clk_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout2  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clkout2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout2 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.591%)  route 0.585ns (85.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.339ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 r  rst_all_reg/Q
                         net (fo=1322, routed)        0.585     0.271    DISPLAY/rst_all
    SLICE_X3Y76          FDRE                                         r  DISPLAY/clk_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout2 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout3_buf/O
                         net (fo=160, routed)         0.953    -0.505    DISPLAY/CLK_OUT3
    SLICE_X3Y76          FDRE                                         r  DISPLAY/clk_count_reg[5]/C
                         clock pessimism              0.339    -0.167    
                         clock uncertainty            0.215     0.048    
    SLICE_X3Y76          FDRE (Hold_fdre_C_R)        -0.014     0.034    DISPLAY/clk_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.034    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.237    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       42.401ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             42.401ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[28][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.847ns  (logic 0.223ns (2.521%)  route 8.624ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.514ns = ( 50.514 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    -1.725    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    -1.502 f  rst_all_reg/Q
                         net (fo=1322, routed)        8.624     7.122    core/register/rst_all
    SLICE_X92Y62         FDCE                                         f  core/register/register_reg[28][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.440    50.514    core/register/debug_clk
    SLICE_X92Y62         FDCE                                         r  core/register/register_reg[28][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.825    
                         clock uncertainty           -0.095    49.730    
    SLICE_X92Y62         FDCE (Recov_fdce_C_CLR)     -0.208    49.522    core/register/register_reg[28][20]
  -------------------------------------------------------------------
                         required time                         49.522    
                         arrival time                          -7.122    
  -------------------------------------------------------------------
                         slack                                 42.401    

Slack (MET) :             42.403ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][1]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 0.223ns (2.521%)  route 8.622ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.514ns = ( 50.514 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    -1.725    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    -1.502 f  rst_all_reg/Q
                         net (fo=1322, routed)        8.622     7.120    core/register/rst_all
    SLICE_X93Y62         FDCE                                         f  core/register/register_reg[26][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.440    50.514    core/register/debug_clk
    SLICE_X93Y62         FDCE                                         r  core/register/register_reg[26][1]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.825    
                         clock uncertainty           -0.095    49.730    
    SLICE_X93Y62         FDCE (Recov_fdce_C_CLR)     -0.208    49.522    core/register/register_reg[26][1]
  -------------------------------------------------------------------
                         required time                         49.522    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 42.403    

Slack (MET) :             42.403ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][22]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 0.223ns (2.521%)  route 8.622ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.514ns = ( 50.514 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    -1.725    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    -1.502 f  rst_all_reg/Q
                         net (fo=1322, routed)        8.622     7.120    core/register/rst_all
    SLICE_X93Y62         FDCE                                         f  core/register/register_reg[26][22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.440    50.514    core/register/debug_clk
    SLICE_X93Y62         FDCE                                         r  core/register/register_reg[26][22]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.825    
                         clock uncertainty           -0.095    49.730    
    SLICE_X93Y62         FDCE (Recov_fdce_C_CLR)     -0.208    49.522    core/register/register_reg[26][22]
  -------------------------------------------------------------------
                         required time                         49.522    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 42.403    

Slack (MET) :             42.403ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[26][6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 0.223ns (2.521%)  route 8.622ns (97.479%))
  Logic Levels:           0  
  Clock Path Skew:        1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.514ns = ( 50.514 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    -1.725    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    -1.502 f  rst_all_reg/Q
                         net (fo=1322, routed)        8.622     7.120    core/register/rst_all
    SLICE_X93Y62         FDCE                                         f  core/register/register_reg[26][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.440    50.514    core/register/debug_clk
    SLICE_X93Y62         FDCE                                         r  core/register/register_reg[26][6]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.825    
                         clock uncertainty           -0.095    49.730    
    SLICE_X93Y62         FDCE (Recov_fdce_C_CLR)     -0.208    49.522    core/register/register_reg[26][6]
  -------------------------------------------------------------------
                         required time                         49.522    
                         arrival time                          -7.120    
  -------------------------------------------------------------------
                         slack                                 42.403    

Slack (MET) :             42.413ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 0.223ns (2.525%)  route 8.608ns (97.475%))
  Logic Levels:           0  
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 50.510 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    -1.725    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    -1.502 f  rst_all_reg/Q
                         net (fo=1322, routed)        8.608     7.106    core/register/rst_all
    SLICE_X95Y67         FDCE                                         f  core/register/register_reg[21][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.436    50.510    core/register/debug_clk
    SLICE_X95Y67         FDCE                                         r  core/register/register_reg[21][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.821    
                         clock uncertainty           -0.095    49.726    
    SLICE_X95Y67         FDCE (Recov_fdce_C_CLR)     -0.208    49.518    core/register/register_reg[21][20]
  -------------------------------------------------------------------
                         required time                         49.518    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                 42.413    

Slack (MET) :             42.413ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[21][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 0.223ns (2.525%)  route 8.608ns (97.475%))
  Logic Levels:           0  
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 50.510 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    -1.725    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    -1.502 f  rst_all_reg/Q
                         net (fo=1322, routed)        8.608     7.106    core/register/rst_all
    SLICE_X95Y67         FDCE                                         f  core/register/register_reg[21][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.436    50.510    core/register/debug_clk
    SLICE_X95Y67         FDCE                                         r  core/register/register_reg[21][9]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.821    
                         clock uncertainty           -0.095    49.726    
    SLICE_X95Y67         FDCE (Recov_fdce_C_CLR)     -0.208    49.518    core/register/register_reg[21][9]
  -------------------------------------------------------------------
                         required time                         49.518    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                 42.413    

Slack (MET) :             42.470ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[10][11]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.831ns  (logic 0.223ns (2.525%)  route 8.608ns (97.475%))
  Logic Levels:           0  
  Clock Path Skew:        1.546ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.510ns = ( 50.510 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    -1.725    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    -1.502 f  rst_all_reg/Q
                         net (fo=1322, routed)        8.608     7.106    core/register/rst_all
    SLICE_X94Y67         FDCE                                         f  core/register/register_reg[10][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.436    50.510    core/register/debug_clk
    SLICE_X94Y67         FDCE                                         r  core/register/register_reg[10][11]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.821    
                         clock uncertainty           -0.095    49.726    
    SLICE_X94Y67         FDCE (Recov_fdce_C_CLR)     -0.151    49.575    core/register/register_reg[10][11]
  -------------------------------------------------------------------
                         required time                         49.575    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                 42.470    

Slack (MET) :             42.504ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[16][20]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 0.223ns (2.551%)  route 8.518ns (97.449%))
  Logic Levels:           0  
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 50.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    -1.725    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    -1.502 f  rst_all_reg/Q
                         net (fo=1322, routed)        8.518     7.016    core/register/rst_all
    SLICE_X95Y66         FDCE                                         f  core/register/register_reg[16][20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.437    50.511    core/register/debug_clk
    SLICE_X95Y66         FDCE                                         r  core/register/register_reg[16][20]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.822    
                         clock uncertainty           -0.095    49.727    
    SLICE_X95Y66         FDCE (Recov_fdce_C_CLR)     -0.208    49.519    core/register/register_reg[16][20]
  -------------------------------------------------------------------
                         required time                         49.519    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                 42.504    

Slack (MET) :             42.528ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][6]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 0.223ns (2.551%)  route 8.518ns (97.449%))
  Logic Levels:           0  
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 50.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    -1.725    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    -1.502 f  rst_all_reg/Q
                         net (fo=1322, routed)        8.518     7.016    core/register/rst_all
    SLICE_X94Y66         FDCE                                         f  core/register/register_reg[29][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.437    50.511    core/register/debug_clk
    SLICE_X94Y66         FDCE                                         r  core/register/register_reg[29][6]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.822    
                         clock uncertainty           -0.095    49.727    
    SLICE_X94Y66         FDCE (Recov_fdce_C_CLR)     -0.184    49.543    core/register/register_reg[29][6]
  -------------------------------------------------------------------
                         required time                         49.543    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                 42.528    

Slack (MET) :             42.528ns  (required time - arrival time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/register/register_reg[29][9]/CLR
                            (recovery check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clkout3 fall@50.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 0.223ns (2.551%)  route 8.518ns (97.449%))
  Logic Levels:           0  
  Clock Path Skew:        1.547ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.511ns = ( 50.511 - 50.000 ) 
    Source Clock Delay      (SCD):    -1.725ns
    Clock Pessimism Removal (CPR):    -0.689ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           1.081     2.004    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -6.156 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -3.687    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    -3.594 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.869    -1.725    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.223    -1.502 f  rst_all_reg/Q
                         net (fo=1322, routed)        8.518     7.016    core/register/rst_all
    SLICE_X94Y66         FDCE                                         f  core/register/register_reg[29][9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 fall edge)   50.000    50.000 f  
    AC18                                              0.000    50.000 f  CLK_200M_P (IN)
                         net (fo=0)                   0.000    50.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.820    50.820 f  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.986    51.806    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    44.675 f  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336    47.011    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    47.094 f  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          1.401    48.495    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.036    48.531 f  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.460    48.991    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    49.074 f  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        1.437    50.511    core/register/debug_clk
    SLICE_X94Y66         FDCE                                         r  core/register/register_reg[29][9]/C  (IS_INVERTED)
                         clock pessimism             -0.689    49.822    
                         clock uncertainty           -0.095    49.727    
    SLICE_X94Y66         FDCE (Recov_fdce_C_CLR)     -0.184    49.543    core/register/register_reg[29][9]
  -------------------------------------------------------------------
                         required time                         49.543    
                         arrival time                          -7.016    
  -------------------------------------------------------------------
                         slack                                 42.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.100ns (5.799%)  route 1.625ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.625     1.310    core/reg_MEM_WB/rst_all
    SLICE_X47Y59         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.918     0.778    core/reg_MEM_WB/debug_clk
    SLICE_X47Y59         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[16]/C
                         clock pessimism              0.266     1.044    
    SLICE_X47Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.975    core/reg_MEM_WB/IR_WB_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[16]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.725ns  (logic 0.100ns (5.799%)  route 1.625ns (94.201%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.625     1.310    core/reg_MEM_WB/rst_all
    SLICE_X47Y59         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.918     0.778    core/reg_MEM_WB/debug_clk
    SLICE_X47Y59         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[16]/C
                         clock pessimism              0.266     1.044    
    SLICE_X47Y59         FDCE (Remov_fdce_C_CLR)     -0.069     0.975    core/reg_MEM_WB/PCurrent_WB_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.100ns (5.399%)  route 1.752ns (94.601%))
  Logic Levels:           0  
  Clock Path Skew:        1.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.778ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.752     1.438    core/reg_MEM_WB/rst_all
    SLICE_X49Y57         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.918     0.778    core/reg_MEM_WB/debug_clk
    SLICE_X49Y57         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[31]/C
                         clock pessimism              0.266     1.044    
    SLICE_X49Y57         FDCE (Remov_fdce_C_CLR)     -0.069     0.975    core/reg_MEM_WB/PCurrent_WB_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.975    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[31]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.100ns (5.370%)  route 1.762ns (94.630%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.762     1.448    core/reg_MEM_WB/rst_all
    SLICE_X49Y62         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.915     0.775    core/reg_MEM_WB/debug_clk
    SLICE_X49Y62         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[31]/C
                         clock pessimism              0.266     1.041    
    SLICE_X49Y62         FDCE (Remov_fdce_C_CLR)     -0.069     0.972    core/reg_MEM_WB/IR_WB_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[26]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.100ns (5.364%)  route 1.764ns (94.636%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.764     1.450    core/reg_MEM_WB/rst_all
    SLICE_X48Y62         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.915     0.775    core/reg_MEM_WB/debug_clk
    SLICE_X48Y62         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[26]/C
                         clock pessimism              0.266     1.041    
    SLICE_X48Y62         FDCE (Remov_fdce_C_CLR)     -0.069     0.972    core/reg_MEM_WB/PCurrent_WB_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[27]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.100ns (5.364%)  route 1.764ns (94.636%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.764     1.450    core/reg_MEM_WB/rst_all
    SLICE_X48Y62         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.915     0.775    core/reg_MEM_WB/debug_clk
    SLICE_X48Y62         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[27]/C
                         clock pessimism              0.266     1.041    
    SLICE_X48Y62         FDCE (Remov_fdce_C_CLR)     -0.069     0.972    core/reg_MEM_WB/PCurrent_WB_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[28]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.100ns (5.364%)  route 1.764ns (94.636%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.764     1.450    core/reg_MEM_WB/rst_all
    SLICE_X48Y62         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.915     0.775    core/reg_MEM_WB/debug_clk
    SLICE_X48Y62         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[28]/C
                         clock pessimism              0.266     1.041    
    SLICE_X48Y62         FDCE (Remov_fdce_C_CLR)     -0.069     0.972    core/reg_MEM_WB/PCurrent_WB_reg[28]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[29]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.100ns (5.364%)  route 1.764ns (94.636%))
  Logic Levels:           0  
  Clock Path Skew:        1.455ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.775ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.764     1.450    core/reg_MEM_WB/rst_all
    SLICE_X48Y62         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.915     0.775    core/reg_MEM_WB/debug_clk
    SLICE_X48Y62         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[29]/C
                         clock pessimism              0.266     1.041    
    SLICE_X48Y62         FDCE (Remov_fdce_C_CLR)     -0.069     0.972    core/reg_MEM_WB/PCurrent_WB_reg[29]
  -------------------------------------------------------------------
                         required time                         -0.972    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.478    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/IR_WB_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.100ns (5.009%)  route 1.896ns (94.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.896     1.582    core/reg_MEM_WB/rst_all
    SLICE_X51Y58         FDCE                                         f  core/reg_MEM_WB/IR_WB_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.886     0.746    core/reg_MEM_WB/debug_clk
    SLICE_X51Y58         FDCE                                         r  core/reg_MEM_WB/IR_WB_reg[25]/C
                         clock pessimism              0.266     1.012    
    SLICE_X51Y58         FDCE (Remov_fdce_C_CLR)     -0.069     0.943    core/reg_MEM_WB/IR_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.639ns  (arrival time - required time)
  Source:                 rst_all_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            core/reg_MEM_WB/PCurrent_WB_reg[25]/CLR
                            (removal check against rising-edge clock clkout3  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.100ns (5.009%)  route 1.896ns (94.991%))
  Logic Levels:           0  
  Clock Path Skew:        1.426ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.746ns
    Source Clock Delay      (SCD):    -0.415ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.405     0.405 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.503     0.908    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -2.346 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127    -1.219    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.193 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.778    -0.415    clk_cpu
    SLICE_X5Y41          FDRE                                         r  rst_all_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y41          FDRE (Prop_fdre_C_Q)         0.100    -0.315 f  rst_all_reg/Q
                         net (fo=1322, routed)        1.896     1.582    core/reg_MEM_WB/rst_all
    SLICE_X51Y58         FDCE                                         f  core/reg_MEM_WB/PCurrent_WB_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    AC18                                              0.000     0.000 r  CLK_200M_P (IN)
                         net (fo=0)                   0.000     0.000    CLK_DIFF/CLK_200M_P
    AC18                 IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  CLK_DIFF/IBUFGDS_inst/O
                         net (fo=1, routed)           0.553     1.040    CLK_GEN/clkin1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -2.684 r  CLK_GEN/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196    -1.488    CLK_GEN/clkout3
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    -1.458 r  CLK_GEN/clkout4_buf/O
                         net (fo=18, routed)          0.968    -0.490    BTN_SCAN/CLK_OUT4
    SLICE_X80Y193        LUT3 (Prop_lut3_I2_O)        0.035    -0.455 r  BTN_SCAN/data[126][7]_i_9/O
                         net (fo=1, routed)           0.286    -0.170    BTN_SCAN_n_5
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.140 r  data_reg[126][7]_i_3/O
                         net (fo=2573, routed)        0.886     0.746    core/reg_MEM_WB/debug_clk
    SLICE_X51Y58         FDCE                                         r  core/reg_MEM_WB/PCurrent_WB_reg[25]/C
                         clock pessimism              0.266     1.012    
    SLICE_X51Y58         FDCE (Remov_fdce_C_CLR)     -0.069     0.943    core/reg_MEM_WB/PCurrent_WB_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.639    





