\hypertarget{union__hw__mcm__etbcc}{}\section{\+\_\+hw\+\_\+mcm\+\_\+etbcc Union Reference}
\label{union__hw__mcm__etbcc}\index{\+\_\+hw\+\_\+mcm\+\_\+etbcc@{\+\_\+hw\+\_\+mcm\+\_\+etbcc}}


H\+W\+\_\+\+M\+C\+M\+\_\+\+E\+T\+B\+CC -\/ E\+TB Counter Control register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+mcm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+etbcc\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__mcm__etbcc_a40cc240f48472f13b90dfba169b978ef}{}\label{union__hw__mcm__etbcc_a40cc240f48472f13b90dfba169b978ef}

\item 
struct \hyperlink{struct__hw__mcm__etbcc_1_1__hw__mcm__etbcc__bitfields}{\+\_\+hw\+\_\+mcm\+\_\+etbcc\+::\+\_\+hw\+\_\+mcm\+\_\+etbcc\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__mcm__etbcc_a260393514857877826607a02f3da9345}{}\label{union__hw__mcm__etbcc_a260393514857877826607a02f3da9345}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+M\+C\+M\+\_\+\+E\+T\+B\+CC -\/ E\+TB Counter Control register (RW) 

Reset value\+: 0x00000000U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+mcm.\+h\end{DoxyCompactItemize}
