

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue Oct 04 09:02:27 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        fir128_optimized
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.52|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   59|   59|   60|   60|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- TDL     |   33|   33|         4|          2|          1|    16|    yes   |
        |- MAC     |   22|   22|         7|          1|          1|    16|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    432|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     14|       0|      0|
|Memory           |       12|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    159|
|Register         |        -|      -|     441|     16|
+-----------------+---------+-------+--------+-------+
|Total            |       12|     14|     441|    607|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      6|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+-------+---+----+
    |        Instance        |        Module       | BRAM_18K| DSP48E| FF| LUT|
    +------------------------+---------------------+---------+-------+---+----+
    |fir_mul_32s_5s_32_3_U1  |fir_mul_32s_5s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U0  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U2  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U3  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U4  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U5  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    |fir_mul_5s_32s_32_3_U6  |fir_mul_5s_32s_32_3  |        0|      2|  0|   0|
    +------------------------+---------------------+---------+-------+---+----+
    |Total                   |                     |        0|     14|  0|   0|
    +------------------------+---------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |      Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |c_0_U          |fir_c_0          |        1|  0|   0|    32|    5|     1|          160|
    |c_1_U          |fir_c_1          |        1|  0|   0|    32|    5|     1|          160|
    |c_2_U          |fir_c_2          |        1|  0|   0|    32|    5|     1|          160|
    |c_3_U          |fir_c_3          |        1|  0|   0|    32|    5|     1|          160|
    |shift_reg_6_U  |fir_shift_reg_6  |        1|  0|   0|    16|   32|     1|          512|
    |shift_reg_7_U  |fir_shift_reg_6  |        1|  0|   0|    16|   32|     1|          512|
    |shift_reg_5_U  |fir_shift_reg_6  |        1|  0|   0|    16|   32|     1|          512|
    |shift_reg_4_U  |fir_shift_reg_6  |        1|  0|   0|    16|   32|     1|          512|
    |shift_reg_3_U  |fir_shift_reg_6  |        1|  0|   0|    16|   32|     1|          512|
    |shift_reg_2_U  |fir_shift_reg_6  |        1|  0|   0|    16|   32|     1|          512|
    |shift_reg_1_U  |fir_shift_reg_6  |        1|  0|   0|    16|   32|     1|          512|
    |shift_reg_0_U  |fir_shift_reg_6  |        1|  0|   0|    16|   32|     1|          512|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+
    |Total          |                 |       12|  0|   0|   256|  276|    12|         4736|
    +---------------+-----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |acc_1_1_fu_1127_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_2_fu_1131_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_3_fu_1136_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_4_fu_1152_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_5_fu_1156_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_6_fu_1161_p2  |     +    |      0|  0|  32|          32|          32|
    |acc_1_fu_1083_p2    |     +    |      0|  0|  32|          32|           1|
    |i_2_1_fu_511_p2     |     +    |      0|  0|   8|           8|           3|
    |i_2_2_fu_542_p2     |     +    |      0|  0|   8|           8|           3|
    |i_2_3_fu_573_p2     |     +    |      0|  0|   8|           8|           4|
    |i_2_4_fu_604_p2     |     +    |      0|  0|   8|           8|           4|
    |i_2_5_fu_635_p2     |     +    |      0|  0|   8|           8|           4|
    |i_2_6_fu_666_p2     |     +    |      0|  0|   8|           8|           4|
    |i_2_7_fu_697_p2     |     +    |      0|  0|   8|           8|           5|
    |i_2_fu_474_p2       |     +    |      0|  0|   8|           8|           2|
    |i_3_1_fu_803_p2     |     +    |      0|  0|   8|           8|           3|
    |i_3_2_fu_845_p2     |     +    |      0|  0|   8|           8|           3|
    |i_3_3_fu_857_p2     |     +    |      0|  0|   8|           8|           4|
    |i_3_4_fu_869_p2     |     +    |      0|  0|   8|           8|           4|
    |i_3_5_fu_881_p2     |     +    |      0|  0|   8|           8|           4|
    |i_3_6_fu_893_p2     |     +    |      0|  0|   8|           8|           4|
    |i_3_7_fu_905_p2     |     +    |      0|  0|   8|           8|           5|
    |i_3_fu_761_p2       |     +    |      0|  0|   8|           8|           2|
    |tmp_9_fu_1181_p2    |     +    |      0|  0|  16|          32|          32|
    |y                   |     +    |      0|  0|  16|          32|          32|
    |tmp_1_fu_505_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_3_fu_629_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_1_fu_767_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_2_fu_809_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_3_fu_851_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_4_fu_863_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_5_fu_875_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_6_fu_887_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_7_fu_899_p2   |   icmp   |      0|  0|   3|           8|           1|
    |tmp_4_fu_660_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_5_fu_567_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_6_fu_725_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_7_fu_691_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_8_fu_598_p2     |   icmp   |      0|  0|   3|           8|           1|
    |tmp_fu_468_p2       |   icmp   |      0|  0|   3|           8|           1|
    |tmp_s_fu_536_p2     |   icmp   |      0|  0|   3|           8|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 432|         544|         331|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |acc_lcssa_reg_446      |  64|          8|   32|        256|
    |ap_NS_fsm              |   1|          7|    1|          7|
    |ap_reg_ppiten_pp1_it1  |   1|          2|    1|          2|
    |ap_reg_ppiten_pp1_it6  |   1|          2|    1|          2|
    |i_1_reg_435            |   8|          2|    8|         16|
    |i_phi_fu_416_p4        |   8|          2|    8|         16|
    |i_reg_412              |   8|          2|    8|         16|
    |shift_reg_0_address0   |   4|          3|    4|         12|
    |shift_reg_0_address1   |   4|          3|    4|         12|
    |shift_reg_0_d1         |  32|          3|   32|         96|
    |shift_reg_1_address0   |   4|          3|    4|         12|
    |shift_reg_2_address0   |   4|          3|    4|         12|
    |shift_reg_3_address0   |   4|          3|    4|         12|
    |shift_reg_4_address0   |   4|          3|    4|         12|
    |shift_reg_5_address0   |   4|          3|    4|         12|
    |shift_reg_6_address0   |   4|          3|    4|         12|
    |shift_reg_7_address0   |   4|          3|    4|         12|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 159|         55|  127|        519|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |acc_1_3_reg_1538                                |  32|   0|   32|          0|
    |acc_1_5_reg_1569                                |  32|   0|   32|          0|
    |acc_1_reg_1492                                  |  32|   0|   32|          0|
    |acc_lcssa_reg_446                               |  32|   0|   32|          0|
    |acc_reg_423                                     |   0|   0|   32|         32|
    |ap_CS_fsm                                       |   6|   0|    6|          0|
    |ap_reg_ppiten_pp0_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it0                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it1                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it2                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it3                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it4                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it5                           |   1|   0|    1|          0|
    |ap_reg_ppiten_pp1_it6                           |   1|   0|    1|          0|
    |ap_reg_ppstg_i_3_5_reg_1367_pp1_it1             |   8|   0|    8|          0|
    |ap_reg_ppstg_shift_reg_0_addr_reg_1270_pp0_it1  |   4|   0|    4|          0|
    |ap_reg_ppstg_tmp_1_reg_1216_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_3_reg_1256_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_4_reg_1266_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_5_reg_1236_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_7_reg_1276_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_8_reg_1246_pp0_it1             |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_reg_1201_pp0_it1               |   1|   0|    1|          0|
    |ap_reg_ppstg_tmp_s_reg_1226_pp0_it1             |   1|   0|    1|          0|
    |i_1_reg_435                                     |   8|   0|    8|          0|
    |i_2_7_reg_1280                                  |   8|   0|    8|          0|
    |i_3_2_reg_1337                                  |   8|   0|    8|          0|
    |i_3_3_reg_1347                                  |   8|   0|    8|          0|
    |i_3_4_reg_1357                                  |   8|   0|    8|          0|
    |i_3_5_reg_1367                                  |   8|   0|    8|          0|
    |i_3_6_reg_1377                                  |   8|   0|    8|          0|
    |i_reg_412                                       |   8|   0|    8|          0|
    |shift_reg_0_addr_reg_1270                       |   4|   0|    4|          0|
    |shift_reg_1_addr_reg_1260                       |   4|   0|    4|          0|
    |shift_reg_2_addr_reg_1250                       |   4|   0|    4|          0|
    |shift_reg_3_addr_reg_1240                       |   4|   0|    4|          0|
    |shift_reg_4_addr_reg_1230                       |   4|   0|    4|          0|
    |shift_reg_5_addr_reg_1220                       |   4|   0|    4|          0|
    |shift_reg_6_addr_reg_1205                       |   4|   0|    4|          0|
    |tmp_19_reg_1211                                 |   5|   0|    5|          0|
    |tmp_1_reg_1216                                  |   1|   0|    1|          0|
    |tmp_26_reg_1285                                 |   5|   0|    5|          0|
    |tmp_3_reg_1256                                  |   1|   0|    1|          0|
    |tmp_4_1_reg_1309                                |   1|   0|    1|          0|
    |tmp_4_2_reg_1323                                |   1|   0|    1|          0|
    |tmp_4_3_reg_1343                                |   1|   0|    1|          0|
    |tmp_4_4_reg_1353                                |   1|   0|    1|          0|
    |tmp_4_5_reg_1363                                |   1|   0|    1|          0|
    |tmp_4_6_reg_1373                                |   1|   0|    1|          0|
    |tmp_4_7_reg_1383                                |   1|   0|    1|          0|
    |tmp_4_reg_1266                                  |   1|   0|    1|          0|
    |tmp_5_reg_1236                                  |   1|   0|    1|          0|
    |tmp_6_1_reg_1498                                |  32|   0|   32|          0|
    |tmp_6_2_reg_1503                                |  32|   0|   32|          0|
    |tmp_6_4_reg_1544                                |  32|   0|   32|          0|
    |tmp_6_5_reg_1549                                |  32|   0|   32|          0|
    |tmp_6_6_reg_1575                                |  32|   0|   32|          0|
    |tmp_6_reg_1295                                  |   1|   0|    1|          0|
    |tmp_7_reg_1276                                  |   1|   0|    1|          0|
    |tmp_8_reg_1246                                  |   1|   0|    1|          0|
    |tmp_reg_1201                                    |   1|   0|    1|          0|
    |tmp_s_reg_1226                                  |   1|   0|    1|          0|
    |acc_reg_423                                     |   0|   0|   32|         32|
    |i_3_6_reg_1377                                  |   0|   8|    8|          0|
    |tmp_4_1_reg_1309                                |   0|   1|    1|          0|
    |tmp_4_2_reg_1323                                |   0|   1|    1|          0|
    |tmp_4_3_reg_1343                                |   0|   1|    1|          0|
    |tmp_4_4_reg_1353                                |   0|   1|    1|          0|
    |tmp_4_5_reg_1363                                |   0|   1|    1|          0|
    |tmp_4_6_reg_1373                                |   0|   1|    1|          0|
    |tmp_4_7_reg_1383                                |   0|   1|    1|          0|
    |tmp_6_reg_1295                                  |   0|   1|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           | 441|  16|  521|         64|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_done   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |      fir     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |      fir     | return value |
|y         | out |   32|   ap_vld   |       y      |    pointer   |
|y_ap_vld  | out |    1|   ap_vld   |       y      |    pointer   |
|x         |  in |   32|   ap_none  |       x      |    scalar    |
+----------+-----+-----+------------+--------------+--------------+

