{"dynamic thermal management for single and multicore processors under soft thermal constraints": {"filter": "Header Section", "author": ["Bing Shi", "Yufu Zhang", "Ankur Srivastava"]}, "analog circuit shielding routing algorithm based on net classification": {"filter": "Header Section", "author": ["Qiang Gao", "Yin Shen", "Yici Cai", "Hailong Yao"]}, "energy efficient proactive thermal management in memory subsystem": {"filter": "Header Section", "author": ["Raid Zuhair Ayoub", "Krishnam Raju Indukuri", "Tajana Simunic Rosing"]}, "0 5 v operation variation aware word enhancing cache architecture using 7t 14t hybrid sram": {"filter": "Header Section", "author": ["Yohei Nakata", "Shunsuke Okumura", "Hiroshi Kawaguchi", "Masahiko Yoshimoto"]}, "replication aware leakage management in chip multiprocessors with private l2 cache": {"filter": "Header Section", "author": ["Hyunhee Kim", "Jung Ho Ahn", "Jihong Kim"]}, "tradeoff between energy savings and privacy protection in computation offloading": {"filter": "Header Section", "author": ["Jibang Liu", "Karthik Kumar", "Yung-Hsiang Lu"]}, "ultra low power electronics in the next decade": {"filter": "Header Section", "author": ["Ajith Amerasekera"]}, "peec based parasitic modeling for power analysis on custom rotary rings": {"filter": "Header Section", "author": ["Vinayak Honkote", "Baris Taskin"]}, "herqules system level cross layer design exploration for efficient energy quality trade offs": {"filter": "Header Section", "author": ["Georgios Karakonstantis", "Georgios Panagopoulos", "Kaushik Roy"]}, "power performance management on an ibm power7 server": {"filter": "Header Section", "author": ["Karthick Rajamani", "Freeman L. Rawson III", "Malcolm S. Ware", "Heather Hanson", "John B. Carter", "Todd J. Rosedahl", "Andrew J. Geissler", "Guillermo Silva", "Hong Hua"]}, "a three step power gating turn on technique for controlling ground bounce noise": {"filter": "Header Section", "author": ["Rahul Singh", "AhReum Kim", "SoYoung Kim", "Suhwan Kim"]}, "analysis and design of ultra low power thermoelectric energy harvesting systems": {"filter": "Header Section", "author": ["Chao Lu", "Sang Phill Park", "Vijay Raghunathan", "Kaushik Roy"]}, "exploring custom instruction synthesis for application specific instruction set processors with multiple design objectives": {"filter": "Header Section", "author": ["Hai Lin", "Yunsi Fei"]}, "a low power clock gating cell optimized for low voltage operation in a 45 nm technology": {"filter": "Header Section", "author": ["Martin Saint-Laurent", "Animesh Datta"]}, "rapl memory power estimation and capping": {"filter": "Header Section", "author": ["Howard David", "Eugene Gorbatov", "Ulf R. Hanebutte", "Rahul Khanna", "Christian Le"]}, "modest a model for energy estimation under spatio temporal variability": {"filter": "Header Section", "author": ["Shrikanth Ganapathy", "Ramon Canal", "Antonio Gonzalez", "Antonio Rubio"]}, "energy and thermal aware video coding via encoder decoder workload balancing": {"filter": "Header Section", "author": ["Domenic Forte", "Ankur Srivastava"]}, "workload adaptive process tuning strategy for power efficient multi core processors": {"filter": "Header Section", "author": ["Jungseob Lee", "Chi-Chao Wang", "Hamid Reza Ghasemi", "Lloyd Bircher", "Yu Cao", "Nam Sung Kim"]}, "energy efficient implementation of parallel cmos multipliers with improved compressors": {"filter": "Header Section", "author": ["Dursun Baran", "Mustafa Aktan", "Vojin G. Oklobdzija"]}, "combined magnetic  and circuit level enhancements for the nondestructive self reference scheme of stt ram": {"filter": "Manual Removal", "author": ["Yiran Chen", "Hai Li", "Xiaobin Wang", "Wenzhong Zhu", "Wei Xu", "Tong Zhang"]}, "small area and low energy k best mimo detector using relaxed tree expansion and early forwarding": {"filter": "Header Section", "author": ["Tae-Hwan Kim", "In-Cheol Park"]}, "real energy a new framework and a case study to evaluate power aware real time scheduling algorithms": {"filter": "Header Section", "author": ["Jian (Denny) Lin", "Wei Song", "Albert Mo Kim Cheng"]}, "technology variability and uncertainty implications for power  efficient vlsi systems": {"filter": "Header Section", "author": ["Kevin J. Nowka"]}, "customizing pattern set for test power reduction via improved x identification and reordering": {"filter": "Header Section", "author": ["S. Krishna Kumar", "S. Kaundinya", "Subhadip Kundu", "Santanu Chattopadhyay"]}}