{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1573388286220 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MPCRAM EP4CE55F29C6 " "Selected device EP4CE55F29C6 for design \"MPCRAM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573388286224 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573388286264 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573388286265 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573388286265 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573388286349 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573388286357 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C6 " "Device EP4CE40F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388286639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C6 " "Device EP4CE30F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388286639 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C6 " "Device EP4CE75F29C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1573388286639 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573388286639 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 261 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573388286641 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573388286641 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 265 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573388286641 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 267 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573388286641 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 269 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1573388286641 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573388286641 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573388286642 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1573388286642 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[0\] " "Pin RAM_DATA_OUT\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[0] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[1\] " "Pin RAM_DATA_OUT\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[1] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[2\] " "Pin RAM_DATA_OUT\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[2] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[3\] " "Pin RAM_DATA_OUT\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[3] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[4\] " "Pin RAM_DATA_OUT\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[4] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[5\] " "Pin RAM_DATA_OUT\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[5] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[6\] " "Pin RAM_DATA_OUT\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[6] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_OUT\[7\] " "Pin RAM_DATA_OUT\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_OUT[7] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 13 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA_IN\[0\] " "Pin PC_DATA_IN\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_DATA_IN[0] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA_IN\[1\] " "Pin PC_DATA_IN\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_DATA_IN[1] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA_IN\[2\] " "Pin PC_DATA_IN\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_DATA_IN[2] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA_IN\[3\] " "Pin PC_DATA_IN\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_DATA_IN[3] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA_IN\[4\] " "Pin PC_DATA_IN\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_DATA_IN[4] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA_IN\[5\] " "Pin PC_DATA_IN\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_DATA_IN[5] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA_IN\[6\] " "Pin PC_DATA_IN\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_DATA_IN[6] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 57 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_DATA_IN\[7\] " "Pin PC_DATA_IN\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_DATA_IN[7] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 14 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_DATA_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Load " "Pin PC_Load not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_Load } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 15 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Load } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Write_Data " "Pin PC_Write_Data not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_Write_Data } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 15 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Write_Data } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_PC_COUNT\[0\] " "Pin DEBUG_PC_COUNT\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { DEBUG_PC_COUNT[0] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 16 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG_PC_COUNT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 59 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_PC_COUNT\[1\] " "Pin DEBUG_PC_COUNT\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { DEBUG_PC_COUNT[1] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 16 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG_PC_COUNT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 60 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_PC_COUNT\[2\] " "Pin DEBUG_PC_COUNT\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { DEBUG_PC_COUNT[2] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 16 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG_PC_COUNT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 61 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_PC_COUNT\[3\] " "Pin DEBUG_PC_COUNT\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { DEBUG_PC_COUNT[3] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 16 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG_PC_COUNT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_PC_COUNT\[4\] " "Pin DEBUG_PC_COUNT\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { DEBUG_PC_COUNT[4] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 16 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG_PC_COUNT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_PC_COUNT\[5\] " "Pin DEBUG_PC_COUNT\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { DEBUG_PC_COUNT[5] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 16 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG_PC_COUNT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_PC_COUNT\[6\] " "Pin DEBUG_PC_COUNT\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { DEBUG_PC_COUNT[6] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 16 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG_PC_COUNT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DEBUG_PC_COUNT\[7\] " "Pin DEBUG_PC_COUNT\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { DEBUG_PC_COUNT[7] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 16 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DEBUG_PC_COUNT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_WREN " "Pin RAM_WREN not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_WREN } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_WREN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { CLK } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[0\] " "Pin RAM_DATA_IN\[0\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[0] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[1\] " "Pin RAM_DATA_IN\[1\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[1] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[2\] " "Pin RAM_DATA_IN\[2\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[2] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[3\] " "Pin RAM_DATA_IN\[3\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[3] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[4\] " "Pin RAM_DATA_IN\[4\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[4] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[5\] " "Pin RAM_DATA_IN\[5\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[5] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[6\] " "Pin RAM_DATA_IN\[6\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[6] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAM_DATA_IN\[7\] " "Pin RAM_DATA_IN\[7\] not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RAM_DATA_IN[7] } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 12 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAM_DATA_IN[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC_Count " "Pin PC_Count not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { PC_Count } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 15 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Count } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESET " "Pin RESET not assigned to an exact location on the device" {  } { { "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/programfile/altera/13.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 15 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1573388287661 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1573388287661 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MPCRAM.sdc " "Synopsys Design Constraints File file not found: 'MPCRAM.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573388287859 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573388287859 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573388287861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573388287862 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573388287862 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node CLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388287895 ""}  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 10 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 246 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388287895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PC_Count~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node PC_Count~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388287895 ""}  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 15 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { PC_Count~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 255 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388287895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:0:DFFn\|QN~reg0  " "Automatically promoted node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:0:DFFn\|QN~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388287895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:0:DFFn\|Q " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:0:DFFn\|Q" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 9 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:0:DFFn|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:0:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:0:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:0:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287895 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573388287895 ""}  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 19 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:0:DFFn|QN~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388287895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:1:DFFn\|QN~reg0  " "Automatically promoted node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:1:DFFn\|QN~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388287895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:1:DFFn\|Q " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:1:DFFn\|Q" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 9 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:1:DFFn|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 113 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287895 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:1:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:1:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:1:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287895 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573388287895 ""}  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 19 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:1:DFFn|QN~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388287895 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:2:DFFn\|QN~reg0  " "Automatically promoted node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:2:DFFn\|QN~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388287896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:2:DFFn\|Q " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:2:DFFn\|Q" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 9 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:2:DFFn|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:2:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:2:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:2:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573388287896 ""}  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 19 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:2:DFFn|QN~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388287896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:3:DFFn\|QN~reg0  " "Automatically promoted node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:3:DFFn\|QN~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388287896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:3:DFFn\|Q " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:3:DFFn\|Q" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 9 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:3:DFFn|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:3:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:3:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:3:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573388287896 ""}  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 19 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:3:DFFn|QN~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388287896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:4:DFFn\|QN~reg0  " "Automatically promoted node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:4:DFFn\|QN~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388287896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:4:DFFn\|Q " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:4:DFFn\|Q" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 9 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:4:DFFn|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287896 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:4:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:4:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:4:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287896 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573388287896 ""}  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 19 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:4:DFFn|QN~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388287896 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:5:DFFn\|QN~reg0  " "Automatically promoted node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:5:DFFn\|QN~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:5:DFFn\|Q " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:5:DFFn\|Q" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 9 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:5:DFFn|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:5:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:5:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:5:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573388287897 ""}  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 19 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:5:DFFn|QN~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388287897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:6:DFFn\|QN~reg0  " "Automatically promoted node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:6:DFFn\|QN~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:6:DFFn\|Q " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:6:DFFn\|Q" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 9 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:6:DFFn|Q } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:6:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:6:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:6:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573388287897 ""}  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 19 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:6:DFFn|QN~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388287897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RESET~input (placed in PIN AH14 (CLK14, DIFFCLK_6n)) " "Automatically promoted node RESET~input (placed in PIN AH14 (CLK14, DIFFCLK_6n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:0:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:0:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:0:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:1:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:1:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:1:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:2:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:2:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:2:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:3:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:3:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:3:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:4:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:4:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:4:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:5:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:5:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:5:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:6:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:6:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:6:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:7:DFFn\|QN~0 " "Destination node ProgramCounterTopLevel:C\|DFF_1:\\GenerateDFFs:7:DFFn\|QN~0" {  } { { "../ProgramCounterLAB/DFF_1.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/ProgramCounterLAB/DFF_1.vhd" 10 -1 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ProgramCounterTopLevel:C|DFF_1:\GenerateDFFs:7:DFFn|QN~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1573388287897 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1573388287897 ""}  } { { "ModulePCRAM.vhd" "" { Text "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/ModulePCRAM.vhd" 15 0 0 } } { "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/programfile/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RESET~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 0 { 0 ""} 0 256 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573388287897 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573388288158 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573388288159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573388288159 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573388288159 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573388288159 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573388288159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573388288159 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573388288159 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573388288169 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1573388288170 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573388288170 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 2.5V 19 16 0 " "Number of I/O pins in group: 35 (unused VREF, 2.5V VCCIO, 19 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1573388288172 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1573388288172 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1573388288172 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 31 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388288173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 42 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388288173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 52 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388288173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 52 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388288173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 47 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388288173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 39 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388288173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 53 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  53 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388288173 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 51 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1573388288173 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1573388288173 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1573388288173 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573388288199 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573388290628 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573388290735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573388290742 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573388292639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573388292639 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573388292965 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y21 X32_Y31 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y21 to location X32_Y31" {  } { { "loc" "" { Generic "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y21 to location X32_Y31"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y21 to location X32_Y31"} 22 21 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1573388294204 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573388294204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573388294730 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1573388294730 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573388294730 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1573388294742 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573388294800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573388294997 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573388295054 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573388295221 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573388295511 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/output_files/MPCRAM.fit.smsg " "Generated suppressed messages file D:/MyFiles/Courses/VHDLcourse/Lectures/MPCRAM/output_files/MPCRAM.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1573388296445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5045 " "Peak virtual memory: 5045 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573388296776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 10 12:18:16 2019 " "Processing ended: Sun Nov 10 12:18:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573388296776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573388296776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573388296776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573388296776 ""}
