#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Thu Feb 13 10:54:46 2014
# Process ID: 2680
# Log file: C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC/planAhead_run_2/planAhead.log
# Journal file: C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/CHALMERS/DAT096/DAT096/ADCDAC/DAC/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property iostandard LVTTL [get_ports [list {Value[10]} {Value[9]} {Value[8]} {Value[7]} {Value[6]} {Value[5]} {Value[4]} {Value[3]} {Value[2]} {Value[1]} {Value[0]}]]
set_property drive 12 [get_ports [list {Value[10]} {Value[9]} {Value[8]} {Value[7]} {Value[6]} {Value[5]} {Value[4]} {Value[3]} {Value[2]} {Value[1]} {Value[0]}]]
set_property slew SLOW [get_ports [list {Value[10]} {Value[9]} {Value[8]} {Value[7]} {Value[6]} {Value[5]} {Value[4]} {Value[3]} {Value[2]} {Value[1]} {Value[0]}]]
startgroup
set_property package_pin U9 [get_ports {Value[10]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {Value[9]}]
endgroup
startgroup
set_property package_pin R7 [get_ports {Value[8]}]
endgroup
startgroup
set_property package_pin R6 [get_ports {Value[7]}]
endgroup
startgroup
set_property package_pin R5 [get_ports {Value[6]}]
endgroup
startgroup
set_property package_pin V7 [get_ports {Value[5]}]
endgroup
startgroup
set_property package_pin V6 [get_ports {Value[4]}]
endgroup
startgroup
set_property package_pin V5 [get_ports {Value[3]}]
endgroup
startgroup
set_property package_pin U4 [get_ports {Value[2]}]
endgroup
startgroup
set_property package_pin V2 [get_ports {Value[1]}]
endgroup
startgroup
set_property package_pin U2 [get_ports {Value[0]}]
endgroup
save_constraints
set_property package_pin "" [get_ports [list  pwmout]]
set_property package_pin "" [get_ports [list  reset]]
startgroup
set_property package_pin T3 [get_ports reset]
endgroup
set_property iostandard LVTTL [get_ports [list reset locked pwmout]]
set_property drive 12 [get_ports [list reset locked pwmout]]
set_property slew SLOW [get_ports [list reset locked pwmout]]
startgroup
set_property package_pin T3 [get_ports reset]
endgroup
set_property package_pin "" [get_ports [list  pwmout]]
save_constraints
set_property iostandard LVCMOS33 [get_ports [list {Value[10]} {Value[9]} {Value[8]} {Value[7]} {Value[6]} {Value[5]} {Value[4]} {Value[3]} {Value[2]} {Value[1]} {Value[0]}]]
set_property drive 12 [get_ports [list {Value[10]} {Value[9]} {Value[8]} {Value[7]} {Value[6]} {Value[5]} {Value[4]} {Value[3]} {Value[2]} {Value[1]} {Value[0]}]]
set_property slew SLOW [get_ports [list {Value[10]} {Value[9]} {Value[8]} {Value[7]} {Value[6]} {Value[5]} {Value[4]} {Value[3]} {Value[2]} {Value[1]} {Value[0]}]]
set_property iostandard LVCMOS33 [get_ports [list clk locked pwmout reset]]
set_property drive 12 [get_ports [list clk locked pwmout reset]]
set_property slew SLOW [get_ports [list clk locked pwmout reset]]
startgroup
set_property package_pin U4 [get_ports {Value[2]}]
endgroup
startgroup
set_property package_pin A11 [get_ports pwmout]
endgroup
save_constraints
