{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in\[564\] " "New assignment CONNECT_TO_SLD_NODE_ENTITY_PORT with value acq_trigger_in\[564\] has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Quartus II" 0 -1 1636445918012 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1636445918012 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in\[564\] " "New assignment CONNECT_TO_SLD_NODE_ENTITY_PORT with value acq_trigger_in\[564\] has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Quartus II" 0 -1 1636445918099 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1636445918099 ""}
{ "Info" "IFLOW_ASSIGNMENT_CHANGED_BASE" "" "Detected changes in Quartus II Settings File (.qsf)." { { "Info" "IFLOW_ASSIGNMENT_ADDED" "CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in\[564\] " "New assignment CONNECT_TO_SLD_NODE_ENTITY_PORT with value acq_trigger_in\[564\] has been added." {  } {  } 0 293029 "New assignment %1!s! with value %2!s! has been added." 0 0 "Quartus II" 0 -1 1636445918185 ""}  } {  } 0 293031 "Detected changes in Quartus II Settings File (.qsf)." 0 0 "Quartus II" 0 -1 1636445918185 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636445919314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636445919314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 16:18:39 2021 " "Processing started: Tue Nov 09 16:18:39 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636445919314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636445919314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hsc -c hsc " "Command: quartus_map --read_settings_files=on --write_settings_files=off hsc -c hsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636445919315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1636445919948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fifo/loopback_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fifo/loopback_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 loopback_fifo " "Found entity 1: loopback_fifo" {  } { { "ip_core/FIFO/loopback_fifo.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/ip_core/FIFO/loopback_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445920000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445920000 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "usb_controller.v(67) " "Verilog HDL warning at usb_controller.v(67): extended using \"x\" or \"z\"" {  } { { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 67 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636445920002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "usb_controller.v(110) " "Verilog HDL warning at usb_controller.v(110): extended using \"x\" or \"z\"" {  } { { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 110 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636445920002 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "usb_controller.v(253) " "Verilog HDL warning at usb_controller.v(253): extended using \"x\" or \"z\"" {  } { { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 253 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1636445920003 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "usb_controller.v(101) " "Verilog HDL information at usb_controller.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1636445920003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/usb_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/usb_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 usb_controller " "Found entity 1: usb_controller" {  } { { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445920003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445920003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/pll/pll_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/pll/pll_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_controller " "Found entity 1: pll_controller" {  } { { "ip_core/PLL/pll_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/ip_core/PLL/pll_controller.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445920006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445920006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/sys_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/sys_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_ctrl " "Found entity 1: sys_ctrl" {  } { { "source_code/sys_ctrl.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/sys_ctrl.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445920007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445920007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/led_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/led_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_controller " "Found entity 1: led_controller" {  } { { "source_code/led_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/led_controller.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445920009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445920009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source_code/hsc.v 1 1 " "Found 1 design units, including 1 entities, in source file source_code/hsc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hsc " "Found entity 1: hsc" {  } { { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445920010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445920010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "hsc " "Elaborating entity \"hsc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1636445920511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_ctrl sys_ctrl:u1_sys_ctrl " "Elaborating entity \"sys_ctrl\" for hierarchy \"sys_ctrl:u1_sys_ctrl\"" {  } { { "source_code/hsc.v" "u1_sys_ctrl" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_controller sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst " "Elaborating entity \"pll_controller\" for hierarchy \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\"" {  } { { "source_code/sys_ctrl.v" "pll_controller_inst" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/sys_ctrl.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\"" {  } { { "ip_core/PLL/pll_controller.v" "altpll_component" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/ip_core/PLL/pll_controller.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\"" {  } { { "ip_core/PLL/pll_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/ip_core/PLL/pll_controller.v" 119 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component " "Instantiated megafunction \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 4 " "Parameter \"clk1_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 5000 " "Parameter \"clk1_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 13 " "Parameter \"clk3_multiply_by\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_divide_by 1 " "Parameter \"clk4_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_duty_cycle 50 " "Parameter \"clk4_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_multiply_by 4 " "Parameter \"clk4_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk4_phase_shift 0 " "Parameter \"clk4_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_controller " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_controller\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_USED " "Parameter \"port_clk4\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920536 ""}  } { { "ip_core/PLL/pll_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/ip_core/PLL/pll_controller.v" 119 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1636445920536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_controller_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_controller_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_controller_altpll " "Found entity 1: pll_controller_altpll" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/pll_controller_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445920580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445920580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_controller_altpll sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated " "Elaborating entity \"pll_controller_altpll\" for hierarchy \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_controller led_controller:u2_led_controller " "Elaborating entity \"led_controller\" for hierarchy \"led_controller:u2_led_controller\"" {  } { { "source_code/hsc.v" "u2_led_controller" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "usb_controller usb_controller:u3_usb_controller " "Elaborating entity \"usb_controller\" for hierarchy \"usb_controller:u3_usb_controller\"" {  } { { "source_code/hsc.v" "u3_usb_controller" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445920584 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagc_r usb_controller.v(50) " "Verilog HDL or VHDL warning at usb_controller.v(50): object \"flagc_r\" assigned a value but never read" {  } { { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636445920591 "|hsc|usb_controller:u3_usb_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flagd_r usb_controller.v(51) " "Verilog HDL or VHDL warning at usb_controller.v(51): object \"flagd_r\" assigned a value but never read" {  } { { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636445920591 "|hsc|usb_controller:u3_usb_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tLastPcToFpgaStart usb_controller.v(265) " "Verilog HDL or VHDL warning at usb_controller.v(265): object \"tLastPcToFpgaStart\" assigned a value but never read" {  } { { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636445920591 "|hsc|usb_controller:u3_usb_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tLastPcToFpgaEnd usb_controller.v(266) " "Verilog HDL or VHDL warning at usb_controller.v(266): object \"tLastPcToFpgaEnd\" assigned a value but never read" {  } { { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 266 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636445920591 "|hsc|usb_controller:u3_usb_controller"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tLastFpgaToPcStart usb_controller.v(267) " "Verilog HDL or VHDL warning at usb_controller.v(267): object \"tLastFpgaToPcStart\" assigned a value but never read" {  } { { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 267 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1636445920591 "|hsc|usb_controller:u3_usb_controller"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a224.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a224 " "Found entity 1: altsyncram_a224" {  } { { "db/altsyncram_a224.tdf" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/altsyncram_a224.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445925075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445925075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445926136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445926136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445926184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445926184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pji " "Found entity 1: cntr_pji" {  } { { "db/cntr_pji.tdf" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/cntr_pji.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445926349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445926349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445926444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445926444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_l6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_l6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_l6j " "Found entity 1: cntr_l6j" {  } { { "db/cntr_l6j.tdf" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/cntr_l6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445926632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445926632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgi " "Found entity 1: cntr_hgi" {  } { { "db/cntr_hgi.tdf" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/cntr_hgi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445926801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445926801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445926880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445926880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445927068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445927068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445927114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445927114 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636445927637 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "usb_controller:u3_usb_controller\|rx_data_rtl_0 " "Inferred RAM node \"usb_controller:u3_usb_controller\|rx_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1636445930211 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "usb_controller:u3_usb_controller\|rx_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"usb_controller:u3_usb_controller\|rx_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1636445930668 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1636445930668 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1636445930668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "usb_controller:u3_usb_controller\|altsyncram:rx_data_rtl_0 " "Elaborated megafunction instantiation \"usb_controller:u3_usb_controller\|altsyncram:rx_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "usb_controller:u3_usb_controller\|altsyncram:rx_data_rtl_0 " "Instantiated megafunction \"usb_controller:u3_usb_controller\|altsyncram:rx_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1636445930686 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1636445930686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a5h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a5h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a5h1 " "Found entity 1: altsyncram_a5h1" {  } { { "db/altsyncram_a5h1.tdf" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/altsyncram_a5h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1636445930767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1636445930767 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1636445936971 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 16 -1 0 } } { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 17 -1 0 } } { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 18 -1 0 } } { "source_code/usb_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/usb_controller.v" 121 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1636445937128 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1636445937128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fx3_slcs_n GND " "Pin \"fx3_slcs_n\" is stuck at GND" {  } { { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636445937357 "|hsc|fx3_slcs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "fx3_pktend_n VCC " "Pin \"fx3_pktend_n\" is stuck at VCC" {  } { { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636445937357 "|hsc|fx3_pktend_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1636445937357 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636445937575 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/pll_controller_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ip_core/PLL/pll_controller.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/ip_core/PLL/pll_controller.v" 119 0 0 } } { "source_code/sys_ctrl.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/sys_ctrl.v" 52 0 0 } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 53 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1636445938317 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1636445938428 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1636445939333 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445939334 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445939334 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   SYSTEM_CLK " "  40.000   SYSTEM_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445939334 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445939334 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  10.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445939334 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445939334 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1636445939458 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1636445939700 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1636445939704 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1636445940417 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1636445940418 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1636445943226 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636445943855 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1636445950777 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1636445952611 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1636445953349 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1636445953376 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1636445954253 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1636445954253 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1636445954289 "|hsc|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1636445954289 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636445954476 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1636445954964 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1636445955210 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1636445955260 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1636445955260 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/output_files/hsc.map.smsg " "Generated suppressed messages file D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/output_files/hsc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1636445955398 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 1391 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 1391 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1636445957059 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1636445957296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1636445957296 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12109 " "Implemented 12109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1636445958766 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1636445958766 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1636445958766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11329 " "Implemented 11329 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1636445958766 ""} { "Info" "ICUT_CUT_TM_RAMS" "727 " "Implemented 727 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1636445958766 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1636445958766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1636445958766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4907 " "Peak virtual memory: 4907 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636445958839 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 16:19:18 2021 " "Processing ended: Tue Nov 09 16:19:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636445958839 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636445958839 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636445958839 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636445958839 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636445960453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636445960454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 16:19:20 2021 " "Processing started: Tue Nov 09 16:19:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636445960454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1636445960454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off hsc -c hsc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off hsc -c hsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1636445960454 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1636445960500 ""}
{ "Info" "0" "" "Project  = hsc" {  } {  } 0 0 "Project  = hsc" 0 0 "Fitter" 0 0 1636445960500 ""}
{ "Info" "0" "" "Revision = hsc" {  } {  } 0 0 "Revision = hsc" 0 0 "Fitter" 0 0 1636445960500 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1636445960745 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "hsc EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"hsc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1636445960827 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636445960870 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1636445960870 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1636445960915 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] 4 1 180 5000 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 180 degrees (5000 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 1973 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1636445960915 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] port" {  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 1976 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1636445960915 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/pll_controller_altpll.v" 50 -1 0 } } { "" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1636445960915 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1636445961547 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636445961820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636445961820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1636445961820 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1636445961820 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 35433 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1636445961847 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1636445961847 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636445961847 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636445961847 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1636445961847 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1636445961849 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1636445961886 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1636445963973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1636445963973 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1636445963973 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1636445963973 ""}
{ "Info" "ISTA_SDC_FOUND" "hsc.sdc " "Reading SDC File: 'hsc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1636445964053 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1636445964053 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 102 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] clock " "Ignored filter at hsc.sdc(102): u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1636445964054 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay hsc.sdc 102 Argument <from> is an empty collection " "Ignored set_max_delay at hsc.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 5 " "set_max_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 5" {  } { { "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1636445964055 ""}  } { { "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1636445964055 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay hsc.sdc 110 Argument <from> is an empty collection " "Ignored set_min_delay at hsc.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 3 " "set_min_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 3" {  } { { "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1636445964055 ""}  } { { "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1636445964055 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1636445964155 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1636445964155 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636445964155 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636445964155 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYSTEM_CLK (Rise) SYSTEM_CLK (Rise) setup and hold " "From SYSTEM_CLK (Rise) to SYSTEM_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636445964155 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636445964155 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636445964155 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636445964155 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1636445964155 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1636445964156 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445964156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445964156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445964156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000   SYSTEM_CLK " "  40.000   SYSTEM_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445964156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445964156 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " "  10.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1636445964156 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1636445964156 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ext_clk~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) " "Automatically promoted node ext_clk~input (placed in PIN E15 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636445964928 ""}  } { { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 35413 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636445964928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_2) " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C2 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636445964928 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/pll_controller_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636445964928 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2) " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL2E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL2E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636445964929 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/pll_controller_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636445964929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_2) " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|pll_controller:pll_controller_inst\|altpll:altpll_component\|pll_controller_altpll:auto_generated\|wire_pll1_clk\[4\] (placed in counter C1 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636445964929 ""}  } { { "db/pll_controller_altpll.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/db/pll_controller_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|pll_controller:pll_controller_inst|altpll:altpll_component|pll_controller_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 1972 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636445964929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636445964929 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 4757 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636445964929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ext_rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node ext_rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636445964929 ""}  } { { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 35414 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636445964929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636445964929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 19279 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636445964929 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 5948 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636445964929 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1636445964929 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 12468 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636445964929 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|sys_rst_n  " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|sys_rst_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636445964931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "usb_controller:u3_usb_controller\|comb~1 " "Destination node usb_controller:u3_usb_controller\|comb~1" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { usb_controller:u3_usb_controller|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 3920 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1636445964931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1636445964931 ""}  } { { "source_code/sys_ctrl.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/sys_ctrl.v" 17 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|sys_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 1994 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636445964931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_ctrl:u1_sys_ctrl\|rst_r2  " "Automatically promoted node sys_ctrl:u1_sys_ctrl\|rst_r2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1636445964932 ""}  } { { "source_code/sys_ctrl.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/sys_ctrl.v" 29 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_ctrl:u1_sys_ctrl|rst_r2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 1996 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1636445964932 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1636445966499 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636445966524 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1636445966525 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636445966548 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1636445966584 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1636445966605 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1636445966605 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1636445966628 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1636445967976 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1636445967994 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1636445967994 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1636445968513 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1636445971240 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636445971920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1636445973451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636445975703 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1636445975758 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1636445985750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636445985750 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1636445985756 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1636445986909 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1636445988192 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:03 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:03" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1636445989224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1636445990754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+03 ns 1.9% " "1e+03 ns of routing delay (approximately 1.9% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1636445997744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 1 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 35% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1636445998831 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1636445998831 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:13 " "Fitter routing operations ending: elapsed time is 00:00:13" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636446004396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1636446004400 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1636446004400 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1636446004400 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "13.08 " "Total time spent on timing analysis during the Fitter is 13.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1636446004749 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636446004809 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636446005483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1636446005543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1636446006440 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1636446009114 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "38 Cyclone IV E " "38 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_flagc 3.3-V LVTTL A12 " "Pin fx3_flagc uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_flagc } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_flagc" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_flagc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 713 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_flagd 3.3-V LVTTL D16 " "Pin fx3_flagd uses I/O standard 3.3-V LVTTL at D16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_flagd } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_flagd" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 19 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_flagd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 714 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[0\] 3.3-V LVTTL G16 " "Pin fx3_db\[0\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[0\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 677 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[1\] 3.3-V LVTTL G15 " "Pin fx3_db\[1\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[1\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 678 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[2\] 3.3-V LVTTL F16 " "Pin fx3_db\[2\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[2\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 679 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[3\] 3.3-V LVTTL F14 " "Pin fx3_db\[3\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[3\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 680 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[4\] 3.3-V LVTTL E10 " "Pin fx3_db\[4\] uses I/O standard 3.3-V LVTTL at E10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[4\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 681 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[5\] 3.3-V LVTTL F15 " "Pin fx3_db\[5\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[5\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 682 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[6\] 3.3-V LVTTL D14 " "Pin fx3_db\[6\] uses I/O standard 3.3-V LVTTL at D14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[6\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 683 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[7\] 3.3-V LVTTL E11 " "Pin fx3_db\[7\] uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[7\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 684 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[8\] 3.3-V LVTTL C14 " "Pin fx3_db\[8\] uses I/O standard 3.3-V LVTTL at C14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[8\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 685 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[9\] 3.3-V LVTTL D12 " "Pin fx3_db\[9\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[9\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 686 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[10\] 3.3-V LVTTL D11 " "Pin fx3_db\[10\] uses I/O standard 3.3-V LVTTL at D11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[10\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 687 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[11\] 3.3-V LVTTL F9 " "Pin fx3_db\[11\] uses I/O standard 3.3-V LVTTL at F9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[11\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 688 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[12\] 3.3-V LVTTL C11 " "Pin fx3_db\[12\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[12\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 689 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[13\] 3.3-V LVTTL C9 " "Pin fx3_db\[13\] uses I/O standard 3.3-V LVTTL at C9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[13\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 690 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[14\] 3.3-V LVTTL D9 " "Pin fx3_db\[14\] uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[14\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 691 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[15\] 3.3-V LVTTL F13 " "Pin fx3_db\[15\] uses I/O standard 3.3-V LVTTL at F13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[15\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 692 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[16\] 3.3-V LVTTL B7 " "Pin fx3_db\[16\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[16] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[16\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 693 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[17\] 3.3-V LVTTL C6 " "Pin fx3_db\[17\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[17] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[17\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 694 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[18\] 3.3-V LVTTL E7 " "Pin fx3_db\[18\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[18] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[18\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 695 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[19\] 3.3-V LVTTL A10 " "Pin fx3_db\[19\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[19] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[19\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 696 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[20\] 3.3-V LVTTL B6 " "Pin fx3_db\[20\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[20] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[20\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 697 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[21\] 3.3-V LVTTL D6 " "Pin fx3_db\[21\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[21] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[21\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 698 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[22\] 3.3-V LVTTL B10 " "Pin fx3_db\[22\] uses I/O standard 3.3-V LVTTL at B10" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[22] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[22\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 699 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[23\] 3.3-V LVTTL A6 " "Pin fx3_db\[23\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[23] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[23\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 700 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[24\] 3.3-V LVTTL A13 " "Pin fx3_db\[24\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[24] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[24\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 701 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[25\] 3.3-V LVTTL B11 " "Pin fx3_db\[25\] uses I/O standard 3.3-V LVTTL at B11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[25] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[25\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 702 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[26\] 3.3-V LVTTL A11 " "Pin fx3_db\[26\] uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[26] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[26\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 703 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[27\] 3.3-V LVTTL B13 " "Pin fx3_db\[27\] uses I/O standard 3.3-V LVTTL at B13" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[27] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[27\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 704 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[28\] 3.3-V LVTTL B12 " "Pin fx3_db\[28\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[28] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[28\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 705 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[29\] 3.3-V LVTTL A15 " "Pin fx3_db\[29\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[29] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[29\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 706 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[30\] 3.3-V LVTTL A7 " "Pin fx3_db\[30\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[30] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[30\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 707 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_db\[31\] 3.3-V LVTTL A14 " "Pin fx3_db\[31\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_db[31] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_db\[31\]" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 27 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_db[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 708 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_clk 3.3-V LVTTL E15 " "Pin ext_clk uses I/O standard 3.3-V LVTTL at E15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_clk } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_clk" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 709 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_rst_n 3.3-V LVTTL E16 " "Pin ext_rst_n uses I/O standard 3.3-V LVTTL at E16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ext_rst_n } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_rst_n" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ext_rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 710 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_flagb 3.3-V LVTTL C15 " "Pin fx3_flagb uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_flagb } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_flagb" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_flagb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 712 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "fx3_flaga 3.3-V LVTTL D15 " "Pin fx3_flaga uses I/O standard 3.3-V LVTTL at D15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { fx3_flaga } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fx3_flaga" } } } } { "source_code/hsc.v" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/source_code/hsc.v" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fx3_flaga } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/" { { 0 { 0 ""} 0 711 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1636446010561 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1636446010561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/output_files/hsc.fit.smsg " "Generated suppressed messages file D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/output_files/hsc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1636446011951 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5605 " "Peak virtual memory: 5605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636446014129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 16:20:14 2021 " "Processing ended: Tue Nov 09 16:20:14 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636446014129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636446014129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636446014129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1636446014129 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1636446015609 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636446015610 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 16:20:15 2021 " "Processing started: Tue Nov 09 16:20:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636446015610 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1636446015610 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off hsc -c hsc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off hsc -c hsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1636446015610 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1636446017088 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1636446017113 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4680 " "Peak virtual memory: 4680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636446017483 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 16:20:17 2021 " "Processing ended: Tue Nov 09 16:20:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636446017483 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636446017483 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636446017483 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1636446017483 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1636446018126 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1636446018970 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636446018970 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 16:20:18 2021 " "Processing started: Tue Nov 09 16:20:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636446018970 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636446018970 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta hsc -c hsc " "Command: quartus_sta hsc -c hsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636446018971 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1636446019016 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1636446019473 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1636446019509 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1636446019509 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020149 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020149 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1636446020149 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1636446020149 ""}
{ "Info" "ISTA_SDC_FOUND" "hsc.sdc " "Reading SDC File: 'hsc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1636446020215 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Quartus II" 0 -1 1636446020216 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hsc.sdc 102 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] clock " "Ignored filter at hsc.sdc(102): u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a clock" {  } { { "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1636446020217 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay hsc.sdc 102 Argument <from> is an empty collection " "Ignored set_max_delay at hsc.sdc(102): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 5 " "set_max_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 5" {  } { { "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020218 ""}  } { { "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1636446020218 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay hsc.sdc 110 Argument <from> is an empty collection " "Ignored set_min_delay at hsc.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 3 " "set_min_delay -from \[get_clocks \{u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] -to \[get_ports \{fx3_pclk\}\] 3" {  } { { "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020218 ""}  } { { "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" "" { Text "D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/hsc.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1636446020218 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020377 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020377 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446020377 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446020377 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYSTEM_CLK (Rise) SYSTEM_CLK (Rise) setup and hold " "From SYSTEM_CLK (Rise) to SYSTEM_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446020377 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446020377 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446020377 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446020377 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1636446020377 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1636446020378 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1636446020388 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1636446020526 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1636446020526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.494 " "Worst-case setup slack is -0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.494             -11.614 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -0.494             -11.614 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.043              -0.112 n/a  " "   -0.043              -0.112 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.542               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.542               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.058               0.000 SYSTEM_CLK  " "   39.058               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.165               0.000 altera_reserved_tck  " "   41.165               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446020528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.456 " "Worst-case hold slack is -2.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.456             -59.529 n/a  " "   -2.456             -59.529 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.402               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 altera_reserved_tck  " "    0.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.466               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 SYSTEM_CLK  " "    0.506               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446020553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.043 " "Worst-case recovery slack is 6.043" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.043               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.043               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.118               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    6.118               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020564 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.092               0.000 altera_reserved_tck  " "   48.092               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020564 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446020564 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.133 " "Worst-case removal slack is 1.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.133               0.000 altera_reserved_tck  " "    1.133               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.663               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.663               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020579 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.097               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.097               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020579 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446020579 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.664 " "Worst-case minimum pulse width slack is 4.664" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.664               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.664               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.692               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.692               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.764               0.000 SYSTEM_CLK  " "   19.764               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020586 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.486               0.000 altera_reserved_tck  " "   49.486               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446020586 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446020586 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1636446020982 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1636446021010 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1636446021980 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022338 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022338 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446022338 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446022338 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYSTEM_CLK (Rise) SYSTEM_CLK (Rise) setup and hold " "From SYSTEM_CLK (Rise) to SYSTEM_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446022338 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446022338 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446022338 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446022338 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1636446022338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.280 " "Worst-case setup slack is 0.280" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.280               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.535               0.000 n/a  " "    0.535               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.946               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.946               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.152               0.000 SYSTEM_CLK  " "   39.152               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022431 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.691               0.000 altera_reserved_tck  " "   41.691               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022431 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446022431 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1636446022454 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1636446022454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.069 " "Worst-case hold slack is -3.069" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.069             -79.780 n/a  " "   -3.069             -79.780 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.382               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.417               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.474               0.000 SYSTEM_CLK  " "    0.474               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446022458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.357 " "Worst-case recovery slack is 6.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.357               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    6.357               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.424               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    6.424               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.376               0.000 altera_reserved_tck  " "   48.376               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446022471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.037 " "Worst-case removal slack is 1.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.037               0.000 altera_reserved_tck  " "    1.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.374               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.374               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.777               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.777               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446022484 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.641 " "Worst-case minimum pulse width slack is 4.641" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.641               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.641               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.697               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.697               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.772               0.000 SYSTEM_CLK  " "   19.772               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.339               0.000 altera_reserved_tck  " "   49.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446022494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446022494 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1636446022853 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000 " "Node: u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 40.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023230 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023230 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446023230 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446023230 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "SYSTEM_CLK (Rise) SYSTEM_CLK (Rise) setup and hold " "From SYSTEM_CLK (Rise) to SYSTEM_CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446023230 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446023230 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446023230 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) setup and hold " "From u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) to u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1636446023230 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1636446023230 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.567 " "Worst-case setup slack is 2.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.567               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    2.567               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.018               0.000 n/a  " "    6.018               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   38.472               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   38.472               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   39.593               0.000 SYSTEM_CLK  " "   39.593               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023288 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.181               0.000 altera_reserved_tck  " "   46.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023288 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446023288 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1636446023325 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1636446023325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -6.050 " "Worst-case hold slack is -6.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.050            -203.501 n/a  " "   -6.050            -203.501 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.390            -179.103 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "   -1.390            -179.103 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 SYSTEM_CLK  " "    0.195               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.195               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446023332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 8.175 " "Worst-case recovery slack is 8.175" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.175               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.175               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.205               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.205               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.330               0.000 altera_reserved_tck  " "   49.330               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446023350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.495 " "Worst-case removal slack is 0.495" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 altera_reserved_tck  " "    0.495               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.151               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.151               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023367 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.405               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.405               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023367 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446023367 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.748 " "Worst-case minimum pulse width slack is 4.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.748               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.748               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.271               0.000 SYSTEM_CLK  " "   19.271               0.000 SYSTEM_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.785               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.785               0.000 u1_sys_ctrl\|pll_controller_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023379 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.465               0.000 altera_reserved_tck  " "   49.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1636446023379 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1636446023379 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1636446024216 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1636446024217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 34 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636446024464 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 16:20:24 2021 " "Processing ended: Tue Nov 09 16:20:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636446024464 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636446024464 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636446024464 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636446024464 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1636446026087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1636446026087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 09 16:20:25 2021 " "Processing started: Tue Nov 09 16:20:25 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1636446026087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1636446026087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off hsc -c hsc " "Command: quartus_eda --read_settings_files=off --write_settings_files=off hsc -c hsc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1636446026087 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1636446027186 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_8_1200mv_85c_slow.vo D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_8_1200mv_85c_slow.vo in folder \"D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636446027973 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1636446028070 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_8_1200mv_0c_slow.vo D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_8_1200mv_0c_slow.vo in folder \"D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636446028863 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1636446028949 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_min_1200mv_0c_fast.vo D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_min_1200mv_0c_fast.vo in folder \"D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636446029752 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1636446029833 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc.vo D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc.vo in folder \"D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636446030420 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_8_1200mv_85c_v_slow.sdo D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_8_1200mv_85c_v_slow.sdo in folder \"D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636446031330 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_8_1200mv_0c_v_slow.sdo D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_8_1200mv_0c_v_slow.sdo in folder \"D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636446032162 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_min_1200mv_0c_v_fast.sdo D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_min_1200mv_0c_v_fast.sdo in folder \"D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636446033165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "hsc_v.sdo D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/ simulation " "Generated file hsc_v.sdo in folder \"D:/Project/Zeus/Files/CypressUSB3/4_qtBulkLoop/FpgaLoopBack/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1636446034078 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1636446034254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 09 16:20:34 2021 " "Processing ended: Tue Nov 09 16:20:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1636446034254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1636446034254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1636446034254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636446034254 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus II Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1636446034918 ""}
