

================================================================
== Vitis HLS Report for 'epnp_Pipeline_VITIS_LOOP_126_17'
================================================================
* Date:           Tue Apr  4 19:45:32 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  31.444 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      248|      248|  14.880 us|  14.880 us|  248|  248|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |                    |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |      Instance      |  Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+
        |grp_dot_150_fu_323  |dot_150  |        4|        4|  0.240 us|  0.240 us|    3|    3|      yes|
        +--------------------+---------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_126_17  |      246|      246|        47|         40|          1|     6|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     184|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    10|      115|     852|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     512|    -|
|Register             |        -|     -|      365|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    10|      480|    1548|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_dot_150_fu_323                   |dot_150                         |        0|   5|  115|  549|    0|
    |fadd_32ns_32ns_32_1_full_dsp_1_U346  |fadd_32ns_32ns_32_1_full_dsp_1  |        0|   2|    0|  226|    0|
    |fmul_32ns_32ns_32_1_max_dsp_1_U347   |fmul_32ns_32ns_32_1_max_dsp_1   |        0|   3|    0|   77|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  10|  115|  852|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln126_fu_404_p2    |         +|   0|  0|  10|           3|           1|
    |add_ln50_1_fu_501_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln50_2_fu_531_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln50_fu_471_p2     |         +|   0|  0|  13|           6|           5|
    |add_ln52_10_fu_551_p2  |         +|   0|  0|  14|           7|           6|
    |add_ln52_4_fu_457_p2   |         +|   0|  0|  14|           7|           2|
    |add_ln52_5_fu_481_p2   |         +|   0|  0|  13|           6|           5|
    |add_ln52_6_fu_491_p2   |         +|   0|  0|  13|           6|           5|
    |add_ln52_7_fu_511_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln52_8_fu_521_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln52_9_fu_541_p2   |         +|   0|  0|  14|           7|           6|
    |add_ln52_fu_441_p2     |         +|   0|  0|  14|           7|           1|
    |sub_ln50_fu_426_p2     |         -|   0|  0|  13|           6|           6|
    |icmp_ln126_fu_398_p2   |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 184|          87|          66|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  181|         41|    1|         41|
    |ap_done_int                   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_29         |    9|          2|    3|          6|
    |dv_address0                   |   43|          8|    7|         56|
    |dv_address1                   |   43|          8|    7|         56|
    |dv_ce0                        |   14|          3|    1|          3|
    |dv_ce1                        |   14|          3|    1|          3|
    |grp_dot_150_fu_323_v1_offset  |   20|          4|    2|          8|
    |grp_dot_150_fu_323_v2_offset  |   20|          4|    2|          8|
    |grp_fu_339_p0                 |   26|          5|   32|        160|
    |grp_fu_339_p1                 |   14|          3|   32|         96|
    |grp_fu_347_p0                 |   37|          7|   32|        224|
    |grp_fu_347_p1                 |   37|          7|   32|        224|
    |i_fu_84                       |    9|          2|    3|          6|
    |reg_368                       |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  512|        107|  191|        963|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_i3_reg_687                     |  32|   0|   32|          0|
    |ap_CS_fsm                          |  40|   0|   40|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |dv_load_10_reg_670                 |  32|   0|   32|          0|
    |dv_load_11_reg_681                 |  32|   0|   32|          0|
    |grp_dot_150_fu_323_ap_start_reg    |   1|   0|    1|          0|
    |i_29_reg_568                       |   3|   0|    3|          0|
    |i_31_cast_reg_612                  |   3|   0|   64|         61|
    |i_31_cast_reg_612_pp0_iter1_reg    |   3|   0|   64|         61|
    |i_fu_84                            |   3|   0|    3|          0|
    |icmp_ln126_reg_575                 |   1|   0|    1|          0|
    |mul_i3_reg_665                     |  32|   0|   32|          0|
    |reg_362                            |  32|   0|   32|          0|
    |reg_368                            |  32|   0|   32|          0|
    |reg_375                            |  32|   0|   32|          0|
    |reg_380                            |  32|   0|   32|          0|
    |reg_385                            |  32|   0|   32|          0|
    |sext_ln50_1_reg_586                |   7|   0|    7|          0|
    |sext_ln50_1_reg_586_pp0_iter1_reg  |   7|   0|    7|          0|
    |sub_ln50_reg_579                   |   6|   0|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 365|   0|  487|        122|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_126_17|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_126_17|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_126_17|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_126_17|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_126_17|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  epnp_Pipeline_VITIS_LOOP_126_17|  return value|
|dv_address0        |  out|    7|   ap_memory|                               dv|         array|
|dv_ce0             |  out|    1|   ap_memory|                               dv|         array|
|dv_q0              |   in|   32|   ap_memory|                               dv|         array|
|dv_address1        |  out|    7|   ap_memory|                               dv|         array|
|dv_ce1             |  out|    1|   ap_memory|                               dv|         array|
|dv_q1              |   in|   32|   ap_memory|                               dv|         array|
|L_6x10_0_address0  |  out|    3|   ap_memory|                         L_6x10_0|         array|
|L_6x10_0_ce0       |  out|    1|   ap_memory|                         L_6x10_0|         array|
|L_6x10_0_we0       |  out|    1|   ap_memory|                         L_6x10_0|         array|
|L_6x10_0_d0        |  out|   32|   ap_memory|                         L_6x10_0|         array|
|L_6x10_1_address0  |  out|    3|   ap_memory|                         L_6x10_1|         array|
|L_6x10_1_ce0       |  out|    1|   ap_memory|                         L_6x10_1|         array|
|L_6x10_1_we0       |  out|    1|   ap_memory|                         L_6x10_1|         array|
|L_6x10_1_d0        |  out|   32|   ap_memory|                         L_6x10_1|         array|
|L_6x10_2_address0  |  out|    3|   ap_memory|                         L_6x10_2|         array|
|L_6x10_2_ce0       |  out|    1|   ap_memory|                         L_6x10_2|         array|
|L_6x10_2_we0       |  out|    1|   ap_memory|                         L_6x10_2|         array|
|L_6x10_2_d0        |  out|   32|   ap_memory|                         L_6x10_2|         array|
|L_6x10_3_address0  |  out|    3|   ap_memory|                         L_6x10_3|         array|
|L_6x10_3_ce0       |  out|    1|   ap_memory|                         L_6x10_3|         array|
|L_6x10_3_we0       |  out|    1|   ap_memory|                         L_6x10_3|         array|
|L_6x10_3_d0        |  out|   32|   ap_memory|                         L_6x10_3|         array|
|L_6x10_4_address0  |  out|    3|   ap_memory|                         L_6x10_4|         array|
|L_6x10_4_ce0       |  out|    1|   ap_memory|                         L_6x10_4|         array|
|L_6x10_4_we0       |  out|    1|   ap_memory|                         L_6x10_4|         array|
|L_6x10_4_d0        |  out|   32|   ap_memory|                         L_6x10_4|         array|
|L_6x10_5_address0  |  out|    3|   ap_memory|                         L_6x10_5|         array|
|L_6x10_5_ce0       |  out|    1|   ap_memory|                         L_6x10_5|         array|
|L_6x10_5_we0       |  out|    1|   ap_memory|                         L_6x10_5|         array|
|L_6x10_5_d0        |  out|   32|   ap_memory|                         L_6x10_5|         array|
|L_6x10_6_address0  |  out|    3|   ap_memory|                         L_6x10_6|         array|
|L_6x10_6_ce0       |  out|    1|   ap_memory|                         L_6x10_6|         array|
|L_6x10_6_we0       |  out|    1|   ap_memory|                         L_6x10_6|         array|
|L_6x10_6_d0        |  out|   32|   ap_memory|                         L_6x10_6|         array|
|L_6x10_7_address0  |  out|    3|   ap_memory|                         L_6x10_7|         array|
|L_6x10_7_ce0       |  out|    1|   ap_memory|                         L_6x10_7|         array|
|L_6x10_7_we0       |  out|    1|   ap_memory|                         L_6x10_7|         array|
|L_6x10_7_d0        |  out|   32|   ap_memory|                         L_6x10_7|         array|
|L_6x10_8_address0  |  out|    3|   ap_memory|                         L_6x10_8|         array|
|L_6x10_8_ce0       |  out|    1|   ap_memory|                         L_6x10_8|         array|
|L_6x10_8_we0       |  out|    1|   ap_memory|                         L_6x10_8|         array|
|L_6x10_8_d0        |  out|   32|   ap_memory|                         L_6x10_8|         array|
|L_6x10_9_address0  |  out|    3|   ap_memory|                         L_6x10_9|         array|
|L_6x10_9_ce0       |  out|    1|   ap_memory|                         L_6x10_9|         array|
|L_6x10_9_we0       |  out|    1|   ap_memory|                         L_6x10_9|         array|
|L_6x10_9_d0        |  out|   32|   ap_memory|                         L_6x10_9|         array|
+-------------------+-----+-----+------------+---------------------------------+--------------+

