// Seed: 1536285462
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_15 = 0;
  output wire id_2;
  input wire id_1;
  wire id_6;
  ;
  logic id_7 = id_7;
  wire  id_8;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output supply0 id_2,
    output tri0 id_3,
    output wand id_4,
    input wor id_5,
    input tri0 id_6,
    inout tri0 id_7,
    output wire id_8,
    input wor id_9,
    output wor id_10,
    input supply0 id_11
    , id_25,
    output tri1 id_12,
    input supply1 id_13,
    input tri0 id_14,
    output supply0 id_15,
    input tri id_16,
    output tri1 id_17,
    output tri0 id_18,
    output wand id_19,
    input uwire id_20,
    output wire id_21,
    input tri id_22,
    input wor id_23
);
  wire id_26;
  ;
  module_0 modCall_1 (
      id_25,
      id_26,
      id_26,
      id_25,
      id_26
  );
endmodule
