<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: ilang::VlgAbsMem Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">0.9.0</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespaceilang.html">ilang</a></li><li class="navelem"><a class="el" href="structilang_1_1_vlg_abs_mem.html">VlgAbsMem</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="structilang_1_1_vlg_abs_mem-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">ilang::VlgAbsMem Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>a struct to store abstract memory  
 <a href="structilang_1_1_vlg_abs_mem.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="absmem_8h_source.html">absmem.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:ad9107759f1e2076b27d9bf0b52fc8808"><td class="memItemLeft" align="right" valign="top"><a id="ad9107759f1e2076b27d9bf0b52fc8808"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#ad9107759f1e2076b27d9bf0b52fc8808">rport_t</a> = <a class="el" href="structilang_1_1_verilog_generator_base_1_1rport__t.html">VerilogGeneratorBase::rport_t</a></td></tr>
<tr class="memdesc:ad9107759f1e2076b27d9bf0b52fc8808"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of read port <br /></td></tr>
<tr class="separator:ad9107759f1e2076b27d9bf0b52fc8808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7b7c420b47bf874d98b4b22b5451e56"><td class="memItemLeft" align="right" valign="top"><a id="ac7b7c420b47bf874d98b4b22b5451e56"></a>
using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#ac7b7c420b47bf874d98b4b22b5451e56">wport_t</a> = <a class="el" href="structilang_1_1_verilog_generator_base_1_1wport__t.html">VerilogGeneratorBase::wport_t</a></td></tr>
<tr class="memdesc:ac7b7c420b47bf874d98b4b22b5451e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">type of write port <br /></td></tr>
<tr class="separator:ac7b7c420b47bf874d98b4b22b5451e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:affe0106c17793768c9d524efb7485765"><td class="memItemLeft" align="right" valign="top"><a id="affe0106c17793768c9d524efb7485765"></a>
&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#affe0106c17793768c9d524efb7485765">VlgAbsMem</a> ()</td></tr>
<tr class="memdesc:affe0106c17793768c9d524efb7485765"><td class="mdescLeft">&#160;</td><td class="mdescRight">do nothing <br /></td></tr>
<tr class="separator:affe0106c17793768c9d524efb7485765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf30c5ad32ca0837d1283bce52ad8814"><td class="memItemLeft" align="right" valign="top"><a id="abf30c5ad32ca0837d1283bce52ad8814"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#abf30c5ad32ca0837d1283bce52ad8814">SetAddrWidth</a> (unsigned w)</td></tr>
<tr class="memdesc:abf30c5ad32ca0837d1283bce52ad8814"><td class="mdescLeft">&#160;</td><td class="mdescRight">SetAddrWidth, if already set, and different -&gt; error. <br /></td></tr>
<tr class="separator:abf30c5ad32ca0837d1283bce52ad8814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe4086c6f811a4afc1e22578b53c4e9"><td class="memItemLeft" align="right" valign="top"><a id="a6fe4086c6f811a4afc1e22578b53c4e9"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a6fe4086c6f811a4afc1e22578b53c4e9">SetDataWidth</a> (unsigned w)</td></tr>
<tr class="memdesc:a6fe4086c6f811a4afc1e22578b53c4e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SetDataWidth. <br /></td></tr>
<tr class="separator:a6fe4086c6f811a4afc1e22578b53c4e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79224d7d5e4fc82039d1555dafc0789c"><td class="memItemLeft" align="right" valign="top"><a id="a79224d7d5e4fc82039d1555dafc0789c"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a79224d7d5e4fc82039d1555dafc0789c">MemEQSignalName</a> () const</td></tr>
<tr class="memdesc:a79224d7d5e4fc82039d1555dafc0789c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the memeq signal name. <br /></td></tr>
<tr class="separator:a79224d7d5e4fc82039d1555dafc0789c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a705334cc422cd508dd31c9a3958eb5"><td class="memItemLeft" align="right" valign="top">std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a7a705334cc422cd508dd31c9a3958eb5">GeneratingMemModuleSignalsInstantiation</a> (<a class="el" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a> &amp;gen, const std::string &amp;endCond)</td></tr>
<tr class="separator:a7a705334cc422cd508dd31c9a3958eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a8cfdbaec6fe32ddc9b5a4fb3f493543b"><td class="memItemLeft" align="right" valign="top"><a id="a8cfdbaec6fe32ddc9b5a4fb3f493543b"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a8cfdbaec6fe32ddc9b5a4fb3f493543b">OutputMemFile</a> (std::ostream &amp;os)</td></tr>
<tr class="memdesc:a8cfdbaec6fe32ddc9b5a4fb3f493543b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output the memory module to the stream. <br /></td></tr>
<tr class="separator:a8cfdbaec6fe32ddc9b5a4fb3f493543b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7a3ee3f6bce72455789c5d288deca9a"><td class="memItemLeft" align="right" valign="top"><a id="ad7a3ee3f6bce72455789c5d288deca9a"></a>
static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#ad7a3ee3f6bce72455789c5d288deca9a">hasAbsMem</a> ()</td></tr>
<tr class="memdesc:ad7a3ee3f6bce72455789c5d288deca9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if there are abs mem used (strategy : ALL -&gt; AUTO) <br /></td></tr>
<tr class="separator:ad7a3ee3f6bce72455789c5d288deca9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e9d713d469a85c673bdea32a4f1a8c"><td class="memItemLeft" align="right" valign="top"><a id="a23e9d713d469a85c673bdea32a4f1a8c"></a>
static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a23e9d713d469a85c673bdea32a4f1a8c">ClearAbsMemRecord</a> ()</td></tr>
<tr class="memdesc:a23e9d713d469a85c673bdea32a4f1a8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset concrete_level (per-target). <br /></td></tr>
<tr class="separator:a23e9d713d469a85c673bdea32a4f1a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:abd9b633b62e47e8a08760be796035b2f"><td class="memItemLeft" align="right" valign="top"><a id="abd9b633b62e47e8a08760be796035b2f"></a>
std::map&lt; unsigned, <a class="el" href="structilang_1_1_vlg_abs_mem.html#ad9107759f1e2076b27d9bf0b52fc8808">rport_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#abd9b633b62e47e8a08760be796035b2f">vlg_rports</a></td></tr>
<tr class="memdesc:abd9b633b62e47e8a08760be796035b2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">verilog read ports <br /></td></tr>
<tr class="separator:abd9b633b62e47e8a08760be796035b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2fd9589c552eace289539b6cbb04469"><td class="memItemLeft" align="right" valign="top"><a id="ad2fd9589c552eace289539b6cbb04469"></a>
std::map&lt; unsigned, <a class="el" href="structilang_1_1_vlg_abs_mem.html#ac7b7c420b47bf874d98b4b22b5451e56">wport_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#ad2fd9589c552eace289539b6cbb04469">vlg_wports</a></td></tr>
<tr class="memdesc:ad2fd9589c552eace289539b6cbb04469"><td class="mdescLeft">&#160;</td><td class="mdescRight">verilog write ports <br /></td></tr>
<tr class="separator:ad2fd9589c552eace289539b6cbb04469"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a064a08ca8ef4a4ed56efbdb6dc442fb6"><td class="memItemLeft" align="right" valign="top"><a id="a064a08ca8ef4a4ed56efbdb6dc442fb6"></a>
std::map&lt; unsigned, <a class="el" href="structilang_1_1_vlg_abs_mem.html#ad9107759f1e2076b27d9bf0b52fc8808">rport_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a064a08ca8ef4a4ed56efbdb6dc442fb6">ila_rports</a></td></tr>
<tr class="memdesc:a064a08ca8ef4a4ed56efbdb6dc442fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ila read ports <br /></td></tr>
<tr class="separator:a064a08ca8ef4a4ed56efbdb6dc442fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a381953b1770e288c07a9056ebf16a452"><td class="memItemLeft" align="right" valign="top"><a id="a381953b1770e288c07a9056ebf16a452"></a>
std::map&lt; unsigned, <a class="el" href="structilang_1_1_vlg_abs_mem.html#ac7b7c420b47bf874d98b4b22b5451e56">wport_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a381953b1770e288c07a9056ebf16a452">ila_wports</a></td></tr>
<tr class="memdesc:a381953b1770e288c07a9056ebf16a452"><td class="mdescLeft">&#160;</td><td class="mdescRight">ila write ports <br /></td></tr>
<tr class="separator:a381953b1770e288c07a9056ebf16a452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa389772b290f686e97f64fc6bf4ef44"><td class="memItemLeft" align="right" valign="top"><a id="aaa389772b290f686e97f64fc6bf4ef44"></a>
bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#aaa389772b290f686e97f64fc6bf4ef44">read_abstract</a></td></tr>
<tr class="memdesc:aaa389772b290f686e97f64fc6bf4ef44"><td class="mdescLeft">&#160;</td><td class="mdescRight">whether to abstract the memory read <br /></td></tr>
<tr class="separator:aaa389772b290f686e97f64fc6bf4ef44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582ae85da2482cc0bea25a37e52bfc7d"><td class="memItemLeft" align="right" valign="top"><a id="a582ae85da2482cc0bea25a37e52bfc7d"></a>
unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a582ae85da2482cc0bea25a37e52bfc7d">concrete_level</a></td></tr>
<tr class="memdesc:a582ae85da2482cc0bea25a37e52bfc7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">how many are considered to be concrete <br /></td></tr>
<tr class="separator:a582ae85da2482cc0bea25a37e52bfc7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7df5bfa9f9998f8e97800a898ce3979"><td class="memItemLeft" align="right" valign="top"><a id="af7df5bfa9f9998f8e97800a898ce3979"></a>
unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#af7df5bfa9f9998f8e97800a898ce3979">data_width</a></td></tr>
<tr class="memdesc:af7df5bfa9f9998f8e97800a898ce3979"><td class="mdescLeft">&#160;</td><td class="mdescRight">widths , 0 stands for unknown <br /></td></tr>
<tr class="separator:af7df5bfa9f9998f8e97800a898ce3979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4640f7d728161286b4643abff051a643"><td class="memItemLeft" align="right" valign="top"><a id="a4640f7d728161286b4643abff051a643"></a>
unsigned&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a4640f7d728161286b4643abff051a643">addr_width</a></td></tr>
<tr class="memdesc:a4640f7d728161286b4643abff051a643"><td class="mdescLeft">&#160;</td><td class="mdescRight">widths , 0 stands for unknown <br /></td></tr>
<tr class="separator:a4640f7d728161286b4643abff051a643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83549501c6ef6eb46f0815dfed4ee07c"><td class="memItemLeft" align="right" valign="top"><a id="a83549501c6ef6eb46f0815dfed4ee07c"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a83549501c6ef6eb46f0815dfed4ee07c">ila_map_name</a></td></tr>
<tr class="memdesc:a83549501c6ef6eb46f0815dfed4ee07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">which ila state it is mapped to <br /></td></tr>
<tr class="separator:a83549501c6ef6eb46f0815dfed4ee07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd77c2f2f03f2d02445f31ed660964c"><td class="memItemLeft" align="right" valign="top"><a id="a9bd77c2f2f03f2d02445f31ed660964c"></a>
std::string&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a9bd77c2f2f03f2d02445f31ed660964c">mem_name</a></td></tr>
<tr class="memdesc:a9bd77c2f2f03f2d02445f31ed660964c"><td class="mdescLeft">&#160;</td><td class="mdescRight">which the name in rfmap <br /></td></tr>
<tr class="separator:a9bd77c2f2f03f2d02445f31ed660964c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985b9a9799835860006b2b32e4ab1298"><td class="memItemLeft" align="right" valign="top"><a id="a985b9a9799835860006b2b32e4ab1298"></a>
std::vector&lt; std::string &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structilang_1_1_vlg_abs_mem.html#a985b9a9799835860006b2b32e4ab1298">assumpts</a></td></tr>
<tr class="memdesc:a985b9a9799835860006b2b32e4ab1298"><td class="mdescLeft">&#160;</td><td class="mdescRight">the assumptions it has <br /></td></tr>
<tr class="separator:a985b9a9799835860006b2b32e4ab1298"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>a struct to store abstract memory </p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="a7a705334cc422cd508dd31c9a3958eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a705334cc422cd508dd31c9a3958eb5">&#9670;&nbsp;</a></span>GeneratingMemModuleSignalsInstantiation()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::string ilang::VlgAbsMem::GeneratingMemModuleSignalsInstantiation </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classilang_1_1_verilog_generator_base.html">VerilogGeneratorBase</a> &amp;&#160;</td>
          <td class="paramname"><em>gen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const std::string &amp;&#160;</td>
          <td class="paramname"><em>endCond</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Get the memory module instantiation string, it will also add signals when necessary </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="absmem_8h_source.html">absmem.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
