-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_module2_coarse_cfo is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    m1_to_m2_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    m1_to_m2_data_empty_n : IN STD_LOGIC;
    m1_to_m2_data_read : OUT STD_LOGIC;
    m1_to_m2_data_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
    m1_to_m2_data_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
    m1_startOffset_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    m1_startOffset_empty_n : IN STD_LOGIC;
    m1_startOffset_read : OUT STD_LOGIC;
    m1_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    m1_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    m2_search_buffer_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    m2_search_buffer_full_n : IN STD_LOGIC;
    m2_search_buffer_write : OUT STD_LOGIC;
    m2_search_buffer_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    m2_search_buffer_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    m2_coarseFreqOff_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    m2_coarseFreqOff_full_n : IN STD_LOGIC;
    m2_coarseFreqOff_write : OUT STD_LOGIC;
    m2_coarseFreqOff_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    m2_coarseFreqOff_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    m2_searchBufferLen_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    m2_searchBufferLen_full_n : IN STD_LOGIC;
    m2_searchBufferLen_write : OUT STD_LOGIC;
    m2_searchBufferLen_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    m2_searchBufferLen_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    m2_to_m4_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    m2_to_m4_data_full_n : IN STD_LOGIC;
    m2_to_m4_data_write : OUT STD_LOGIC;
    m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    m2_to_m4_startOffset_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    m2_to_m4_startOffset_full_n : IN STD_LOGIC;
    m2_to_m4_startOffset_write : OUT STD_LOGIC;
    m2_to_m4_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    m2_to_m4_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    add_loc_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    add_loc_empty_n : IN STD_LOGIC;
    add_loc_read : OUT STD_LOGIC;
    add_loc_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    add_loc_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
    add_loc_c_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    add_loc_c_full_n : IN STD_LOGIC;
    add_loc_c_write : OUT STD_LOGIC;
    add_loc_c_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
    add_loc_c_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0) );
end;


architecture behav of system_top_module2_coarse_cfo is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (76 downto 0) := "00000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (76 downto 0) := "00000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (76 downto 0) := "00000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (76 downto 0) := "00000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (76 downto 0) := "00000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (76 downto 0) := "00000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (76 downto 0) := "00000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (76 downto 0) := "00001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (76 downto 0) := "00010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (76 downto 0) := "00100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (76 downto 0) := "01000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (76 downto 0) := "10000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001010";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_41 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000001";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_43 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000011";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_4B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    constant ap_const_lv32_4C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001100";
    constant ap_const_lv16_280 : STD_LOGIC_VECTOR (15 downto 0) := "0000001010000000";
    constant ap_const_lv48_4C4B400 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000100110001001011010000000000";
    constant ap_const_lv32_FFFFFFF4 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111110100";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_30 : STD_LOGIC_VECTOR (5 downto 0) := "110000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_2F : STD_LOGIC_VECTOR (5 downto 0) := "101111";
    constant ap_const_lv32_FFFFFF6F : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111101101111";
    constant ap_const_lv32_91 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010001";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv51_1B : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000011011";
    constant ap_const_lv51_13 : STD_LOGIC_VECTOR (50 downto 0) := "000000000000000000000000000000000000000000000010011";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_32 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110010";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv13_FE : STD_LOGIC_VECTOR (12 downto 0) := "0000011111110";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_1000000 : STD_LOGIC_VECTOR (31 downto 0) := "00000001000000000000000000000000";
    constant ap_const_lv48_20000000000 : STD_LOGIC_VECTOR (47 downto 0) := "000000100000000000000000000000000000000000000000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_4000000 : STD_LOGIC_VECTOR (31 downto 0) := "00000100000000000000000000000000";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_FC000000 : STD_LOGIC_VECTOR (31 downto 0) := "11111100000000000000000000000000";
    constant ap_const_lv32_2000000 : STD_LOGIC_VECTOR (31 downto 0) := "00000010000000000000000000000000";
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (76 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal early_buf_re_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal early_buf_re_ce0 : STD_LOGIC;
    signal early_buf_re_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal early_buf_re_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal early_buf_re_ce1 : STD_LOGIC;
    signal early_buf_re_we1 : STD_LOGIC;
    signal early_buf_re_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal early_buf_im_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal early_buf_im_ce0 : STD_LOGIC;
    signal early_buf_im_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal early_buf_im_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal early_buf_im_ce1 : STD_LOGIC;
    signal early_buf_im_we1 : STD_LOGIC;
    signal early_buf_im_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal atan_lut_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal atan_lut_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal atan_lut_1_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal atan_lut_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal m1_startOffset_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sO_rx_loc_load_load_fu_418_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal m2_coarseFreqOff_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state75 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state75 : signal is "none";
    signal m2_searchBufferLen_blk_n : STD_LOGIC;
    signal m2_to_m4_startOffset_blk_n : STD_LOGIC;
    signal add_loc_blk_n : STD_LOGIC;
    signal add_loc_c_blk_n : STD_LOGIC;
    signal num_samples_reg_1101 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state4 : BOOLEAN;
    signal sext_ln111_fu_424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln111_reg_1119 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln111_fu_428_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln111_reg_1124 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln113_fu_437_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln113_reg_1130 : STD_LOGIC_VECTOR (31 downto 0);
    signal useLen_fu_448_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal useLen_reg_1136 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal select_ln114_fu_487_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln114_reg_1141 : STD_LOGIC_VECTOR (4 downto 0);
    signal sext_ln115_1_fu_495_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln115_1_reg_1146 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal icmp_ln119_fu_513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln119_reg_1151 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln119_fu_524_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln119_reg_1155 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln119_1_fu_556_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln119_1_reg_1161 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal x_neg_fu_571_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal x_neg_reg_1166 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal y_neg_fu_579_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_neg_reg_1171 : STD_LOGIC_VECTOR (0 downto 0);
    signal ax_fu_593_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ax_reg_1176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ay_fu_607_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ay_reg_1184 : STD_LOGIC_VECTOR (31 downto 0);
    signal swap_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal swap_reg_1195 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_fu_653_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal sdiv_ln47_reg_1210 : STD_LOGIC_VECTOR (50 downto 0);
    signal ap_CS_fsm_state65 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state65 : signal is "none";
    signal scaled_reg_1216 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state66 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state66 : signal is "none";
    signal lut_idx_fu_733_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal lut_idx_reg_1221 : STD_LOGIC_VECTOR (12 downto 0);
    signal frac_fu_765_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal frac_reg_1227 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state67 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state67 : signal is "none";
    signal v0_fu_786_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal v0_reg_1242 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_CS_fsm_state68 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state68 : signal is "none";
    signal sub_ln55_fu_810_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal sub_ln55_reg_1247 : STD_LOGIC_VECTOR (24 downto 0);
    signal trunc_ln_reg_1252 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state69 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state69 : signal is "none";
    signal angle_12_fu_856_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_12_reg_1257 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state70 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state70 : signal is "none";
    signal angle_16_fu_898_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_16_reg_1263 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal tmp_14_reg_1269 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln61_fu_946_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal signed_angle_4_fu_966_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal signed_angle_4_reg_1279 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state73 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state73 : signal is "none";
    signal tmp_16_reg_1285 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_7_reg_1290 : STD_LOGIC_VECTOR (27 downto 0);
    signal coarseFreqOff_reg_1295 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state74 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state74 : signal is "none";
    signal phase_inc_fu_1042_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal phase_inc_reg_1300 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_done : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_idle : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_ready : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_to_m2_data_read : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_write : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_startOffset_read : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_din : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_write : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out_ap_vld : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_startOffset_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_startOffset_out_ap_vld : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_ce1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_we1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_ce1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_we1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_done : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_idle : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_ready : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out_ap_vld : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out_ap_vld : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce0 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce0 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce1 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_idle : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_ready : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m1_to_m2_data_read : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_write : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_din : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_write : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_ce0 : STD_LOGIC;
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_ce0 : STD_LOGIC;
    signal startOffset_5_reg_270 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_y_phi_fu_283_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal y_reg_279 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_x_phi_fu_294_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_reg_290 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_20_reg_301 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln39_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (76 downto 0);
    signal ap_NS_fsm_state76 : STD_LOGIC;
    signal ap_CS_fsm_state77 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state77 : signal is "none";
    signal zext_ln53_fu_770_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln54_fu_781_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_state75 : BOOLEAN;
    signal atan_lut_1_ce1_local : STD_LOGIC;
    signal atan_lut_1_ce0_local : STD_LOGIC;
    signal mul_ln137_fu_367_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal rxLen_local_fu_432_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln113_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln114_fu_463_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln114_fu_467_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln114_fu_473_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_fu_455_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln114_1_fu_477_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln114_1_fu_483_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_ln115_fu_498_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sext_ln115_fu_504_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal corrLen_fu_508_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln119_1_fu_519_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln119_fu_529_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_op_i_fu_543_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal smax_neg_i_fu_548_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln119_fu_534_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln36_fu_587_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln37_fu_601_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln39_fu_615_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln44_fu_635_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal den_fu_629_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_653_p0 : STD_LOGIC_VECTOR (50 downto 0);
    signal shl_ln48_fu_659_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal shl_ln48_1_fu_664_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal sub_ln48_fu_669_p2 : STD_LOGIC_VECTOR (50 downto 0);
    signal tmp_16_i_fu_703_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_14_i_fu_685_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln49_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln49_fu_719_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_13_fu_695_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln49_fu_725_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln50_fu_741_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal lut_idx_2_fu_746_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal shl_ln4_fu_757_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln49_fu_753_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln54_fu_775_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal v1_fu_798_p3 : STD_LOGIC_VECTOR (23 downto 0);
    signal sext_ln54_fu_806_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal sext_ln53_1_fu_794_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal tmp_5_fu_816_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln55_fu_363_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal sext_ln53_fu_842_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_fu_845_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_11_fu_850_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln5_fu_863_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln58_fu_870_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal angle_13_fu_876_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_14_fu_886_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_15_fu_892_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln60_fu_915_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal angle_17_fu_920_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal angle_18_fu_925_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_15_fu_932_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln61_fu_940_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln132_fu_954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal signed_angle_3_fu_960_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln137_fu_367_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal shl_ln6_fu_1006_p3 : STD_LOGIC_VECTOR (47 downto 0);
    signal sub_ln138_fu_1013_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_6_fu_1019_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln138_fu_1029_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal sub_ln138_1_fu_1036_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln138_1_fu_1033_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal grp_fu_653_ap_start : STD_LOGIC;
    signal grp_fu_653_ap_done : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component system_top_module2_coarse_cfo_Pipeline_PHASE_A IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m1_to_m2_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m1_to_m2_data_empty_n : IN STD_LOGIC;
        m1_to_m2_data_read : OUT STD_LOGIC;
        m1_to_m2_data_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        m1_to_m2_data_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        m2_to_m4_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        m2_to_m4_data_full_n : IN STD_LOGIC;
        m2_to_m4_data_write : OUT STD_LOGIC;
        m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        m1_startOffset_dout : IN STD_LOGIC_VECTOR (15 downto 0);
        m1_startOffset_empty_n : IN STD_LOGIC;
        m1_startOffset_read : OUT STD_LOGIC;
        m1_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m1_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_to_m4_startOffset_din : OUT STD_LOGIC_VECTOR (15 downto 0);
        m2_to_m4_startOffset_full_n : IN STD_LOGIC;
        m2_to_m4_startOffset_write : OUT STD_LOGIC;
        m2_to_m4_startOffset_num_data_valid : IN STD_LOGIC_VECTOR (2 downto 0);
        m2_to_m4_startOffset_fifo_cap : IN STD_LOGIC_VECTOR (2 downto 0);
        sO_rx_out : OUT STD_LOGIC_VECTOR (0 downto 0);
        sO_rx_out_ap_vld : OUT STD_LOGIC;
        startOffset_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        startOffset_out_ap_vld : OUT STD_LOGIC;
        early_buf_re_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_re_ce1 : OUT STD_LOGIC;
        early_buf_re_we1 : OUT STD_LOGIC;
        early_buf_re_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        early_buf_im_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_im_ce1 : OUT STD_LOGIC;
        early_buf_im_we1 : OUT STD_LOGIC;
        early_buf_im_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_module2_coarse_cfo_Pipeline_CFO_ESTIMATE IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        add_ln119_1_cast_i : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (10 downto 0);
        C_re_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_re_out_ap_vld : OUT STD_LOGIC;
        C_im_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        C_im_out_ap_vld : OUT STD_LOGIC;
        early_buf_re_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_re_ce0 : OUT STD_LOGIC;
        early_buf_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        early_buf_re_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_re_ce1 : OUT STD_LOGIC;
        early_buf_re_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        early_buf_im_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_im_ce0 : OUT STD_LOGIC;
        early_buf_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        early_buf_im_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_im_ce1 : OUT STD_LOGIC;
        early_buf_im_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_module2_coarse_cfo_Pipeline_PHASE_D IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m1_to_m2_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        m1_to_m2_data_empty_n : IN STD_LOGIC;
        m1_to_m2_data_read : OUT STD_LOGIC;
        m1_to_m2_data_num_data_valid : IN STD_LOGIC_VECTOR (6 downto 0);
        m1_to_m2_data_fifo_cap : IN STD_LOGIC_VECTOR (6 downto 0);
        m2_to_m4_data_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        m2_to_m4_data_full_n : IN STD_LOGIC;
        m2_to_m4_data_write : OUT STD_LOGIC;
        m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
        m2_search_buffer_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        m2_search_buffer_full_n : IN STD_LOGIC;
        m2_search_buffer_write : OUT STD_LOGIC;
        m2_search_buffer_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
        m2_search_buffer_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
        num_samples : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (10 downto 0);
        sext_ln138 : IN STD_LOGIC_VECTOR (28 downto 0);
        early_buf_re_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_re_ce0 : OUT STD_LOGIC;
        early_buf_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        early_buf_im_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        early_buf_im_ce0 : OUT STD_LOGIC;
        early_buf_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_mul_28s_32s_54_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (27 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component system_top_mul_32s_28ns_48_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (47 downto 0) );
    end component;


    component system_top_sdiv_51ns_32s_51_55_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (50 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (50 downto 0) );
    end component;


    component system_top_module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component system_top_module2_coarse_cfo_atan_lut_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    early_buf_re_U : component system_top_module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => early_buf_re_address0,
        ce0 => early_buf_re_ce0,
        q0 => early_buf_re_q0,
        address1 => early_buf_re_address1,
        ce1 => early_buf_re_ce1,
        we1 => early_buf_re_we1,
        d1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_d1,
        q1 => early_buf_re_q1);

    early_buf_im_U : component system_top_module2_coarse_cfo_early_buf_re_RAM_2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => early_buf_im_address0,
        ce0 => early_buf_im_ce0,
        q0 => early_buf_im_q0,
        address1 => early_buf_im_address1,
        ce1 => early_buf_im_ce1,
        we1 => early_buf_im_we1,
        d1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_d1,
        q1 => early_buf_im_q1);

    atan_lut_1_U : component system_top_module2_coarse_cfo_atan_lut_1_ROM_AUTO_1R
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => atan_lut_1_address0,
        ce0 => atan_lut_1_ce0_local,
        q0 => atan_lut_1_q0,
        address1 => atan_lut_1_address1,
        ce1 => atan_lut_1_ce1_local,
        q1 => atan_lut_1_q1);

    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312 : component system_top_module2_coarse_cfo_Pipeline_PHASE_A
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start,
        ap_done => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_done,
        ap_idle => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_idle,
        ap_ready => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_ready,
        m1_to_m2_data_dout => m1_to_m2_data_dout,
        m1_to_m2_data_empty_n => m1_to_m2_data_empty_n,
        m1_to_m2_data_read => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_to_m2_data_read,
        m1_to_m2_data_num_data_valid => ap_const_lv7_0,
        m1_to_m2_data_fifo_cap => ap_const_lv7_0,
        m2_to_m4_data_din => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_din,
        m2_to_m4_data_full_n => m2_to_m4_data_full_n,
        m2_to_m4_data_write => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_write,
        m2_to_m4_data_num_data_valid => ap_const_lv12_0,
        m2_to_m4_data_fifo_cap => ap_const_lv12_0,
        m1_startOffset_dout => m1_startOffset_dout,
        m1_startOffset_empty_n => m1_startOffset_empty_n,
        m1_startOffset_read => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_startOffset_read,
        m1_startOffset_num_data_valid => ap_const_lv3_0,
        m1_startOffset_fifo_cap => ap_const_lv3_0,
        m2_to_m4_startOffset_din => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_din,
        m2_to_m4_startOffset_full_n => m2_to_m4_startOffset_full_n,
        m2_to_m4_startOffset_write => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_write,
        m2_to_m4_startOffset_num_data_valid => ap_const_lv3_0,
        m2_to_m4_startOffset_fifo_cap => ap_const_lv3_0,
        sO_rx_out => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out,
        sO_rx_out_ap_vld => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out_ap_vld,
        startOffset_out => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_startOffset_out,
        startOffset_out_ap_vld => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_startOffset_out_ap_vld,
        early_buf_re_address1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_address1,
        early_buf_re_ce1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_ce1,
        early_buf_re_we1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_we1,
        early_buf_re_d1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_d1,
        early_buf_im_address1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_address1,
        early_buf_im_ce1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_ce1,
        early_buf_im_we1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_we1,
        early_buf_im_d1 => grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_d1);

    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330 : component system_top_module2_coarse_cfo_Pipeline_CFO_ESTIMATE
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start,
        ap_done => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_done,
        ap_idle => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_idle,
        ap_ready => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_ready,
        add_ln119_1_cast_i => add_ln119_1_reg_1161,
        empty => trunc_ln111_reg_1124,
        C_re_out => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out,
        C_re_out_ap_vld => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out_ap_vld,
        C_im_out => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out,
        C_im_out_ap_vld => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out_ap_vld,
        early_buf_re_address0 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address0,
        early_buf_re_ce0 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce0,
        early_buf_re_q0 => early_buf_re_q0,
        early_buf_re_address1 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address1,
        early_buf_re_ce1 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce1,
        early_buf_re_q1 => early_buf_re_q1,
        early_buf_im_address0 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address0,
        early_buf_im_ce0 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce0,
        early_buf_im_q0 => early_buf_im_q0,
        early_buf_im_address1 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address1,
        early_buf_im_ce1 => grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce1,
        early_buf_im_q1 => early_buf_im_q1);

    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342 : component system_top_module2_coarse_cfo_Pipeline_PHASE_D
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start,
        ap_done => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done,
        ap_idle => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_idle,
        ap_ready => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_ready,
        m1_to_m2_data_dout => m1_to_m2_data_dout,
        m1_to_m2_data_empty_n => m1_to_m2_data_empty_n,
        m1_to_m2_data_read => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m1_to_m2_data_read,
        m1_to_m2_data_num_data_valid => ap_const_lv7_0,
        m1_to_m2_data_fifo_cap => ap_const_lv7_0,
        m2_to_m4_data_din => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_din,
        m2_to_m4_data_full_n => m2_to_m4_data_full_n,
        m2_to_m4_data_write => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_write,
        m2_to_m4_data_num_data_valid => ap_const_lv12_0,
        m2_to_m4_data_fifo_cap => ap_const_lv12_0,
        m2_search_buffer_din => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_din,
        m2_search_buffer_full_n => m2_search_buffer_full_n,
        m2_search_buffer_write => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_write,
        m2_search_buffer_num_data_valid => ap_const_lv11_0,
        m2_search_buffer_fifo_cap => ap_const_lv11_0,
        num_samples => num_samples_reg_1101,
        empty => trunc_ln111_reg_1124,
        sext_ln138 => phase_inc_reg_1300,
        early_buf_re_address0 => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_address0,
        early_buf_re_ce0 => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_ce0,
        early_buf_re_q0 => early_buf_re_q0,
        early_buf_im_address0 => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_address0,
        early_buf_im_ce0 => grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_ce0,
        early_buf_im_q0 => early_buf_im_q0);

    mul_28s_32s_54_1_1_U139 : component system_top_mul_28s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 28,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => tmp_5_fu_816_p3,
        din1 => frac_reg_1227,
        dout => mul_ln55_fu_363_p2);

    mul_32s_28ns_48_1_1_U140 : component system_top_mul_32s_28ns_48_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 28,
        dout_WIDTH => 48)
    port map (
        din0 => signed_angle_4_reg_1279,
        din1 => mul_ln137_fu_367_p1,
        dout => mul_ln137_fu_367_p2);

    sdiv_51ns_32s_51_55_seq_1_U141 : component system_top_sdiv_51ns_32s_51_55_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 55,
        din0_WIDTH => 51,
        din1_WIDTH => 32,
        dout_WIDTH => 51)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        start => grp_fu_653_ap_start,
        done => grp_fu_653_ap_done,
        din0 => grp_fu_653_p0,
        din1 => den_fu_629_p3,
        ce => ap_const_logic_1,
        dout => grp_fu_653_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_ready = ap_const_logic_1)) then 
                    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_ready = ap_const_logic_1)) then 
                    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state76) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
                    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_ready = ap_const_logic_1)) then 
                    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((real_start = ap_const_logic_1) and (internal_ap_ready = ap_const_logic_0))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    angle_20_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln39_fu_619_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                angle_20_reg_301 <= ap_const_lv32_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state72)) then 
                angle_20_reg_301 <= select_ln61_fu_946_p3;
            end if; 
        end if;
    end process;

    startOffset_5_reg_270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                if ((sO_rx_loc_load_load_fu_418_p1 = ap_const_lv1_1)) then 
                    startOffset_5_reg_270 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_startOffset_out;
                elsif ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out = ap_const_lv1_0)) then 
                    startOffset_5_reg_270 <= m1_startOffset_dout;
                end if;
            end if; 
        end if;
    end process;

    x_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln119_reg_1151 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                x_reg_290 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out;
            elsif (((icmp_ln119_fu_513_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                x_reg_290 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;

    y_reg_279_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln119_reg_1151 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                y_reg_279 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out;
            elsif (((icmp_ln119_fu_513_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then 
                y_reg_279 <= ap_const_lv32_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                add_ln113_reg_1130 <= add_ln113_fu_437_p2;
                sext_ln111_reg_1119 <= sext_ln111_fu_424_p1;
                trunc_ln111_reg_1124 <= trunc_ln111_fu_428_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                add_ln119_1_reg_1161 <= add_ln119_1_fu_556_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                add_ln119_reg_1155 <= add_ln119_fu_524_p2;
                icmp_ln119_reg_1151 <= icmp_ln119_fu_513_p2;
                sext_ln115_1_reg_1146 <= sext_ln115_1_fu_495_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state70)) then
                angle_12_reg_1257 <= angle_12_fu_856_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state71)) then
                angle_16_reg_1263 <= angle_16_fu_898_p3;
                tmp_14_reg_1269 <= angle_16_fu_898_p3(31 downto 26);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                ax_reg_1176 <= ax_fu_593_p3;
                ay_reg_1184 <= ay_fu_607_p3;
                x_neg_reg_1166 <= ap_phi_mux_x_phi_fu_294_p4(31 downto 31);
                y_neg_reg_1171 <= ap_phi_mux_y_phi_fu_283_p4(31 downto 31);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state74)) then
                coarseFreqOff_reg_1295 <= mul_ln137_fu_367_p2(47 downto 16);
                phase_inc_reg_1300 <= phase_inc_fu_1042_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state67)) then
                frac_reg_1227 <= frac_fu_765_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state66)) then
                lut_idx_reg_1221 <= lut_idx_fu_733_p3;
                scaled_reg_1216 <= sub_ln48_fu_669_p2(50 downto 19);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                num_samples_reg_1101 <= add_loc_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state65)) then
                sdiv_ln47_reg_1210 <= grp_fu_653_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                select_ln114_reg_1141 <= select_ln114_fu_487_p3;
                useLen_reg_1136 <= useLen_fu_448_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state73)) then
                signed_angle_4_reg_1279 <= signed_angle_4_fu_966_p3;
                tmp_16_reg_1285 <= signed_angle_4_fu_966_p3(31 downto 31);
                tmp_7_reg_1290 <= signed_angle_4_fu_966_p3(31 downto 4);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state68)) then
                    sub_ln55_reg_1247(24 downto 8) <= sub_ln55_fu_810_p2(24 downto 8);
                    v0_reg_1242(23 downto 8) <= v0_fu_786_p3(23 downto 8);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
                swap_reg_1195 <= swap_fu_625_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state69)) then
                trunc_ln_reg_1252 <= mul_ln55_fu_363_p2(53 downto 22);
            end if;
        end if;
    end process;
    v0_reg_1242(7 downto 0) <= "00000000";
    sub_ln55_reg_1247(7 downto 0) <= "00000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state4, ap_CS_fsm_state75, ap_block_state1, ap_block_state4, ap_CS_fsm_state7, icmp_ln119_fu_513_p2, ap_CS_fsm_state11, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_done, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_done, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done, icmp_ln39_fu_619_p2, ap_CS_fsm_state3, ap_CS_fsm_state9, ap_CS_fsm_state77, ap_block_state75)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((icmp_ln119_fu_513_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((icmp_ln39_fu_619_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state73;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                if (((ap_const_boolean_0 = ap_block_state75) and (ap_const_logic_1 = ap_CS_fsm_state75))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_state75;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                if (((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state77;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln113_fu_437_p2 <= std_logic_vector(unsigned(rxLen_local_fu_432_p2) + unsigned(ap_const_lv32_FFFFFFF4));
    add_ln119_1_fu_556_p2 <= std_logic_vector(unsigned(smax_neg_i_fu_548_p3) + unsigned(sext_ln119_fu_534_p1));
    add_ln119_fu_524_p2 <= std_logic_vector(unsigned(sub_ln119_1_fu_519_p2) + unsigned(sext_ln111_reg_1119));
    add_ln49_fu_719_p2 <= std_logic_vector(unsigned(tmp_14_i_fu_685_p4) + unsigned(ap_const_lv13_1));
    add_ln54_fu_775_p2 <= std_logic_vector(unsigned(trunc_ln49_fu_753_p1) + unsigned(ap_const_lv8_1));
    add_ln61_fu_940_p2 <= std_logic_vector(unsigned(angle_18_fu_925_p3) + unsigned(ap_const_lv32_4000000));

    add_loc_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_loc_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            add_loc_blk_n <= add_loc_empty_n;
        else 
            add_loc_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    add_loc_c_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, add_loc_c_full_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            add_loc_c_blk_n <= add_loc_c_full_n;
        else 
            add_loc_c_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    add_loc_c_din <= add_loc_dout;

    add_loc_c_write_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            add_loc_c_write <= ap_const_logic_1;
        else 
            add_loc_c_write <= ap_const_logic_0;
        end if; 
    end process;


    add_loc_read_assign_proc : process(ap_CS_fsm_state1, ap_block_state1)
    begin
        if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            add_loc_read <= ap_const_logic_1;
        else 
            add_loc_read <= ap_const_logic_0;
        end if; 
    end process;

    angle_11_fu_850_p2 <= std_logic_vector(unsigned(ap_const_lv32_1000000) - unsigned(angle_fu_845_p2));
    angle_12_fu_856_p3 <= 
        angle_11_fu_850_p2 when (swap_reg_1195(0) = '1') else 
        angle_fu_845_p2;
    angle_13_fu_876_p4 <= sub_ln58_fu_870_p2(47 downto 16);
    angle_14_fu_886_p3 <= 
        angle_13_fu_876_p4 when (x_neg_reg_1166(0) = '1') else 
        angle_12_reg_1257;
    angle_15_fu_892_p2 <= std_logic_vector(unsigned(ap_const_lv32_4000000) - unsigned(angle_14_fu_886_p3));
    angle_16_fu_898_p3 <= 
        angle_15_fu_892_p2 when (y_neg_reg_1171(0) = '1') else 
        angle_14_fu_886_p3;
    angle_17_fu_920_p2 <= std_logic_vector(unsigned(angle_16_reg_1263) + unsigned(ap_const_lv32_FC000000));
    angle_18_fu_925_p3 <= 
        angle_17_fu_920_p2 when (icmp_ln60_fu_915_p2(0) = '1') else 
        angle_16_reg_1263;
    angle_fu_845_p2 <= std_logic_vector(unsigned(trunc_ln_reg_1252) + unsigned(sext_ln53_fu_842_p1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state65 <= ap_CS_fsm(64);
    ap_CS_fsm_state66 <= ap_CS_fsm(65);
    ap_CS_fsm_state67 <= ap_CS_fsm(66);
    ap_CS_fsm_state68 <= ap_CS_fsm(67);
    ap_CS_fsm_state69 <= ap_CS_fsm(68);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state70 <= ap_CS_fsm(69);
    ap_CS_fsm_state71 <= ap_CS_fsm(70);
    ap_CS_fsm_state72 <= ap_CS_fsm(71);
    ap_CS_fsm_state73 <= ap_CS_fsm(72);
    ap_CS_fsm_state74 <= ap_CS_fsm(73);
    ap_CS_fsm_state75 <= ap_CS_fsm(74);
    ap_CS_fsm_state77 <= ap_CS_fsm(76);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state76 <= ap_NS_fsm(75);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_done)
    begin
        if ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4)
    begin
        if ((ap_const_boolean_1 = ap_block_state4)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;

    ap_ST_fsm_state75_blk_assign_proc : process(ap_block_state75)
    begin
        if ((ap_const_boolean_1 = ap_block_state75)) then 
            ap_ST_fsm_state75_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state75_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state76_blk <= ap_const_logic_0;

    ap_ST_fsm_state77_blk_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done)
    begin
        if ((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state77_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state77_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_done)
    begin
        if ((grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg, add_loc_empty_n, add_loc_c_full_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0) or (ap_const_logic_0 = add_loc_c_full_n) or (ap_const_logic_0 = add_loc_empty_n));
    end process;


    ap_block_state4_assign_proc : process(m1_startOffset_empty_n, m2_to_m4_startOffset_full_n, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out)
    begin
                ap_block_state4 <= (((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out = ap_const_lv1_0) and (m2_to_m4_startOffset_full_n = ap_const_logic_0)) or ((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out = ap_const_lv1_0) and (m1_startOffset_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state75_assign_proc : process(m2_coarseFreqOff_full_n, m2_searchBufferLen_full_n)
    begin
                ap_block_state75 <= ((m2_searchBufferLen_full_n = ap_const_logic_0) or (m2_coarseFreqOff_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done, ap_CS_fsm_state77)
    begin
        if (((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_x_phi_fu_294_p4_assign_proc : process(icmp_ln119_reg_1151, ap_CS_fsm_state10, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out, x_reg_290)
    begin
        if (((icmp_ln119_reg_1151 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_phi_mux_x_phi_fu_294_p4 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_re_out;
        else 
            ap_phi_mux_x_phi_fu_294_p4 <= x_reg_290;
        end if; 
    end process;


    ap_phi_mux_y_phi_fu_283_p4_assign_proc : process(icmp_ln119_reg_1151, ap_CS_fsm_state10, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out, y_reg_279)
    begin
        if (((icmp_ln119_reg_1151 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_phi_mux_y_phi_fu_283_p4 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_C_im_out;
        else 
            ap_phi_mux_y_phi_fu_283_p4 <= y_reg_279;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    atan_lut_1_address0 <= zext_ln54_fu_781_p1(8 - 1 downto 0);
    atan_lut_1_address1 <= zext_ln53_fu_770_p1(8 - 1 downto 0);

    atan_lut_1_ce0_local_assign_proc : process(ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            atan_lut_1_ce0_local <= ap_const_logic_1;
        else 
            atan_lut_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    atan_lut_1_ce1_local_assign_proc : process(ap_CS_fsm_state67)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state67)) then 
            atan_lut_1_ce1_local <= ap_const_logic_1;
        else 
            atan_lut_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    ax_fu_593_p3 <= 
        sub_ln36_fu_587_p2 when (x_neg_fu_571_p3(0) = '1') else 
        ap_phi_mux_x_phi_fu_294_p4;
    ay_fu_607_p3 <= 
        sub_ln37_fu_601_p2 when (y_neg_fu_579_p3(0) = '1') else 
        ap_phi_mux_y_phi_fu_283_p4;
    corrLen_fu_508_p2 <= std_logic_vector(unsigned(useLen_reg_1136) + unsigned(sext_ln115_fu_504_p1));
    den_fu_629_p3 <= 
        ay_reg_1184 when (swap_fu_625_p2(0) = '1') else 
        ax_reg_1176;

    early_buf_im_address0_assign_proc : process(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address0, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_address0, ap_CS_fsm_state9, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            early_buf_im_address0 <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            early_buf_im_address0 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address0;
        else 
            early_buf_im_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    early_buf_im_address1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_address1, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            early_buf_im_address1 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            early_buf_im_address1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_address1;
        else 
            early_buf_im_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    early_buf_im_ce0_assign_proc : process(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce0, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_ce0, ap_CS_fsm_state9, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            early_buf_im_ce0 <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_im_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            early_buf_im_ce0 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce0;
        else 
            early_buf_im_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    early_buf_im_ce1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_ce1, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            early_buf_im_ce1 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_im_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            early_buf_im_ce1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_ce1;
        else 
            early_buf_im_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    early_buf_im_we1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            early_buf_im_we1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_im_we1;
        else 
            early_buf_im_we1 <= ap_const_logic_0;
        end if; 
    end process;


    early_buf_re_address0_assign_proc : process(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address0, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_address0, ap_CS_fsm_state9, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            early_buf_re_address0 <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            early_buf_re_address0 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address0;
        else 
            early_buf_re_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    early_buf_re_address1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_address1, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            early_buf_re_address1 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            early_buf_re_address1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_address1;
        else 
            early_buf_re_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    early_buf_re_ce0_assign_proc : process(grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce0, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_ce0, ap_CS_fsm_state9, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            early_buf_re_ce0 <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_early_buf_re_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            early_buf_re_ce0 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce0;
        else 
            early_buf_re_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    early_buf_re_ce1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_ce1, grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce1, ap_CS_fsm_state3, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            early_buf_re_ce1 <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_early_buf_re_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            early_buf_re_ce1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_ce1;
        else 
            early_buf_re_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    early_buf_re_we1_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_we1, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            early_buf_re_we1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_early_buf_re_we1;
        else 
            early_buf_re_we1 <= ap_const_logic_0;
        end if; 
    end process;

    empty_fu_538_p2 <= "1" when (signed(add_ln119_reg_1155) > signed(ap_const_lv32_FFFFFF6F)) else "0";
    frac_fu_765_p2 <= std_logic_vector(unsigned(scaled_reg_1216) - unsigned(shl_ln4_fu_757_p3));

    grp_fu_653_ap_start_assign_proc : process(ap_CS_fsm_state11, icmp_ln39_fu_619_p2)
    begin
        if (((icmp_ln39_fu_619_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_fu_653_ap_start <= ap_const_logic_1;
        else 
            grp_fu_653_ap_start <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_653_p0 <= (select_ln44_fu_635_p3 & ap_const_lv19_0);
    grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start <= grp_module2_coarse_cfo_Pipeline_CFO_ESTIMATE_fu_330_ap_start_reg;
    grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_ap_start_reg;
    grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_start_reg;
    icmp_ln113_fu_443_p2 <= "1" when (signed(add_ln113_reg_1130) < signed(ap_const_lv32_90)) else "0";
    icmp_ln119_fu_513_p2 <= "1" when (signed(corrLen_fu_508_p2) > signed(ap_const_lv32_0)) else "0";
    icmp_ln132_fu_954_p2 <= "1" when (signed(angle_20_reg_301) > signed(ap_const_lv32_2000000)) else "0";
    icmp_ln39_fu_619_p2 <= "1" when (or_ln39_fu_615_p2 = ap_const_lv32_0) else "0";
    icmp_ln49_fu_713_p2 <= "0" when (tmp_16_i_fu_703_p4 = ap_const_lv19_0) else "1";
    icmp_ln50_fu_741_p2 <= "1" when (signed(lut_idx_reg_1221) > signed(ap_const_lv13_FE)) else "0";
    icmp_ln60_fu_915_p2 <= "1" when (signed(tmp_14_reg_1269) > signed(ap_const_lv6_0)) else "0";

    internal_ap_ready_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done, ap_CS_fsm_state77)
    begin
        if (((grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state77))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    lut_idx_2_fu_746_p3 <= 
        ap_const_lv13_FE when (icmp_ln50_fu_741_p2(0) = '1') else 
        lut_idx_reg_1221;
    lut_idx_fu_733_p3 <= 
        select_ln49_fu_725_p3 when (tmp_13_fu_695_p3(0) = '1') else 
        tmp_14_i_fu_685_p4;

    m1_startOffset_blk_n_assign_proc : process(m1_startOffset_empty_n, ap_CS_fsm_state4, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out)
    begin
        if (((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m1_startOffset_blk_n <= m1_startOffset_empty_n;
        else 
            m1_startOffset_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m1_startOffset_read_assign_proc : process(ap_CS_fsm_state4, ap_block_state4, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_startOffset_read, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out, ap_CS_fsm_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_state4) and (grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m1_startOffset_read <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m1_startOffset_read <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_startOffset_read;
        else 
            m1_startOffset_read <= ap_const_logic_0;
        end if; 
    end process;


    m1_to_m2_data_read_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_to_m2_data_read, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m1_to_m2_data_read, ap_CS_fsm_state3, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            m1_to_m2_data_read <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m1_to_m2_data_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m1_to_m2_data_read <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m1_to_m2_data_read;
        else 
            m1_to_m2_data_read <= ap_const_logic_0;
        end if; 
    end process;


    m2_coarseFreqOff_blk_n_assign_proc : process(m2_coarseFreqOff_full_n, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            m2_coarseFreqOff_blk_n <= m2_coarseFreqOff_full_n;
        else 
            m2_coarseFreqOff_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m2_coarseFreqOff_din <= coarseFreqOff_reg_1295;

    m2_coarseFreqOff_write_assign_proc : process(ap_CS_fsm_state75, ap_block_state75)
    begin
        if (((ap_const_boolean_0 = ap_block_state75) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            m2_coarseFreqOff_write <= ap_const_logic_1;
        else 
            m2_coarseFreqOff_write <= ap_const_logic_0;
        end if; 
    end process;


    m2_searchBufferLen_blk_n_assign_proc : process(m2_searchBufferLen_full_n, ap_CS_fsm_state75)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state75)) then 
            m2_searchBufferLen_blk_n <= m2_searchBufferLen_full_n;
        else 
            m2_searchBufferLen_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    m2_searchBufferLen_din <= ap_const_lv16_280;

    m2_searchBufferLen_write_assign_proc : process(ap_CS_fsm_state75, ap_block_state75)
    begin
        if (((ap_const_boolean_0 = ap_block_state75) and (ap_const_logic_1 = ap_CS_fsm_state75))) then 
            m2_searchBufferLen_write <= ap_const_logic_1;
        else 
            m2_searchBufferLen_write <= ap_const_logic_0;
        end if; 
    end process;

    m2_search_buffer_din <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_din;
    m2_search_buffer_write <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_search_buffer_write;

    m2_to_m4_data_din_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_din, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_din, ap_CS_fsm_state3, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            m2_to_m4_data_din <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_din;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m2_to_m4_data_din <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_din;
        else 
            m2_to_m4_data_din <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_din;
        end if; 
    end process;


    m2_to_m4_data_write_assign_proc : process(grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_write, grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_write, ap_CS_fsm_state3, ap_CS_fsm_state77)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state77)) then 
            m2_to_m4_data_write <= grp_module2_coarse_cfo_Pipeline_PHASE_D_fu_342_m2_to_m4_data_write;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m2_to_m4_data_write <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_data_write;
        else 
            m2_to_m4_data_write <= ap_const_logic_0;
        end if; 
    end process;


    m2_to_m4_startOffset_blk_n_assign_proc : process(m2_to_m4_startOffset_full_n, ap_CS_fsm_state4, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out)
    begin
        if (((grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m2_to_m4_startOffset_blk_n <= m2_to_m4_startOffset_full_n;
        else 
            m2_to_m4_startOffset_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m2_to_m4_startOffset_din_assign_proc : process(m1_startOffset_dout, ap_CS_fsm_state4, ap_block_state4, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_din, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out, ap_CS_fsm_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_state4) and (grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m2_to_m4_startOffset_din <= m1_startOffset_dout;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m2_to_m4_startOffset_din <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_din;
        else 
            m2_to_m4_startOffset_din <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_din;
        end if; 
    end process;


    m2_to_m4_startOffset_write_assign_proc : process(ap_CS_fsm_state4, ap_block_state4, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_write, grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out, ap_CS_fsm_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_state4) and (grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            m2_to_m4_startOffset_write <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            m2_to_m4_startOffset_write <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_m2_to_m4_startOffset_write;
        else 
            m2_to_m4_startOffset_write <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln137_fu_367_p1 <= ap_const_lv48_4C4B400(28 - 1 downto 0);
    or_ln39_fu_615_p2 <= (ay_reg_1184 or ax_reg_1176);
    p_op_i_fu_543_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(add_ln119_reg_1155));
    phase_inc_fu_1042_p3 <= 
        sub_ln138_1_fu_1036_p2 when (tmp_16_reg_1285(0) = '1') else 
        zext_ln138_1_fu_1033_p1;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    rxLen_local_fu_432_p2 <= std_logic_vector(unsigned(num_samples_reg_1101) - unsigned(sext_ln111_fu_424_p1));
    sO_rx_loc_load_load_fu_418_p1 <= grp_module2_coarse_cfo_Pipeline_PHASE_A_fu_312_sO_rx_out;
    select_ln114_fu_487_p3 <= 
        sub_ln114_1_fu_477_p2 when (tmp_fu_455_p3(0) = '1') else 
        zext_ln114_1_fu_483_p1;
    select_ln44_fu_635_p3 <= 
        ax_reg_1176 when (swap_fu_625_p2(0) = '1') else 
        ay_reg_1184;
    select_ln49_fu_725_p3 <= 
        add_ln49_fu_719_p2 when (icmp_ln49_fu_713_p2(0) = '1') else 
        tmp_14_i_fu_685_p4;
    select_ln61_fu_946_p3 <= 
        add_ln61_fu_940_p2 when (tmp_15_fu_932_p3(0) = '1') else 
        angle_18_fu_925_p3;
        sext_ln111_fu_424_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(startOffset_5_reg_270),32));

        sext_ln115_1_fu_495_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln114_reg_1141),6));

        sext_ln115_fu_504_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln115_fu_498_p2),32));

        sext_ln119_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln119_fu_529_p2),32));

        sext_ln53_1_fu_794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v0_fu_786_p3),25));

        sext_ln53_fu_842_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v0_reg_1242),32));

        sext_ln54_fu_806_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(v1_fu_798_p3),25));

    shl_ln48_1_fu_664_p2 <= std_logic_vector(shift_left(unsigned(sdiv_ln47_reg_1210),to_integer(unsigned('0' & ap_const_lv51_13(31-1 downto 0)))));
    shl_ln48_fu_659_p2 <= std_logic_vector(shift_left(unsigned(sdiv_ln47_reg_1210),to_integer(unsigned('0' & ap_const_lv51_1B(31-1 downto 0)))));
    shl_ln4_fu_757_p3 <= (lut_idx_2_fu_746_p3 & ap_const_lv19_0);
    shl_ln5_fu_863_p3 <= (angle_12_reg_1257 & ap_const_lv16_0);
    shl_ln6_fu_1006_p3 <= (signed_angle_4_reg_1279 & ap_const_lv16_0);
    signed_angle_3_fu_960_p2 <= std_logic_vector(unsigned(angle_20_reg_301) + unsigned(ap_const_lv32_FC000000));
    signed_angle_4_fu_966_p3 <= 
        signed_angle_3_fu_960_p2 when (icmp_ln132_fu_954_p2(0) = '1') else 
        angle_20_reg_301;
    smax_neg_i_fu_548_p3 <= 
        p_op_i_fu_543_p2 when (empty_fu_538_p2(0) = '1') else 
        ap_const_lv32_91;
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln114_1_fu_477_p2 <= std_logic_vector(unsigned(ap_const_lv5_0) - unsigned(zext_ln114_fu_473_p1));
    sub_ln114_fu_467_p2 <= std_logic_vector(unsigned(ap_const_lv4_0) - unsigned(trunc_ln114_fu_463_p1));
    sub_ln115_fu_498_p2 <= std_logic_vector(signed(ap_const_lv6_30) - signed(sext_ln115_1_fu_495_p1));
    sub_ln119_1_fu_519_p2 <= std_logic_vector(unsigned(ap_const_lv32_B) - unsigned(num_samples_reg_1101));
    sub_ln119_fu_529_p2 <= std_logic_vector(signed(ap_const_lv6_2F) - signed(sext_ln115_1_reg_1146));
    sub_ln138_1_fu_1036_p2 <= std_logic_vector(unsigned(ap_const_lv29_0) - unsigned(zext_ln138_fu_1029_p1));
    sub_ln138_fu_1013_p2 <= std_logic_vector(unsigned(ap_const_lv48_0) - unsigned(shl_ln6_fu_1006_p3));
    sub_ln36_fu_587_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(ap_phi_mux_x_phi_fu_294_p4));
    sub_ln37_fu_601_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(ap_phi_mux_y_phi_fu_283_p4));
    sub_ln48_fu_669_p2 <= std_logic_vector(unsigned(shl_ln48_fu_659_p2) - unsigned(shl_ln48_1_fu_664_p2));
    sub_ln55_fu_810_p2 <= std_logic_vector(signed(sext_ln54_fu_806_p1) - signed(sext_ln53_1_fu_794_p1));
    sub_ln58_fu_870_p2 <= std_logic_vector(unsigned(ap_const_lv48_20000000000) - unsigned(shl_ln5_fu_863_p3));
    swap_fu_625_p2 <= "1" when (signed(ay_reg_1184) > signed(ax_reg_1176)) else "0";
    tmp_13_fu_695_p3 <= sub_ln48_fu_669_p2(50 downto 50);
    tmp_14_i_fu_685_p4 <= sub_ln48_fu_669_p2(50 downto 38);
    tmp_15_fu_932_p3 <= angle_18_fu_925_p3(31 downto 31);
    tmp_16_i_fu_703_p4 <= sub_ln48_fu_669_p2(37 downto 19);
    tmp_5_fu_816_p3 <= (sub_ln55_reg_1247 & ap_const_lv3_0);
    tmp_6_fu_1019_p4 <= sub_ln138_fu_1013_p2(47 downto 20);
    tmp_fu_455_p3 <= useLen_fu_448_p3(31 downto 31);
    trunc_ln111_fu_428_p1 <= startOffset_5_reg_270(11 - 1 downto 0);
    trunc_ln114_fu_463_p1 <= useLen_fu_448_p3(4 - 1 downto 0);
    trunc_ln49_fu_753_p1 <= lut_idx_2_fu_746_p3(8 - 1 downto 0);
    useLen_fu_448_p3 <= 
        add_ln113_reg_1130 when (icmp_ln113_fu_443_p2(0) = '1') else 
        ap_const_lv32_90;
    v0_fu_786_p3 <= (atan_lut_1_q1 & ap_const_lv8_0);
    v1_fu_798_p3 <= (atan_lut_1_q0 & ap_const_lv8_0);
    x_neg_fu_571_p3 <= ap_phi_mux_x_phi_fu_294_p4(31 downto 31);
    y_neg_fu_579_p3 <= ap_phi_mux_y_phi_fu_283_p4(31 downto 31);
    zext_ln114_1_fu_483_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln114_fu_463_p1),5));
    zext_ln114_fu_473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln114_fu_467_p2),5));
    zext_ln138_1_fu_1033_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_reg_1290),29));
    zext_ln138_fu_1029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_6_fu_1019_p4),29));
    zext_ln53_fu_770_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lut_idx_2_fu_746_p3),64));
    zext_ln54_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln54_fu_775_p2),64));
end behav;
