var g_data = {"11":{"st":"inst","pa":0,"n":"/top/DUT/latency","l":"Verilog","sn":16,"du":{"n":"work.latency","s":8,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"b":1},{"n":"latency","s":11,"z":1}],"loc":{"cp":100.00,"data":{"s":[121,121,1],"t":[180,180,1]}}},"10":{"st":"inst","pa":0,"n":"/top/DUT","l":"Verilog","sn":15,"du":{"n":"work.dual_port_ram","s":7,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"DUT","s":10,"z":1}],"children":[{"n":"latency","id":11,"zf":1,"tc":100.00,"s":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[127,127],"b":[8,8],"fc":[8,8],"t":[300,300]}},"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[8,8,1],"fc":[8,8,1],"t":[180,180,1]}}},"12":{"st":"inst","pa":0,"n":"/top/in0","l":"SystemVerilog","sn":15,"du":{"n":"work.dual_iff","s":1,"b":1},"bc":[{"n":"top","s":9,"b":1},{"n":"in0","s":12,"z":1}],"loc":{"cp":100.00,"data":{"s":[14,14,1],"t":[92,92,1]}}},"9":{"st":"inst","pa":0,"n":"/top","l":"Verilog","sn":15,"du":{"n":"work.top","s":6,"b":1},"bc":[{"n":"top","s":9,"z":1}],"children":[{"n":"in0","id":12,"zf":1,"tc":100.00,"s":100.00,"t":100.00},{"n":"DUT","id":10,"zf":1,"tc":100.00,"s":100.00,"b":100.00,"fc":100.00,"t":100.00}],"rec":{"cp":100.00,"data":{"s":[147,147],"b":[8,8],"fc":[8,8],"t":[396,396]}},"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[4,4,1]}}},"15":{"st":"inst","pa":0,"n":"/pkg","l":"SystemVerilog","sn":4,"du":{"n":"work.pkg","s":4,"b":1},"bc":[{"n":"pkg","s":15,"z":1}],"loc":{"cp":87.46,"data":{"s":[272,250,1],"b":[47,37,1],"fc":[30,20,1],"gb":[548,548,1],"cvpc":[20,1],"g":[4,100.00,1],"a":[1,1,1]}}},"1":{"st":"du","pa":0,"n":"work.dual_iff","l":"SystemVerilog","sn":1,"loc":{"cp":100.00,"data":{"s":[14,14,1],"t":[92,92,1]}}},"7":{"st":"du","pa":0,"n":"work.dual_port_ram","l":"Verilog","sn":16,"one_inst":10,"loc":{"cp":100.00,"data":{"s":[6,6,1],"b":[8,8,1],"fc":[8,8,1],"t":[180,180,1]}}},"8":{"st":"du","pa":0,"n":"work.latency","l":"Verilog","sn":17,"one_inst":11,"loc":{"cp":100.00,"data":{"s":[121,121,1],"t":[180,180,1]}}},"4":{"st":"du","pa":0,"n":"work.pkg","l":"SystemVerilog","sn":4,"one_inst":15,"loc":{"cp":87.46,"data":{"s":[272,250,1],"b":[47,37,1],"fc":[30,20,1],"gb":[548,548,1],"cvpc":[20,1],"g":[4,100.00,1],"a":[1,1,1]}}},"6":{"st":"du","pa":0,"n":"work.top","l":"Verilog","sn":15,"one_inst":9,"loc":{"cp":100.00,"data":{"s":[6,6,1],"t":[4,4,1]}}}};
processSummaryData(g_data);