# do lab7part4.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab7part4
# 
# Top level modules:
# 	lab7part4
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module lab7part4_vlg_sample_tst
# -- Compiling module lab7part4_vlg_check_tst
# -- Compiling module lab7part4_vlg_vec_tst
# 
# Top level modules:
# 	lab7part4_vlg_vec_tst
# vsim -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.lab7part4_vlg_vec_tst 
# Loading work.lab7part4_vlg_vec_tst
# Loading work.lab7part4
# Loading altera_ver.dffeas
# Loading work.lab7part4_vlg_sample_tst
# Loading work.lab7part4_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port ledr :: @time = 1000000.000 ps
#      Expected value = 0
#      Real value = 1
#           1 mismatched vectors : Simulation failed !
# ** Note: $finish    : lab7part4.vt(160)
#    Time: 1250 ns  Iteration: 0  Instance: /lab7part4_vlg_vec_tst/tb_out
