$date
	Fri Oct 05 11:55:45 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo_0904 $end
$var wire 1 ! clock1 $end
$upscope $end
$scope module Exemplo_0904 $end
$var wire 1 " pulse1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#12
1!
#24
0!
0"
#36
1!
#48
1"
0!
#60
1!
#72
0!
0"
#84
1!
#96
1"
0!
#108
1!
#120
0!
0"
#132
1!
#144
1"
0!
#156
1!
#168
0!
0"
#180
1!
#192
1"
0!
#204
1!
#216
0!
0"
#228
1!
#240
1"
0!
#252
1!
#264
0!
0"
#276
1!
#288
1"
0!
#300
1!
#312
0!
0"
#324
1!
#336
1"
0!
#348
1!
#360
0!
0"
#372
1!
#384
1"
0!
#396
1!
#408
0!
0"
#420
1!
#432
1"
0!
#444
1!
#456
0!
0"
#468
1!
#480
1"
0!
