<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>my_axi_stream_master</spirit:name>
  <spirit:version>2.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_axi_stream_master_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>80ff9d19</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>my_axi_stream_master_v2_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>80ff9d19</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2cb03799</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>SWITCHES</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>READ_BUTTON</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>clk_freq</spirit:name>
        <spirit:displayName>Clk Freq</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.clk_freq">100000000</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="INTEGER">
        <spirit:name>stable_time</spirit:name>
        <spirit:displayName>Stable Time</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.stable_time">10</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v2_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/my_button_debounce.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dc7d9f4c</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v2_0_M00_AXIS.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/my_button_debounce.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/my_axi_stream_master_v2_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/my_axi_stream_master_v2_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2cb03799</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">my_axi_stream_master_v2_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>clk_freq</spirit:name>
      <spirit:displayName>Clk Freq</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.clk_freq">100000000</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>stable_time</spirit:name>
      <spirit:displayName>Stable Time</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.stable_time">10</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>my_axi_stream_master_v2.0</xilinx:displayName>
      <xilinx:coreRevision>6</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2019-07-26T11:36:24Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f5d20f3_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d16bc18_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@479a7218_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c5fa2c_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e758d31_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6efb0c20_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dba5cb1_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57807eb2_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430e14e1_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c51b3a4_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c6b220b_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43391bbd_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432264b4_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e2e1634_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be8aeeb_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e515fed_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a666d7d_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb26612_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57bbae69_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f9ea0e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30874e91_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f31de5_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60f2d457_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7846e067_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@526ca8a6_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10fe632e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ce98ab3_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c3a685_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e8c9a1_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29aa5b71_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c12469e_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f5fba81_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac7528_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@522f1155_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c86a10c_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5684aebb_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1df29cab_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b339740_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a8e48b1_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f8ec0ac_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e97034d_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f4ac961_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75154e8b_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634aefb2_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b1fab29_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb41c7b_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f2282e7_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5506e9ef_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc98cb3_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dd3f781_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c75df0a_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360101b8_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536a5bfd_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25245a45_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490a621d_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bf7d874_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b6efc07_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387477f7_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698a6246_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fe2c4b3_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7846daaa_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ab24158_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ca563a9_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125038db_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f4074_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c84cb_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52be66a2_ARCHIVE_LOCATION">/home/umram/Vivado_Projects/my_cores/ip_repo/my_axi_stream_master_2.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="8a2a6053"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5904d38f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="7c813e30"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="007c7458"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="be3cb47a"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
