# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
CLK(R)->CLK(R)	15.840   */1.567         */0.160         my_fpu_double/i_fpu_add/sum_reg[55]/D    1
CLK(R)->CLK(R)	15.839   */1.573         */0.161         my_fpu_double/i_fpu_sub/diff_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */1.592         */0.160         my_fpu_double/i_fpu_add/sum_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */1.671         */0.161         my_fpu_double/i_fpu_sub/diff_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */1.863         */0.160         my_fpu_double/i_fpu_add/sum_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */1.947         */0.161         my_fpu_double/i_fpu_sub/diff_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */2.145         */0.160         my_fpu_double/i_fpu_add/sum_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */2.216         */0.161         my_fpu_double/i_fpu_sub/diff_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */2.415         */0.160         my_fpu_double/i_fpu_add/sum_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */2.503         */0.161         my_fpu_double/i_fpu_sub/diff_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */2.696         */0.160         my_fpu_double/i_fpu_add/sum_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */2.776         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */2.779         */0.161         my_fpu_double/i_fpu_sub/diff_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */2.899         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */2.975         */0.161         my_fpu_double/i_fpu_add/sum_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */3.057         */0.161         my_fpu_double/i_fpu_sub/diff_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */3.190         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */3.262         */0.160         my_fpu_double/i_fpu_add/sum_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */3.339         */0.161         my_fpu_double/i_fpu_sub/diff_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */3.475         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */3.531         */0.161         my_fpu_double/i_fpu_add/sum_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */3.574         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */3.634         */0.161         my_fpu_double/i_fpu_sub/diff_reg[46]/D    1
CLK(R)->CLK(R)	15.840   */3.747         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */3.811         */0.161         my_fpu_double/i_fpu_sub/diff_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */3.819         */0.160         my_fpu_double/i_fpu_add/sum_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */3.893         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */3.958         */0.161         my_fpu_double/i_fpu_sub/diff_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */4.031         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */4.104         */0.160         my_fpu_double/i_fpu_add/sum_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */4.177         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[33]/D    1
CLK(R)->CLK(R)	15.838   */4.219         */0.162         my_fpu_double/i_fpu_sub/diff_reg[43]/D    1
CLK(R)->CLK(R)	15.840   */4.260         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */4.260         */0.161         my_fpu_double/i_fpu_add/sum_reg[44]/D    1
CLK(R)->CLK(R)	15.840   */4.316         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */4.424         */0.160         my_fpu_double/i_fpu_add/sum_reg[43]/D    1
CLK(R)->CLK(R)	15.840   */4.455         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */4.497         */0.161         my_fpu_double/i_fpu_sub/diff_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */4.586         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */4.597         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */4.696         */0.160         my_fpu_double/i_fpu_add/sum_reg[42]/D    1
CLK(R)->CLK(R)	15.839   */4.729         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */4.733         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */4.787         */0.161         my_fpu_double/i_fpu_sub/diff_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */4.855         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */4.861         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */4.872         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */4.977         */0.160         my_fpu_double/i_fpu_add/sum_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */5.011         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */5.060         */0.161         my_fpu_double/i_fpu_sub/diff_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */5.061         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */5.131         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */5.161         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */5.247         */0.160         my_fpu_double/i_fpu_add/sum_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */5.280         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */5.294         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.335         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */5.347         */0.161         my_fpu_double/i_fpu_sub/diff_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */5.418         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.435         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */5.503         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.531         */0.161         my_fpu_double/i_fpu_add/sum_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */5.568         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */5.572         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.612         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */5.620         */0.161         my_fpu_double/i_fpu_sub/diff_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */5.627         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */5.697         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */5.723         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.789         */0.161         my_fpu_double/i_fpu_add/sum_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */5.849         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */5.849         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */5.889         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */5.894         */0.160         my_fpu_double/i_fpu_mul/product_e_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */5.903         */0.161         my_fpu_double/i_fpu_sub/diff_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */5.927         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */5.941         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */5.958         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */5.973         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */5.974         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.004         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */6.012         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */6.036         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.069         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */6.074         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */6.077         */0.161         my_fpu_double/i_fpu_add/sum_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */6.131         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.147         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */6.170         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[28]/D    1
CLK(R)->CLK(R)	15.838   */6.175         */0.162         my_fpu_double/i_fpu_sub/diff_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */6.211         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.245         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */6.279         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */6.316         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */6.347         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.347         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */6.356         */0.160         my_fpu_double/i_fpu_add/sum_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */6.413         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.419         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.454         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */6.486         */0.161         my_fpu_double/i_fpu_sub/diff_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */6.495         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.521         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */6.572         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.589         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */6.624         */0.161         my_fpu_double/i_fpu_add/sum_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */6.624         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */6.627         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.631         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */6.651         */0.161         my_fpu_double/i_fpu_sub/diff_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.694         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.698         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */6.703         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.712         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */6.726         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */6.782         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.783         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */6.798         */0.161         my_fpu_double/i_fpu_sub/diff_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.804         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.855         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.858         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */6.874         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */6.887         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */6.896         */0.160         my_fpu_double/i_fpu_add/sum_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */6.900         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */6.911         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */6.941         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */6.941         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */6.945         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */6.972         */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */6.977         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */6.980         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */7.007         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */7.025         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */7.025         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */7.046         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */7.063         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */7.071         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */7.075         */0.161         my_fpu_double/i_fpu_sub/diff_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */7.089         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.120         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */7.136         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */7.140         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */7.146         */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */7.157         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */7.180         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */7.183         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.189         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.194         */0.161         my_fpu_double/i_fpu_add/sum_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */7.226         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */7.250         */0.161         my_fpu_double/i_fpu_mul/product_j_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.264         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.269         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */7.270         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.292         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */7.309         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */7.352         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */7.353         */0.161         my_fpu_double/i_fpu_sub/diff_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */7.366         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.370         */0.160         my_fpu_double/i_fpu_add/sum_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */7.384         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */7.390         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */7.391         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */7.409         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */7.424         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */7.424         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */7.433         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */7.458         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */7.461         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.478         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */7.488         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */7.527         */0.161         my_fpu_double/i_fpu_add/sum_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */7.533         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.533         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.557         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */7.567         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */7.569         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */7.624         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */7.637         */0.161         my_fpu_double/i_fpu_sub/diff_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */7.639         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.646         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */7.659         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */7.663         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */7.701         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */7.701         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */7.707         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */7.719         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */7.724         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */7.729         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */7.746         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.792         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.794         */0.161         my_fpu_double/i_fpu_add/sum_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */7.807         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */7.815         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */7.821         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */7.847         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */7.882         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.886         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */7.913         */0.161         my_fpu_double/i_fpu_sub/diff_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */7.922         */0.161         my_fpu_double/i_fpu_mul/product_f_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */7.927         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */7.935         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */7.957         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */7.985         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */7.987         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */7.987         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.007         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */8.013         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */8.037         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */8.053         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.061         */0.166         data_out_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */8.089         */0.160         my_fpu_double/i_fpu_add/sum_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */8.090         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */8.096         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.097         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.101         */0.166         data_out_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.104         */0.166         data_out_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */8.121         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.122         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.131         */0.166         data_out_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */8.133         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.148         */0.166         data_out_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */8.165         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */8.183         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */8.191         */0.161         my_fpu_double/i_fpu_sub/diff_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */8.205         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.205         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.211         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.223         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.235         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.245         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[27]/D    1
CLK(R)->CLK(R)	15.833   */8.259         */0.167         opa_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */8.259         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */8.259         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[25]/D    1
CLK(R)->CLK(R)	15.833   */8.259         */0.167         opa_reg[14]/D    1
CLK(R)->CLK(R)	15.833   */8.259         */0.167         opa_reg[7]/D    1
CLK(R)->CLK(R)	15.833   */8.259         */0.167         opa_reg[8]/D    1
CLK(R)->CLK(R)	15.833   */8.260         */0.167         opa_reg[18]/D    1
CLK(R)->CLK(R)	15.833   */8.260         */0.167         opa_reg[20]/D    1
CLK(R)->CLK(R)	15.833   */8.260         */0.167         opa_reg[6]/D    1
CLK(R)->CLK(R)	15.833   */8.261         */0.167         opa_reg[17]/D    1
CLK(R)->CLK(R)	15.833   */8.261         */0.167         opa_reg[3]/D    1
CLK(R)->CLK(R)	15.834   */8.261         */0.166         opa_reg[13]/D    1
CLK(R)->CLK(R)	15.833   */8.261         */0.167         opa_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.261         */0.166         opa_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */8.262         */0.166         opa_reg[12]/D    1
CLK(R)->CLK(R)	15.834   */8.262         */0.166         opa_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */8.262         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[23]/D    1
CLK(R)->CLK(R)	15.834   */8.262         */0.166         opa_reg[10]/D    1
CLK(R)->CLK(R)	15.834   */8.263         */0.166         opa_reg[16]/D    1
CLK(R)->CLK(R)	15.834   */8.263         */0.166         opa_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */8.263         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[29]/D    1
CLK(R)->CLK(R)	15.834   */8.264         */0.166         opa_reg[0]/D    1
CLK(R)->CLK(R)	15.833   */8.264         */0.167         opa_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.264         */0.166         opa_reg[22]/D    1
CLK(R)->CLK(R)	15.833   */8.264         */0.167         opa_reg[23]/D    1
CLK(R)->CLK(R)	15.834   */8.265         */0.166         opa_reg[5]/D    1
CLK(R)->CLK(R)	15.833   */8.268         */0.167         opb_reg[15]/D    1
CLK(R)->CLK(R)	15.833   */8.268         */0.167         opb_reg[8]/D    1
CLK(R)->CLK(R)	15.833   */8.268         */0.167         opa_reg[2]/D    1
CLK(R)->CLK(R)	15.833   */8.268         */0.167         opb_reg[14]/D    1
CLK(R)->CLK(R)	15.833   */8.268         */0.167         opb_reg[7]/D    1
CLK(R)->CLK(R)	15.833   */8.269         */0.167         opb_reg[9]/D    1
CLK(R)->CLK(R)	15.834   */8.269         */0.166         opa_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.270         */0.166         opb_reg[3]/D    1
CLK(R)->CLK(R)	15.833   */8.270         */0.167         opa_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.270         */0.166         opb_reg[10]/D    1
CLK(R)->CLK(R)	15.834   */8.271         */0.166         opb_reg[11]/D    1
CLK(R)->CLK(R)	15.833   */8.271         */0.167         opa_reg[24]/D    1
CLK(R)->CLK(R)	15.833   */8.271         */0.167         opa_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */8.271         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.271         */0.166         opa_reg[28]/D    1
CLK(R)->CLK(R)	15.834   */8.271         */0.166         opb_reg[16]/D    1
CLK(R)->CLK(R)	15.833   */8.271         */0.167         opa_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.271         */0.166         opb_reg[13]/D    1
CLK(R)->CLK(R)	15.834   */8.271         */0.166         opb_reg[6]/D    1
CLK(R)->CLK(R)	15.833   */8.272         */0.167         opa_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.272         */0.166         opb_reg[12]/D    1
CLK(R)->CLK(R)	15.833   */8.272         */0.167         opb_reg[22]/D    1
CLK(R)->CLK(R)	15.834   */8.272         */0.166         opb_reg[17]/D    1
CLK(R)->CLK(R)	15.833   */8.273         */0.167         opb_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.273         */0.166         opb_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.273         */0.166         opb_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.274         */0.166         opb_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.274         */0.166         opb_reg[1]/D    1
CLK(R)->CLK(R)	15.834   */8.275         */0.166         opb_reg[0]/D    1
CLK(R)->CLK(R)	15.833   */8.275         */0.167         opa_reg[30]/D    1
CLK(R)->CLK(R)	15.833   */8.275         */0.167         opa_reg[31]/D    1
CLK(R)->CLK(R)	15.834   */8.276         */0.166         opb_reg[23]/D    1
CLK(R)->CLK(R)	15.834   */8.276         */0.166         opb_reg[5]/D    1
CLK(R)->CLK(R)	15.833   */8.277         */0.167         opb_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */8.278         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[25]/D    1
CLK(R)->CLK(R)	15.833   */8.279         */0.167         opb_reg[27]/D    1
CLK(R)->CLK(R)	15.833   */8.279         */0.167         opb_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.281         */0.166         opb_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.281         */0.166         opb_reg[29]/D    1
CLK(R)->CLK(R)	15.833   */8.282         */0.167         opb_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.283         */0.166         opb_reg[25]/D    1
CLK(R)->CLK(R)	15.834   */8.283         */0.166         opb_reg[24]/D    1
CLK(R)->CLK(R)	15.833   */8.284         */0.167         opb_reg[30]/D    1
CLK(R)->CLK(R)	15.834   */8.286         */0.166         data_out_reg[15]/D    1
CLK(R)->CLK(R)	15.834   */8.287         */0.166         opb_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */8.289         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[25]/D    1
CLK(R)->CLK(R)	15.833   */8.309         */0.167         data_out_reg[22]/D    1
CLK(R)->CLK(R)	15.833   */8.309         */0.167         data_out_reg[30]/D    1
CLK(R)->CLK(R)	15.834   */8.311         */0.166         data_out_reg[24]/D    1
CLK(R)->CLK(R)	15.834   */8.311         */0.166         data_out_reg[27]/D    1
CLK(R)->CLK(R)	15.834   */8.311         */0.166         data_out_reg[29]/D    1
CLK(R)->CLK(R)	15.834   */8.311         */0.166         data_out_reg[28]/D    1
CLK(R)->CLK(R)	15.834   */8.311         */0.166         data_out_reg[31]/D    1
CLK(R)->CLK(R)	15.833   */8.311         */0.167         data_out_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.312         */0.166         data_out_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.312         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[19]/D    1
CLK(R)->CLK(R)	15.834   */8.312         */0.166         data_out_reg[18]/D    1
CLK(R)->CLK(R)	15.834   */8.312         */0.166         data_out_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.313         */0.166         data_out_reg[20]/D    1
CLK(R)->CLK(R)	15.834   */8.313         */0.166         data_out_reg[17]/D    1
CLK(R)->CLK(R)	15.834   */8.313         */0.166         data_out_reg[21]/D    1
CLK(R)->CLK(R)	15.834   */8.314         */0.166         data_out_reg[16]/D    1
CLK(R)->CLK(R)	15.834   */8.314         */0.166         data_out_reg[23]/D    1
CLK(R)->CLK(R)	15.833   */8.314         */0.167         data_out_reg[11]/D    1
CLK(R)->CLK(R)	15.834   */8.315         */0.166         data_out_reg[14]/D    1
CLK(R)->CLK(R)	15.834   */8.315         */0.166         data_out_reg[13]/D    1
CLK(R)->CLK(R)	15.833   */8.316         */0.167         data_out_reg[12]/D    1
CLK(R)->CLK(R)	15.834   */8.316         */0.166         data_out_reg[10]/D    1
CLK(R)->CLK(R)	15.833   */8.316         */0.167         data_out_reg[6]/D    1
CLK(R)->CLK(R)	15.834   */8.317         */0.166         data_out_reg[8]/D    1
CLK(R)->CLK(R)	15.834   */8.317         */0.166         data_out_reg[9]/D    1
CLK(R)->CLK(R)	15.834   */8.318         */0.166         data_out_reg[7]/D    1
CLK(R)->CLK(R)	15.834   */8.319         */0.166         data_out_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */8.334         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[28]/D    1
CLK(R)->CLK(R)	15.832   */8.347         */0.168         opb_reg[38]/D    1
CLK(R)->CLK(R)	15.833   */8.350         */0.167         opb_reg[42]/D    1
CLK(R)->CLK(R)	15.833   */8.350         */0.167         opb_reg[35]/D    1
CLK(R)->CLK(R)	15.833   */8.351         */0.167         opb_reg[43]/D    1
CLK(R)->CLK(R)	15.833   */8.351         */0.167         opb_reg[47]/D    1
CLK(R)->CLK(R)	15.833   */8.352         */0.167         opb_reg[44]/D    1
CLK(R)->CLK(R)	15.833   */8.352         */0.167         opb_reg[40]/D    1
CLK(R)->CLK(R)	15.833   */8.352         */0.167         opb_reg[48]/D    1
CLK(R)->CLK(R)	15.833   */8.352         */0.167         opb_reg[41]/D    1
CLK(R)->CLK(R)	15.833   */8.352         */0.167         opb_reg[39]/D    1
CLK(R)->CLK(R)	15.833   */8.353         */0.167         opb_reg[49]/D    1
CLK(R)->CLK(R)	15.833   */8.353         */0.167         opb_reg[45]/D    1
CLK(R)->CLK(R)	15.833   */8.353         */0.167         opb_reg[46]/D    1
CLK(R)->CLK(R)	15.833   */8.354         */0.167         opb_reg[50]/D    1
CLK(R)->CLK(R)	15.833   */8.354         */0.167         opb_reg[36]/D    1
CLK(R)->CLK(R)	15.833   */8.355         */0.167         opb_reg[33]/D    1
CLK(R)->CLK(R)	15.833   */8.355         */0.167         opb_reg[51]/D    1
CLK(R)->CLK(R)	15.833   */8.355         */0.167         opb_reg[32]/D    1
CLK(R)->CLK(R)	15.833   */8.357         */0.167         opb_reg[37]/D    1
CLK(R)->CLK(R)	15.833   */8.357         */0.167         opb_reg[34]/D    1
CLK(R)->CLK(R)	15.833   */8.361         */0.167         opb_reg[55]/D    1
CLK(R)->CLK(R)	15.833   */8.361         */0.167         opb_reg[52]/D    1
CLK(R)->CLK(R)	15.833   */8.361         */0.167         opb_reg[54]/D    1
CLK(R)->CLK(R)	15.833   */8.362         */0.167         opb_reg[53]/D    1
CLK(R)->CLK(R)	15.833   */8.364         */0.167         opb_reg[59]/D    1
CLK(R)->CLK(R)	15.833   */8.365         */0.167         opb_reg[60]/D    1
CLK(R)->CLK(R)	15.833   */8.365         */0.167         opb_reg[56]/D    1
CLK(R)->CLK(R)	15.833   */8.367         */0.167         opb_reg[57]/D    1
CLK(R)->CLK(R)	15.833   */8.368         */0.167         opb_reg[61]/D    1
CLK(R)->CLK(R)	15.833   */8.370         */0.167         opb_reg[62]/D    1
CLK(R)->CLK(R)	15.833   */8.370         */0.167         opb_reg[58]/D    1
CLK(R)->CLK(R)	15.833   */8.375         */0.167         opb_reg[63]/D    1
CLK(R)->CLK(R)	15.840   */8.377         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.379         */0.160         my_fpu_double/i_fpu_add/sum_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */8.382         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */8.398         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */8.420         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[27]/D    1
CLK(R)->CLK(R)	15.833   */8.422         */0.167         opa_reg[42]/D    1
CLK(R)->CLK(R)	15.833   */8.423         */0.167         opa_reg[46]/D    1
CLK(R)->CLK(R)	15.833   */8.424         */0.167         opa_reg[44]/D    1
CLK(R)->CLK(R)	15.833   */8.425         */0.167         opa_reg[43]/D    1
CLK(R)->CLK(R)	15.833   */8.425         */0.167         opa_reg[47]/D    1
CLK(R)->CLK(R)	15.833   */8.425         */0.167         opa_reg[39]/D    1
CLK(R)->CLK(R)	15.833   */8.425         */0.167         opa_reg[48]/D    1
CLK(R)->CLK(R)	15.833   */8.425         */0.167         opa_reg[50]/D    1
CLK(R)->CLK(R)	15.834   */8.425         */0.166         opa_reg[35]/D    1
CLK(R)->CLK(R)	15.833   */8.426         */0.167         opa_reg[41]/D    1
CLK(R)->CLK(R)	15.834   */8.426         */0.166         opa_reg[40]/D    1
CLK(R)->CLK(R)	15.834   */8.426         */0.166         opa_reg[38]/D    1
CLK(R)->CLK(R)	15.834   */8.426         */0.166         opa_reg[45]/D    1
CLK(R)->CLK(R)	15.833   */8.427         */0.167         opa_reg[51]/D    1
CLK(R)->CLK(R)	15.834   */8.429         */0.166         opa_reg[49]/D    1
CLK(R)->CLK(R)	15.833   */8.429         */0.167         opa_reg[34]/D    1
CLK(R)->CLK(R)	15.834   */8.431         */0.166         opa_reg[33]/D    1
CLK(R)->CLK(R)	15.833   */8.431         */0.167         opa_reg[36]/D    1
CLK(R)->CLK(R)	15.833   */8.432         */0.167         opa_reg[32]/D    1
CLK(R)->CLK(R)	15.833   */8.433         */0.167         opa_reg[57]/D    1
CLK(R)->CLK(R)	15.834   */8.433         */0.166         opa_reg[37]/D    1
CLK(R)->CLK(R)	15.833   */8.433         */0.167         opa_reg[52]/D    1
CLK(R)->CLK(R)	15.833   */8.435         */0.167         opa_reg[60]/D    1
CLK(R)->CLK(R)	15.833   */8.435         */0.167         opa_reg[55]/D    1
CLK(R)->CLK(R)	15.833   */8.435         */0.167         opa_reg[61]/D    1
CLK(R)->CLK(R)	15.833   */8.436         */0.167         opa_reg[59]/D    1
CLK(R)->CLK(R)	15.833   */8.436         */0.167         opa_reg[58]/D    1
CLK(R)->CLK(R)	15.834   */8.436         */0.166         opa_reg[54]/D    1
CLK(R)->CLK(R)	15.834   */8.436         */0.166         opa_reg[53]/D    1
CLK(R)->CLK(R)	15.834   */8.436         */0.166         opa_reg[62]/D    1
CLK(R)->CLK(R)	15.834   */8.437         */0.166         opa_reg[56]/D    1
CLK(R)->CLK(R)	15.834   */8.443         */0.166         opa_reg[63]/D    1
CLK(R)->CLK(R)	15.839   */8.463         */0.161         my_fpu_double/i_fpu_sub/diff_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */8.488         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.489         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.489         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.503         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.511         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.532         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.539         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */8.541         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.550         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */8.556         */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.567         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */8.593         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */8.608         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */8.654         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */8.659         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */8.660         */0.160         my_fpu_double/i_fpu_add/sum_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */8.670         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */8.695         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[24]/D    1
CLK(R)->CLK(R)	15.834   */8.743         */0.166         op_misc_reg[4]/D    1
CLK(R)->CLK(R)	15.834   */8.744         */0.166         op_misc_reg[2]/D    1
CLK(R)->CLK(R)	15.834   */8.745         */0.166         op_misc_reg[0]/D    1
CLK(R)->CLK(R)	15.834   */8.745         */0.166         op_misc_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */8.745         */0.161         my_fpu_double/i_fpu_sub/diff_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */8.745         */0.166         op_misc_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */8.762         */0.161         my_fpu_double/i_fpu_mul/product_i_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */8.763         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */8.771         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.794         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.808         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.820         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.825         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */8.826         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */8.832         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.833         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */8.846         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */8.858         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */8.934         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */8.934         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */8.938         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */8.947         */0.160         my_fpu_double/i_fpu_add/sum_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */8.956         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[18]/D    1
CLK(R)->CLK(R)	15.841   */8.959         */0.159         trigger_fpu_reg/D    1
CLK(R)->CLK(R)	15.840   */8.970         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */9.012         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */9.019         */0.161         my_fpu_double/i_fpu_sub/diff_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */9.022         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */9.042         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */9.043         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.046         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.054         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.076         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */9.088         */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.096         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */9.100         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.101         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.105         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */9.109         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.111         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.117         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */9.117         */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.143         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.189         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */9.205         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */9.214         */0.161         my_fpu_double/i_fpu_mul/product_g_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.216         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */9.229         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */9.229         */0.160         my_fpu_double/i_fpu_add/sum_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */9.254         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[55]/D    1
CLK(R)->CLK(R)	15.840   */9.281         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */9.301         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */9.325         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.325         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */9.330         */0.161         my_fpu_double/i_fpu_mul/sum_3_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.332         */0.161         my_fpu_double/i_fpu_sub/diff_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */9.346         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.348         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */9.352         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.365         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.372         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.376         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.379         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */9.380         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.387         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.388         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.409         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.414         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.459         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.464         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */9.467         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */9.488         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */9.488         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.502         */0.160         my_fpu_double/i_fpu_add/sum_reg[24]/D    1
CLK(R)->CLK(R)	15.840   */9.506         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */9.509         */0.161         my_fpu_double/i_fpu_sub/diff_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.534         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.552         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */9.582         */0.161         my_fpu_double/i_fpu_round/sum_round_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */9.601         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.607         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.618         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.624         */0.161         my_fpu_double/i_fpu_mul/product_a_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.631         */0.160         my_fpu_double/i_fpu_mul/sum_2_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.632         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.645         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.646         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.651         */0.161         my_fpu_double/i_fpu_sub/diff_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */9.662         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */9.662         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.664         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.665         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */9.683         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.699         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */9.709         */0.160         my_fpu_double/i_fpu_mul/product_h_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */9.711         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.759         */0.160         my_fpu_double/i_fpu_mul/product_j_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */9.783         */0.161         my_fpu_double/i_fpu_add/sum_reg[23]/D    1
CLK(R)->CLK(R)	15.840   */9.787         */0.160         my_fpu_double/i_fpu_mul/product_g_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */9.792         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */9.813         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */9.841         */0.161         my_fpu_double/i_fpu_mul/product_e_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */9.884         */0.160         my_fpu_double/i_fpu_mul/product_f_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */9.884         */0.160         my_fpu_double/i_fpu_mul/product_i_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */9.889         */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.894         */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.904         */0.160         my_fpu_double/i_fpu_mul/product_a_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */9.907         */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.919         */0.160         my_fpu_double/i_fpu_round/sum_round_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */9.920         */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.929         */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.932         */0.161         my_fpu_double/i_fpu_sub/diff_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */9.940         */0.160         my_fpu_double/i_fpu_mul/product_d_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */9.942         */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.943         */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.946         */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */9.961         */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */9.995         */0.161         my_fpu_double/i_fpu_mul/product_h_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */10.027        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */10.036        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */10.064        */0.160         my_fpu_double/i_fpu_add/sum_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */10.070        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */10.126        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */10.147        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */10.161        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.163        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.166        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.171        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.184        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.185        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */10.202        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.204        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.208        */0.161         my_fpu_double/i_fpu_sub/diff_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */10.213        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */10.220        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.221        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.223        */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */10.244        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */10.263        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */10.272        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.315        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.350        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.366        */0.160         my_fpu_double/i_fpu_add/sum_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */10.370        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[45]/D    1
CLK(R)->CLK(R)	15.840   */10.405        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */10.438        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.438        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.444        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.446        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.456        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.469        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */10.478        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.483        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.487        */0.161         my_fpu_double/i_fpu_sub/diff_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */10.488        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */10.489        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */10.495        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */10.498        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.511        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.526        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */10.528        */0.160         my_fpu_double/i_fpu_add/sum_reg[20]/D    1
CLK(R)->CLK(R)	15.808   */10.537        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[13]/D    1
CLK(R)->CLK(R)	15.809   */10.539        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[12]/D    1
CLK(R)->CLK(R)	15.809   */10.542        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[18]/D    1
CLK(R)->CLK(R)	15.809   */10.543        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */10.543        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[11]/D    1
CLK(R)->CLK(R)	15.810   */10.543        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[16]/D    1
CLK(R)->CLK(R)	15.809   */10.544        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[35]/D    1
CLK(R)->CLK(R)	15.809   */10.544        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[39]/D    1
CLK(R)->CLK(R)	15.809   */10.544        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[46]/D    1
CLK(R)->CLK(R)	15.810   */10.544        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[10]/D    1
CLK(R)->CLK(R)	15.810   */10.545        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[3]/D    1
CLK(R)->CLK(R)	15.810   */10.545        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[11]/D    1
CLK(R)->CLK(R)	15.810   */10.545        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[40]/D    1
CLK(R)->CLK(R)	15.810   */10.545        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[17]/D    1
CLK(R)->CLK(R)	15.809   */10.545        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[29]/D    1
CLK(R)->CLK(R)	15.810   */10.545        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[0]/D    1
CLK(R)->CLK(R)	15.810   */10.545        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[15]/D    1
CLK(R)->CLK(R)	15.809   */10.546        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[49]/D    1
CLK(R)->CLK(R)	15.810   */10.546        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[14]/D    1
CLK(R)->CLK(R)	15.810   */10.547        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[47]/D    1
CLK(R)->CLK(R)	15.810   */10.547        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[44]/D    1
CLK(R)->CLK(R)	15.810   */10.547        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[23]/D    1
CLK(R)->CLK(R)	15.810   */10.547        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[45]/D    1
CLK(R)->CLK(R)	15.810   */10.547        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[19]/D    1
CLK(R)->CLK(R)	15.809   */10.547        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_reg[25]/D    1
CLK(R)->CLK(R)	15.810   */10.547        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[42]/D    1
CLK(R)->CLK(R)	15.810   */10.547        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[48]/D    1
CLK(R)->CLK(R)	15.810   */10.547        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[21]/D    1
CLK(R)->CLK(R)	15.810   */10.547        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[22]/D    1
CLK(R)->CLK(R)	15.810   */10.548        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[24]/D    1
CLK(R)->CLK(R)	15.810   */10.548        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[34]/D    1
CLK(R)->CLK(R)	15.810   */10.548        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[43]/D    1
CLK(R)->CLK(R)	15.810   */10.549        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[27]/D    1
CLK(R)->CLK(R)	15.904   10.549/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.810   */10.549        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[38]/D    1
CLK(R)->CLK(R)	15.810   */10.549        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[28]/D    1
CLK(R)->CLK(R)	15.810   */10.551        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_reg[26]/D    1
CLK(R)->CLK(R)	15.806   */10.553        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[26]/D    1
CLK(R)->CLK(R)	15.807   */10.557        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[24]/D    1
CLK(R)->CLK(R)	15.807   */10.557        */0.193         my_fpu_double/i_fpu_exceptions/out_inf_reg[6]/D    1
CLK(R)->CLK(R)	15.808   */10.558        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[23]/D    1
CLK(R)->CLK(R)	15.808   */10.558        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[25]/D    1
CLK(R)->CLK(R)	15.808   */10.558        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[27]/D    1
CLK(R)->CLK(R)	15.808   */10.560        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[9]/D    1
CLK(R)->CLK(R)	15.808   */10.560        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[28]/D    1
CLK(R)->CLK(R)	15.808   */10.561        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[29]/D    1
CLK(R)->CLK(R)	15.808   */10.562        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[44]/D    1
CLK(R)->CLK(R)	15.808   */10.562        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[8]/D    1
CLK(R)->CLK(R)	15.809   */10.563        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[31]/D    1
CLK(R)->CLK(R)	15.808   */10.563        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[21]/D    1
CLK(R)->CLK(R)	15.809   */10.564        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[15]/D    1
CLK(R)->CLK(R)	15.809   */10.564        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[20]/D    1
CLK(R)->CLK(R)	15.808   */10.564        */0.192         my_fpu_double/i_fpu_exceptions/out_inf_reg[38]/D    1
CLK(R)->CLK(R)	15.809   */10.565        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[14]/D    1
CLK(R)->CLK(R)	15.809   */10.565        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[21]/D    1
CLK(R)->CLK(R)	15.809   */10.565        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[22]/D    1
CLK(R)->CLK(R)	15.809   */10.565        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[17]/D    1
CLK(R)->CLK(R)	15.809   */10.565        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[12]/D    1
CLK(R)->CLK(R)	15.809   */10.565        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[0]/D    1
CLK(R)->CLK(R)	15.809   */10.565        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[47]/D    1
CLK(R)->CLK(R)	15.809   */10.566        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[13]/D    1
CLK(R)->CLK(R)	15.809   */10.566        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[43]/D    1
CLK(R)->CLK(R)	15.809   */10.567        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[40]/D    1
CLK(R)->CLK(R)	15.809   */10.567        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[39]/D    1
CLK(R)->CLK(R)	15.809   */10.567        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[22]/D    1
CLK(R)->CLK(R)	15.809   */10.567        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[3]/D    1
CLK(R)->CLK(R)	15.809   */10.567        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[24]/D    1
CLK(R)->CLK(R)	15.810   */10.567        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[16]/D    1
CLK(R)->CLK(R)	15.806   */10.568        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[33]/D    1
CLK(R)->CLK(R)	15.810   */10.568        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[18]/D    1
CLK(R)->CLK(R)	15.809   */10.568        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[41]/D    1
CLK(R)->CLK(R)	15.818   */10.568        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[7]/D    1
CLK(R)->CLK(R)	15.810   */10.568        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[11]/D    1
CLK(R)->CLK(R)	15.810   */10.568        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[10]/D    1
CLK(R)->CLK(R)	15.818   */10.569        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[30]/D    1
CLK(R)->CLK(R)	15.809   */10.569        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[4]/D    1
CLK(R)->CLK(R)	15.810   */10.569        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[46]/D    1
CLK(R)->CLK(R)	15.810   */10.569        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[19]/D    1
CLK(R)->CLK(R)	15.809   */10.569        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[43]/D    1
CLK(R)->CLK(R)	15.817   */10.569        */0.183         my_fpu_double/i_fpu_exceptions/out_inf_reg[49]/D    1
CLK(R)->CLK(R)	15.810   */10.570        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[39]/D    1
CLK(R)->CLK(R)	15.810   */10.570        */0.190         my_fpu_double/i_fpu_exceptions/out_inf_reg[40]/D    1
CLK(R)->CLK(R)	15.810   */10.570        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[48]/D    1
CLK(R)->CLK(R)	15.810   */10.570        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[45]/D    1
CLK(R)->CLK(R)	15.810   */10.571        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[27]/D    1
CLK(R)->CLK(R)	15.810   */10.571        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[42]/D    1
CLK(R)->CLK(R)	15.810   */10.571        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[23]/D    1
CLK(R)->CLK(R)	15.923   10.571/*        0.077/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[8]/D    1
CLK(R)->CLK(R)	15.810   */10.572        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[38]/D    1
CLK(R)->CLK(R)	15.810   */10.572        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[29]/D    1
CLK(R)->CLK(R)	15.810   */10.572        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[28]/D    1
CLK(R)->CLK(R)	15.818   */10.572        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[51]/D    1
CLK(R)->CLK(R)	15.810   */10.572        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[49]/D    1
CLK(R)->CLK(R)	15.810   */10.573        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[44]/D    1
CLK(R)->CLK(R)	15.818   */10.573        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[42]/D    1
CLK(R)->CLK(R)	15.818   */10.573        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[41]/D    1
CLK(R)->CLK(R)	15.810   */10.573        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[26]/D    1
CLK(R)->CLK(R)	15.809   */10.573        */0.191         my_fpu_double/i_fpu_exceptions/out_inf_reg[37]/D    1
CLK(R)->CLK(R)	15.818   */10.574        */0.182         my_fpu_double/i_fpu_exceptions/out_inf_reg[50]/D    1
CLK(R)->CLK(R)	15.810   */10.574        */0.190         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[25]/D    1
CLK(R)->CLK(R)	15.819   */10.574        */0.181         my_fpu_double/i_fpu_exceptions/out_inf_reg[5]/D    1
CLK(R)->CLK(R)	15.814   */10.575        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[10]/D    1
CLK(R)->CLK(R)	15.814   */10.577        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[32]/D    1
CLK(R)->CLK(R)	15.814   */10.578        */0.186         my_fpu_double/i_fpu_exceptions/out_inf_reg[2]/D    1
CLK(R)->CLK(R)	15.923   10.579/*        0.077/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[9]/D    1
CLK(R)->CLK(R)	15.923   10.590/*        0.077/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */10.596        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[43]/D    1
CLK(R)->CLK(R)	15.840   */10.597        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[10]/D    1
CLK(R)->CLK(R)	15.900   10.615/*        0.100/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[10]/D    1
CLK(R)->CLK(R)	15.898   10.620/*        0.102/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */10.632        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[10]/D    1
CLK(R)->CLK(R)	15.904   10.637/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[13]/D    1
CLK(R)->CLK(R)	15.902   10.639/*        0.098/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */10.676        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.679        */0.160         my_fpu_double/i_fpu_add/sum_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */10.688        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[12]/D    1
CLK(R)->CLK(R)	15.876   10.696/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[50]/D    1
CLK(R)->CLK(R)	15.876   10.696/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[37]/D    1
CLK(R)->CLK(R)	15.876   10.697/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[5]/D    1
CLK(R)->CLK(R)	15.876   10.698/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[8]/D    1
CLK(R)->CLK(R)	15.904   10.699/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[15]/D    1
CLK(R)->CLK(R)	15.877   10.700/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[4]/D    1
CLK(R)->CLK(R)	15.877   10.700/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[20]/D    1
CLK(R)->CLK(R)	15.877   10.701/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[9]/D    1
CLK(R)->CLK(R)	15.877   10.701/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[35]/D    1
CLK(R)->CLK(R)	15.877   10.701/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[34]/D    1
CLK(R)->CLK(R)	15.904   10.701/*        0.096/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.877   10.702/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[6]/D    1
CLK(R)->CLK(R)	15.877   10.702/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[7]/D    1
CLK(R)->CLK(R)	15.877   10.703/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[1]/D    1
CLK(R)->CLK(R)	15.877   10.703/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[36]/D    1
CLK(R)->CLK(R)	15.891   10.704/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[51]/D    1
CLK(R)->CLK(R)	15.877   10.704/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[33]/D    1
CLK(R)->CLK(R)	15.877   10.707/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[32]/D    1
CLK(R)->CLK(R)	15.877   10.707/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[2]/D    1
CLK(R)->CLK(R)	15.893   10.708/*        0.107/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[53]/D    1
CLK(R)->CLK(R)	15.903   10.710/*        0.097/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */10.712        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.713        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */10.716        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */10.718        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */10.723        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[16]/D    1
CLK(R)->CLK(R)	15.893   10.730/*        0.107/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[52]/D    1
CLK(R)->CLK(R)	15.898   10.731/*        0.102/*         my_fpu_double/i_fpu_exceptions/in_et_zero_reg/D    1
CLK(R)->CLK(R)	15.838   */10.738        */0.162         my_fpu_double/i_fpu_sub/diff_reg[18]/D    1
CLK(R)->CLK(R)	15.896   10.743/*        0.104/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */10.744        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[16]/D    1
CLK(R)->CLK(R)	15.884   10.744/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[94]/D    1
CLK(R)->CLK(R)	15.840   */10.745        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[11]/D    1
CLK(R)->CLK(R)	15.884   10.745/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[99]/D    1
CLK(R)->CLK(R)	15.884   10.745/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[102]/D    1
CLK(R)->CLK(R)	15.884   10.751/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[83]/D    1
CLK(R)->CLK(R)	15.884   10.751/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[75]/D    1
CLK(R)->CLK(R)	15.883   10.753/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[62]/D    1
CLK(R)->CLK(R)	15.883   10.753/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[70]/D    1
CLK(R)->CLK(R)	15.883   10.753/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[95]/D    1
CLK(R)->CLK(R)	15.884   10.755/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[78]/D    1
CLK(R)->CLK(R)	15.885   10.755/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[86]/D    1
CLK(R)->CLK(R)	15.884   10.756/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[105]/D    1
CLK(R)->CLK(R)	15.883   10.756/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[89]/D    1
CLK(R)->CLK(R)	15.885   10.756/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[90]/D    1
CLK(R)->CLK(R)	15.884   10.757/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[100]/D    1
CLK(R)->CLK(R)	15.884   10.757/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[103]/D    1
CLK(R)->CLK(R)	15.884   10.758/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[98]/D    1
CLK(R)->CLK(R)	15.840   */10.759        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[16]/D    1
CLK(R)->CLK(R)	15.884   10.760/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[87]/D    1
CLK(R)->CLK(R)	15.884   10.760/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[88]/D    1
CLK(R)->CLK(R)	15.884   10.761/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[92]/D    1
CLK(R)->CLK(R)	15.884   10.761/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[80]/D    1
CLK(R)->CLK(R)	15.884   10.761/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[91]/D    1
CLK(R)->CLK(R)	15.884   10.761/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[74]/D    1
CLK(R)->CLK(R)	15.884   10.761/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[85]/D    1
CLK(R)->CLK(R)	15.840   */10.762        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[16]/D    1
CLK(R)->CLK(R)	15.885   10.763/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[104]/D    1
CLK(R)->CLK(R)	15.883   10.763/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[60]/D    1
CLK(R)->CLK(R)	15.884   10.763/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[73]/D    1
CLK(R)->CLK(R)	15.884   10.763/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[84]/D    1
CLK(R)->CLK(R)	15.884   10.763/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[71]/D    1
CLK(R)->CLK(R)	15.885   10.763/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[96]/D    1
CLK(R)->CLK(R)	15.885   10.764/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[97]/D    1
CLK(R)->CLK(R)	15.885   10.764/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[101]/D    1
CLK(R)->CLK(R)	15.885   10.764/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[93]/D    1
CLK(R)->CLK(R)	15.884   10.765/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[67]/D    1
CLK(R)->CLK(R)	15.885   10.766/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[82]/D    1
CLK(R)->CLK(R)	15.885   10.767/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[79]/D    1
CLK(R)->CLK(R)	15.885   10.767/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[81]/D    1
CLK(R)->CLK(R)	15.885   10.767/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[77]/D    1
CLK(R)->CLK(R)	15.885   10.769/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[76]/D    1
CLK(R)->CLK(R)	15.884   10.769/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[58]/D    1
CLK(R)->CLK(R)	15.884   10.770/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[63]/D    1
CLK(R)->CLK(R)	15.885   10.770/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[72]/D    1
CLK(R)->CLK(R)	15.840   */10.771        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[14]/D    1
CLK(R)->CLK(R)	15.920   10.771/*        0.080/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */10.772        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[16]/D    1
CLK(R)->CLK(R)	15.885   10.772/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[68]/D    1
CLK(R)->CLK(R)	15.884   10.772/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[65]/D    1
CLK(R)->CLK(R)	15.885   10.773/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[61]/D    1
CLK(R)->CLK(R)	15.885   10.775/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[69]/D    1
CLK(R)->CLK(R)	15.885   10.775/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[66]/D    1
CLK(R)->CLK(R)	15.885   10.777/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[64]/D    1
CLK(R)->CLK(R)	15.840   */10.800        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.801        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.810        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */10.810        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */10.811        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */10.812        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */10.814        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */10.814        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */10.815        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */10.815        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */10.817        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */10.818        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */10.819        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */10.819        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[36]/D    1
CLK(R)->CLK(R)	15.839   */10.819        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */10.829        */0.161         my_fpu_double/i_fpu_mul/product_h_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */10.833        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[41]/D    1
CLK(R)->CLK(R)	15.896   10.852/*        0.104/*         my_fpu_double/i_fpu_mul/a_is_zero_reg/D    1
CLK(R)->CLK(R)	15.840   */10.862        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */10.865        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */10.866        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[35]/D    1
CLK(R)->CLK(R)	15.886   10.867/*        0.114/*         my_fpu_double/i_fpu_mul/product_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */10.868        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */10.869        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */10.870        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */10.872        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */10.874        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */10.874        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */10.876        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[38]/D    1
CLK(R)->CLK(R)	15.840   */10.876        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */10.878        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */10.878        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */10.880        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[31]/D    1
CLK(R)->CLK(R)	15.876   10.884/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[33]/D    1
CLK(R)->CLK(R)	15.877   10.887/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[6]/D    1
CLK(R)->CLK(R)	15.877   10.888/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[20]/D    1
CLK(R)->CLK(R)	15.877   10.888/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[7]/D    1
CLK(R)->CLK(R)	15.877   10.888/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[5]/D    1
CLK(R)->CLK(R)	15.877   10.889/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[2]/D    1
CLK(R)->CLK(R)	15.877   10.890/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[9]/D    1
CLK(R)->CLK(R)	15.877   10.891/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[36]/D    1
CLK(R)->CLK(R)	15.877   10.891/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[1]/D    1
CLK(R)->CLK(R)	15.877   10.891/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[4]/D    1
CLK(R)->CLK(R)	15.889   10.891/*        0.111/*         my_fpu_double/i_fpu_exceptions/opa_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.877   10.891/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[30]/D    1
CLK(R)->CLK(R)	15.877   10.892/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[37]/D    1
CLK(R)->CLK(R)	15.877   10.892/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[8]/D    1
CLK(R)->CLK(R)	15.877   10.892/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[32]/D    1
CLK(R)->CLK(R)	15.876   10.892/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[31]/D    1
CLK(R)->CLK(R)	15.896   10.895/*        0.104/*         my_fpu_double/i_fpu_mul/b_is_zero_reg/D    1
CLK(R)->CLK(R)	15.891   10.899/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.840   */10.908        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[9]/D    1
CLK(R)->CLK(R)	15.886   10.913/*        0.114/*         my_fpu_double/i_fpu_exceptions/NaN_output_reg[51]/D    1
CLK(R)->CLK(R)	15.891   10.918/*        0.109/*         my_fpu_double/i_fpu_exceptions/opa_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.891   10.919/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.875   10.933/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[57]/D    1
CLK(R)->CLK(R)	15.875   10.934/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[23]/D    1
CLK(R)->CLK(R)	15.875   10.934/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[27]/D    1
CLK(R)->CLK(R)	15.876   10.935/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[62]/D    1
CLK(R)->CLK(R)	15.875   10.935/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[62]/D    1
CLK(R)->CLK(R)	15.876   10.935/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[58]/D    1
CLK(R)->CLK(R)	15.876   10.936/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[59]/D    1
CLK(R)->CLK(R)	15.876   10.936/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[55]/D    1
CLK(R)->CLK(R)	15.876   10.936/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[53]/D    1
CLK(R)->CLK(R)	15.876   10.938/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[61]/D    1
CLK(R)->CLK(R)	15.876   10.938/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[25]/D    1
CLK(R)->CLK(R)	15.876   10.938/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[61]/D    1
CLK(R)->CLK(R)	15.877   10.938/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[59]/D    1
CLK(R)->CLK(R)	15.876   10.938/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[24]/D    1
CLK(R)->CLK(R)	15.876   10.939/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[29]/D    1
CLK(R)->CLK(R)	15.877   10.939/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[54]/D    1
CLK(R)->CLK(R)	15.876   10.939/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[58]/D    1
CLK(R)->CLK(R)	15.877   10.939/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[55]/D    1
CLK(R)->CLK(R)	15.876   10.939/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[50]/D    1
CLK(R)->CLK(R)	15.876   10.939/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[8]/D    1
CLK(R)->CLK(R)	15.876   10.940/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[53]/D    1
CLK(R)->CLK(R)	15.876   10.940/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[28]/D    1
CLK(R)->CLK(R)	15.877   10.940/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[57]/D    1
CLK(R)->CLK(R)	15.876   10.940/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[6]/D    1
CLK(R)->CLK(R)	15.877   10.941/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[51]/D    1
CLK(R)->CLK(R)	15.876   10.941/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[9]/D    1
CLK(R)->CLK(R)	15.877   10.941/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[52]/D    1
CLK(R)->CLK(R)	15.876   10.941/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[8]/D    1
CLK(R)->CLK(R)	15.876   10.941/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[60]/D    1
CLK(R)->CLK(R)	15.876   10.941/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[26]/D    1
CLK(R)->CLK(R)	15.877   10.942/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[30]/D    1
CLK(R)->CLK(R)	15.877   10.942/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[56]/D    1
CLK(R)->CLK(R)	15.877   10.942/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[60]/D    1
CLK(R)->CLK(R)	15.875   10.942/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[31]/D    1
CLK(R)->CLK(R)	15.876   10.942/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[28]/D    1
CLK(R)->CLK(R)	15.887   10.942/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[17]/D    1
CLK(R)->CLK(R)	15.877   10.942/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[7]/D    1
CLK(R)->CLK(R)	15.876   10.942/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[54]/D    1
CLK(R)->CLK(R)	15.876   10.942/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[26]/D    1
CLK(R)->CLK(R)	15.877   10.942/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[56]/D    1
CLK(R)->CLK(R)	15.876   10.942/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[9]/D    1
CLK(R)->CLK(R)	15.877   10.942/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[5]/D    1
CLK(R)->CLK(R)	15.877   10.943/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */10.943        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[40]/D    1
CLK(R)->CLK(R)	15.877   10.943/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[42]/D    1
CLK(R)->CLK(R)	15.888   10.943/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[19]/D    1
CLK(R)->CLK(R)	15.888   10.944/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[47]/D    1
CLK(R)->CLK(R)	15.877   10.944/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[52]/D    1
CLK(R)->CLK(R)	15.875   10.944/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[22]/D    1
CLK(R)->CLK(R)	15.876   10.944/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[24]/D    1
CLK(R)->CLK(R)	15.876   10.944/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[23]/D    1
CLK(R)->CLK(R)	15.877   10.945/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[51]/D    1
CLK(R)->CLK(R)	15.875   10.945/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[21]/D    1
CLK(R)->CLK(R)	15.875   10.945/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[39]/D    1
CLK(R)->CLK(R)	15.888   10.945/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[46]/D    1
CLK(R)->CLK(R)	15.888   10.945/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[18]/D    1
CLK(R)->CLK(R)	15.876   10.945/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[27]/D    1
CLK(R)->CLK(R)	15.875   10.945/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[20]/D    1
CLK(R)->CLK(R)	15.876   10.945/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[25]/D    1
CLK(R)->CLK(R)	15.876   10.945/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[44]/D    1
CLK(R)->CLK(R)	15.876   10.945/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[50]/D    1
CLK(R)->CLK(R)	15.876   10.945/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[29]/D    1
CLK(R)->CLK(R)	15.888   10.946/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[13]/D    1
CLK(R)->CLK(R)	15.876   10.946/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[6]/D    1
CLK(R)->CLK(R)	15.888   10.946/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[11]/D    1
CLK(R)->CLK(R)	15.877   10.946/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[7]/D    1
CLK(R)->CLK(R)	15.877   10.947/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[5]/D    1
CLK(R)->CLK(R)	15.875   10.947/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_2_reg[22]/D    1
CLK(R)->CLK(R)	15.877   10.947/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[41]/D    1
CLK(R)->CLK(R)	15.877   10.947/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[49]/D    1
CLK(R)->CLK(R)	15.888   10.947/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[15]/D    1
CLK(R)->CLK(R)	15.888   10.947/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[3]/D    1
CLK(R)->CLK(R)	15.889   10.947/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[48]/D    1
CLK(R)->CLK(R)	15.877   10.947/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[30]/D    1
CLK(R)->CLK(R)	15.888   10.948/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[1]/D    1
CLK(R)->CLK(R)	15.889   10.948/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[12]/D    1
CLK(R)->CLK(R)	15.889   10.948/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[45]/D    1
CLK(R)->CLK(R)	15.889   10.948/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[16]/D    1
CLK(R)->CLK(R)	15.876   10.948/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[43]/D    1
CLK(R)->CLK(R)	15.888   10.948/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[34]/D    1
CLK(R)->CLK(R)	15.875   10.949/*        0.125/*         my_fpu_double/i_fpu_exceptions/out_1_reg[4]/D    1
CLK(R)->CLK(R)	15.888   10.949/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[36]/D    1
CLK(R)->CLK(R)	15.888   10.949/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[35]/D    1
CLK(R)->CLK(R)	15.876   10.949/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[31]/D    1
CLK(R)->CLK(R)	15.876   10.949/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[49]/D    1
CLK(R)->CLK(R)	15.877   10.949/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[42]/D    1
CLK(R)->CLK(R)	15.889   10.950/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[14]/D    1
CLK(R)->CLK(R)	15.876   10.950/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[38]/D    1
CLK(R)->CLK(R)	15.876   10.951/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[40]/D    1
CLK(R)->CLK(R)	15.889   10.951/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_inf_reg[0]/D    1
CLK(R)->CLK(R)	15.876   10.952/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[44]/D    1
CLK(R)->CLK(R)	15.876   10.953/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[10]/D    1
CLK(R)->CLK(R)	15.876   10.953/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[20]/D    1
CLK(R)->CLK(R)	15.876   10.953/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */10.954        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[15]/D    1
CLK(R)->CLK(R)	15.876   10.954/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[39]/D    1
CLK(R)->CLK(R)	15.876   10.955/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[21]/D    1
CLK(R)->CLK(R)	15.877   10.956/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[2]/D    1
CLK(R)->CLK(R)	15.876   10.956/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[33]/D    1
CLK(R)->CLK(R)	15.876   10.956/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[2]/D    1
CLK(R)->CLK(R)	15.876   10.956/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[40]/D    1
CLK(R)->CLK(R)	15.925   10.957/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[27]/D    1
CLK(R)->CLK(R)	15.876   10.957/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[19]/D    1
CLK(R)->CLK(R)	15.876   10.957/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[46]/D    1
CLK(R)->CLK(R)	15.877   10.957/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[32]/D    1
CLK(R)->CLK(R)	15.876   10.957/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[33]/D    1
CLK(R)->CLK(R)	15.876   10.958/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[47]/D    1
CLK(R)->CLK(R)	15.877   10.958/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[38]/D    1
CLK(R)->CLK(R)	15.877   10.959/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[10]/D    1
CLK(R)->CLK(R)	15.876   10.959/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[37]/D    1
CLK(R)->CLK(R)	15.876   10.960/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[0]/D    1
CLK(R)->CLK(R)	15.877   10.960/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[4]/D    1
CLK(R)->CLK(R)	15.877   10.960/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[45]/D    1
CLK(R)->CLK(R)	15.877   10.961/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[48]/D    1
CLK(R)->CLK(R)	15.877   10.961/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[17]/D    1
CLK(R)->CLK(R)	15.877   10.961/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[18]/D    1
CLK(R)->CLK(R)	15.877   10.961/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[32]/D    1
CLK(R)->CLK(R)	15.876   10.962/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[11]/D    1
CLK(R)->CLK(R)	15.876   10.962/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[15]/D    1
CLK(R)->CLK(R)	15.876   10.962/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[12]/D    1
CLK(R)->CLK(R)	15.877   10.962/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_1_reg[11]/D    1
CLK(R)->CLK(R)	15.876   10.962/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[12]/D    1
CLK(R)->CLK(R)	15.876   10.962/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[14]/D    1
CLK(R)->CLK(R)	15.876   10.962/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[3]/D    1
CLK(R)->CLK(R)	15.876   10.962/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[13]/D    1
CLK(R)->CLK(R)	15.876   10.963/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[14]/D    1
CLK(R)->CLK(R)	15.876   10.963/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[36]/D    1
CLK(R)->CLK(R)	15.876   10.963/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */10.963        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[11]/D    1
CLK(R)->CLK(R)	15.876   10.963/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[45]/D    1
CLK(R)->CLK(R)	15.876   10.963/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[1]/D    1
CLK(R)->CLK(R)	15.876   10.964/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[15]/D    1
CLK(R)->CLK(R)	15.877   10.964/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[46]/D    1
CLK(R)->CLK(R)	15.876   10.964/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[34]/D    1
CLK(R)->CLK(R)	15.876   10.964/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[36]/D    1
CLK(R)->CLK(R)	15.876   10.964/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[63]/D    1
CLK(R)->CLK(R)	15.876   10.964/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[47]/D    1
CLK(R)->CLK(R)	15.877   10.965/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[19]/D    1
CLK(R)->CLK(R)	15.877   10.965/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[48]/D    1
CLK(R)->CLK(R)	15.876   10.965/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[35]/D    1
CLK(R)->CLK(R)	15.877   10.965/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[37]/D    1
CLK(R)->CLK(R)	15.876   10.965/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[35]/D    1
CLK(R)->CLK(R)	15.876   10.966/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[1]/D    1
CLK(R)->CLK(R)	15.876   10.966/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[16]/D    1
CLK(R)->CLK(R)	15.876   10.966/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[3]/D    1
CLK(R)->CLK(R)	15.877   10.966/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[18]/D    1
CLK(R)->CLK(R)	15.877   10.966/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[17]/D    1
CLK(R)->CLK(R)	15.876   10.967/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[13]/D    1
CLK(R)->CLK(R)	15.876   10.967/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_2_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */10.968        */0.160         my_fpu_double/i_fpu_add/sum_reg[18]/D    1
CLK(R)->CLK(R)	15.876   10.968/*        0.124/*         my_fpu_double/i_fpu_exceptions/out_1_reg[63]/D    1
CLK(R)->CLK(R)	15.877   10.969/*        0.123/*         my_fpu_double/i_fpu_exceptions/out_2_reg[34]/D    1
CLK(R)->CLK(R)	15.877   10.971/*        0.123/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[30]/D    1
CLK(R)->CLK(R)	15.876   10.973/*        0.124/*         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[31]/D    1
CLK(R)->CLK(R)	15.840   */10.980        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[15]/D    1
CLK(R)->CLK(R)	15.897   10.989/*        0.103/*         my_fpu_double/i_fpu_exceptions/opb_inf_reg/D    1
CLK(R)->CLK(R)	15.888   10.990/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[51]/D    1
CLK(R)->CLK(R)	15.888   10.991/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[27]/D    1
CLK(R)->CLK(R)	15.888   10.991/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[59]/D    1
CLK(R)->CLK(R)	15.889   10.991/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[58]/D    1
CLK(R)->CLK(R)	15.888   10.992/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[24]/D    1
CLK(R)->CLK(R)	15.889   10.993/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[26]/D    1
CLK(R)->CLK(R)	15.889   10.993/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[28]/D    1
CLK(R)->CLK(R)	15.889   10.993/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[52]/D    1
CLK(R)->CLK(R)	15.889   10.993/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[25]/D    1
CLK(R)->CLK(R)	15.925   10.993/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[27]/D    1
CLK(R)->CLK(R)	15.889   10.993/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[56]/D    1
CLK(R)->CLK(R)	15.839   */10.993        */0.161         my_fpu_double/i_fpu_mul/product_f_reg[9]/D    1
CLK(R)->CLK(R)	15.898   10.993/*        0.102/*         my_fpu_double/i_fpu_exceptions/opa_inf_reg/D    1
CLK(R)->CLK(R)	15.889   10.993/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[7]/D    1
CLK(R)->CLK(R)	15.889   10.994/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[57]/D    1
CLK(R)->CLK(R)	15.889   10.994/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[6]/D    1
CLK(R)->CLK(R)	15.889   10.994/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[23]/D    1
CLK(R)->CLK(R)	15.889   10.995/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[9]/D    1
CLK(R)->CLK(R)	15.889   10.995/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[61]/D    1
CLK(R)->CLK(R)	15.840   */10.995        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[9]/D    1
CLK(R)->CLK(R)	15.889   10.996/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[30]/D    1
CLK(R)->CLK(R)	15.889   10.996/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[5]/D    1
CLK(R)->CLK(R)	15.890   10.997/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[62]/D    1
CLK(R)->CLK(R)	15.890   10.997/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[53]/D    1
CLK(R)->CLK(R)	15.890   10.997/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[60]/D    1
CLK(R)->CLK(R)	15.889   10.997/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[42]/D    1
CLK(R)->CLK(R)	15.890   10.998/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[55]/D    1
CLK(R)->CLK(R)	15.888   10.998/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[43]/D    1
CLK(R)->CLK(R)	15.890   10.999/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[54]/D    1
CLK(R)->CLK(R)	15.890   10.999/*        0.110/*         my_fpu_double/i_fpu_mul/exponent_et_zero_reg/D    1
CLK(R)->CLK(R)	15.888   10.999/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[20]/D    1
CLK(R)->CLK(R)	15.890   11.000/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */11.000        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[15]/D    1
CLK(R)->CLK(R)	15.890   11.000/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[29]/D    1
CLK(R)->CLK(R)	15.888   11.000/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[22]/D    1
CLK(R)->CLK(R)	15.888   11.000/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[44]/D    1
CLK(R)->CLK(R)	15.886   11.000/*        0.114/*         my_fpu_double/i_fpu_exceptions/out_0_reg[48]/D    1
CLK(R)->CLK(R)	15.890   11.000/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[49]/D    1
CLK(R)->CLK(R)	15.888   11.001/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[19]/D    1
CLK(R)->CLK(R)	15.890   11.001/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[50]/D    1
CLK(R)->CLK(R)	15.888   11.002/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[40]/D    1
CLK(R)->CLK(R)	15.890   11.003/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[41]/D    1
CLK(R)->CLK(R)	15.887   11.003/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[4]/D    1
CLK(R)->CLK(R)	15.888   11.003/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[38]/D    1
CLK(R)->CLK(R)	15.888   11.004/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[2]/D    1
CLK(R)->CLK(R)	15.889   11.004/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[31]/D    1
CLK(R)->CLK(R)	15.888   11.004/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[11]/D    1
CLK(R)->CLK(R)	15.889   11.005/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[21]/D    1
CLK(R)->CLK(R)	15.889   11.006/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[39]/D    1
CLK(R)->CLK(R)	15.839   */11.007        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[15]/D    1
CLK(R)->CLK(R)	15.889   11.008/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[10]/D    1
CLK(R)->CLK(R)	15.890   11.008/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[18]/D    1
CLK(R)->CLK(R)	15.889   11.008/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[32]/D    1
CLK(R)->CLK(R)	15.890   11.009/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[17]/D    1
CLK(R)->CLK(R)	15.888   11.010/*        0.112/*         my_fpu_double/i_fpu_exceptions/out_0_reg[35]/D    1
CLK(R)->CLK(R)	15.889   11.010/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[33]/D    1
CLK(R)->CLK(R)	15.889   11.011/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[46]/D    1
CLK(R)->CLK(R)	15.889   11.011/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[37]/D    1
CLK(R)->CLK(R)	15.889   11.012/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[13]/D    1
CLK(R)->CLK(R)	15.889   11.013/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[15]/D    1
CLK(R)->CLK(R)	15.889   11.013/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[12]/D    1
CLK(R)->CLK(R)	15.889   11.013/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[45]/D    1
CLK(R)->CLK(R)	15.889   11.015/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[3]/D    1
CLK(R)->CLK(R)	15.890   11.015/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[16]/D    1
CLK(R)->CLK(R)	15.889   11.015/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[34]/D    1
CLK(R)->CLK(R)	15.889   11.015/*        0.111/*         my_fpu_double/i_fpu_exceptions/out_0_reg[0]/D    1
CLK(R)->CLK(R)	15.890   11.017/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[1]/D    1
CLK(R)->CLK(R)	15.890   11.017/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[47]/D    1
CLK(R)->CLK(R)	15.890   11.017/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[14]/D    1
CLK(R)->CLK(R)	15.890   11.018/*        0.110/*         my_fpu_double/i_fpu_exceptions/out_0_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */11.024        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */11.033        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */11.037        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.037        */0.161         my_fpu_double/i_fpu_sub/diff_reg[17]/D    1
CLK(R)->CLK(R)	15.805   */11.049        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */11.049        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[13]/D    1
CLK(R)->CLK(R)	15.805   */11.050        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[59]/D    1
CLK(R)->CLK(R)	15.805   */11.050        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[55]/D    1
CLK(R)->CLK(R)	15.805   */11.051        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[58]/D    1
CLK(R)->CLK(R)	15.805   */11.051        */0.195         my_fpu_double/i_fpu_exceptions/NaN_output_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */11.052        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */11.053        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[39]/D    1
CLK(R)->CLK(R)	15.806   */11.053        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[56]/D    1
CLK(R)->CLK(R)	15.806   */11.053        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[57]/D    1
CLK(R)->CLK(R)	15.806   */11.053        */0.194         my_fpu_double/i_fpu_exceptions/NaN_output_reg[61]/D    1
CLK(R)->CLK(R)	15.812   */11.059        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_reg[60]/D    1
CLK(R)->CLK(R)	15.808   */11.059        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_reg[50]/D    1
CLK(R)->CLK(R)	15.813   */11.060        */0.187         my_fpu_double/i_fpu_exceptions/NaN_output_reg[52]/D    1
CLK(R)->CLK(R)	15.813   */11.061        */0.187         my_fpu_double/i_fpu_exceptions/NaN_output_reg[62]/D    1
CLK(R)->CLK(R)	15.840   */11.078        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */11.083        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.117        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */11.120        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */11.121        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */11.122        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[26]/D    1
CLK(R)->CLK(R)	15.840   */11.123        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */11.123        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */11.124        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */11.124        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[23]/D    1
CLK(R)->CLK(R)	15.891   11.126/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_SNaN_reg/D    1
CLK(R)->CLK(R)	15.891   11.126/*        0.109/*         my_fpu_double/i_fpu_exceptions/opb_QNaN_reg/D    1
CLK(R)->CLK(R)	15.891   11.127/*        0.109/*         my_fpu_double/i_fpu_exceptions/opa_QNaN_reg/D    1
CLK(R)->CLK(R)	15.891   11.128/*        0.109/*         my_fpu_double/i_fpu_exceptions/opa_SNaN_reg/D    1
CLK(R)->CLK(R)	15.840   */11.134        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[19]/D    1
CLK(R)->CLK(R)	15.874   11.156/*        0.126/*         my_fpu_double/i_fpu_add/mantissa_small_reg[13]/D    1
CLK(R)->CLK(R)	15.882   11.156/*        0.118/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */11.156        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[38]/D    1
CLK(R)->CLK(R)	15.885   11.157/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */11.157        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[8]/D    1
CLK(R)->CLK(R)	15.884   11.162/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[59]/D    1
CLK(R)->CLK(R)	15.884   11.163/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[52]/D    1
CLK(R)->CLK(R)	15.875   11.164/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[7]/D    1
CLK(R)->CLK(R)	15.876   11.164/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */11.166        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */11.167        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */11.167        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[26]/D    1
CLK(R)->CLK(R)	15.875   11.167/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[19]/D    1
CLK(R)->CLK(R)	15.884   11.167/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[33]/D    1
CLK(R)->CLK(R)	15.840   */11.168        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[23]/D    1
CLK(R)->CLK(R)	15.876   11.168/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */11.169        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[25]/D    1
CLK(R)->CLK(R)	15.840   */11.169        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[24]/D    1
CLK(R)->CLK(R)	15.876   11.169/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[11]/D    1
CLK(R)->CLK(R)	15.876   11.170/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[23]/D    1
CLK(R)->CLK(R)	15.876   11.170/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[3]/D    1
CLK(R)->CLK(R)	15.876   11.170/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[15]/D    1
CLK(R)->CLK(R)	15.876   11.170/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[14]/D    1
CLK(R)->CLK(R)	15.885   11.170/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[44]/D    1
CLK(R)->CLK(R)	15.885   11.171/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[48]/D    1
CLK(R)->CLK(R)	15.885   11.172/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[53]/D    1
CLK(R)->CLK(R)	15.885   11.172/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[51]/D    1
CLK(R)->CLK(R)	15.840   */11.172        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[21]/D    1
CLK(R)->CLK(R)	15.885   11.173/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[40]/D    1
CLK(R)->CLK(R)	15.885   11.173/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.173/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[18]/D    1
CLK(R)->CLK(R)	15.885   11.173/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[57]/D    1
CLK(R)->CLK(R)	15.885   11.173/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[43]/D    1
CLK(R)->CLK(R)	15.885   11.173/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[47]/D    1
CLK(R)->CLK(R)	15.876   11.173/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[16]/D    1
CLK(R)->CLK(R)	15.876   11.173/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[21]/D    1
CLK(R)->CLK(R)	15.885   11.173/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[56]/D    1
CLK(R)->CLK(R)	15.885   11.173/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[46]/D    1
CLK(R)->CLK(R)	15.885   11.174/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[50]/D    1
CLK(R)->CLK(R)	15.885   11.174/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[35]/D    1
CLK(R)->CLK(R)	15.885   11.174/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[42]/D    1
CLK(R)->CLK(R)	15.885   11.174/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[32]/D    1
CLK(R)->CLK(R)	15.877   11.174/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[13]/D    1
CLK(R)->CLK(R)	15.885   11.174/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[49]/D    1
CLK(R)->CLK(R)	15.876   11.174/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[0]/D    1
CLK(R)->CLK(R)	15.885   11.174/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[30]/D    1
CLK(R)->CLK(R)	15.884   11.174/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[25]/D    1
CLK(R)->CLK(R)	15.883   11.174/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[21]/D    1
CLK(R)->CLK(R)	15.877   11.174/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[17]/D    1
CLK(R)->CLK(R)	15.885   11.174/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[31]/D    1
CLK(R)->CLK(R)	15.885   11.175/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[34]/D    1
CLK(R)->CLK(R)	15.877   11.175/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[19]/D    1
CLK(R)->CLK(R)	15.876   11.175/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[25]/D    1
CLK(R)->CLK(R)	15.877   11.175/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[8]/D    1
CLK(R)->CLK(R)	15.885   11.175/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[15]/D    1
CLK(R)->CLK(R)	15.877   11.175/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[11]/D    1
CLK(R)->CLK(R)	15.876   11.175/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[5]/D    1
CLK(R)->CLK(R)	15.885   11.175/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[38]/D    1
CLK(R)->CLK(R)	15.877   11.175/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[21]/D    1
CLK(R)->CLK(R)	15.885   11.175/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[28]/D    1
CLK(R)->CLK(R)	15.885   11.175/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[29]/D    1
CLK(R)->CLK(R)	15.885   11.175/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[45]/D    1
CLK(R)->CLK(R)	15.885   11.175/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[39]/D    1
CLK(R)->CLK(R)	15.877   11.176/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[14]/D    1
CLK(R)->CLK(R)	15.885   11.176/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[27]/D    1
CLK(R)->CLK(R)	15.885   11.176/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[26]/D    1
CLK(R)->CLK(R)	15.877   11.176/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[16]/D    1
CLK(R)->CLK(R)	15.885   11.176/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[41]/D    1
CLK(R)->CLK(R)	15.877   11.176/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[22]/D    1
CLK(R)->CLK(R)	15.885   11.176/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[36]/D    1
CLK(R)->CLK(R)	15.876   11.176/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[1]/D    1
CLK(R)->CLK(R)	15.877   11.176/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[7]/D    1
CLK(R)->CLK(R)	15.877   11.176/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[15]/D    1
CLK(R)->CLK(R)	15.876   11.176/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[4]/D    1
CLK(R)->CLK(R)	15.877   11.177/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[18]/D    1
CLK(R)->CLK(R)	15.883   11.177/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[10]/D    1
CLK(R)->CLK(R)	15.884   11.177/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[24]/D    1
CLK(R)->CLK(R)	15.877   11.177/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[6]/D    1
CLK(R)->CLK(R)	15.877   11.177/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[1]/D    1
CLK(R)->CLK(R)	15.877   11.178/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[9]/D    1
CLK(R)->CLK(R)	15.877   11.178/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[10]/D    1
CLK(R)->CLK(R)	15.877   11.178/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[10]/D    1
CLK(R)->CLK(R)	15.883   11.178/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[6]/D    1
CLK(R)->CLK(R)	15.877   11.178/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[25]/D    1
CLK(R)->CLK(R)	15.885   11.178/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[14]/D    1
CLK(R)->CLK(R)	15.877   11.179/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[20]/D    1
CLK(R)->CLK(R)	15.877   11.179/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[6]/D    1
CLK(R)->CLK(R)	15.884   11.179/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[23]/D    1
CLK(R)->CLK(R)	15.884   11.179/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[55]/D    1
CLK(R)->CLK(R)	15.877   11.179/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[5]/D    1
CLK(R)->CLK(R)	15.877   11.179/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[23]/D    1
CLK(R)->CLK(R)	15.877   11.179/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[12]/D    1
CLK(R)->CLK(R)	15.883   11.179/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[17]/D    1
CLK(R)->CLK(R)	15.884   11.180/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[22]/D    1
CLK(R)->CLK(R)	15.877   11.180/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.180/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[8]/D    1
CLK(R)->CLK(R)	15.877   11.180/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[9]/D    1
CLK(R)->CLK(R)	15.877   11.180/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[2]/D    1
CLK(R)->CLK(R)	15.877   11.180/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[20]/D    1
CLK(R)->CLK(R)	15.877   11.181/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[22]/D    1
CLK(R)->CLK(R)	15.877   11.181/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[4]/D    1
CLK(R)->CLK(R)	15.884   11.181/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.182/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[3]/D    1
CLK(R)->CLK(R)	15.884   11.182/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[19]/D    1
CLK(R)->CLK(R)	15.883   11.182/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[9]/D    1
CLK(R)->CLK(R)	15.877   11.183/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[2]/D    1
CLK(R)->CLK(R)	15.884   11.183/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[11]/D    1
CLK(R)->CLK(R)	15.884   11.184/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[18]/D    1
CLK(R)->CLK(R)	15.884   11.184/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[20]/D    1
CLK(R)->CLK(R)	15.883   11.185/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[2]/D    1
CLK(R)->CLK(R)	15.885   11.185/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */11.185        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */11.187        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[8]/D    1
CLK(R)->CLK(R)	15.884   11.187/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[7]/D    1
CLK(R)->CLK(R)	15.884   11.188/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[8]/D    1
CLK(R)->CLK(R)	15.883   11.188/*        0.117/*         my_fpu_double/i_fpu_mul/product_2_reg[1]/D    1
CLK(R)->CLK(R)	15.885   11.189/*        0.115/*         my_fpu_double/i_fpu_mul/product_2_reg[13]/D    1
CLK(R)->CLK(R)	15.884   11.191/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[4]/D    1
CLK(R)->CLK(R)	15.884   11.191/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[5]/D    1
CLK(R)->CLK(R)	15.884   11.195/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[0]/D    1
CLK(R)->CLK(R)	15.884   11.196/*        0.116/*         my_fpu_double/i_fpu_mul/product_2_reg[3]/D    1
CLK(R)->CLK(R)	15.886   11.205/*        0.114/*         my_fpu_double/i_fpu_mul/product_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.886   11.214/*        0.114/*         my_fpu_double/i_fpu_mul/product_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */11.241        */0.161         my_fpu_double/i_fpu_add/sum_reg[17]/D    1
CLK(R)->CLK(R)	15.891   11.241/*        0.109/*         my_fpu_double/i_fpu_exceptions/SNaN_trigger_reg/D    1
CLK(R)->CLK(R)	15.839   */11.249        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */11.252        */0.161         my_fpu_double/i_fpu_mul/product_e_reg[10]/D    1
CLK(R)->CLK(R)	15.888   11.253/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[46]/D    1
CLK(R)->CLK(R)	15.889   11.258/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[54]/D    1
CLK(R)->CLK(R)	15.891   11.261/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[43]/D    1
CLK(R)->CLK(R)	15.891   11.262/*        0.109/*         my_fpu_double/i_fpu_exceptions/add_inf_reg/D    1
CLK(R)->CLK(R)	15.891   11.262/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[44]/D    1
CLK(R)->CLK(R)	15.891   11.262/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[45]/D    1
CLK(R)->CLK(R)	15.874   11.264/*        0.126/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[38]/D    1
CLK(R)->CLK(R)	15.892   11.264/*        0.108/*         my_fpu_double/i_fpu_exceptions/sub_inf_reg/D    1
CLK(R)->CLK(R)	15.891   11.264/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[40]/D    1
CLK(R)->CLK(R)	15.891   11.265/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */11.266        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[14]/D    1
CLK(R)->CLK(R)	15.892   11.268/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[39]/D    1
CLK(R)->CLK(R)	15.892   11.269/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[42]/D    1
CLK(R)->CLK(R)	15.875   11.270/*        0.125/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[24]/D    1
CLK(R)->CLK(R)	15.875   11.271/*        0.125/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */11.274        */0.161         my_fpu_double/i_fpu_mul/product_i_reg[8]/D    1
CLK(R)->CLK(R)	15.876   11.276/*        0.124/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */11.277        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[37]/D    1
CLK(R)->CLK(R)	15.877   11.278/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[25]/D    1
CLK(R)->CLK(R)	15.877   11.281/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[23]/D    1
CLK(R)->CLK(R)	15.877   11.281/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.281/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[29]/D    1
CLK(R)->CLK(R)	15.877   11.281/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.281/*        0.123/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */11.281        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */11.283        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[8]/D    1
CLK(R)->CLK(R)	15.891   11.287/*        0.109/*         my_fpu_double/i_fpu_exceptions/inexact_trigger_reg/D    1
CLK(R)->CLK(R)	15.839   */11.293        */0.161         my_fpu_double/i_fpu_mul/product_a_reg[9]/D    1
CLK(R)->CLK(R)	15.890   11.294/*        0.110/*         my_fpu_double/i_fpu_exceptions/round_to_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.839   */11.299        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[14]/D    1
CLK(R)->CLK(R)	15.891   11.304/*        0.109/*         my_fpu_double/i_fpu_exceptions/round_to_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.891   11.307/*        0.109/*         my_fpu_double/i_fpu_exceptions/round_to_zero_reg/D    1
CLK(R)->CLK(R)	15.839   */11.308        */0.161         my_fpu_double/i_fpu_sub/diff_reg[16]/D    1
CLK(R)->CLK(R)	15.883   11.308/*        0.117/*         my_fpu_double/i_fpu_exceptions/NaN_out_trigger_reg/D    1
CLK(R)->CLK(R)	15.840   */11.313        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */11.314        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */11.328        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.329        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[14]/D    1
CLK(R)->CLK(R)	15.915   11.329/*        0.085/*         my_fpu_double/i_fpu_sub/diff_1_reg[48]/D    1
CLK(R)->CLK(R)	15.903   11.335/*        0.097/*         my_fpu_double/i_fpu_exceptions/invalid_reg/D    1
CLK(R)->CLK(R)	15.894   11.347/*        0.106/*         my_fpu_double/i_fpu_exceptions/enable_trigger_reg/D    1
CLK(R)->CLK(R)	15.839   */11.353        */0.161         my_fpu_double/i_fpu_mul/sum_5_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */11.356        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[14]/D    1
CLK(R)->CLK(R)	15.840   */11.376        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[18]/D    1
CLK(R)->CLK(R)	15.920   11.384/*        0.080/*         my_fpu_double/i_fpu_exceptions/exception_reg/D    1
CLK(R)->CLK(R)	15.920   11.386/*        0.080/*         my_fpu_double/i_fpu_exceptions/ex_enable_reg/D    1
CLK(R)->CLK(R)	15.840   */11.386        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[36]/D    1
CLK(R)->CLK(R)	15.920   11.387/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[63]/D    1
CLK(R)->CLK(R)	15.840   */11.388        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[18]/D    1
CLK(R)->CLK(R)	15.921   11.389/*        0.079/*         my_fpu_double/i_fpu_exceptions/overflow_reg/D    1
CLK(R)->CLK(R)	15.921   11.390/*        0.079/*         my_fpu_double/i_fpu_exceptions/inexact_reg/D    1
CLK(R)->CLK(R)	15.920   11.391/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[15]/D    1
CLK(R)->CLK(R)	15.920   11.391/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[1]/D    1
CLK(R)->CLK(R)	15.920   11.391/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[48]/D    1
CLK(R)->CLK(R)	15.920   11.391/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[47]/D    1
CLK(R)->CLK(R)	15.921   11.391/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[45]/D    1
CLK(R)->CLK(R)	15.920   11.392/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[34]/D    1
CLK(R)->CLK(R)	15.920   11.392/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[33]/D    1
CLK(R)->CLK(R)	15.921   11.393/*        0.079/*         my_fpu_double/i_fpu_exceptions/underflow_reg/D    1
CLK(R)->CLK(R)	15.920   11.393/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[0]/D    1
CLK(R)->CLK(R)	15.920   11.393/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.394/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[46]/D    1
CLK(R)->CLK(R)	15.921   11.395/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[13]/D    1
CLK(R)->CLK(R)	15.921   11.395/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[12]/D    1
CLK(R)->CLK(R)	15.921   11.395/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[16]/D    1
CLK(R)->CLK(R)	15.921   11.395/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[36]/D    1
CLK(R)->CLK(R)	15.921   11.396/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[35]/D    1
CLK(R)->CLK(R)	15.920   11.396/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[39]/D    1
CLK(R)->CLK(R)	15.920   11.396/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[32]/D    1
CLK(R)->CLK(R)	15.920   11.396/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[2]/D    1
CLK(R)->CLK(R)	15.921   11.398/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[3]/D    1
CLK(R)->CLK(R)	15.920   11.398/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[4]/D    1
CLK(R)->CLK(R)	15.920   11.400/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */11.400        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[8]/D    1
CLK(R)->CLK(R)	15.920   11.406/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[18]/D    1
CLK(R)->CLK(R)	15.921   11.406/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[38]/D    1
CLK(R)->CLK(R)	15.921   11.406/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[10]/D    1
CLK(R)->CLK(R)	15.920   11.408/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[40]/D    1
CLK(R)->CLK(R)	15.920   11.409/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[19]/D    1
CLK(R)->CLK(R)	15.920   11.409/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[17]/D    1
CLK(R)->CLK(R)	15.920   11.411/*        0.080/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[31]/D    1
CLK(R)->CLK(R)	15.921   11.412/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[43]/D    1
CLK(R)->CLK(R)	15.921   11.413/*        0.079/*         my_fpu_double/i_fpu_exceptions/out_fp_reg[11]/D    1
CLK(R)->CLK(R)	15.910   11.419/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[50]/D    1
CLK(R)->CLK(R)	15.922   11.427/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.877   11.428/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[3]/D    1
CLK(R)->CLK(R)	15.923   11.430/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */11.433        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[7]/D    1
CLK(R)->CLK(R)	15.910   11.434/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[46]/D    1
CLK(R)->CLK(R)	15.875   11.437/*        0.125/*         my_fpu_double/i_fpu_sub/diff_1_reg[2]/D    1
CLK(R)->CLK(R)	15.925   11.440/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.925   11.440/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.925   11.441/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.925   11.442/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.925   11.443/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[11]/D    1
CLK(R)->CLK(R)	15.925   11.443/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.925   11.443/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.925   11.443/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.876   11.443/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[1]/D    1
CLK(R)->CLK(R)	15.925   11.443/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.925   11.444/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */11.461        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[7]/D    1
CLK(R)->CLK(R)	15.910   11.465/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[49]/D    1
CLK(R)->CLK(R)	15.912   11.467/*        0.088/*         my_fpu_double/i_fpu_sub/diff_1_reg[40]/D    1
CLK(R)->CLK(R)	15.911   11.467/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[44]/D    1
CLK(R)->CLK(R)	15.911   11.470/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[47]/D    1
CLK(R)->CLK(R)	15.911   11.475/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[42]/D    1
CLK(R)->CLK(R)	15.911   11.480/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[41]/D    1
CLK(R)->CLK(R)	15.911   11.480/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[43]/D    1
CLK(R)->CLK(R)	15.910   11.483/*        0.090/*         my_fpu_double/i_fpu_sub/diff_1_reg[45]/D    1
CLK(R)->CLK(R)	15.885   11.497/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[16]/D    1
CLK(R)->CLK(R)	15.885   11.497/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[17]/D    1
CLK(R)->CLK(R)	15.901   11.497/*        0.099/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */11.502        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[35]/D    1
CLK(R)->CLK(R)	15.925   11.508/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[17]/D    1
CLK(R)->CLK(R)	15.925   11.508/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[17]/D    1
CLK(R)->CLK(R)	15.911   11.520/*        0.089/*         my_fpu_double/i_fpu_sub/diff_1_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */11.525        */0.160         my_fpu_double/i_fpu_add/sum_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */11.531        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[9]/D    1
CLK(R)->CLK(R)	15.925   11.537/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */11.539        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */11.540        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[13]/D    1
CLK(R)->CLK(R)	15.884   11.549/*        0.116/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */11.550        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[16]/D    1
CLK(R)->CLK(R)	15.885   11.552/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[19]/D    1
CLK(R)->CLK(R)	15.816   */11.554        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[45]/D    1
CLK(R)->CLK(R)	15.816   */11.555        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[41]/D    1
CLK(R)->CLK(R)	15.919   11.555/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[10]/D    1
CLK(R)->CLK(R)	15.811   */11.555        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[18]/D    1
CLK(R)->CLK(R)	15.885   11.555/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[21]/D    1
CLK(R)->CLK(R)	15.816   */11.556        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[37]/D    1
CLK(R)->CLK(R)	15.816   */11.556        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[40]/D    1
CLK(R)->CLK(R)	15.811   */11.557        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[50]/D    1
CLK(R)->CLK(R)	15.816   */11.557        */0.184         my_fpu_double/i_fpu_sub/subtrahend_reg[34]/D    1
CLK(R)->CLK(R)	15.817   */11.557        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[39]/D    1
CLK(R)->CLK(R)	15.811   */11.557        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[51]/D    1
CLK(R)->CLK(R)	15.817   */11.557        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[35]/D    1
CLK(R)->CLK(R)	15.811   */11.557        */0.189         my_fpu_double/i_fpu_sub/small_is_nonzero_reg/D    1
CLK(R)->CLK(R)	15.817   */11.557        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[38]/D    1
CLK(R)->CLK(R)	15.811   */11.557        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[52]/D    1
CLK(R)->CLK(R)	15.919   11.558/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[18]/D    1
CLK(R)->CLK(R)	15.919   11.558/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[11]/D    1
CLK(R)->CLK(R)	15.817   */11.558        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[36]/D    1
CLK(R)->CLK(R)	15.919   11.558/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[44]/D    1
CLK(R)->CLK(R)	15.812   */11.558        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[24]/D    1
CLK(R)->CLK(R)	15.817   */11.558        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[29]/D    1
CLK(R)->CLK(R)	15.817   */11.558        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[32]/D    1
CLK(R)->CLK(R)	15.811   */11.558        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[54]/D    1
CLK(R)->CLK(R)	15.812   */11.559        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[20]/D    1
CLK(R)->CLK(R)	15.817   */11.559        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[42]/D    1
CLK(R)->CLK(R)	15.817   */11.559        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[43]/D    1
CLK(R)->CLK(R)	15.817   */11.559        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[48]/D    1
CLK(R)->CLK(R)	15.817   */11.559        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[47]/D    1
CLK(R)->CLK(R)	15.919   11.559/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[46]/D    1
CLK(R)->CLK(R)	15.817   */11.559        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[30]/D    1
CLK(R)->CLK(R)	15.919   11.559/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[75]/D    1
CLK(R)->CLK(R)	15.919   11.559/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[13]/D    1
CLK(R)->CLK(R)	15.919   11.559/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[34]/D    1
CLK(R)->CLK(R)	15.812   */11.559        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[25]/D    1
CLK(R)->CLK(R)	15.817   */11.559        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[27]/D    1
CLK(R)->CLK(R)	15.812   */11.559        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[21]/D    1
CLK(R)->CLK(R)	15.817   */11.559        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[46]/D    1
CLK(R)->CLK(R)	15.817   */11.560        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[49]/D    1
CLK(R)->CLK(R)	15.811   */11.560        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[10]/D    1
CLK(R)->CLK(R)	15.919   11.560/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[50]/D    1
CLK(R)->CLK(R)	15.811   */11.560        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[17]/D    1
CLK(R)->CLK(R)	15.919   11.560/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[17]/D    1
CLK(R)->CLK(R)	15.840   */11.560        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[7]/D    1
CLK(R)->CLK(R)	15.812   */11.560        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[14]/D    1
CLK(R)->CLK(R)	15.811   */11.560        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[9]/D    1
CLK(R)->CLK(R)	15.919   11.560/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[16]/D    1
CLK(R)->CLK(R)	15.817   */11.560        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[28]/D    1
CLK(R)->CLK(R)	15.812   */11.560        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[19]/D    1
CLK(R)->CLK(R)	15.817   */11.560        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[33]/D    1
CLK(R)->CLK(R)	15.919   11.560/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[83]/D    1
CLK(R)->CLK(R)	15.919   11.560/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[47]/D    1
CLK(R)->CLK(R)	15.840   */11.561        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[7]/D    1
CLK(R)->CLK(R)	15.812   */11.561        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[23]/D    1
CLK(R)->CLK(R)	15.812   */11.561        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[22]/D    1
CLK(R)->CLK(R)	15.817   */11.561        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[44]/D    1
CLK(R)->CLK(R)	15.920   11.561/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[12]/D    1
CLK(R)->CLK(R)	15.817   */11.561        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[31]/D    1
CLK(R)->CLK(R)	15.812   */11.562        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[13]/D    1
CLK(R)->CLK(R)	15.812   */11.562        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[12]/D    1
CLK(R)->CLK(R)	15.812   */11.562        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[53]/D    1
CLK(R)->CLK(R)	15.811   */11.562        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[31]/D    1
CLK(R)->CLK(R)	15.919   11.562/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[33]/D    1
CLK(R)->CLK(R)	15.920   11.562/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[48]/D    1
CLK(R)->CLK(R)	15.920   11.562/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[36]/D    1
CLK(R)->CLK(R)	15.920   11.562/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[35]/D    1
CLK(R)->CLK(R)	15.920   11.563/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[2]/D    1
CLK(R)->CLK(R)	15.812   */11.563        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[16]/D    1
CLK(R)->CLK(R)	15.812   */11.563        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[11]/D    1
CLK(R)->CLK(R)	15.919   11.563/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[76]/D    1
CLK(R)->CLK(R)	15.812   */11.563        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[15]/D    1
CLK(R)->CLK(R)	15.919   11.563/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[98]/D    1
CLK(R)->CLK(R)	15.812   */11.563        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[8]/D    1
CLK(R)->CLK(R)	15.920   11.564/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[15]/D    1
CLK(R)->CLK(R)	15.920   11.564/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[45]/D    1
CLK(R)->CLK(R)	15.920   11.564/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[8]/D    1
CLK(R)->CLK(R)	15.920   11.564/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[43]/D    1
CLK(R)->CLK(R)	15.920   11.564/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[14]/D    1
CLK(R)->CLK(R)	15.920   11.564/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[42]/D    1
CLK(R)->CLK(R)	15.920   11.564/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[49]/D    1
CLK(R)->CLK(R)	15.817   */11.565        */0.183         my_fpu_double/i_fpu_sub/subtrahend_reg[26]/D    1
CLK(R)->CLK(R)	15.920   11.565/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[4]/D    1
CLK(R)->CLK(R)	15.920   11.567/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[79]/D    1
CLK(R)->CLK(R)	15.920   11.567/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[32]/D    1
CLK(R)->CLK(R)	15.920   11.568/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[82]/D    1
CLK(R)->CLK(R)	15.920   11.568/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[19]/D    1
CLK(R)->CLK(R)	15.902   11.568/*        0.098/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[18]/D    1
CLK(R)->CLK(R)	15.920   11.569/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[31]/D    1
CLK(R)->CLK(R)	15.920   11.569/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[0]/D    1
CLK(R)->CLK(R)	15.920   11.569/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[68]/D    1
CLK(R)->CLK(R)	15.920   11.569/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[3]/D    1
CLK(R)->CLK(R)	15.920   11.569/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[67]/D    1
CLK(R)->CLK(R)	15.920   11.569/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[41]/D    1
CLK(R)->CLK(R)	15.920   11.570/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[1]/D    1
CLK(R)->CLK(R)	15.920   11.570/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[37]/D    1
CLK(R)->CLK(R)	15.920   11.570/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[7]/D    1
CLK(R)->CLK(R)	15.920   11.570/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[9]/D    1
CLK(R)->CLK(R)	15.920   11.570/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[6]/D    1
CLK(R)->CLK(R)	15.920   11.570/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[77]/D    1
CLK(R)->CLK(R)	15.920   11.571/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[38]/D    1
CLK(R)->CLK(R)	15.920   11.571/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[51]/D    1
CLK(R)->CLK(R)	15.920   11.571/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[20]/D    1
CLK(R)->CLK(R)	15.875   11.571/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[26]/D    1
CLK(R)->CLK(R)	15.919   11.572/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[74]/D    1
CLK(R)->CLK(R)	15.920   11.572/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[5]/D    1
CLK(R)->CLK(R)	15.920   11.572/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[78]/D    1
CLK(R)->CLK(R)	15.920   11.572/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[81]/D    1
CLK(R)->CLK(R)	15.875   11.572/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[28]/D    1
CLK(R)->CLK(R)	15.920   11.573/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[40]/D    1
CLK(R)->CLK(R)	15.875   11.573/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[48]/D    1
CLK(R)->CLK(R)	15.920   11.573/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[80]/D    1
CLK(R)->CLK(R)	15.920   11.573/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[104]/D    1
CLK(R)->CLK(R)	15.920   11.573/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[39]/D    1
CLK(R)->CLK(R)	15.920   11.574/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[28]/D    1
CLK(R)->CLK(R)	15.840   */11.574        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[13]/D    1
CLK(R)->CLK(R)	15.920   11.574/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[97]/D    1
CLK(R)->CLK(R)	15.920   11.574/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[66]/D    1
CLK(R)->CLK(R)	15.840   */11.574        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[13]/D    1
CLK(R)->CLK(R)	15.875   11.575/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[41]/D    1
CLK(R)->CLK(R)	15.919   11.575/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[52]/D    1
CLK(R)->CLK(R)	15.920   11.575/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[99]/D    1
CLK(R)->CLK(R)	15.920   11.576/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[30]/D    1
CLK(R)->CLK(R)	15.920   11.576/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[64]/D    1
CLK(R)->CLK(R)	15.840   */11.576        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.577        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[13]/D    1
CLK(R)->CLK(R)	15.876   11.577/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[49]/D    1
CLK(R)->CLK(R)	15.876   11.577/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[47]/D    1
CLK(R)->CLK(R)	15.876   11.577/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[45]/D    1
CLK(R)->CLK(R)	15.875   11.578/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.578/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[24]/D    1
CLK(R)->CLK(R)	15.920   11.578/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[21]/D    1
CLK(R)->CLK(R)	15.876   11.578/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[26]/D    1
CLK(R)->CLK(R)	15.876   11.578/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[48]/D    1
CLK(R)->CLK(R)	15.920   11.579/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[27]/D    1
CLK(R)->CLK(R)	15.876   11.579/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[27]/D    1
CLK(R)->CLK(R)	15.876   11.579/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[50]/D    1
CLK(R)->CLK(R)	15.875   11.579/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[43]/D    1
CLK(R)->CLK(R)	15.877   11.579/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_small_reg[51]/D    1
CLK(R)->CLK(R)	15.876   11.580/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[46]/D    1
CLK(R)->CLK(R)	15.876   11.580/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[27]/D    1
CLK(R)->CLK(R)	15.876   11.580/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[49]/D    1
CLK(R)->CLK(R)	15.875   11.580/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[30]/D    1
CLK(R)->CLK(R)	15.876   11.581/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[35]/D    1
CLK(R)->CLK(R)	15.876   11.581/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[45]/D    1
CLK(R)->CLK(R)	15.920   11.581/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[29]/D    1
CLK(R)->CLK(R)	15.876   11.581/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[39]/D    1
CLK(R)->CLK(R)	15.876   11.582/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[47]/D    1
CLK(R)->CLK(R)	15.877   11.582/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[51]/D    1
CLK(R)->CLK(R)	15.877   11.582/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[24]/D    1
CLK(R)->CLK(R)	15.876   11.582/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[42]/D    1
CLK(R)->CLK(R)	15.876   11.583/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[44]/D    1
CLK(R)->CLK(R)	15.876   11.583/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[42]/D    1
CLK(R)->CLK(R)	15.875   11.583/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_large_reg[36]/D    1
CLK(R)->CLK(R)	15.876   11.583/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[28]/D    1
CLK(R)->CLK(R)	15.877   11.584/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[50]/D    1
CLK(R)->CLK(R)	15.877   11.584/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[46]/D    1
CLK(R)->CLK(R)	15.876   11.585/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[43]/D    1
CLK(R)->CLK(R)	15.876   11.585/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[29]/D    1
CLK(R)->CLK(R)	15.875   11.585/*        0.125/*         my_fpu_double/i_fpu_add/mantissa_small_reg[33]/D    1
CLK(R)->CLK(R)	15.877   11.585/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[39]/D    1
CLK(R)->CLK(R)	15.877   11.585/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.586/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[44]/D    1
CLK(R)->CLK(R)	15.876   11.587/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[34]/D    1
CLK(R)->CLK(R)	15.876   11.587/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[37]/D    1
CLK(R)->CLK(R)	15.877   11.588/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[41]/D    1
CLK(R)->CLK(R)	15.876   11.588/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.588/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[29]/D    1
CLK(R)->CLK(R)	15.876   11.588/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[33]/D    1
CLK(R)->CLK(R)	15.876   11.589/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.589/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.589/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[35]/D    1
CLK(R)->CLK(R)	15.876   11.590/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.590/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[36]/D    1
CLK(R)->CLK(R)	15.876   11.591/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */11.592        */0.161         my_fpu_double/i_fpu_sub/diff_reg[15]/D    1
CLK(R)->CLK(R)	15.876   11.593/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_large_reg[31]/D    1
CLK(R)->CLK(R)	15.876   11.593/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[32]/D    1
CLK(R)->CLK(R)	15.877   11.594/*        0.123/*         my_fpu_double/i_fpu_add/mantissa_large_reg[34]/D    1
CLK(R)->CLK(R)	15.876   11.594/*        0.124/*         my_fpu_double/i_fpu_add/mantissa_small_reg[31]/D    1
CLK(R)->CLK(R)	15.876   11.595/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[2]/D    1
CLK(R)->CLK(R)	15.875   11.596/*        0.125/*         my_fpu_double/i_fpu_add/exponent_small_reg[3]/D    1
CLK(R)->CLK(R)	15.876   11.597/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[4]/D    1
CLK(R)->CLK(R)	15.876   11.597/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[0]/D    1
CLK(R)->CLK(R)	15.876   11.598/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[1]/D    1
CLK(R)->CLK(R)	15.876   11.598/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[0]/D    1
CLK(R)->CLK(R)	15.840   */11.598        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[13]/D    1
CLK(R)->CLK(R)	15.876   11.599/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[1]/D    1
CLK(R)->CLK(R)	15.876   11.600/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[5]/D    1
CLK(R)->CLK(R)	15.876   11.600/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[3]/D    1
CLK(R)->CLK(R)	15.876   11.601/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */11.603        */0.161         my_fpu_double/i_fpu_mul/product_d_reg[11]/D    1
CLK(R)->CLK(R)	15.876   11.603/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */11.606        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */11.611        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */11.615        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */11.616        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[34]/D    1
CLK(R)->CLK(R)	15.805   */11.623        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[59]/D    1
CLK(R)->CLK(R)	15.805   */11.624        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[61]/D    1
CLK(R)->CLK(R)	15.805   */11.624        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[62]/D    1
CLK(R)->CLK(R)	15.805   */11.624        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[54]/D    1
CLK(R)->CLK(R)	15.805   */11.624        */0.195         my_fpu_double/i_fpu_exceptions/out_inf_reg[53]/D    1
CLK(R)->CLK(R)	15.806   */11.625        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[56]/D    1
CLK(R)->CLK(R)	15.806   */11.625        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[60]/D    1
CLK(R)->CLK(R)	15.806   */11.625        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[58]/D    1
CLK(R)->CLK(R)	15.806   */11.626        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[57]/D    1
CLK(R)->CLK(R)	15.806   */11.626        */0.194         my_fpu_double/i_fpu_exceptions/out_inf_reg[55]/D    1
CLK(R)->CLK(R)	15.840   */11.632        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */11.637        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[13]/D    1
CLK(R)->CLK(R)	15.812   */11.678        */0.188         my_fpu_double/i_fpu_exceptions/out_inf_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */11.679        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[7]/D    1
CLK(R)->CLK(R)	15.890   11.695/*        0.110/*         my_fpu_double/i_fpu_exceptions/opa_et_zero_reg/D    1
CLK(R)->CLK(R)	15.890   11.695/*        0.110/*         my_fpu_double/i_fpu_exceptions/opb_et_zero_reg/D    1
CLK(R)->CLK(R)	15.840   */11.717        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[6]/D    1
CLK(R)->CLK(R)	15.904   11.718/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[7]/D    1
CLK(R)->CLK(R)	15.904   11.718/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[8]/D    1
CLK(R)->CLK(R)	15.905   11.719/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[4]/D    1
CLK(R)->CLK(R)	15.905   11.720/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[2]/D    1
CLK(R)->CLK(R)	15.904   11.720/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[1]/D    1
CLK(R)->CLK(R)	15.905   11.721/*        0.095/*         my_fpu_double/i_fpu_add/exponent_reg[10]/D    1
CLK(R)->CLK(R)	15.904   11.721/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[0]/D    1
CLK(R)->CLK(R)	15.904   11.721/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[5]/D    1
CLK(R)->CLK(R)	15.904   11.721/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[3]/D    1
CLK(R)->CLK(R)	15.904   11.721/*        0.096/*         my_fpu_double/i_fpu_add/exponent_reg[9]/D    1
CLK(R)->CLK(R)	15.906   11.722/*        0.094/*         my_fpu_double/i_fpu_add/exponent_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */11.740        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */11.741        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[33]/D    1
CLK(R)->CLK(R)	15.921   11.742/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[15]/D    1
CLK(R)->CLK(R)	15.921   11.743/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.743/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.921   11.745/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[17]/D    1
CLK(R)->CLK(R)	15.921   11.746/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[11]/D    1
CLK(R)->CLK(R)	15.877   11.747/*        0.123/*         my_fpu_double/i_fpu_mul/product_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.921   11.747/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[13]/D    1
CLK(R)->CLK(R)	15.921   11.747/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[12]/D    1
CLK(R)->CLK(R)	15.921   11.747/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[18]/D    1
CLK(R)->CLK(R)	15.921   11.748/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.748/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.748/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[12]/D    1
CLK(R)->CLK(R)	15.921   11.749/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[15]/D    1
CLK(R)->CLK(R)	15.921   11.749/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[14]/D    1
CLK(R)->CLK(R)	15.921   11.749/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[22]/D    1
CLK(R)->CLK(R)	15.921   11.749/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[10]/D    1
CLK(R)->CLK(R)	15.921   11.750/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[17]/D    1
CLK(R)->CLK(R)	15.921   11.750/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[19]/D    1
CLK(R)->CLK(R)	15.921   11.750/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[19]/D    1
CLK(R)->CLK(R)	15.921   11.750/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[10]/D    1
CLK(R)->CLK(R)	15.921   11.751/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[21]/D    1
CLK(R)->CLK(R)	15.921   11.751/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[12]/D    1
CLK(R)->CLK(R)	15.921   11.751/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[18]/D    1
CLK(R)->CLK(R)	15.921   11.751/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[11]/D    1
CLK(R)->CLK(R)	15.921   11.751/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.921   11.751/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[8]/D    1
CLK(R)->CLK(R)	15.921   11.751/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[9]/D    1
CLK(R)->CLK(R)	15.921   11.751/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[16]/D    1
CLK(R)->CLK(R)	15.922   11.751/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[16]/D    1
CLK(R)->CLK(R)	15.921   11.752/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[15]/D    1
CLK(R)->CLK(R)	15.921   11.752/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[20]/D    1
CLK(R)->CLK(R)	15.921   11.752/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[10]/D    1
CLK(R)->CLK(R)	15.888   11.752/*        0.112/*         my_fpu_double/i_fpu_mul/sign_reg/D    1
CLK(R)->CLK(R)	15.921   11.752/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[15]/D    1
CLK(R)->CLK(R)	15.922   11.753/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[16]/D    1
CLK(R)->CLK(R)	15.922   11.753/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[11]/D    1
CLK(R)->CLK(R)	15.922   11.753/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[13]/D    1
CLK(R)->CLK(R)	15.922   11.753/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[9]/D    1
CLK(R)->CLK(R)	15.922   11.754/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[10]/D    1
CLK(R)->CLK(R)	15.921   11.754/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[15]/D    1
CLK(R)->CLK(R)	15.922   11.754/*        0.078/*         my_fpu_double/i_fpu_add/sum_reg[11]/D    1
CLK(R)->CLK(R)	15.922   11.754/*        0.078/*         my_fpu_double/i_fpu_add/sum_reg[13]/D    1
CLK(R)->CLK(R)	15.890   11.756/*        0.110/*         my_fpu_double/i_fpu_mul/a_is_norm_reg/D    1
CLK(R)->CLK(R)	15.889   11.757/*        0.111/*         my_fpu_double/i_fpu_mul/product_lsb_reg/D    1
CLK(R)->CLK(R)	15.891   11.758/*        0.109/*         my_fpu_double/i_fpu_mul/b_is_norm_reg/D    1
CLK(R)->CLK(R)	15.839   */11.760        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[13]/D    1
CLK(R)->CLK(R)	15.890   11.761/*        0.110/*         my_fpu_double/i_fpu_mul/in_zero_reg/D    1
CLK(R)->CLK(R)	15.839   */11.763        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[14]/D    1
CLK(R)->CLK(R)	15.887   11.764/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[13]/D    1
CLK(R)->CLK(R)	15.887   11.766/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[19]/D    1
CLK(R)->CLK(R)	15.887   11.767/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[11]/D    1
CLK(R)->CLK(R)	15.887   11.767/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[21]/D    1
CLK(R)->CLK(R)	15.887   11.768/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[20]/D    1
CLK(R)->CLK(R)	15.887   11.768/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[23]/D    1
CLK(R)->CLK(R)	15.887   11.768/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[18]/D    1
CLK(R)->CLK(R)	15.888   11.769/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[17]/D    1
CLK(R)->CLK(R)	15.887   11.769/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[16]/D    1
CLK(R)->CLK(R)	15.888   11.769/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[12]/D    1
CLK(R)->CLK(R)	15.923   11.770/*        0.077/*         my_fpu_double/i_fpu_sub/diff_1_reg[37]/D    1
CLK(R)->CLK(R)	15.888   11.770/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[15]/D    1
CLK(R)->CLK(R)	15.888   11.770/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[22]/D    1
CLK(R)->CLK(R)	15.887   11.771/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[32]/D    1
CLK(R)->CLK(R)	15.887   11.771/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[27]/D    1
CLK(R)->CLK(R)	15.888   11.772/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[14]/D    1
CLK(R)->CLK(R)	15.888   11.772/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[24]/D    1
CLK(R)->CLK(R)	15.887   11.773/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[33]/D    1
CLK(R)->CLK(R)	15.887   11.773/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[35]/D    1
CLK(R)->CLK(R)	15.888   11.773/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[26]/D    1
CLK(R)->CLK(R)	15.887   11.773/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[29]/D    1
CLK(R)->CLK(R)	15.888   11.774/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[25]/D    1
CLK(R)->CLK(R)	15.919   11.774/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[24]/D    1
CLK(R)->CLK(R)	15.887   11.775/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[37]/D    1
CLK(R)->CLK(R)	15.888   11.775/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[28]/D    1
CLK(R)->CLK(R)	15.887   11.775/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[30]/D    1
CLK(R)->CLK(R)	15.888   11.775/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[34]/D    1
CLK(R)->CLK(R)	15.888   11.776/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[31]/D    1
CLK(R)->CLK(R)	15.887   11.779/*        0.113/*         my_fpu_double/i_fpu_mul/product_reg[39]/D    1
CLK(R)->CLK(R)	15.888   11.779/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[36]/D    1
CLK(R)->CLK(R)	15.888   11.779/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[38]/D    1
CLK(R)->CLK(R)	15.920   11.780/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[11]/D    1
CLK(R)->CLK(R)	15.920   11.781/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[14]/D    1
CLK(R)->CLK(R)	15.919   11.781/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[10]/D    1
CLK(R)->CLK(R)	15.920   11.781/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[20]/D    1
CLK(R)->CLK(R)	15.919   11.781/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[5]/D    1
CLK(R)->CLK(R)	15.920   11.781/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[21]/D    1
CLK(R)->CLK(R)	15.920   11.782/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[18]/D    1
CLK(R)->CLK(R)	15.920   11.782/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[12]/D    1
CLK(R)->CLK(R)	15.920   11.783/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[15]/D    1
CLK(R)->CLK(R)	15.888   11.783/*        0.112/*         my_fpu_double/i_fpu_mul/product_reg[40]/D    1
CLK(R)->CLK(R)	15.920   11.783/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[17]/D    1
CLK(R)->CLK(R)	15.920   11.784/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[13]/D    1
CLK(R)->CLK(R)	15.920   11.784/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[16]/D    1
CLK(R)->CLK(R)	15.919   11.784/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[2]/D    1
CLK(R)->CLK(R)	15.920   11.784/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[37]/D    1
CLK(R)->CLK(R)	15.920   11.784/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[9]/D    1
CLK(R)->CLK(R)	15.919   11.784/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[30]/D    1
CLK(R)->CLK(R)	15.919   11.784/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[51]/D    1
CLK(R)->CLK(R)	15.920   11.784/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[29]/D    1
CLK(R)->CLK(R)	15.919   11.785/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[50]/D    1
CLK(R)->CLK(R)	15.919   11.785/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[28]/D    1
CLK(R)->CLK(R)	15.920   11.785/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[35]/D    1
CLK(R)->CLK(R)	15.920   11.785/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[6]/D    1
CLK(R)->CLK(R)	15.920   11.785/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[33]/D    1
CLK(R)->CLK(R)	15.919   11.785/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[52]/D    1
CLK(R)->CLK(R)	15.920   11.785/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[36]/D    1
CLK(R)->CLK(R)	15.920   11.785/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[32]/D    1
CLK(R)->CLK(R)	15.920   11.785/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[23]/D    1
CLK(R)->CLK(R)	15.920   11.785/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[43]/D    1
CLK(R)->CLK(R)	15.923   11.786/*        0.077/*         my_fpu_double/i_fpu_sub/diff_1_reg[38]/D    1
CLK(R)->CLK(R)	15.920   11.786/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[34]/D    1
CLK(R)->CLK(R)	15.920   11.786/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[39]/D    1
CLK(R)->CLK(R)	15.920   11.786/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[44]/D    1
CLK(R)->CLK(R)	15.921   11.786/*        0.079/*         my_fpu_double/i_fpu_add/sum_2_reg[19]/D    1
CLK(R)->CLK(R)	15.920   11.786/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[41]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[31]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[3]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[22]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[46]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[7]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[42]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[27]/D    1
CLK(R)->CLK(R)	15.920   11.787/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[4]/D    1
CLK(R)->CLK(R)	15.919   11.788/*        0.081/*         my_fpu_double/i_fpu_add/sum_2_reg[53]/D    1
CLK(R)->CLK(R)	15.920   11.788/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[45]/D    1
CLK(R)->CLK(R)	15.920   11.788/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[54]/D    1
CLK(R)->CLK(R)	15.920   11.788/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[49]/D    1
CLK(R)->CLK(R)	15.921   11.788/*        0.079/*         my_fpu_double/i_fpu_add/sum_2_reg[8]/D    1
CLK(R)->CLK(R)	15.920   11.788/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[40]/D    1
CLK(R)->CLK(R)	15.920   11.789/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[38]/D    1
CLK(R)->CLK(R)	15.920   11.789/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[1]/D    1
CLK(R)->CLK(R)	15.920   11.789/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[0]/D    1
CLK(R)->CLK(R)	15.920   11.789/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[26]/D    1
CLK(R)->CLK(R)	15.920   11.790/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[25]/D    1
CLK(R)->CLK(R)	15.920   11.790/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[47]/D    1
CLK(R)->CLK(R)	15.920   11.790/*        0.080/*         my_fpu_double/i_fpu_add/sum_2_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */11.798        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.811        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[8]/D    1
CLK(R)->CLK(R)	15.885   11.824/*        0.115/*         my_fpu_double/i_fpu_mul/product_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */11.824        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.829        */0.160         my_fpu_double/i_fpu_mul/sum_7_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.837        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[42]/D    1
CLK(R)->CLK(R)	15.839   */11.837        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */11.837        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */11.837        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */11.838        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */11.838        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[49]/D    1
CLK(R)->CLK(R)	15.839   */11.838        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */11.839        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */11.839        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[41]/D    1
CLK(R)->CLK(R)	15.839   */11.839        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */11.839        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[28]/D    1
CLK(R)->CLK(R)	15.839   */11.839        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[62]/D    1
CLK(R)->CLK(R)	15.839   */11.839        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[55]/D    1
CLK(R)->CLK(R)	15.839   */11.840        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[27]/D    1
CLK(R)->CLK(R)	15.839   */11.840        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[56]/D    1
CLK(R)->CLK(R)	15.839   */11.840        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */11.840        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */11.840        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */11.840        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */11.840        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */11.840        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[58]/D    1
CLK(R)->CLK(R)	15.839   */11.841        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */11.841        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */11.841        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */11.841        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */11.841        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */11.841        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */11.842        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */11.842        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[61]/D    1
CLK(R)->CLK(R)	15.839   */11.842        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[60]/D    1
CLK(R)->CLK(R)	15.839   */11.843        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[57]/D    1
CLK(R)->CLK(R)	15.839   */11.843        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */11.843        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.844        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */11.845        */0.161         my_fpu_double/i_fpu_exceptions/out_fp_reg[59]/D    1
CLK(R)->CLK(R)	15.839   */11.846        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */11.848        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[6]/D    1
CLK(R)->CLK(R)	15.874   11.850/*        0.126/*         my_fpu_double/i_fpu_sub/diff_1_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */11.853        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */11.853        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.854        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */11.855        */0.161         my_fpu_double/i_fpu_mul/sum_8_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.856        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[32]/D    1
CLK(R)->CLK(R)	15.840   */11.856        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[14]/D    1
CLK(R)->CLK(R)	15.876   11.860/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[9]/D    1
CLK(R)->CLK(R)	15.876   11.862/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[0]/D    1
CLK(R)->CLK(R)	15.876   11.863/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */11.866        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.866/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */11.869        */0.161         my_fpu_double/i_fpu_sub/diff_reg[14]/D    1
CLK(R)->CLK(R)	15.924   11.877/*        0.076/*         my_fpu_double/i_fpu_mul/product_c_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */11.881        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */11.888        */0.161         my_fpu_double/i_fpu_mul/sum_1_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.918        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */11.918        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */11.922        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[12]/D    1
CLK(R)->CLK(R)	15.876   11.945/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[43]/D    1
CLK(R)->CLK(R)	15.876   11.945/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[44]/D    1
CLK(R)->CLK(R)	15.876   11.947/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[41]/D    1
CLK(R)->CLK(R)	15.876   11.947/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[34]/D    1
CLK(R)->CLK(R)	15.876   11.948/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[41]/D    1
CLK(R)->CLK(R)	15.875   11.948/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[25]/D    1
CLK(R)->CLK(R)	15.876   11.948/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.948/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[37]/D    1
CLK(R)->CLK(R)	15.876   11.949/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[38]/D    1
CLK(R)->CLK(R)	15.876   11.949/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.949/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[47]/D    1
CLK(R)->CLK(R)	15.876   11.949/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */11.949        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[10]/D    1
CLK(R)->CLK(R)	15.876   11.949/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[26]/D    1
CLK(R)->CLK(R)	15.877   11.950/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[43]/D    1
CLK(R)->CLK(R)	15.877   11.950/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[45]/D    1
CLK(R)->CLK(R)	15.876   11.950/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[32]/D    1
CLK(R)->CLK(R)	15.876   11.950/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[46]/D    1
CLK(R)->CLK(R)	15.876   11.950/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[32]/D    1
CLK(R)->CLK(R)	15.877   11.951/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[46]/D    1
CLK(R)->CLK(R)	15.876   11.951/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[33]/D    1
CLK(R)->CLK(R)	15.877   11.951/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[38]/D    1
CLK(R)->CLK(R)	15.877   11.951/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[42]/D    1
CLK(R)->CLK(R)	15.877   11.951/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[42]/D    1
CLK(R)->CLK(R)	15.840   */11.952        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[6]/D    1
CLK(R)->CLK(R)	15.877   11.952/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[34]/D    1
CLK(R)->CLK(R)	15.876   11.952/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[26]/D    1
CLK(R)->CLK(R)	15.877   11.953/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[35]/D    1
CLK(R)->CLK(R)	15.877   11.953/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[39]/D    1
CLK(R)->CLK(R)	15.876   11.953/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[27]/D    1
CLK(R)->CLK(R)	15.877   11.953/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[47]/D    1
CLK(R)->CLK(R)	15.877   11.953/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[36]/D    1
CLK(R)->CLK(R)	15.877   11.954/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[40]/D    1
CLK(R)->CLK(R)	15.876   11.954/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[49]/D    1
CLK(R)->CLK(R)	15.876   11.954/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[48]/D    1
CLK(R)->CLK(R)	15.877   11.954/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[44]/D    1
CLK(R)->CLK(R)	15.877   11.954/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[27]/D    1
CLK(R)->CLK(R)	15.877   11.954/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[35]/D    1
CLK(R)->CLK(R)	15.877   11.955/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[36]/D    1
CLK(R)->CLK(R)	15.877   11.955/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[29]/D    1
CLK(R)->CLK(R)	15.876   11.955/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[28]/D    1
CLK(R)->CLK(R)	15.876   11.955/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[24]/D    1
CLK(R)->CLK(R)	15.876   11.955/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[13]/D    1
CLK(R)->CLK(R)	15.876   11.955/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.956/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[48]/D    1
CLK(R)->CLK(R)	15.877   11.956/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[39]/D    1
CLK(R)->CLK(R)	15.877   11.956/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.957/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[33]/D    1
CLK(R)->CLK(R)	15.877   11.957/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[29]/D    1
CLK(R)->CLK(R)	15.877   11.957/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[31]/D    1
CLK(R)->CLK(R)	15.877   11.957/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.957/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[30]/D    1
CLK(R)->CLK(R)	15.877   11.957/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[25]/D    1
CLK(R)->CLK(R)	15.890   11.958/*        0.110/*         my_fpu_double/i_fpu_exceptions/overflow_trigger_reg/D    1
CLK(R)->CLK(R)	15.876   11.958/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[12]/D    1
CLK(R)->CLK(R)	15.877   11.958/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[24]/D    1
CLK(R)->CLK(R)	15.876   11.958/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[14]/D    1
CLK(R)->CLK(R)	15.877   11.959/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[49]/D    1
CLK(R)->CLK(R)	15.877   11.959/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[28]/D    1
CLK(R)->CLK(R)	15.877   11.959/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[50]/D    1
CLK(R)->CLK(R)	15.877   11.959/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[50]/D    1
CLK(R)->CLK(R)	15.876   11.959/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[13]/D    1
CLK(R)->CLK(R)	15.877   11.960/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[51]/D    1
CLK(R)->CLK(R)	15.877   11.961/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[51]/D    1
CLK(R)->CLK(R)	15.877   11.961/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[14]/D    1
CLK(R)->CLK(R)	15.924   11.973/*        0.076/*         my_fpu_double/i_fpu_mul/product_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */11.975        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[31]/D    1
CLK(R)->CLK(R)	15.874   11.981/*        0.126/*         my_fpu_double/i_fpu_add/exponent_large_reg[4]/D    1
CLK(R)->CLK(R)	15.874   11.984/*        0.126/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[17]/D    1
CLK(R)->CLK(R)	15.875   11.987/*        0.125/*         my_fpu_double/i_fpu_add/exponent_large_reg[8]/D    1
CLK(R)->CLK(R)	15.875   11.987/*        0.125/*         my_fpu_double/i_fpu_add/exponent_large_reg[9]/D    1
CLK(R)->CLK(R)	15.876   11.989/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[9]/D    1
CLK(R)->CLK(R)	15.876   11.990/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */11.990        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[5]/D    1
CLK(R)->CLK(R)	15.876   11.990/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[6]/D    1
CLK(R)->CLK(R)	15.876   11.992/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[10]/D    1
CLK(R)->CLK(R)	15.876   11.993/*        0.124/*         my_fpu_double/i_fpu_add/exponent_small_reg[8]/D    1
CLK(R)->CLK(R)	15.876   11.994/*        0.124/*         my_fpu_double/i_fpu_add/exponent_large_reg[7]/D    1
CLK(R)->CLK(R)	15.877   11.995/*        0.123/*         my_fpu_double/i_fpu_add/exponent_small_reg[7]/D    1
CLK(R)->CLK(R)	15.877   11.995/*        0.123/*         my_fpu_double/i_fpu_add/exponent_small_reg[6]/D    1
CLK(R)->CLK(R)	15.877   11.996/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[15]/D    1
CLK(R)->CLK(R)	15.877   11.997/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[15]/D    1
CLK(R)->CLK(R)	15.877   11.997/*        0.123/*         my_fpu_double/i_fpu_exceptions/inf_round_down_trigger_reg/D    1
CLK(R)->CLK(R)	15.877   11.998/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.000/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[17]/D    1
CLK(R)->CLK(R)	15.877   12.001/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.001        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.002/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.002/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[16]/D    1
CLK(R)->CLK(R)	15.877   12.003/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[11]/D    1
CLK(R)->CLK(R)	15.924   12.017/*        0.076/*         my_fpu_double/i_fpu_mul/product_b_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.021        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[5]/D    1
CLK(R)->CLK(R)	15.886   12.048/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[30]/D    1
CLK(R)->CLK(R)	15.885   12.049/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[23]/D    1
CLK(R)->CLK(R)	15.885   12.050/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[28]/D    1
CLK(R)->CLK(R)	15.896   12.055/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[33]/D    1
CLK(R)->CLK(R)	15.886   12.056/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[31]/D    1
CLK(R)->CLK(R)	15.885   12.056/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[24]/D    1
CLK(R)->CLK(R)	15.897   12.059/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[34]/D    1
CLK(R)->CLK(R)	15.886   12.059/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[27]/D    1
CLK(R)->CLK(R)	15.885   12.063/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[16]/D    1
CLK(R)->CLK(R)	15.897   12.063/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[32]/D    1
CLK(R)->CLK(R)	15.885   12.065/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[26]/D    1
CLK(R)->CLK(R)	15.886   12.069/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[29]/D    1
CLK(R)->CLK(R)	15.886   12.072/*        0.114/*         my_fpu_double/i_fpu_sub/diff_1_reg[25]/D    1
CLK(R)->CLK(R)	15.885   12.076/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[4]/D    1
CLK(R)->CLK(R)	15.897   12.079/*        0.103/*         my_fpu_double/i_fpu_sub/diff_1_reg[36]/D    1
CLK(R)->CLK(R)	15.840   */12.079        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[10]/D    1
CLK(R)->CLK(R)	15.891   12.083/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[49]/D    1
CLK(R)->CLK(R)	15.892   12.086/*        0.108/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[34]/D    1
CLK(R)->CLK(R)	15.896   12.086/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */12.086        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */12.087        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[7]/D    1
CLK(R)->CLK(R)	15.893   12.090/*        0.107/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[35]/D    1
CLK(R)->CLK(R)	15.894   12.091/*        0.106/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[33]/D    1
CLK(R)->CLK(R)	15.895   12.094/*        0.105/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[48]/D    1
CLK(R)->CLK(R)	15.895   12.096/*        0.105/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[47]/D    1
CLK(R)->CLK(R)	15.919   12.098/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[63]/D    1
CLK(R)->CLK(R)	15.919   12.100/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[103]/D    1
CLK(R)->CLK(R)	15.919   12.100/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[73]/D    1
CLK(R)->CLK(R)	15.919   12.101/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[92]/D    1
CLK(R)->CLK(R)	15.920   12.102/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[96]/D    1
CLK(R)->CLK(R)	15.919   12.103/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[90]/D    1
CLK(R)->CLK(R)	15.919   12.104/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[95]/D    1
CLK(R)->CLK(R)	15.918   12.104/*        0.082/*         my_fpu_double/i_fpu_mul/product_5_reg[58]/D    1
CLK(R)->CLK(R)	15.919   12.104/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[71]/D    1
CLK(R)->CLK(R)	15.920   12.105/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[72]/D    1
CLK(R)->CLK(R)	15.920   12.105/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[101]/D    1
CLK(R)->CLK(R)	15.919   12.106/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[102]/D    1
CLK(R)->CLK(R)	15.919   12.106/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[54]/D    1
CLK(R)->CLK(R)	15.919   12.106/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[65]/D    1
CLK(R)->CLK(R)	15.919   12.107/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[84]/D    1
CLK(R)->CLK(R)	15.919   12.107/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[70]/D    1
CLK(R)->CLK(R)	15.920   12.107/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[100]/D    1
CLK(R)->CLK(R)	15.919   12.107/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[93]/D    1
CLK(R)->CLK(R)	15.920   12.108/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[62]/D    1
CLK(R)->CLK(R)	15.920   12.108/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[85]/D    1
CLK(R)->CLK(R)	15.919   12.108/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[61]/D    1
CLK(R)->CLK(R)	15.919   12.109/*        0.081/*         my_fpu_double/i_fpu_sub/diff_1_reg[14]/D    1
CLK(R)->CLK(R)	15.919   12.109/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[91]/D    1
CLK(R)->CLK(R)	15.920   12.109/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[94]/D    1
CLK(R)->CLK(R)	15.920   12.109/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[69]/D    1
CLK(R)->CLK(R)	15.919   12.110/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[88]/D    1
CLK(R)->CLK(R)	15.920   12.110/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[60]/D    1
CLK(R)->CLK(R)	15.919   12.110/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[56]/D    1
CLK(R)->CLK(R)	15.919   12.110/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[86]/D    1
CLK(R)->CLK(R)	15.919   12.112/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[89]/D    1
CLK(R)->CLK(R)	15.920   12.112/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.112/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[59]/D    1
CLK(R)->CLK(R)	15.920   12.113/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */12.113        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[11]/D    1
CLK(R)->CLK(R)	15.811   */12.113        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[28]/D    1
CLK(R)->CLK(R)	15.811   */12.114        */0.189         my_fpu_double/i_fpu_sub/subtrahend_reg[3]/D    1
CLK(R)->CLK(R)	15.920   12.114/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[87]/D    1
CLK(R)->CLK(R)	15.811   */12.114        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[14]/D    1
CLK(R)->CLK(R)	15.920   12.114/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[24]/D    1
CLK(R)->CLK(R)	15.811   */12.114        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[30]/D    1
CLK(R)->CLK(R)	15.920   12.115/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[22]/D    1
CLK(R)->CLK(R)	15.811   */12.115        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[27]/D    1
CLK(R)->CLK(R)	15.811   */12.115        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[46]/D    1
CLK(R)->CLK(R)	15.920   12.115/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[12]/D    1
CLK(R)->CLK(R)	15.920   12.115/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[15]/D    1
CLK(R)->CLK(R)	15.919   12.116/*        0.081/*         my_fpu_double/i_fpu_mul/product_5_reg[55]/D    1
CLK(R)->CLK(R)	15.921   12.116/*        0.079/*         my_fpu_double/i_fpu_mul/product_5_reg[105]/D    1
CLK(R)->CLK(R)	15.920   12.116/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[25]/D    1
CLK(R)->CLK(R)	15.812   */12.116        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[6]/D    1
CLK(R)->CLK(R)	15.920   12.116/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[23]/D    1
CLK(R)->CLK(R)	15.811   */12.116        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[15]/D    1
CLK(R)->CLK(R)	15.811   */12.117        */0.189         my_fpu_double/i_fpu_sub/minuend_reg[12]/D    1
CLK(R)->CLK(R)	15.812   */12.117        */0.188         my_fpu_double/i_fpu_sub/minuend_reg[13]/D    1
CLK(R)->CLK(R)	15.812   */12.117        */0.188         my_fpu_double/i_fpu_sub/minuend_reg[29]/D    1
CLK(R)->CLK(R)	15.812   */12.117        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[7]/D    1
CLK(R)->CLK(R)	15.814   */12.117        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[33]/D    1
CLK(R)->CLK(R)	15.920   12.117/*        0.080/*         my_fpu_double/i_fpu_mul/product_5_reg[57]/D    1
CLK(R)->CLK(R)	15.812   */12.117        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[2]/D    1
CLK(R)->CLK(R)	15.812   */12.118        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[5]/D    1
CLK(R)->CLK(R)	15.812   */12.118        */0.188         my_fpu_double/i_fpu_sub/minuend_reg[26]/D    1
CLK(R)->CLK(R)	15.812   */12.118        */0.188         my_fpu_double/i_fpu_sub/subtrahend_reg[4]/D    1
CLK(R)->CLK(R)	15.814   */12.119        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[34]/D    1
CLK(R)->CLK(R)	15.814   */12.119        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[25]/D    1
CLK(R)->CLK(R)	15.815   */12.120        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */12.120        */0.161         my_fpu_double/i_fpu_mul/sum_0_reg[11]/D    1
CLK(R)->CLK(R)	15.815   */12.120        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.120/*        0.079/*         my_fpu_double/i_fpu_mul/product_5_reg[26]/D    1
CLK(R)->CLK(R)	15.814   */12.120        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[19]/D    1
CLK(R)->CLK(R)	15.815   */12.121        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[32]/D    1
CLK(R)->CLK(R)	15.814   */12.121        */0.186         my_fpu_double/i_fpu_sub/minuend_reg[23]/D    1
CLK(R)->CLK(R)	15.815   */12.121        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[17]/D    1
CLK(R)->CLK(R)	15.815   */12.121        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[16]/D    1
CLK(R)->CLK(R)	15.815   */12.121        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[45]/D    1
CLK(R)->CLK(R)	15.816   */12.121        */0.184         my_fpu_double/i_fpu_sub/minuend_reg[39]/D    1
CLK(R)->CLK(R)	15.815   */12.121        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[18]/D    1
CLK(R)->CLK(R)	15.815   */12.122        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[21]/D    1
CLK(R)->CLK(R)	15.815   */12.123        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[24]/D    1
CLK(R)->CLK(R)	15.815   */12.123        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[50]/D    1
CLK(R)->CLK(R)	15.816   */12.123        */0.184         my_fpu_double/i_fpu_sub/minuend_reg[43]/D    1
CLK(R)->CLK(R)	15.815   */12.123        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[37]/D    1
CLK(R)->CLK(R)	15.815   */12.123        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[36]/D    1
CLK(R)->CLK(R)	15.816   */12.123        */0.184         my_fpu_double/i_fpu_sub/minuend_reg[42]/D    1
CLK(R)->CLK(R)	15.815   */12.124        */0.185         my_fpu_double/i_fpu_sub/minuend_reg[38]/D    1
CLK(R)->CLK(R)	15.819   */12.124        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[49]/D    1
CLK(R)->CLK(R)	15.818   */12.124        */0.182         my_fpu_double/i_fpu_sub/minuend_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */12.124        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[11]/D    1
CLK(R)->CLK(R)	15.819   */12.126        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[35]/D    1
CLK(R)->CLK(R)	15.819   */12.126        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[40]/D    1
CLK(R)->CLK(R)	15.840   */12.126        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[11]/D    1
CLK(R)->CLK(R)	15.819   */12.126        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[44]/D    1
CLK(R)->CLK(R)	15.819   */12.128        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[48]/D    1
CLK(R)->CLK(R)	15.840   */12.128        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[5]/D    1
CLK(R)->CLK(R)	15.819   */12.128        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[51]/D    1
CLK(R)->CLK(R)	15.819   */12.128        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[22]/D    1
CLK(R)->CLK(R)	15.819   */12.128        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[20]/D    1
CLK(R)->CLK(R)	15.819   */12.129        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.131        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[5]/D    1
CLK(R)->CLK(R)	15.819   */12.132        */0.181         my_fpu_double/i_fpu_sub/minuend_reg[5]/D    1
CLK(R)->CLK(R)	15.884   12.132/*        0.116/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.884   12.132/*        0.116/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.885   12.135/*        0.115/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */12.136        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[6]/D    1
CLK(R)->CLK(R)	15.816   */12.138        */0.184         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[50]/D    1
CLK(R)->CLK(R)	15.891   12.140/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */12.141        */0.161         my_fpu_double/i_fpu_mul/product_c_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */12.142        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */12.145        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[11]/D    1
CLK(R)->CLK(R)	15.815   */12.147        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.816   */12.150        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.816   */12.151        */0.184         my_fpu_double/i_fpu_sub/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.816   */12.153        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.816   */12.154        */0.184         my_fpu_double/i_fpu_sub/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.817   */12.155        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.817   */12.155        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.817   */12.155        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.817   */12.155        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.818   */12.156        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.817   */12.156        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.817   */12.157        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.817   */12.157        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.817   */12.157        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.817   */12.157        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.818   */12.157        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.818   */12.157        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.817   */12.157        */0.183         my_fpu_double/i_fpu_sub/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.819   */12.158        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.818   */12.158        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.818   */12.158        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.818   */12.158        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.818   */12.158        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.817   */12.158        */0.183         my_fpu_double/i_fpu_sub/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.819   */12.158        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.819   */12.159        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.818   */12.159        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.819   */12.159        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.818   */12.159        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.819   */12.159        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.819   */12.159        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.819   */12.159        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.819   */12.159        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.819   */12.159        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.819   */12.159        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.819   */12.160        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.819   */12.160        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.819   */12.161        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.815   */12.161        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.819   */12.161        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.819   */12.161        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.819   */12.161        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.819   */12.161        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.819   */12.162        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.814   */12.162        */0.186         my_fpu_double/i_fpu_sub/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.819   */12.162        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.815   */12.163        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.819   */12.163        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.819   */12.163        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.818   */12.163        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.819   */12.163        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.818   */12.163        */0.182         my_fpu_double/i_fpu_sub/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.819   */12.163        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.815   */12.164        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.818   */12.164        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.815   */12.164        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.815   */12.164        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.815   */12.164        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.819   */12.164        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.815   */12.164        */0.185         my_fpu_double/i_fpu_sub/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.818   */12.165        */0.182         my_fpu_double/i_fpu_sub/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.819   */12.165        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.819   */12.165        */0.181         my_fpu_double/i_fpu_sub/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.819   */12.165        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.815   */12.166        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.815   */12.166        */0.185         my_fpu_double/i_fpu_sub/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.819   */12.166        */0.181         my_fpu_double/i_fpu_sub/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.840   */12.167        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.169        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */12.169        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[11]/D    1
CLK(R)->CLK(R)	15.811   */12.173        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[57]/D    1
CLK(R)->CLK(R)	15.807   */12.174        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[23]/D    1
CLK(R)->CLK(R)	15.807   */12.175        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[26]/D    1
CLK(R)->CLK(R)	15.807   */12.176        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[25]/D    1
CLK(R)->CLK(R)	15.807   */12.177        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[6]/D    1
CLK(R)->CLK(R)	15.811   */12.177        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[60]/D    1
CLK(R)->CLK(R)	15.807   */12.177        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[29]/D    1
CLK(R)->CLK(R)	15.811   */12.177        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[53]/D    1
CLK(R)->CLK(R)	15.811   */12.178        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[55]/D    1
CLK(R)->CLK(R)	15.808   */12.178        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[9]/D    1
CLK(R)->CLK(R)	15.808   */12.178        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[27]/D    1
CLK(R)->CLK(R)	15.811   */12.178        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[54]/D    1
CLK(R)->CLK(R)	15.812   */12.179        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[58]/D    1
CLK(R)->CLK(R)	15.811   */12.179        */0.189         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[61]/D    1
CLK(R)->CLK(R)	15.808   */12.180        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[24]/D    1
CLK(R)->CLK(R)	15.812   */12.180        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[57]/D    1
CLK(R)->CLK(R)	15.812   */12.180        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[62]/D    1
CLK(R)->CLK(R)	15.808   */12.180        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[28]/D    1
CLK(R)->CLK(R)	15.812   */12.180        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[56]/D    1
CLK(R)->CLK(R)	15.808   */12.180        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[8]/D    1
CLK(R)->CLK(R)	15.839   */12.181        */0.161         my_fpu_double/i_fpu_sub/diff_reg[13]/D    1
CLK(R)->CLK(R)	15.812   */12.181        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[59]/D    1
CLK(R)->CLK(R)	15.812   */12.181        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[59]/D    1
CLK(R)->CLK(R)	15.812   */12.181        */0.188         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[56]/D    1
CLK(R)->CLK(R)	15.812   */12.181        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[55]/D    1
CLK(R)->CLK(R)	15.812   */12.181        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[58]/D    1
CLK(R)->CLK(R)	15.808   */12.181        */0.192         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[60]/D    1
CLK(R)->CLK(R)	15.812   */12.181        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[54]/D    1
CLK(R)->CLK(R)	15.812   */12.181        */0.188         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[53]/D    1
CLK(R)->CLK(R)	15.920   12.183/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[28]/D    1
CLK(R)->CLK(R)	15.890   12.183/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[45]/D    1
CLK(R)->CLK(R)	15.817   */12.184        */0.183         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[62]/D    1
CLK(R)->CLK(R)	15.892   12.186/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[49]/D    1
CLK(R)->CLK(R)	15.808   */12.186        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[44]/D    1
CLK(R)->CLK(R)	15.891   12.186/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[58]/D    1
CLK(R)->CLK(R)	15.891   12.187/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.187/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.891   12.188/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[41]/D    1
CLK(R)->CLK(R)	15.891   12.188/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[63]/D    1
CLK(R)->CLK(R)	15.920   12.188/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[27]/D    1
CLK(R)->CLK(R)	15.920   12.188/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[27]/D    1
CLK(R)->CLK(R)	15.920   12.188/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.188/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[53]/D    1
CLK(R)->CLK(R)	15.898   12.189/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_by_0_reg/D    1
CLK(R)->CLK(R)	15.920   12.189/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[46]/D    1
CLK(R)->CLK(R)	15.840   */12.189        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[11]/D    1
CLK(R)->CLK(R)	15.892   12.189/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[69]/D    1
CLK(R)->CLK(R)	15.921   12.189/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.189/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[52]/D    1
CLK(R)->CLK(R)	15.921   12.190/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.190/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[51]/D    1
CLK(R)->CLK(R)	15.893   12.190/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[53]/D    1
CLK(R)->CLK(R)	15.818   */12.190        */0.182         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[52]/D    1
CLK(R)->CLK(R)	15.920   12.190/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.190/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[29]/D    1
CLK(R)->CLK(R)	15.920   12.190/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[51]/D    1
CLK(R)->CLK(R)	15.891   12.190/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.190/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[51]/D    1
CLK(R)->CLK(R)	15.891   12.190/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[42]/D    1
CLK(R)->CLK(R)	15.818   */12.190        */0.182         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[61]/D    1
CLK(R)->CLK(R)	15.897   12.190/*        0.103/*         my_fpu_double/i_fpu_exceptions/div_inf_by_inf_reg/D    1
CLK(R)->CLK(R)	15.920   12.190/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[54]/D    1
CLK(R)->CLK(R)	15.808   */12.191        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[22]/D    1
CLK(R)->CLK(R)	15.892   12.191/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[61]/D    1
CLK(R)->CLK(R)	15.893   12.191/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[56]/D    1
CLK(R)->CLK(R)	15.920   12.191/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.191/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.191/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[53]/D    1
CLK(R)->CLK(R)	15.920   12.191/*        0.080/*         my_fpu_double/i_fpu_add/large_add_reg[52]/D    1
CLK(R)->CLK(R)	15.892   12.191/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[62]/D    1
CLK(R)->CLK(R)	15.818   */12.191        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[51]/D    1
CLK(R)->CLK(R)	15.818   */12.191        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[5]/D    1
CLK(R)->CLK(R)	15.893   12.191/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[47]/D    1
CLK(R)->CLK(R)	15.818   */12.191        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[7]/D    1
CLK(R)->CLK(R)	15.892   12.191/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[74]/D    1
CLK(R)->CLK(R)	15.893   12.191/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[48]/D    1
CLK(R)->CLK(R)	15.892   12.191/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.191/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[48]/D    1
CLK(R)->CLK(R)	15.893   12.192/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[51]/D    1
CLK(R)->CLK(R)	15.893   12.192/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[64]/D    1
CLK(R)->CLK(R)	15.920   12.192/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[53]/D    1
CLK(R)->CLK(R)	15.920   12.192/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[54]/D    1
CLK(R)->CLK(R)	15.921   12.192/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.192/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[27]/D    1
CLK(R)->CLK(R)	15.921   12.192/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[52]/D    1
CLK(R)->CLK(R)	15.921   12.192/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.192/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[49]/D    1
CLK(R)->CLK(R)	15.893   12.192/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[65]/D    1
CLK(R)->CLK(R)	15.892   12.192/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[68]/D    1
CLK(R)->CLK(R)	15.890   12.192/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[84]/D    1
CLK(R)->CLK(R)	15.920   12.192/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[38]/D    1
CLK(R)->CLK(R)	15.892   12.192/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[60]/D    1
CLK(R)->CLK(R)	15.892   12.192/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[70]/D    1
CLK(R)->CLK(R)	15.839   */12.193        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.193/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[55]/D    1
CLK(R)->CLK(R)	15.921   12.193/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.193/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[52]/D    1
CLK(R)->CLK(R)	15.921   12.193/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[48]/D    1
CLK(R)->CLK(R)	15.809   */12.193        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[31]/D    1
CLK(R)->CLK(R)	15.920   12.193/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.193/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[53]/D    1
CLK(R)->CLK(R)	15.921   12.193/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.891   12.193/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[78]/D    1
CLK(R)->CLK(R)	15.921   12.193/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[49]/D    1
CLK(R)->CLK(R)	15.893   12.193/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[57]/D    1
CLK(R)->CLK(R)	15.892   12.193/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[72]/D    1
CLK(R)->CLK(R)	15.809   */12.193        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[43]/D    1
CLK(R)->CLK(R)	15.920   12.193/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[29]/D    1
CLK(R)->CLK(R)	15.894   12.194/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[50]/D    1
CLK(R)->CLK(R)	15.898   12.194/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_0_by_0_reg/D    1
CLK(R)->CLK(R)	15.921   12.194/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.194/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[28]/D    1
CLK(R)->CLK(R)	15.920   12.194/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[45]/D    1
CLK(R)->CLK(R)	15.894   12.194/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[54]/D    1
CLK(R)->CLK(R)	15.892   12.195/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[75]/D    1
CLK(R)->CLK(R)	15.809   */12.195        */0.191         my_fpu_double/i_fpu_exceptions/NaN_output_0_reg[51]/D    1
CLK(R)->CLK(R)	15.893   12.195/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[71]/D    1
CLK(R)->CLK(R)	15.808   */12.195        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[39]/D    1
CLK(R)->CLK(R)	15.920   12.195/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.195/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[36]/D    1
CLK(R)->CLK(R)	15.921   12.195/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[50]/D    1
CLK(R)->CLK(R)	15.894   12.195/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[52]/D    1
CLK(R)->CLK(R)	15.894   12.195/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[55]/D    1
CLK(R)->CLK(R)	15.920   12.195/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[46]/D    1
CLK(R)->CLK(R)	15.893   12.195/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[73]/D    1
CLK(R)->CLK(R)	15.809   */12.196        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[21]/D    1
CLK(R)->CLK(R)	15.894   12.196/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[66]/D    1
CLK(R)->CLK(R)	15.920   12.196/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.196/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[51]/D    1
CLK(R)->CLK(R)	15.894   12.196/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[59]/D    1
CLK(R)->CLK(R)	15.921   12.196/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[44]/D    1
CLK(R)->CLK(R)	15.809   */12.196        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[20]/D    1
CLK(R)->CLK(R)	15.920   12.196/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[41]/D    1
CLK(R)->CLK(R)	15.840   */12.196        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.196/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[41]/D    1
CLK(R)->CLK(R)	15.819   */12.196        */0.181         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[30]/D    1
CLK(R)->CLK(R)	15.894   12.196/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[67]/D    1
CLK(R)->CLK(R)	15.818   */12.197        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[42]/D    1
CLK(R)->CLK(R)	15.920   12.197/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.197/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.197/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[45]/D    1
CLK(R)->CLK(R)	15.920   12.197/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[54]/D    1
CLK(R)->CLK(R)	15.920   12.197/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[43]/D    1
CLK(R)->CLK(R)	15.920   12.197/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[46]/D    1
CLK(R)->CLK(R)	15.808   */12.197        */0.192         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[38]/D    1
CLK(R)->CLK(R)	15.898   12.198/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_inf_reg/D    1
CLK(R)->CLK(R)	15.818   */12.198        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.199/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.199/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[48]/D    1
CLK(R)->CLK(R)	15.819   */12.199        */0.181         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[41]/D    1
CLK(R)->CLK(R)	15.892   12.199/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[83]/D    1
CLK(R)->CLK(R)	15.893   12.199/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[76]/D    1
CLK(R)->CLK(R)	15.898   12.199/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_by_inf_reg/D    1
CLK(R)->CLK(R)	15.809   */12.199        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[40]/D    1
CLK(R)->CLK(R)	15.890   12.199/*        0.110/*         my_fpu_double/i_fpu_mul/product_reg[101]/D    1
CLK(R)->CLK(R)	15.921   12.200/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[42]/D    1
CLK(R)->CLK(R)	15.818   */12.200        */0.182         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[49]/D    1
CLK(R)->CLK(R)	15.893   12.200/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[77]/D    1
CLK(R)->CLK(R)	15.891   12.201/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[100]/D    1
CLK(R)->CLK(R)	15.893   12.201/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[79]/D    1
CLK(R)->CLK(R)	15.893   12.201/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[80]/D    1
CLK(R)->CLK(R)	15.892   12.201/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[86]/D    1
CLK(R)->CLK(R)	15.894   12.202/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[81]/D    1
CLK(R)->CLK(R)	15.898   12.202/*        0.102/*         my_fpu_double/i_fpu_exceptions/div_uf_reg/D    1
CLK(R)->CLK(R)	15.809   */12.203        */0.191         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[4]/D    1
CLK(R)->CLK(R)	15.893   12.203/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[82]/D    1
CLK(R)->CLK(R)	15.893   12.203/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[87]/D    1
CLK(R)->CLK(R)	15.891   12.204/*        0.109/*         my_fpu_double/i_fpu_mul/product_reg[95]/D    1
CLK(R)->CLK(R)	15.894   12.205/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[85]/D    1
CLK(R)->CLK(R)	15.893   12.205/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[91]/D    1
CLK(R)->CLK(R)	15.892   12.206/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[90]/D    1
CLK(R)->CLK(R)	15.893   12.206/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[89]/D    1
CLK(R)->CLK(R)	15.893   12.206/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[88]/D    1
CLK(R)->CLK(R)	15.892   12.207/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[96]/D    1
CLK(R)->CLK(R)	15.893   12.207/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[92]/D    1
CLK(R)->CLK(R)	15.922   12.207/*        0.078/*         my_fpu_double/i_fpu_exceptions/out_pos_inf_reg/D    1
CLK(R)->CLK(R)	15.922   12.208/*        0.078/*         my_fpu_double/i_fpu_exceptions/out_neg_inf_reg/D    1
CLK(R)->CLK(R)	15.893   12.208/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[93]/D    1
CLK(R)->CLK(R)	15.892   12.210/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[97]/D    1
CLK(R)->CLK(R)	15.892   12.210/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[99]/D    1
CLK(R)->CLK(R)	15.813   */12.210        */0.187         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[10]/D    1
CLK(R)->CLK(R)	15.813   */12.211        */0.187         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[32]/D    1
CLK(R)->CLK(R)	15.893   12.211/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[94]/D    1
CLK(R)->CLK(R)	15.892   12.212/*        0.108/*         my_fpu_double/i_fpu_mul/product_reg[102]/D    1
CLK(R)->CLK(R)	15.893   12.213/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[105]/D    1
CLK(R)->CLK(R)	15.814   */12.214        */0.186         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[2]/D    1
CLK(R)->CLK(R)	15.893   12.214/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[104]/D    1
CLK(R)->CLK(R)	15.893   12.216/*        0.107/*         my_fpu_double/i_fpu_mul/product_reg[98]/D    1
CLK(R)->CLK(R)	15.921   12.218/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[8]/D    1
CLK(R)->CLK(R)	15.894   12.219/*        0.106/*         my_fpu_double/i_fpu_mul/product_reg[103]/D    1
CLK(R)->CLK(R)	15.921   12.219/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.220/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.221/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.222/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.223/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.223/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.223/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[14]/D    1
CLK(R)->CLK(R)	15.920   12.223/*        0.080/*         my_fpu_double/i_fpu_add/sum_3_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.223/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.224/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.225/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[15]/D    1
CLK(R)->CLK(R)	15.921   12.225/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.225/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.225/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.226/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.226/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.226/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.226/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.226/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.226/*        0.078/*         my_fpu_double/i_fpu_sub/diff_1_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.227/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.227/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.227/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.227/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.228/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.228/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.228/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.228/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.228/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.228/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.229/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.229/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.229/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.229/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.229/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.229/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.230/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.230/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.230/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.231/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.231/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.231/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.231/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.231/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.231/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.231/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.232/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.232/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[8]/D    1
CLK(R)->CLK(R)	15.922   12.232/*        0.078/*         my_fpu_double/i_fpu_add/sum_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.232/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.232/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.233/*        0.079/*         my_fpu_double/i_fpu_add/sum_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.233/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.233/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.233/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.234/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */12.237        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[5]/D    1
CLK(R)->CLK(R)	15.831   */12.239        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.240/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.831   */12.241        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.242/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.243/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.243/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.832   */12.244        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[27]/D    1
CLK(R)->CLK(R)	15.832   */12.244        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[17]/D    1
CLK(R)->CLK(R)	15.831   */12.244        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.244/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.244/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.245/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.922   12.245/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.832   */12.246        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.246/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.832   */12.246        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[21]/D    1
CLK(R)->CLK(R)	15.922   12.246/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.832   */12.246        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.246/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.246/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.921   12.247/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.832   */12.247        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.247/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.832   */12.247        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[19]/D    1
CLK(R)->CLK(R)	15.832   */12.247        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.247/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.247/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.247/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.921   12.247/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.247/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.921   12.247/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.922   12.248/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.832   */12.248        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.248/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.832   */12.248        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[15]/D    1
CLK(R)->CLK(R)	15.921   12.248/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.832   */12.248        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.248/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.248/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.922   12.249/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.249/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.922   12.249/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.922   12.249/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.922   12.249/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.922   12.249/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.922   12.249/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[54]/D    1
CLK(R)->CLK(R)	15.922   12.250/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.832   */12.250        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.250/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.832   */12.250        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[44]/D    1
CLK(R)->CLK(R)	15.832   */12.250        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[46]/D    1
CLK(R)->CLK(R)	15.840   */12.250        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.250/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.250/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.250/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[46]/D    1
CLK(R)->CLK(R)	15.832   */12.250        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.251/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.922   12.251/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.251/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.251/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.922   12.251/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.832   */12.251        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[25]/D    1
CLK(R)->CLK(R)	15.922   12.251/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.251/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.251/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.920   12.251/*        0.080/*         my_fpu_double/i_fpu_add/small_shift_3_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.251/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.251/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.251/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[32]/D    1
CLK(R)->CLK(R)	15.832   */12.251        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.252/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.252/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.252/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.252/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.252/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.252/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.252/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.252/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.922   12.252/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.832   */12.252        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.252/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.253/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[42]/D    1
CLK(R)->CLK(R)	15.832   */12.253        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.253/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.253/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.253/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.253/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.253/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.253/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.254/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[36]/D    1
CLK(R)->CLK(R)	15.921   12.254/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.254/*        0.078/*         my_fpu_double/i_fpu_sub/subtra_shift_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.254/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.832   */12.254        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.254/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.254/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.254/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[49]/D    1
CLK(R)->CLK(R)	15.832   */12.254        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.254/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.255/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[50]/D    1
CLK(R)->CLK(R)	15.922   12.255/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.255/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.255/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.255/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[41]/D    1
CLK(R)->CLK(R)	15.832   */12.255        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[47]/D    1
CLK(R)->CLK(R)	15.922   12.255/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.256/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.256/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.256/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.256/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[52]/D    1
CLK(R)->CLK(R)	15.922   12.257/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[48]/D    1
CLK(R)->CLK(R)	15.922   12.257/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.257/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[29]/D    1
CLK(R)->CLK(R)	15.922   12.257/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.257/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.257/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[53]/D    1
CLK(R)->CLK(R)	15.921   12.257/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.258/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[47]/D    1
CLK(R)->CLK(R)	15.922   12.258/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.258/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[51]/D    1
CLK(R)->CLK(R)	15.922   12.258/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[41]/D    1
CLK(R)->CLK(R)	15.922   12.258/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.258/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.258/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[36]/D    1
CLK(R)->CLK(R)	15.921   12.258/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_3_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.258/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.258/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.258/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.258/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[44]/D    1
CLK(R)->CLK(R)	15.889   12.259/*        0.111/*         my_fpu_double/i_fpu_exceptions/mul_0_by_inf_reg/D    1
CLK(R)->CLK(R)	15.922   12.259/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.259/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.259/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[30]/D    1
CLK(R)->CLK(R)	15.921   12.259/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[37]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.260/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.260/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[27]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.260/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[13]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.260/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.261/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[29]/D    1
CLK(R)->CLK(R)	15.921   12.261/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.261/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[22]/D    1
CLK(R)->CLK(R)	15.922   12.261/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.261/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[27]/D    1
CLK(R)->CLK(R)	15.921   12.262/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.262/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[32]/D    1
CLK(R)->CLK(R)	15.921   12.262/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.922   12.262/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.262/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[39]/D    1
CLK(R)->CLK(R)	15.920   12.262/*        0.080/*         my_fpu_double/i_fpu_add/small_add_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.262/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.262/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.263/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.922   12.263/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.263/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.263/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[23]/D    1
CLK(R)->CLK(R)	15.920   12.263/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.263/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.263/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[40]/D    1
CLK(R)->CLK(R)	15.921   12.263/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.263/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.263/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[19]/D    1
CLK(R)->CLK(R)	15.922   12.263/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.264/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.921   12.264/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.264/*        0.080/*         my_fpu_double/i_fpu_add/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.264/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.264/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.264/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.264/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.265/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.265/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.265/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.922   12.265/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.265/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */12.265        */0.161         my_fpu_double/i_fpu_mul/product_b_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.265/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.265/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[21]/D    1
CLK(R)->CLK(R)	15.922   12.265/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.265/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.266/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.266/*        0.079/*         my_fpu_double/i_fpu_add/large_add_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.266/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.266/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.266/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.266/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.922   12.267/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[20]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.267/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[19]/D    1
CLK(R)->CLK(R)	15.922   12.268/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.268/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.922   12.268/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[18]/D    1
CLK(R)->CLK(R)	15.922   12.268/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.268/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.269/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[21]/D    1
CLK(R)->CLK(R)	15.922   12.269/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.269/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[10]/D    1
CLK(R)->CLK(R)	15.922   12.269/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.921   12.269/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/small_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.270/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.270/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.271/*        0.079/*         my_fpu_double/i_fpu_add/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.922   12.271/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[25]/D    1
CLK(R)->CLK(R)	15.922   12.271/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.271/*        0.079/*         my_fpu_double/i_fpu_add/small_add_reg[18]/D    1
CLK(R)->CLK(R)	15.922   12.271/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.272/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[16]/D    1
CLK(R)->CLK(R)	15.922   12.272/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.273/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.922   12.273/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.922   12.273/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.273/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.273/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[20]/D    1
CLK(R)->CLK(R)	15.898   12.274/*        0.102/*         my_fpu_double/i_fpu_exceptions/mul_uf_reg/D    1
CLK(R)->CLK(R)	15.840   */12.274        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.274/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[24]/D    1
CLK(R)->CLK(R)	15.922   12.274/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_reg[26]/D    1
CLK(R)->CLK(R)	15.922   12.277/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.278        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.278/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.280/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.280/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.280/*        0.078/*         my_fpu_double/i_fpu_add/exponent_diff_reg[1]/D    1
CLK(R)->CLK(R)	15.923   12.286/*        0.077/*         my_fpu_double/i_fpu_add/exponent_diff_reg[4]/D    1
CLK(R)->CLK(R)	15.925   12.288/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[8]/D    1
CLK(R)->CLK(R)	15.875   12.288/*        0.125/*         my_fpu_double/i_fpu_sub/diff_1_reg[5]/D    1
CLK(R)->CLK(R)	15.924   12.290/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[2]/D    1
CLK(R)->CLK(R)	15.924   12.291/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */12.293        */0.161         my_fpu_double/i_fpu_add/exponent_diff_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.294/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.295/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.297/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.298/*        0.076/*         my_fpu_double/i_fpu_add/sign_reg/D    1
CLK(R)->CLK(R)	15.925   12.298/*        0.075/*         my_fpu_double/i_fpu_add/exponent_diff_reg[7]/D    1
CLK(R)->CLK(R)	15.925   12.298/*        0.075/*         my_fpu_double/i_fpu_add/exponent_diff_reg[5]/D    1
CLK(R)->CLK(R)	15.924   12.298/*        0.076/*         my_fpu_double/i_fpu_add/exponent_diff_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.298/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */12.299        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[4]/D    1
CLK(R)->CLK(R)	15.896   12.299/*        0.104/*         my_fpu_double/i_fpu_exceptions/multiply_reg/D    1
CLK(R)->CLK(R)	15.898   12.299/*        0.102/*         my_fpu_double/i_fpu_exceptions/divide_reg/D    1
CLK(R)->CLK(R)	15.898   12.302/*        0.102/*         my_fpu_double/i_fpu_exceptions/subtract_reg/D    1
CLK(R)->CLK(R)	15.839   */12.302        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[28]/D    1
CLK(R)->CLK(R)	15.897   12.303/*        0.103/*         my_fpu_double/i_fpu_exceptions/add_reg/D    1
CLK(R)->CLK(R)	15.897   12.304/*        0.103/*         my_fpu_double/i_fpu_exceptions/mul_inf_reg/D    1
CLK(R)->CLK(R)	15.876   12.312/*        0.124/*         my_fpu_double/i_fpu_sub/diff_1_reg[7]/D    1
CLK(R)->CLK(R)	15.873   12.334/*        0.127/*         my_fpu_double/i_fpu_sub/exponent_large_reg[10]/D    1
CLK(R)->CLK(R)	15.875   12.334/*        0.125/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */12.337        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.339/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.339/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[21]/D    1
CLK(R)->CLK(R)	15.876   12.339/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[3]/D    1
CLK(R)->CLK(R)	15.876   12.340/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[19]/D    1
CLK(R)->CLK(R)	15.875   12.340/*        0.125/*         my_fpu_double/i_fpu_sub/exponent_large_reg[0]/D    1
CLK(R)->CLK(R)	15.876   12.340/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[8]/D    1
CLK(R)->CLK(R)	15.876   12.341/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[22]/D    1
CLK(R)->CLK(R)	15.876   12.342/*        0.124/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[18]/D    1
CLK(R)->CLK(R)	15.877   12.342/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[22]/D    1
CLK(R)->CLK(R)	15.877   12.343/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[16]/D    1
CLK(R)->CLK(R)	15.877   12.343/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[21]/D    1
CLK(R)->CLK(R)	15.877   12.343/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[20]/D    1
CLK(R)->CLK(R)	15.877   12.344/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[20]/D    1
CLK(R)->CLK(R)	15.877   12.344/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.344/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[19]/D    1
CLK(R)->CLK(R)	15.877   12.344/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[18]/D    1
CLK(R)->CLK(R)	15.877   12.344/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.344/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[23]/D    1
CLK(R)->CLK(R)	15.877   12.345/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.345/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.345/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.345/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[0]/D    1
CLK(R)->CLK(R)	15.877   12.345/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[8]/D    1
CLK(R)->CLK(R)	15.877   12.346/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[23]/D    1
CLK(R)->CLK(R)	15.877   12.346/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.346/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.346/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.346/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.346/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.346/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.347/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.347/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[0]/D    1
CLK(R)->CLK(R)	15.876   12.347/*        0.124/*         my_fpu_double/i_fpu_sub/exponent_large_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.348/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.348/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.349/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_small_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.349/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.349/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.349/*        0.123/*         my_fpu_double/i_fpu_sub/mantissa_large_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.350/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.351/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[2]/D    1
CLK(R)->CLK(R)	15.877   12.351/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.351/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.353/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.353/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */12.353        */0.161         my_fpu_double/i_fpu_sub/diff_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.353/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.353/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.355/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[10]/D    1
CLK(R)->CLK(R)	15.877   12.356/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.357/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.357/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.358/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.359/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.359/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_large_reg[8]/D    1
CLK(R)->CLK(R)	15.877   12.360/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.361/*        0.123/*         my_fpu_double/i_fpu_sub/exponent_small_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.361/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.362/*        0.080/*         my_fpu_double/i_fpu_mul/product_1_reg[4]/D    1
CLK(R)->CLK(R)	15.875   12.363/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[46]/D    1
CLK(R)->CLK(R)	15.921   12.364/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[6]/D    1
CLK(R)->CLK(R)	15.875   12.365/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[43]/D    1
CLK(R)->CLK(R)	15.875   12.365/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[8]/D    1
CLK(R)->CLK(R)	15.875   12.365/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.366/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[8]/D    1
CLK(R)->CLK(R)	15.875   12.367/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[36]/D    1
CLK(R)->CLK(R)	15.876   12.367/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[47]/D    1
CLK(R)->CLK(R)	15.921   12.367/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[7]/D    1
CLK(R)->CLK(R)	15.875   12.367/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[31]/D    1
CLK(R)->CLK(R)	15.876   12.367/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[45]/D    1
CLK(R)->CLK(R)	15.876   12.368/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[13]/D    1
CLK(R)->CLK(R)	15.876   12.368/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[50]/D    1
CLK(R)->CLK(R)	15.876   12.368/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[6]/D    1
CLK(R)->CLK(R)	15.876   12.368/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[11]/D    1
CLK(R)->CLK(R)	15.876   12.368/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[42]/D    1
CLK(R)->CLK(R)	15.876   12.368/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[17]/D    1
CLK(R)->CLK(R)	15.876   12.369/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[9]/D    1
CLK(R)->CLK(R)	15.876   12.369/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[48]/D    1
CLK(R)->CLK(R)	15.875   12.369/*        0.125/*         my_fpu_double/i_fpu_mul/product_6_reg[29]/D    1
CLK(R)->CLK(R)	15.876   12.369/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[5]/D    1
CLK(R)->CLK(R)	15.876   12.369/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[16]/D    1
CLK(R)->CLK(R)	15.876   12.369/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[39]/D    1
CLK(R)->CLK(R)	15.876   12.369/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[15]/D    1
CLK(R)->CLK(R)	15.876   12.369/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[37]/D    1
CLK(R)->CLK(R)	15.876   12.369/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[40]/D    1
CLK(R)->CLK(R)	15.876   12.370/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[3]/D    1
CLK(R)->CLK(R)	15.876   12.370/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[34]/D    1
CLK(R)->CLK(R)	15.876   12.370/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[44]/D    1
CLK(R)->CLK(R)	15.876   12.370/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[0]/D    1
CLK(R)->CLK(R)	15.876   12.371/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[12]/D    1
CLK(R)->CLK(R)	15.876   12.371/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.371        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[6]/D    1
CLK(R)->CLK(R)	15.876   12.371/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[49]/D    1
CLK(R)->CLK(R)	15.876   12.371/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[51]/D    1
CLK(R)->CLK(R)	15.876   12.371/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[10]/D    1
CLK(R)->CLK(R)	15.876   12.371/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[30]/D    1
CLK(R)->CLK(R)	15.876   12.371/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[32]/D    1
CLK(R)->CLK(R)	15.876   12.372/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[14]/D    1
CLK(R)->CLK(R)	15.876   12.372/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[41]/D    1
CLK(R)->CLK(R)	15.876   12.372/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[1]/D    1
CLK(R)->CLK(R)	15.876   12.372/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[4]/D    1
CLK(R)->CLK(R)	15.876   12.373/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[18]/D    1
CLK(R)->CLK(R)	15.876   12.373/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[35]/D    1
CLK(R)->CLK(R)	15.876   12.373/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[2]/D    1
CLK(R)->CLK(R)	15.876   12.373/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[38]/D    1
CLK(R)->CLK(R)	15.876   12.373/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[20]/D    1
CLK(R)->CLK(R)	15.876   12.374/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[19]/D    1
CLK(R)->CLK(R)	15.923   12.375/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[32]/D    1
CLK(R)->CLK(R)	15.876   12.376/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[28]/D    1
CLK(R)->CLK(R)	15.921   12.377/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[9]/D    1
CLK(R)->CLK(R)	15.923   12.379/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[33]/D    1
CLK(R)->CLK(R)	15.876   12.379/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[27]/D    1
CLK(R)->CLK(R)	15.903   12.384/*        0.097/*         my_fpu_double/i_fpu_sub/diff_1_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */12.384        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[10]/D    1
CLK(R)->CLK(R)	15.807   */12.384        */0.193         my_fpu_double/i_fpu_exceptions/a_NaN_reg/D    1
CLK(R)->CLK(R)	15.876   12.386/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[21]/D    1
CLK(R)->CLK(R)	15.884   12.388/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[104]/D    1
CLK(R)->CLK(R)	15.925   12.388/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[40]/D    1
CLK(R)->CLK(R)	15.923   12.391/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[35]/D    1
CLK(R)->CLK(R)	15.925   12.392/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[47]/D    1
CLK(R)->CLK(R)	15.925   12.393/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[46]/D    1
CLK(R)->CLK(R)	15.883   12.395/*        0.117/*         my_fpu_double/i_fpu_mul/product_6_reg[74]/D    1
CLK(R)->CLK(R)	15.884   12.398/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[77]/D    1
CLK(R)->CLK(R)	15.924   12.398/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_5_reg[8]/D    1
CLK(R)->CLK(R)	15.884   12.399/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[95]/D    1
CLK(R)->CLK(R)	15.884   12.399/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[100]/D    1
CLK(R)->CLK(R)	15.884   12.399/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[93]/D    1
CLK(R)->CLK(R)	15.884   12.399/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[76]/D    1
CLK(R)->CLK(R)	15.884   12.399/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[80]/D    1
CLK(R)->CLK(R)	15.840   */12.400        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[10]/D    1
CLK(R)->CLK(R)	15.884   12.401/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[69]/D    1
CLK(R)->CLK(R)	15.884   12.401/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[79]/D    1
CLK(R)->CLK(R)	15.884   12.402/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[72]/D    1
CLK(R)->CLK(R)	15.884   12.402/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[64]/D    1
CLK(R)->CLK(R)	15.884   12.402/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[97]/D    1
CLK(R)->CLK(R)	15.840   */12.402        */0.160         my_fpu_double/i_fpu_mul/product_c_reg[7]/D    1
CLK(R)->CLK(R)	15.884   12.402/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[96]/D    1
CLK(R)->CLK(R)	15.925   12.402/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[5]/D    1
CLK(R)->CLK(R)	15.884   12.402/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[75]/D    1
CLK(R)->CLK(R)	15.925   12.403/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */12.403        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[4]/D    1
CLK(R)->CLK(R)	15.884   12.403/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[66]/D    1
CLK(R)->CLK(R)	15.925   12.403/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[6]/D    1
CLK(R)->CLK(R)	15.925   12.403/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[7]/D    1
CLK(R)->CLK(R)	15.884   12.403/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[89]/D    1
CLK(R)->CLK(R)	15.884   12.403/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[92]/D    1
CLK(R)->CLK(R)	15.925   12.404/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[0]/D    1
CLK(R)->CLK(R)	15.885   12.404/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[81]/D    1
CLK(R)->CLK(R)	15.925   12.404/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[11]/D    1
CLK(R)->CLK(R)	15.925   12.404/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[2]/D    1
CLK(R)->CLK(R)	15.885   12.404/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[73]/D    1
CLK(R)->CLK(R)	15.884   12.404/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[65]/D    1
CLK(R)->CLK(R)	15.885   12.404/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[102]/D    1
CLK(R)->CLK(R)	15.885   12.404/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[71]/D    1
CLK(R)->CLK(R)	15.885   12.405/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[103]/D    1
CLK(R)->CLK(R)	15.925   12.405/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[10]/D    1
CLK(R)->CLK(R)	15.885   12.405/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[82]/D    1
CLK(R)->CLK(R)	15.925   12.405/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */12.405        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[10]/D    1
CLK(R)->CLK(R)	15.885   12.405/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[94]/D    1
CLK(R)->CLK(R)	15.925   12.405/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[4]/D    1
CLK(R)->CLK(R)	15.884   12.405/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[87]/D    1
CLK(R)->CLK(R)	15.884   12.405/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[68]/D    1
CLK(R)->CLK(R)	15.885   12.405/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[83]/D    1
CLK(R)->CLK(R)	15.806   */12.405        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[14]/D    1
CLK(R)->CLK(R)	15.925   12.406/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_5_reg[9]/D    1
CLK(R)->CLK(R)	15.885   12.406/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[101]/D    1
CLK(R)->CLK(R)	15.885   12.406/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[78]/D    1
CLK(R)->CLK(R)	15.884   12.406/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[86]/D    1
CLK(R)->CLK(R)	15.885   12.406/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[84]/D    1
CLK(R)->CLK(R)	15.884   12.406/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[63]/D    1
CLK(R)->CLK(R)	15.885   12.406/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[99]/D    1
CLK(R)->CLK(R)	15.884   12.406/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[88]/D    1
CLK(R)->CLK(R)	15.885   12.407/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[70]/D    1
CLK(R)->CLK(R)	15.840   */12.407        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[5]/D    1
CLK(R)->CLK(R)	15.885   12.407/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[98]/D    1
CLK(R)->CLK(R)	15.884   12.407/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[60]/D    1
CLK(R)->CLK(R)	15.884   12.407/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[85]/D    1
CLK(R)->CLK(R)	15.807   */12.407        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[12]/D    1
CLK(R)->CLK(R)	15.806   */12.407        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[36]/D    1
CLK(R)->CLK(R)	15.807   */12.408        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[16]/D    1
CLK(R)->CLK(R)	15.885   12.408/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[67]/D    1
CLK(R)->CLK(R)	15.884   12.408/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[59]/D    1
CLK(R)->CLK(R)	15.807   */12.410        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[13]/D    1
CLK(R)->CLK(R)	15.885   12.410/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[90]/D    1
CLK(R)->CLK(R)	15.924   12.411/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[28]/D    1
CLK(R)->CLK(R)	15.884   12.411/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[62]/D    1
CLK(R)->CLK(R)	15.885   12.411/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[91]/D    1
CLK(R)->CLK(R)	15.807   */12.412        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.412/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[19]/D    1
CLK(R)->CLK(R)	15.885   12.413/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[61]/D    1
CLK(R)->CLK(R)	15.807   */12.413        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[1]/D    1
CLK(R)->CLK(R)	15.807   */12.413        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[0]/D    1
CLK(R)->CLK(R)	15.807   */12.413        */0.193         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[15]/D    1
CLK(R)->CLK(R)	15.885   12.414/*        0.115/*         my_fpu_double/i_fpu_mul/product_6_reg[58]/D    1
CLK(R)->CLK(R)	15.840   */12.415        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[4]/D    1
CLK(R)->CLK(R)	15.806   */12.415        */0.194         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */12.415        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[27]/D    1
CLK(R)->CLK(R)	15.924   12.420/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[36]/D    1
CLK(R)->CLK(R)	15.923   12.420/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[29]/D    1
CLK(R)->CLK(R)	15.892   12.422/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */12.423        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.423/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.424/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */12.424        */0.161         my_fpu_double/i_fpu_mul/sum_2_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */12.424        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.425/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[27]/D    1
CLK(R)->CLK(R)	15.924   12.426/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[7]/D    1
CLK(R)->CLK(R)	15.924   12.426/*        0.076/*         my_fpu_double/i_fpu_mul/sum_2_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.426        */0.160         my_fpu_double/i_fpu_mul/product_j_reg[3]/D    1
CLK(R)->CLK(R)	15.876   12.429/*        0.124/*         my_fpu_double/i_fpu_mul/product_6_reg[26]/D    1
CLK(R)->CLK(R)	15.925   12.429/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.430/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[17]/D    1
CLK(R)->CLK(R)	15.885   12.430/*        0.115/*         my_fpu_double/i_fpu_sub/diff_1_reg[21]/D    1
CLK(R)->CLK(R)	15.925   12.433/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[30]/D    1
CLK(R)->CLK(R)	15.840   */12.435        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[8]/D    1
CLK(R)->CLK(R)	15.925   12.435/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.437/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.438/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.439/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.442/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[18]/D    1
CLK(R)->CLK(R)	15.923   12.442/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[16]/D    1
CLK(R)->CLK(R)	15.840   */12.443        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.443/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[39]/D    1
CLK(R)->CLK(R)	15.924   12.444/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[23]/D    1
CLK(R)->CLK(R)	15.923   12.445/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[34]/D    1
CLK(R)->CLK(R)	15.923   12.446/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[22]/D    1
CLK(R)->CLK(R)	15.840   */12.447        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[8]/D    1
CLK(R)->CLK(R)	15.923   12.447/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[13]/D    1
CLK(R)->CLK(R)	15.924   12.448/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[26]/D    1
CLK(R)->CLK(R)	15.894   12.449/*        0.106/*         my_fpu_double/i_fpu_sub/diff_1_reg[52]/D    1
CLK(R)->CLK(R)	15.896   12.451/*        0.104/*         my_fpu_double/i_fpu_sub/diff_1_reg[51]/D    1
CLK(R)->CLK(R)	15.924   12.451/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[41]/D    1
CLK(R)->CLK(R)	15.922   12.452/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.454/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[65]/D    1
CLK(R)->CLK(R)	15.921   12.454/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[55]/D    1
CLK(R)->CLK(R)	15.921   12.455/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.455/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[105]/D    1
CLK(R)->CLK(R)	15.921   12.455/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[95]/D    1
CLK(R)->CLK(R)	15.922   12.456/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[70]/D    1
CLK(R)->CLK(R)	15.924   12.456/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[40]/D    1
CLK(R)->CLK(R)	15.926   12.456/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.457/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[63]/D    1
CLK(R)->CLK(R)	15.922   12.457/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[98]/D    1
CLK(R)->CLK(R)	15.922   12.457/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[59]/D    1
CLK(R)->CLK(R)	15.922   12.457/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[102]/D    1
CLK(R)->CLK(R)	15.921   12.458/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[62]/D    1
CLK(R)->CLK(R)	15.921   12.458/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[58]/D    1
CLK(R)->CLK(R)	15.921   12.458/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.458/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.458/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[97]/D    1
CLK(R)->CLK(R)	15.922   12.458/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[101]/D    1
CLK(R)->CLK(R)	15.926   12.459/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[45]/D    1
CLK(R)->CLK(R)	15.922   12.459/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[99]/D    1
CLK(R)->CLK(R)	15.924   12.459/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.459/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[104]/D    1
CLK(R)->CLK(R)	15.922   12.459/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[103]/D    1
CLK(R)->CLK(R)	15.922   12.459/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[73]/D    1
CLK(R)->CLK(R)	15.922   12.459/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[68]/D    1
CLK(R)->CLK(R)	15.922   12.459/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[91]/D    1
CLK(R)->CLK(R)	15.922   12.459/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[96]/D    1
CLK(R)->CLK(R)	15.922   12.459/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[92]/D    1
CLK(R)->CLK(R)	15.922   12.460/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[90]/D    1
CLK(R)->CLK(R)	15.921   12.460/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[74]/D    1
CLK(R)->CLK(R)	15.922   12.460/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[83]/D    1
CLK(R)->CLK(R)	15.839   */12.460        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[17]/D    1
CLK(R)->CLK(R)	15.922   12.460/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[60]/D    1
CLK(R)->CLK(R)	15.922   12.460/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[88]/D    1
CLK(R)->CLK(R)	15.922   12.460/*        0.078/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[4]/D    1
CLK(R)->CLK(R)	15.923   12.461/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[14]/D    1
CLK(R)->CLK(R)	15.921   12.461/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[57]/D    1
CLK(R)->CLK(R)	15.922   12.461/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[67]/D    1
CLK(R)->CLK(R)	15.922   12.461/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[69]/D    1
CLK(R)->CLK(R)	15.922   12.461/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[82]/D    1
CLK(R)->CLK(R)	15.922   12.461/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[94]/D    1
CLK(R)->CLK(R)	15.922   12.461/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[72]/D    1
CLK(R)->CLK(R)	15.898   12.461/*        0.102/*         my_fpu_double/i_fpu_sub/diff_1_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */12.462        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.462/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[71]/D    1
CLK(R)->CLK(R)	15.922   12.462/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[100]/D    1
CLK(R)->CLK(R)	15.922   12.462/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[76]/D    1
CLK(R)->CLK(R)	15.922   12.462/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[87]/D    1
CLK(R)->CLK(R)	15.922   12.462/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[81]/D    1
CLK(R)->CLK(R)	15.922   12.462/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[86]/D    1
CLK(R)->CLK(R)	15.922   12.462/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[79]/D    1
CLK(R)->CLK(R)	15.922   12.462/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[75]/D    1
CLK(R)->CLK(R)	15.922   12.462/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[89]/D    1
CLK(R)->CLK(R)	15.922   12.462/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[80]/D    1
CLK(R)->CLK(R)	15.922   12.462/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[61]/D    1
CLK(R)->CLK(R)	15.922   12.463/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[77]/D    1
CLK(R)->CLK(R)	15.839   */12.463        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[16]/D    1
CLK(R)->CLK(R)	15.922   12.463/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[93]/D    1
CLK(R)->CLK(R)	15.922   12.463/*        0.078/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.463/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[85]/D    1
CLK(R)->CLK(R)	15.839   */12.463        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[18]/D    1
CLK(R)->CLK(R)	15.922   12.463/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[78]/D    1
CLK(R)->CLK(R)	15.839   */12.464        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */12.464        */0.161         my_fpu_double/i_fpu_round/round_out_reg[63]/D    1
CLK(R)->CLK(R)	15.922   12.464/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[84]/D    1
CLK(R)->CLK(R)	15.890   12.464/*        0.110/*         my_fpu_double/i_fpu_mul/product_6_reg[105]/D    1
CLK(R)->CLK(R)	15.839   */12.465        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */12.465        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[20]/D    1
CLK(R)->CLK(R)	15.839   */12.465        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[26]/D    1
CLK(R)->CLK(R)	15.839   */12.465        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[24]/D    1
CLK(R)->CLK(R)	15.924   12.465/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */12.466        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */12.466        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[15]/D    1
CLK(R)->CLK(R)	15.839   */12.467        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */12.467        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[14]/D    1
CLK(R)->CLK(R)	15.923   12.467/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */12.467        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */12.469        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[10]/D    1
CLK(R)->CLK(R)	15.923   12.473/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[15]/D    1
CLK(R)->CLK(R)	15.840   */12.475        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.478/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.479/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[0]/D    1
CLK(R)->CLK(R)	15.925   12.486/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[3]/D    1
CLK(R)->CLK(R)	15.925   12.486/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[6]/D    1
CLK(R)->CLK(R)	15.925   12.489/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[2]/D    1
CLK(R)->CLK(R)	15.925   12.490/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[1]/D    1
CLK(R)->CLK(R)	15.925   12.490/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[5]/D    1
CLK(R)->CLK(R)	15.925   12.490/*        0.075/*         my_fpu_double/i_fpu_mul/product_c_reg[4]/D    1
CLK(R)->CLK(R)	15.890   12.510/*        0.110/*         my_fpu_double/i_fpu_exceptions/addsub_inf_invalid_reg/D    1
CLK(R)->CLK(R)	15.890   12.511/*        0.110/*         my_fpu_double/i_fpu_exceptions/except_trigger_reg/D    1
CLK(R)->CLK(R)	15.891   12.512/*        0.109/*         my_fpu_double/i_fpu_exceptions/NaN_input_reg/D    1
CLK(R)->CLK(R)	15.840   */12.513        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[4]/D    1
CLK(R)->CLK(R)	15.891   12.514/*        0.109/*         my_fpu_double/i_fpu_exceptions/invalid_trigger_reg/D    1
CLK(R)->CLK(R)	15.891   12.515/*        0.109/*         my_fpu_double/i_fpu_exceptions/SNaN_input_reg/D    1
CLK(R)->CLK(R)	15.891   12.515/*        0.109/*         my_fpu_double/i_fpu_exceptions/out_inf_trigger_reg/D    1
CLK(R)->CLK(R)	15.891   12.516/*        0.109/*         my_fpu_double/i_fpu_exceptions/underflow_trigger_reg/D    1
CLK(R)->CLK(R)	15.887   12.518/*        0.113/*         my_fpu_double/i_fpu_exceptions/out_0_reg[63]/D    1
CLK(R)->CLK(R)	15.839   */12.520        */0.161         my_fpu_double/i_fpu_sub/diff_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.524        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[7]/D    1
CLK(R)->CLK(R)	15.889   12.525/*        0.111/*         my_fpu_double/i_fpu_exceptions/addsub_inf_reg/D    1
CLK(R)->CLK(R)	15.839   */12.533        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */12.540        */0.161         my_fpu_double/i_fpu_mul/exponent_terms_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.542/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[17]/D    1
CLK(R)->CLK(R)	15.920   12.543/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[20]/D    1
CLK(R)->CLK(R)	15.920   12.543/*        0.080/*         my_fpu_double/i_fpu_sub/diff_1_reg[18]/D    1
CLK(R)->CLK(R)	15.885   12.551/*        0.115/*         my_fpu_double/i_fpu_sub/diff_shift_reg[1]/D    1
CLK(R)->CLK(R)	15.923   12.551/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[64]/D    1
CLK(R)->CLK(R)	15.920   12.556/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[46]/D    1
CLK(R)->CLK(R)	15.920   12.557/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[13]/D    1
CLK(R)->CLK(R)	15.921   12.557/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.921   12.557/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[14]/D    1
CLK(R)->CLK(R)	15.920   12.559/*        0.080/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.560/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[51]/D    1
CLK(R)->CLK(R)	15.921   12.560/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[21]/D    1
CLK(R)->CLK(R)	15.921   12.561/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.561/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.562/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.921   12.562/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.562/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.562/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.562/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.563/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.563/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.563/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.564/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.564/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.564/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[33]/D    1
CLK(R)->CLK(R)	15.921   12.564/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.564/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.564/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.564/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.565/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.565/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.565/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[19]/D    1
CLK(R)->CLK(R)	15.921   12.565/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[42]/D    1
CLK(R)->CLK(R)	15.921   12.565/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.565/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.565/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[48]/D    1
CLK(R)->CLK(R)	15.921   12.566/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[41]/D    1
CLK(R)->CLK(R)	15.921   12.566/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.566/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.925   12.566/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[19]/D    1
CLK(R)->CLK(R)	15.922   12.566/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.567/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[35]/D    1
CLK(R)->CLK(R)	15.923   12.567/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[66]/D    1
CLK(R)->CLK(R)	15.922   12.567/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.567/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.567/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.568/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[2]/D    1
CLK(R)->CLK(R)	15.925   12.568/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[23]/D    1
CLK(R)->CLK(R)	15.922   12.568/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.568/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[43]/D    1
CLK(R)->CLK(R)	15.921   12.568/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[13]/D    1
CLK(R)->CLK(R)	15.922   12.568/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[45]/D    1
CLK(R)->CLK(R)	15.922   12.568/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.569/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[18]/D    1
CLK(R)->CLK(R)	15.921   12.569/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.569/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.569/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.569/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.570/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.570/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.570/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.570/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.570/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[12]/D    1
CLK(R)->CLK(R)	15.921   12.570/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.571/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.571/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.571/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.571/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.571/*        0.079/*         my_fpu_double/i_fpu_mul/mul_a_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.571/*        0.079/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[40]/D    1
CLK(R)->CLK(R)	15.922   12.571/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.572/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.572/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[10]/D    1
CLK(R)->CLK(R)	15.922   12.572/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[17]/D    1
CLK(R)->CLK(R)	15.922   12.573/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.922   12.574/*        0.078/*         my_fpu_double/i_fpu_add/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.925   12.575/*        0.075/*         my_fpu_double/i_fpu_mul/mul_a_reg[5]/D    1
CLK(R)->CLK(R)	15.925   12.576/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */12.580        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.584/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.585/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[11]/D    1
CLK(R)->CLK(R)	15.921   12.586/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.587/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.587/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.587/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.588/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.588/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.588/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[7]/D    1
CLK(R)->CLK(R)	15.921   12.589/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.589/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[9]/D    1
CLK(R)->CLK(R)	15.921   12.590/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_4_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.590/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[49]/D    1
CLK(R)->CLK(R)	15.899   12.593/*        0.101/*         my_fpu_double/i_fpu_sub/sign_reg/D    1
CLK(R)->CLK(R)	15.899   12.597/*        0.101/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[47]/D    1
CLK(R)->CLK(R)	15.900   12.598/*        0.100/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[11]/D    1
CLK(R)->CLK(R)	15.900   12.598/*        0.100/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[19]/D    1
CLK(R)->CLK(R)	15.922   12.598/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[56]/D    1
CLK(R)->CLK(R)	15.900   12.599/*        0.100/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[45]/D    1
CLK(R)->CLK(R)	15.900   12.599/*        0.100/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[46]/D    1
CLK(R)->CLK(R)	15.897   12.599/*        0.103/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[35]/D    1
CLK(R)->CLK(R)	15.840   */12.599        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[6]/D    1
CLK(R)->CLK(R)	15.900   12.599/*        0.100/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[48]/D    1
CLK(R)->CLK(R)	15.897   12.600/*        0.103/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[33]/D    1
CLK(R)->CLK(R)	15.897   12.600/*        0.103/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[34]/D    1
CLK(R)->CLK(R)	15.900   12.600/*        0.100/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[18]/D    1
CLK(R)->CLK(R)	15.901   12.602/*        0.099/*         my_fpu_double/i_fpu_exceptions/inf_round_down_reg[17]/D    1
CLK(R)->CLK(R)	15.814   */12.605        */0.186         my_fpu_double/i_fpu_mul/product_6_reg[22]/D    1
CLK(R)->CLK(R)	15.815   */12.607        */0.185         my_fpu_double/i_fpu_mul/product_6_reg[23]/D    1
CLK(R)->CLK(R)	15.815   */12.607        */0.185         my_fpu_double/i_fpu_mul/product_6_reg[25]/D    1
CLK(R)->CLK(R)	15.815   */12.608        */0.185         my_fpu_double/i_fpu_mul/product_6_reg[24]/D    1
CLK(R)->CLK(R)	15.924   12.608/*        0.076/*         my_fpu_double/i_fpu_mul/product_b_reg[1]/D    1
CLK(R)->CLK(R)	15.899   12.610/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[11]/D    1
CLK(R)->CLK(R)	15.898   12.613/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[8]/D    1
CLK(R)->CLK(R)	15.898   12.617/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[6]/D    1
CLK(R)->CLK(R)	15.899   12.618/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.619/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[42]/D    1
CLK(R)->CLK(R)	15.898   12.620/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[11]/D    1
CLK(R)->CLK(R)	15.899   12.622/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.623/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[51]/D    1
CLK(R)->CLK(R)	15.898   12.623/*        0.102/*         my_fpu_double/i_fpu_round/exponent_round_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.623/*        0.078/*         my_fpu_double/i_fpu_mul/product_1_reg[53]/D    1
CLK(R)->CLK(R)	15.921   12.624/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[50]/D    1
CLK(R)->CLK(R)	15.898   12.624/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[53]/D    1
CLK(R)->CLK(R)	15.899   12.624/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[3]/D    1
CLK(R)->CLK(R)	15.899   12.624/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[8]/D    1
CLK(R)->CLK(R)	15.898   12.624/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[10]/D    1
CLK(R)->CLK(R)	15.886   12.624/*        0.114/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[43]/D    1
CLK(R)->CLK(R)	15.899   12.624/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[9]/D    1
CLK(R)->CLK(R)	15.899   12.625/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[5]/D    1
CLK(R)->CLK(R)	15.899   12.625/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[1]/D    1
CLK(R)->CLK(R)	15.899   12.625/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[0]/D    1
CLK(R)->CLK(R)	15.898   12.625/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[51]/D    1
CLK(R)->CLK(R)	15.925   12.625/*        0.075/*         my_fpu_double/i_fpu_mul/product_1_reg[43]/D    1
CLK(R)->CLK(R)	15.899   12.625/*        0.101/*         my_fpu_double/i_fpu_round/exponent_round_reg[4]/D    1
CLK(R)->CLK(R)	15.887   12.626/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[40]/D    1
CLK(R)->CLK(R)	15.898   12.626/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[32]/D    1
CLK(R)->CLK(R)	15.899   12.626/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[7]/D    1
CLK(R)->CLK(R)	15.887   12.627/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[24]/D    1
CLK(R)->CLK(R)	15.921   12.627/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[54]/D    1
CLK(R)->CLK(R)	15.887   12.628/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[17]/D    1
CLK(R)->CLK(R)	15.887   12.628/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[20]/D    1
CLK(R)->CLK(R)	15.887   12.628/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[36]/D    1
CLK(R)->CLK(R)	15.898   12.628/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[9]/D    1
CLK(R)->CLK(R)	15.887   12.628/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[37]/D    1
CLK(R)->CLK(R)	15.887   12.629/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[33]/D    1
CLK(R)->CLK(R)	15.887   12.629/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[45]/D    1
CLK(R)->CLK(R)	15.921   12.629/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[47]/D    1
CLK(R)->CLK(R)	15.887   12.629/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[7]/D    1
CLK(R)->CLK(R)	15.888   12.629/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[9]/D    1
CLK(R)->CLK(R)	15.888   12.630/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[21]/D    1
CLK(R)->CLK(R)	15.887   12.630/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[4]/D    1
CLK(R)->CLK(R)	15.888   12.630/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[22]/D    1
CLK(R)->CLK(R)	15.899   12.630/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[52]/D    1
CLK(R)->CLK(R)	15.888   12.630/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[11]/D    1
CLK(R)->CLK(R)	15.888   12.630/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[27]/D    1
CLK(R)->CLK(R)	15.924   12.630/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[44]/D    1
CLK(R)->CLK(R)	15.888   12.630/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[34]/D    1
CLK(R)->CLK(R)	15.898   12.631/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[33]/D    1
CLK(R)->CLK(R)	15.900   12.631/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[34]/D    1
CLK(R)->CLK(R)	15.888   12.631/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[14]/D    1
CLK(R)->CLK(R)	15.887   12.631/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[38]/D    1
CLK(R)->CLK(R)	15.888   12.632/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[31]/D    1
CLK(R)->CLK(R)	15.900   12.632/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[42]/D    1
CLK(R)->CLK(R)	15.888   12.632/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[32]/D    1
CLK(R)->CLK(R)	15.888   12.632/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[10]/D    1
CLK(R)->CLK(R)	15.901   12.632/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[40]/D    1
CLK(R)->CLK(R)	15.887   12.632/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[49]/D    1
CLK(R)->CLK(R)	15.888   12.632/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[13]/D    1
CLK(R)->CLK(R)	15.888   12.632/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[15]/D    1
CLK(R)->CLK(R)	15.888   12.632/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[23]/D    1
CLK(R)->CLK(R)	15.891   12.632/*        0.109/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[0]/D    1
CLK(R)->CLK(R)	15.888   12.632/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[44]/D    1
CLK(R)->CLK(R)	15.888   12.632/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[28]/D    1
CLK(R)->CLK(R)	15.888   12.632/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[25]/D    1
CLK(R)->CLK(R)	15.888   12.632/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[19]/D    1
CLK(R)->CLK(R)	15.888   12.633/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[8]/D    1
CLK(R)->CLK(R)	15.898   12.633/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[44]/D    1
CLK(R)->CLK(R)	15.889   12.633/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[16]/D    1
CLK(R)->CLK(R)	15.888   12.633/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[30]/D    1
CLK(R)->CLK(R)	15.898   12.633/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[43]/D    1
CLK(R)->CLK(R)	15.889   12.634/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[18]/D    1
CLK(R)->CLK(R)	15.889   12.634/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[46]/D    1
CLK(R)->CLK(R)	15.888   12.634/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[35]/D    1
CLK(R)->CLK(R)	15.889   12.634/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[42]/D    1
CLK(R)->CLK(R)	15.888   12.634/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[51]/D    1
CLK(R)->CLK(R)	15.901   12.634/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[41]/D    1
CLK(R)->CLK(R)	15.888   12.635/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[39]/D    1
CLK(R)->CLK(R)	15.887   12.635/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[54]/D    1
CLK(R)->CLK(R)	15.889   12.635/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[41]/D    1
CLK(R)->CLK(R)	15.890   12.635/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[10]/D    1
CLK(R)->CLK(R)	15.889   12.635/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[6]/D    1
CLK(R)->CLK(R)	15.888   12.635/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */12.635        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[9]/D    1
CLK(R)->CLK(R)	15.889   12.635/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[29]/D    1
CLK(R)->CLK(R)	15.887   12.635/*        0.113/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[52]/D    1
CLK(R)->CLK(R)	15.889   12.635/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[12]/D    1
CLK(R)->CLK(R)	15.890   12.637/*        0.110/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[26]/D    1
CLK(R)->CLK(R)	15.888   12.637/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[2]/D    1
CLK(R)->CLK(R)	15.889   12.637/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[47]/D    1
CLK(R)->CLK(R)	15.890   12.637/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[52]/D    1
CLK(R)->CLK(R)	15.891   12.639/*        0.109/*         my_fpu_double/i_fpu_sub/minuend_reg[53]/D    1
CLK(R)->CLK(R)	15.889   12.639/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[48]/D    1
CLK(R)->CLK(R)	15.831   */12.639        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[2]/D    1
CLK(R)->CLK(R)	15.888   12.641/*        0.112/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[53]/D    1
CLK(R)->CLK(R)	15.924   12.641/*        0.076/*         my_fpu_double/i_fpu_mul/product_1_reg[45]/D    1
CLK(R)->CLK(R)	15.892   12.641/*        0.108/*         my_fpu_double/i_fpu_sub/minuend_reg[6]/D    1
CLK(R)->CLK(R)	15.923   12.641/*        0.077/*         my_fpu_double/i_fpu_mul/product_1_reg[52]/D    1
CLK(R)->CLK(R)	15.890   12.641/*        0.110/*         my_fpu_double/i_fpu_sub/minuend_reg[8]/D    1
CLK(R)->CLK(R)	15.889   12.643/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[1]/D    1
CLK(R)->CLK(R)	15.891   12.643/*        0.109/*         my_fpu_double/i_fpu_sub/minuend_reg[2]/D    1
CLK(R)->CLK(R)	15.889   12.643/*        0.111/*         my_fpu_double/i_fpu_sub/subtra_shift_3_reg[3]/D    1
CLK(R)->CLK(R)	15.892   12.643/*        0.108/*         my_fpu_double/i_fpu_sub/minuend_reg[3]/D    1
CLK(R)->CLK(R)	15.831   */12.643        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[37]/D    1
CLK(R)->CLK(R)	15.840   */12.644        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[3]/D    1
CLK(R)->CLK(R)	15.901   12.644/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[50]/D    1
CLK(R)->CLK(R)	15.921   12.644/*        0.079/*         my_fpu_double/i_fpu_mul/product_1_reg[46]/D    1
CLK(R)->CLK(R)	15.900   12.645/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[49]/D    1
CLK(R)->CLK(R)	15.904   12.646/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[37]/D    1
CLK(R)->CLK(R)	15.891   12.646/*        0.109/*         my_fpu_double/i_fpu_sub/minuend_reg[9]/D    1
CLK(R)->CLK(R)	15.898   12.646/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[45]/D    1
CLK(R)->CLK(R)	15.892   12.646/*        0.108/*         my_fpu_double/i_fpu_sub/minuend_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.647        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[5]/D    1
CLK(R)->CLK(R)	15.831   */12.647        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[38]/D    1
CLK(R)->CLK(R)	15.903   12.648/*        0.097/*         my_fpu_double/i_fpu_round/sum_final_reg[36]/D    1
CLK(R)->CLK(R)	15.831   */12.648        */0.169         my_fpu_double/i_fpu_round/sum_round_2_reg[4]/D    1
CLK(R)->CLK(R)	15.898   12.648/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[23]/D    1
CLK(R)->CLK(R)	15.809   */12.649        */0.191         my_fpu_double/i_fpu_mul/product_reg[3]/D    1
CLK(R)->CLK(R)	15.904   12.649/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[38]/D    1
CLK(R)->CLK(R)	15.898   12.649/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[31]/D    1
CLK(R)->CLK(R)	15.898   12.649/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[47]/D    1
CLK(R)->CLK(R)	15.904   12.649/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[5]/D    1
CLK(R)->CLK(R)	15.898   12.649/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[30]/D    1
CLK(R)->CLK(R)	15.809   */12.650        */0.191         my_fpu_double/i_fpu_mul/product_reg[1]/D    1
CLK(R)->CLK(R)	15.809   */12.650        */0.191         my_fpu_double/i_fpu_mul/product_reg[9]/D    1
CLK(R)->CLK(R)	15.832   */12.652        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[36]/D    1
CLK(R)->CLK(R)	15.809   */12.652        */0.191         my_fpu_double/i_fpu_mul/product_reg[8]/D    1
CLK(R)->CLK(R)	15.898   12.652/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[29]/D    1
CLK(R)->CLK(R)	15.888   12.652/*        0.112/*         my_fpu_double/i_fpu_sub/minuend_reg[54]/D    1
CLK(R)->CLK(R)	15.809   */12.652        */0.191         my_fpu_double/i_fpu_mul/product_reg[5]/D    1
CLK(R)->CLK(R)	15.809   */12.653        */0.191         my_fpu_double/i_fpu_mul/product_reg[6]/D    1
CLK(R)->CLK(R)	15.809   */12.653        */0.191         my_fpu_double/i_fpu_mul/product_reg[2]/D    1
CLK(R)->CLK(R)	15.809   */12.653        */0.191         my_fpu_double/i_fpu_mul/product_reg[4]/D    1
CLK(R)->CLK(R)	15.809   */12.653        */0.191         my_fpu_double/i_fpu_mul/product_reg[0]/D    1
CLK(R)->CLK(R)	15.900   12.653/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[12]/D    1
CLK(R)->CLK(R)	15.809   */12.653        */0.191         my_fpu_double/i_fpu_mul/product_reg[7]/D    1
CLK(R)->CLK(R)	15.898   12.653/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[25]/D    1
CLK(R)->CLK(R)	15.899   12.653/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[46]/D    1
CLK(R)->CLK(R)	15.899   12.653/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[24]/D    1
CLK(R)->CLK(R)	15.898   12.653/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */12.654        */0.160         my_fpu_double/i_fpu_mul/sum_4_reg[9]/D    1
CLK(R)->CLK(R)	15.832   */12.654        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[39]/D    1
CLK(R)->CLK(R)	15.809   */12.654        */0.191         my_fpu_double/i_fpu_mul/product_reg[10]/D    1
CLK(R)->CLK(R)	15.904   12.655/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[6]/D    1
CLK(R)->CLK(R)	15.832   */12.655        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[3]/D    1
CLK(R)->CLK(R)	15.904   12.655/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[35]/D    1
CLK(R)->CLK(R)	15.832   */12.656        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[41]/D    1
CLK(R)->CLK(R)	15.898   12.656/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[22]/D    1
CLK(R)->CLK(R)	15.898   12.657/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[21]/D    1
CLK(R)->CLK(R)	15.898   12.657/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[28]/D    1
CLK(R)->CLK(R)	15.901   12.657/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[18]/D    1
CLK(R)->CLK(R)	15.899   12.657/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[14]/D    1
CLK(R)->CLK(R)	15.898   12.657/*        0.102/*         my_fpu_double/i_fpu_round/sum_final_reg[26]/D    1
CLK(R)->CLK(R)	15.832   */12.657        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[51]/D    1
CLK(R)->CLK(R)	15.832   */12.657        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[5]/D    1
CLK(R)->CLK(R)	15.832   */12.657        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[6]/D    1
CLK(R)->CLK(R)	15.899   12.657/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[15]/D    1
CLK(R)->CLK(R)	15.924   12.658/*        0.076/*         my_fpu_double/i_fpu_sub/diff_shift_reg[0]/D    1
CLK(R)->CLK(R)	15.901   12.658/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[16]/D    1
CLK(R)->CLK(R)	15.900   12.658/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[17]/D    1
CLK(R)->CLK(R)	15.899   12.658/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[13]/D    1
CLK(R)->CLK(R)	15.832   */12.659        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[34]/D    1
CLK(R)->CLK(R)	15.832   */12.659        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[42]/D    1
CLK(R)->CLK(R)	15.900   12.659/*        0.100/*         my_fpu_double/i_fpu_round/sum_final_reg[48]/D    1
CLK(R)->CLK(R)	15.904   12.659/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[39]/D    1
CLK(R)->CLK(R)	15.899   12.659/*        0.101/*         my_fpu_double/i_fpu_round/sum_final_reg[20]/D    1
CLK(R)->CLK(R)	15.832   */12.660        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[11]/D    1
CLK(R)->CLK(R)	15.832   */12.660        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[40]/D    1
CLK(R)->CLK(R)	15.832   */12.661        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[50]/D    1
CLK(R)->CLK(R)	15.840   */12.661        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[8]/D    1
CLK(R)->CLK(R)	15.832   */12.661        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[7]/D    1
CLK(R)->CLK(R)	15.832   */12.661        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[53]/D    1
CLK(R)->CLK(R)	15.832   */12.661        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[49]/D    1
CLK(R)->CLK(R)	15.832   */12.662        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[35]/D    1
CLK(R)->CLK(R)	15.901   12.662/*        0.099/*         my_fpu_double/i_fpu_round/sum_final_reg[19]/D    1
CLK(R)->CLK(R)	15.832   */12.663        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[52]/D    1
CLK(R)->CLK(R)	15.832   */12.663        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[43]/D    1
CLK(R)->CLK(R)	15.904   12.664/*        0.096/*         my_fpu_double/i_fpu_round/sum_final_reg[3]/D    1
CLK(R)->CLK(R)	15.832   */12.664        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[8]/D    1
CLK(R)->CLK(R)	15.906   12.664/*        0.094/*         my_fpu_double/i_fpu_round/sum_final_reg[4]/D    1
CLK(R)->CLK(R)	15.888   12.666/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.832   */12.666        */0.168         my_fpu_double/i_fpu_round/exponent_final_2_reg[11]/D    1
CLK(R)->CLK(R)	15.832   */12.666        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[9]/D    1
CLK(R)->CLK(R)	15.832   */12.667        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[10]/D    1
CLK(R)->CLK(R)	15.832   */12.667        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[33]/D    1
CLK(R)->CLK(R)	15.888   12.667/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.888   12.667/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[11]/D    1
CLK(R)->CLK(R)	15.888   12.668/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.888   12.668/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.832   */12.668        */0.168         my_fpu_double/i_fpu_round/sum_round_2_reg[32]/D    1
CLK(R)->CLK(R)	15.888   12.669/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.888   12.669/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[0]/D    1
CLK(R)->CLK(R)	15.889   12.670/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.889   12.670/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[23]/D    1
CLK(R)->CLK(R)	15.889   12.670/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.889   12.670/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.889   12.671/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.888   12.671/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.888   12.671/*        0.112/*         my_fpu_double/i_fpu_sub/expa_et_expb_reg/D    1
CLK(R)->CLK(R)	15.889   12.671/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[17]/D    1
CLK(R)->CLK(R)	15.889   12.671/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.905   12.671/*        0.095/*         my_fpu_double/i_fpu_round/sum_final_reg[2]/D    1
CLK(R)->CLK(R)	15.889   12.671/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[1]/D    1
CLK(R)->CLK(R)	15.889   12.672/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.889   12.672/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[2]/D    1
CLK(R)->CLK(R)	15.889   12.672/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[4]/D    1
CLK(R)->CLK(R)	15.889   12.672/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.889   12.672/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.888   12.672/*        0.112/*         my_fpu_double/i_fpu_sub/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.889   12.672/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.889   12.672/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[7]/D    1
CLK(R)->CLK(R)	15.888   12.672/*        0.112/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[5]/D    1
CLK(R)->CLK(R)	15.894   12.672/*        0.106/*         my_fpu_double/i_fpu_add/denorm_to_norm_reg/D    1
CLK(R)->CLK(R)	15.889   12.673/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[6]/D    1
CLK(R)->CLK(R)	15.889   12.673/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.889   12.673/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[8]/D    1
CLK(R)->CLK(R)	15.890   12.673/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.890   12.674/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */12.674        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */12.674        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[9]/D    1
CLK(R)->CLK(R)	15.889   12.675/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.890   12.675/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[18]/D    1
CLK(R)->CLK(R)	15.889   12.675/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.890   12.675/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[3]/D    1
CLK(R)->CLK(R)	15.890   12.675/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.889   12.675/*        0.111/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[0]/D    1
CLK(R)->CLK(R)	15.890   12.675/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[1]/D    1
CLK(R)->CLK(R)	15.890   12.675/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_b_reg[9]/D    1
CLK(R)->CLK(R)	15.890   12.676/*        0.110/*         my_fpu_double/i_fpu_sub/mantissa_a_reg[5]/D    1
CLK(R)->CLK(R)	15.889   12.676/*        0.111/*         my_fpu_double/i_fpu_sub/expa_gt_expb_reg/D    1
CLK(R)->CLK(R)	15.889   12.677/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.890   12.677/*        0.110/*         my_fpu_double/i_fpu_sub/mana_gtet_manb_reg/D    1
CLK(R)->CLK(R)	15.890   12.678/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.889   12.678/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.839   */12.679        */0.161         my_fpu_double/i_fpu_mul/product_4_reg[105]/D    1
CLK(R)->CLK(R)	15.840   */12.683        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */12.685        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.689/*        0.123/*         my_fpu_double/i_fpu_sub/diff_1_reg[19]/D    1
CLK(R)->CLK(R)	15.840   */12.696        */0.160         my_fpu_double/i_fpu_mul/exponent_3_reg[5]/D    1
CLK(R)->CLK(R)	15.923   12.700/*        0.077/*         my_fpu_double/opb_reg_reg[11]/D    1
CLK(R)->CLK(R)	15.924   12.702/*        0.076/*         my_fpu_double/opa_reg_reg[40]/D    1
CLK(R)->CLK(R)	15.923   12.702/*        0.077/*         my_fpu_double/opa_reg_reg[12]/D    1
CLK(R)->CLK(R)	15.924   12.703/*        0.076/*         my_fpu_double/opa_reg_reg[47]/D    1
CLK(R)->CLK(R)	15.923   12.703/*        0.077/*         my_fpu_double/opa_reg_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.704        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opb_reg_reg[39]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opa_reg_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opa_reg_reg[41]/D    1
CLK(R)->CLK(R)	15.924   12.704/*        0.076/*         my_fpu_double/opa_reg_reg[16]/D    1
CLK(R)->CLK(R)	15.893   12.705/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.705/*        0.076/*         my_fpu_double/opb_reg_reg[15]/D    1
CLK(R)->CLK(R)	15.923   12.705/*        0.077/*         my_fpu_double/opb_reg_reg[47]/D    1
CLK(R)->CLK(R)	15.924   12.705/*        0.076/*         my_fpu_double/opb_reg_reg[13]/D    1
CLK(R)->CLK(R)	15.924   12.705/*        0.076/*         my_fpu_double/opb_reg_reg[43]/D    1
CLK(R)->CLK(R)	15.923   12.705/*        0.077/*         my_fpu_double/opb_reg_reg[12]/D    1
CLK(R)->CLK(R)	15.924   12.705/*        0.076/*         my_fpu_double/opa_reg_reg[44]/D    1
CLK(R)->CLK(R)	15.924   12.705/*        0.076/*         my_fpu_double/opb_reg_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opa_reg_reg[7]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opa_reg_reg[13]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opb_reg_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opb_reg_reg[42]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opa_reg_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.706/*        0.076/*         my_fpu_double/opa_reg_reg[15]/D    1
CLK(R)->CLK(R)	15.923   12.706/*        0.077/*         my_fpu_double/opb_reg_reg[45]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opa_reg_reg[48]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opb_reg_reg[10]/D    1
CLK(R)->CLK(R)	15.875   12.707/*        0.125/*         my_fpu_double/i_fpu_sub/diff_2_reg[43]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opa_reg_reg[45]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opa_reg_reg[38]/D    1
CLK(R)->CLK(R)	15.924   12.707/*        0.076/*         my_fpu_double/opa_reg_reg[17]/D    1
CLK(R)->CLK(R)	15.924   12.708/*        0.076/*         my_fpu_double/opa_reg_reg[39]/D    1
CLK(R)->CLK(R)	15.924   12.708/*        0.076/*         my_fpu_double/opa_reg_reg[14]/D    1
CLK(R)->CLK(R)	15.924   12.708/*        0.076/*         my_fpu_double/opb_reg_reg[41]/D    1
CLK(R)->CLK(R)	15.924   12.708/*        0.076/*         my_fpu_double/opa_reg_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.708/*        0.076/*         my_fpu_double/opb_reg_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.708/*        0.076/*         my_fpu_double/opa_reg_reg[8]/D    1
CLK(R)->CLK(R)	15.924   12.708/*        0.076/*         my_fpu_double/opa_reg_reg[43]/D    1
CLK(R)->CLK(R)	15.876   12.709/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[45]/D    1
CLK(R)->CLK(R)	15.924   12.709/*        0.076/*         my_fpu_double/opb_reg_reg[14]/D    1
CLK(R)->CLK(R)	15.924   12.709/*        0.076/*         my_fpu_double/opb_reg_reg[7]/D    1
CLK(R)->CLK(R)	15.876   12.709/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[10]/D    1
CLK(R)->CLK(R)	15.924   12.709/*        0.076/*         my_fpu_double/opb_reg_reg[16]/D    1
CLK(R)->CLK(R)	15.924   12.709/*        0.076/*         my_fpu_double/opb_reg_reg[50]/D    1
CLK(R)->CLK(R)	15.924   12.709/*        0.076/*         my_fpu_double/opb_reg_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.709/*        0.076/*         my_fpu_double/opa_reg_reg[46]/D    1
CLK(R)->CLK(R)	15.924   12.709/*        0.076/*         my_fpu_double/opb_reg_reg[38]/D    1
CLK(R)->CLK(R)	15.924   12.710/*        0.076/*         my_fpu_double/opa_reg_reg[3]/D    1
CLK(R)->CLK(R)	15.924   12.710/*        0.076/*         my_fpu_double/opa_reg_reg[18]/D    1
CLK(R)->CLK(R)	15.924   12.710/*        0.076/*         my_fpu_double/opb_reg_reg[48]/D    1
CLK(R)->CLK(R)	15.923   12.710/*        0.077/*         my_fpu_double/opa_reg_reg[19]/D    1
CLK(R)->CLK(R)	15.924   12.710/*        0.076/*         my_fpu_double/opa_reg_reg[42]/D    1
CLK(R)->CLK(R)	15.876   12.710/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[46]/D    1
CLK(R)->CLK(R)	15.924   12.710/*        0.076/*         my_fpu_double/opb_reg_reg[17]/D    1
CLK(R)->CLK(R)	15.924   12.710/*        0.076/*         my_fpu_double/opa_reg_reg[50]/D    1
CLK(R)->CLK(R)	15.924   12.710/*        0.076/*         my_fpu_double/opb_reg_reg[49]/D    1
CLK(R)->CLK(R)	15.924   12.711/*        0.076/*         my_fpu_double/opb_reg_reg[40]/D    1
CLK(R)->CLK(R)	15.876   12.711/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[0]/D    1
CLK(R)->CLK(R)	15.876   12.711/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[35]/D    1
CLK(R)->CLK(R)	15.924   12.711/*        0.076/*         my_fpu_double/opb_reg_reg[44]/D    1
CLK(R)->CLK(R)	15.924   12.711/*        0.076/*         my_fpu_double/opb_reg_reg[18]/D    1
CLK(R)->CLK(R)	15.924   12.711/*        0.076/*         my_fpu_double/opa_reg_reg[35]/D    1
CLK(R)->CLK(R)	15.924   12.712/*        0.076/*         my_fpu_double/opb_reg_reg[35]/D    1
CLK(R)->CLK(R)	15.924   12.712/*        0.076/*         my_fpu_double/opb_reg_reg[46]/D    1
CLK(R)->CLK(R)	15.840   */12.712        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[9]/D    1
CLK(R)->CLK(R)	15.924   12.712/*        0.076/*         my_fpu_double/opa_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.877   12.712/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[11]/D    1
CLK(R)->CLK(R)	15.876   12.712/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[47]/D    1
CLK(R)->CLK(R)	15.924   12.713/*        0.076/*         my_fpu_double/opa_reg_reg[49]/D    1
CLK(R)->CLK(R)	15.877   12.713/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[30]/D    1
CLK(R)->CLK(R)	15.877   12.713/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[2]/D    1
CLK(R)->CLK(R)	15.924   12.713/*        0.076/*         my_fpu_double/opa_reg_reg[51]/D    1
CLK(R)->CLK(R)	15.877   12.713/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[28]/D    1
CLK(R)->CLK(R)	15.877   12.713/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[26]/D    1
CLK(R)->CLK(R)	15.877   12.713/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[31]/D    1
CLK(R)->CLK(R)	15.877   12.714/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[24]/D    1
CLK(R)->CLK(R)	15.876   12.714/*        0.124/*         my_fpu_double/i_fpu_sub/diff_2_reg[41]/D    1
CLK(R)->CLK(R)	15.877   12.714/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[23]/D    1
CLK(R)->CLK(R)	15.877   12.714/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[8]/D    1
CLK(R)->CLK(R)	15.877   12.714/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[32]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[34]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[36]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[39]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[29]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[6]/D    1
CLK(R)->CLK(R)	15.924   12.715/*        0.076/*         my_fpu_double/opb_reg_reg[51]/D    1
CLK(R)->CLK(R)	15.924   12.715/*        0.076/*         my_fpu_double/opb_reg_reg[19]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[1]/D    1
CLK(R)->CLK(R)	15.924   12.715/*        0.076/*         my_fpu_double/opb_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[44]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[12]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.715/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[27]/D    1
CLK(R)->CLK(R)	15.877   12.716/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[33]/D    1
CLK(R)->CLK(R)	15.877   12.716/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[25]/D    1
CLK(R)->CLK(R)	15.877   12.716/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[40]/D    1
CLK(R)->CLK(R)	15.877   12.716/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.716/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[37]/D    1
CLK(R)->CLK(R)	15.877   12.716/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[9]/D    1
CLK(R)->CLK(R)	15.877   12.717/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[42]/D    1
CLK(R)->CLK(R)	15.877   12.717/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[53]/D    1
CLK(R)->CLK(R)	15.919   12.717/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[1]/D    1
CLK(R)->CLK(R)	15.924   12.717/*        0.076/*         my_fpu_double/opb_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.877   12.718/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[38]/D    1
CLK(R)->CLK(R)	15.924   12.718/*        0.076/*         my_fpu_double/opa_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */12.718        */0.160         my_fpu_double/i_fpu_mul/product_h_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.719/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[49]/D    1
CLK(R)->CLK(R)	15.920   12.720/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[7]/D    1
CLK(R)->CLK(R)	15.877   12.720/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[52]/D    1
CLK(R)->CLK(R)	15.877   12.720/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[22]/D    1
CLK(R)->CLK(R)	15.877   12.720/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[13]/D    1
CLK(R)->CLK(R)	15.919   12.721/*        0.081/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[10]/D    1
CLK(R)->CLK(R)	15.920   12.721/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[0]/D    1
CLK(R)->CLK(R)	15.920   12.721/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[6]/D    1
CLK(R)->CLK(R)	15.877   12.721/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[50]/D    1
CLK(R)->CLK(R)	15.877   12.721/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[48]/D    1
CLK(R)->CLK(R)	15.920   12.721/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[2]/D    1
CLK(R)->CLK(R)	15.920   12.721/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[5]/D    1
CLK(R)->CLK(R)	15.877   12.722/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[51]/D    1
CLK(R)->CLK(R)	15.877   12.722/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[16]/D    1
CLK(R)->CLK(R)	15.920   12.722/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[4]/D    1
CLK(R)->CLK(R)	15.877   12.723/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[19]/D    1
CLK(R)->CLK(R)	15.920   12.723/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[8]/D    1
CLK(R)->CLK(R)	15.920   12.723/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[9]/D    1
CLK(R)->CLK(R)	15.920   12.723/*        0.080/*         my_fpu_double/i_fpu_round/exponent_final_2_reg[3]/D    1
CLK(R)->CLK(R)	15.877   12.723/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[15]/D    1
CLK(R)->CLK(R)	15.877   12.724/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[21]/D    1
CLK(R)->CLK(R)	15.877   12.724/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[14]/D    1
CLK(R)->CLK(R)	15.877   12.724/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[17]/D    1
CLK(R)->CLK(R)	15.877   12.724/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[20]/D    1
CLK(R)->CLK(R)	15.877   12.725/*        0.123/*         my_fpu_double/i_fpu_sub/diff_2_reg[18]/D    1
CLK(R)->CLK(R)	15.840   */12.728        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.735/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[5]/D    1
CLK(R)->CLK(R)	15.922   12.737/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[103]/D    1
CLK(R)->CLK(R)	15.922   12.742/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[73]/D    1
CLK(R)->CLK(R)	15.922   12.750/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[101]/D    1
CLK(R)->CLK(R)	15.922   12.751/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[96]/D    1
CLK(R)->CLK(R)	15.921   12.752/*        0.079/*         my_fpu_double/i_fpu_add/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.752/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[100]/D    1
CLK(R)->CLK(R)	15.922   12.755/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.756/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.756/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.757/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.921   12.757/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.758/*        0.079/*         my_fpu_double/i_fpu_add/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.758/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[102]/D    1
CLK(R)->CLK(R)	15.921   12.759/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[30]/D    1
CLK(R)->CLK(R)	15.922   12.759/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[72]/D    1
CLK(R)->CLK(R)	15.922   12.760/*        0.078/*         my_fpu_double/i_fpu_add/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.760/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[35]/D    1
CLK(R)->CLK(R)	15.922   12.760/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.760/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.760/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[54]/D    1
CLK(R)->CLK(R)	15.921   12.760/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[37]/D    1
CLK(R)->CLK(R)	15.921   12.760/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.761/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[43]/D    1
CLK(R)->CLK(R)	15.923   12.761/*        0.077/*         my_fpu_double/i_fpu_add/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.921   12.761/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[55]/D    1
CLK(R)->CLK(R)	15.921   12.761/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[31]/D    1
CLK(R)->CLK(R)	15.922   12.761/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.761/*        0.078/*         my_fpu_double/i_fpu_add/small_add_reg[39]/D    1
CLK(R)->CLK(R)	15.921   12.761/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[44]/D    1
CLK(R)->CLK(R)	15.921   12.761/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[84]/D    1
CLK(R)->CLK(R)	15.922   12.761/*        0.078/*         my_fpu_double/i_fpu_add/large_add_reg[34]/D    1
CLK(R)->CLK(R)	15.840   */12.761        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[9]/D    1
CLK(R)->CLK(R)	15.923   12.761/*        0.077/*         my_fpu_double/i_fpu_add/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.922   12.762/*        0.078/*         my_fpu_double/i_fpu_add/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.923   12.762/*        0.077/*         my_fpu_double/i_fpu_add/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.762/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[41]/D    1
CLK(R)->CLK(R)	15.923   12.762/*        0.077/*         my_fpu_double/i_fpu_add/mantissa_b_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.762/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[40]/D    1
CLK(R)->CLK(R)	15.923   12.763/*        0.077/*         my_fpu_double/i_fpu_add/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.922   12.763/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.922   12.763/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[32]/D    1
CLK(R)->CLK(R)	15.923   12.764/*        0.077/*         my_fpu_double/i_fpu_add/small_add_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.764/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[33]/D    1
CLK(R)->CLK(R)	15.922   12.764/*        0.078/*         my_fpu_double/i_fpu_add/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.922   12.764/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[34]/D    1
CLK(R)->CLK(R)	15.922   12.764/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[42]/D    1
CLK(R)->CLK(R)	15.922   12.764/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[35]/D    1
CLK(R)->CLK(R)	15.921   12.765/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[95]/D    1
CLK(R)->CLK(R)	15.922   12.765/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[36]/D    1
CLK(R)->CLK(R)	15.921   12.765/*        0.079/*         my_fpu_double/i_fpu_add/sum_3_reg[38]/D    1
CLK(R)->CLK(R)	15.922   12.766/*        0.078/*         my_fpu_double/i_fpu_add/small_shift_3_reg[44]/D    1
CLK(R)->CLK(R)	15.922   12.767/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[71]/D    1
CLK(R)->CLK(R)	15.924   12.768/*        0.076/*         my_fpu_double/i_fpu_mul/product_j_reg[1]/D    1
CLK(R)->CLK(R)	15.886   12.768/*        0.114/*         my_fpu_double/i_fpu_sub/diff_shift_reg[2]/D    1
CLK(R)->CLK(R)	15.923   12.769/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[85]/D    1
CLK(R)->CLK(R)	15.922   12.769/*        0.078/*         my_fpu_double/i_fpu_add/sum_3_reg[45]/D    1
CLK(R)->CLK(R)	15.924   12.770/*        0.076/*         my_fpu_double/i_fpu_mul/product_j_reg[0]/D    1
CLK(R)->CLK(R)	15.924   12.771/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[91]/D    1
CLK(R)->CLK(R)	15.925   12.771/*        0.075/*         my_fpu_double/i_fpu_mul/product_j_reg[2]/D    1
CLK(R)->CLK(R)	15.924   12.772/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[90]/D    1
CLK(R)->CLK(R)	15.922   12.773/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[93]/D    1
CLK(R)->CLK(R)	15.924   12.777/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[87]/D    1
CLK(R)->CLK(R)	15.922   12.780/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[97]/D    1
CLK(R)->CLK(R)	15.922   12.780/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[104]/D    1
CLK(R)->CLK(R)	15.924   12.780/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[86]/D    1
CLK(R)->CLK(R)	15.884   12.784/*        0.116/*         my_fpu_double/i_fpu_mul/product_6_reg[52]/D    1
CLK(R)->CLK(R)	15.922   12.786/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[70]/D    1
CLK(R)->CLK(R)	15.922   12.789/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[79]/D    1
CLK(R)->CLK(R)	15.921   12.790/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[76]/D    1
CLK(R)->CLK(R)	15.886   12.790/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[55]/D    1
CLK(R)->CLK(R)	15.886   12.791/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[53]/D    1
CLK(R)->CLK(R)	15.886   12.791/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[57]/D    1
CLK(R)->CLK(R)	15.886   12.791/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[54]/D    1
CLK(R)->CLK(R)	15.886   12.791/*        0.114/*         my_fpu_double/i_fpu_mul/product_6_reg[56]/D    1
CLK(R)->CLK(R)	15.922   12.791/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[64]/D    1
CLK(R)->CLK(R)	15.922   12.793/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[68]/D    1
CLK(R)->CLK(R)	15.922   12.797/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[82]/D    1
CLK(R)->CLK(R)	15.921   12.798/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[65]/D    1
CLK(R)->CLK(R)	15.924   12.799/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[88]/D    1
CLK(R)->CLK(R)	15.839   */12.799        */0.161         my_fpu_double/i_fpu_sub/diff_reg[10]/D    1
CLK(R)->CLK(R)	15.921   12.800/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[77]/D    1
CLK(R)->CLK(R)	15.924   12.801/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[89]/D    1
CLK(R)->CLK(R)	15.924   12.804/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[92]/D    1
CLK(R)->CLK(R)	15.923   12.806/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[78]/D    1
CLK(R)->CLK(R)	15.923   12.806/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[94]/D    1
CLK(R)->CLK(R)	15.923   12.806/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[80]/D    1
CLK(R)->CLK(R)	15.876   12.808/*        0.124/*         my_fpu_double/i_fpu_sub/diff_shift_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.809/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[74]/D    1
CLK(R)->CLK(R)	15.922   12.810/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[98]/D    1
CLK(R)->CLK(R)	15.922   12.811/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[81]/D    1
CLK(R)->CLK(R)	15.924   12.820/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[67]/D    1
CLK(R)->CLK(R)	15.923   12.823/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[69]/D    1
CLK(R)->CLK(R)	15.840   */12.824        */0.160         my_fpu_double/i_fpu_mul/exponent_terms_reg[7]/D    1
CLK(R)->CLK(R)	15.923   12.825/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[75]/D    1
CLK(R)->CLK(R)	15.924   12.826/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[66]/D    1
CLK(R)->CLK(R)	15.922   12.827/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[83]/D    1
CLK(R)->CLK(R)	15.923   12.828/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[99]/D    1
CLK(R)->CLK(R)	15.886   12.829/*        0.114/*         my_fpu_double/i_fpu_sub/diff_shift_reg[3]/D    1
CLK(R)->CLK(R)	15.809   */12.838        */0.191         my_fpu_double/i_fpu_add/small_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.840   */12.844        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.852        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.854        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */12.855        */0.160         my_fpu_double/i_fpu_mul/sum_8_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */12.873        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */12.875        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.875        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */12.876        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[6]/D    1
CLK(R)->CLK(R)	15.839   */12.876        */0.161         my_fpu_double/i_fpu_round/sum_round_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.877        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */12.878        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[7]/D    1
CLK(R)->CLK(R)	15.905   12.878/*        0.095/*         my_fpu_double/i_fpu_sub/diffshift_et_55_reg/D    1
CLK(R)->CLK(R)	15.840   */12.878        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.881        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[10]/D    1
CLK(R)->CLK(R)	15.840   */12.882        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[12]/D    1
CLK(R)->CLK(R)	15.840   */12.884        */0.160         my_fpu_double/i_fpu_round/sum_round_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */12.888        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[11]/D    1
CLK(R)->CLK(R)	15.840   */12.889        */0.160         my_fpu_double/i_fpu_mul/product_a_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */12.889        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */12.896        */0.160         my_fpu_double/i_fpu_mul/product_3_reg[102]/D    1
CLK(R)->CLK(R)	15.840   */12.902        */0.160         my_fpu_double/i_fpu_mul/product_3_reg[105]/D    1
CLK(R)->CLK(R)	15.840   */12.903        */0.160         my_fpu_double/i_fpu_mul/product_3_reg[103]/D    1
CLK(R)->CLK(R)	15.840   */12.907        */0.160         my_fpu_double/i_fpu_mul/product_e_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */12.908        */0.161         my_fpu_double/i_fpu_mul/product_3_reg[104]/D    1
CLK(R)->CLK(R)	15.921   12.914/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.915/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.917/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.917/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.917/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[5]/D    1
CLK(R)->CLK(R)	15.921   12.918/*        0.079/*         my_fpu_double/i_fpu_mul/sum_0_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.918/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[4]/D    1
CLK(R)->CLK(R)	15.921   12.919/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_3_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.920/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[2]/D    1
CLK(R)->CLK(R)	15.921   12.920/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.921/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.921/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_1_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.923/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_gt_expoffset_reg/D    1
CLK(R)->CLK(R)	15.840   */12.926        */0.160         my_fpu_double/i_fpu_mul/sum_1_reg[8]/D    1
CLK(R)->CLK(R)	15.928   12.929/*        0.072/*         my_fpu_double/i_fpu_mul/mul_a_reg[52]/D    1
CLK(R)->CLK(R)	15.925   12.934/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[50]/D    1
CLK(R)->CLK(R)	15.923   12.935/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[62]/D    1
CLK(R)->CLK(R)	15.921   12.936/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */12.937        */0.161         my_fpu_double/i_fpu_mul/sum_4_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.939/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.942/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[3]/D    1
CLK(R)->CLK(R)	15.921   12.943/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */12.946        */0.160         my_fpu_double/i_fpu_mul/product_b_reg[6]/D    1
CLK(R)->CLK(R)	15.921   12.947/*        0.079/*         my_fpu_double/i_fpu_mul/exponent_under_reg[1]/D    1
CLK(R)->CLK(R)	15.839   */12.947        */0.161         my_fpu_double/i_fpu_mul/product_g_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */12.948        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[2]/D    1
CLK(R)->CLK(R)	15.922   12.949/*        0.078/*         my_fpu_double/i_fpu_mul/exponent_under_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.953        */0.160         my_fpu_double/i_fpu_mul/sum_0_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */12.953        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[2]/D    1
CLK(R)->CLK(R)	15.924   12.956/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_under_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.961/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[71]/D    1
CLK(R)->CLK(R)	15.839   */12.961        */0.161         my_fpu_double/i_fpu_mul/exponent_3_reg[4]/D    1
CLK(R)->CLK(R)	15.925   12.963/*        0.075/*         my_fpu_double/i_fpu_add/large_norm_small_denorm_reg[0]/D    1
CLK(R)->CLK(R)	15.921   12.964/*        0.079/*         my_fpu_double/i_fpu_mul/sum_8_reg[0]/D    1
CLK(R)->CLK(R)	15.922   12.964/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[82]/D    1
CLK(R)->CLK(R)	15.839   */12.965        */0.161         my_fpu_double/i_fpu_mul/sum_7_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.965/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[95]/D    1
CLK(R)->CLK(R)	15.922   12.965/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[84]/D    1
CLK(R)->CLK(R)	15.921   12.965/*        0.079/*         my_fpu_double/i_fpu_mul/sum_8_reg[2]/D    1
CLK(R)->CLK(R)	15.840   */12.966        */0.160         my_fpu_double/i_fpu_mul/sum_6_reg[8]/D    1
CLK(R)->CLK(R)	15.921   12.966/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[72]/D    1
CLK(R)->CLK(R)	15.922   12.966/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[3]/D    1
CLK(R)->CLK(R)	15.922   12.967/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[73]/D    1
CLK(R)->CLK(R)	15.922   12.967/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[100]/D    1
CLK(R)->CLK(R)	15.922   12.968/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[96]/D    1
CLK(R)->CLK(R)	15.922   12.968/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[77]/D    1
CLK(R)->CLK(R)	15.922   12.969/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[4]/D    1
CLK(R)->CLK(R)	15.922   12.969/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[98]/D    1
CLK(R)->CLK(R)	15.922   12.969/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[76]/D    1
CLK(R)->CLK(R)	15.922   12.969/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[75]/D    1
CLK(R)->CLK(R)	15.922   12.971/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[97]/D    1
CLK(R)->CLK(R)	15.921   12.971/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[74]/D    1
CLK(R)->CLK(R)	15.922   12.971/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[83]/D    1
CLK(R)->CLK(R)	15.922   12.971/*        0.078/*         my_fpu_double/i_fpu_mul/sum_8_reg[1]/D    1
CLK(R)->CLK(R)	15.921   12.971/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[67]/D    1
CLK(R)->CLK(R)	15.922   12.972/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[101]/D    1
CLK(R)->CLK(R)	15.922   12.973/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[68]/D    1
CLK(R)->CLK(R)	15.922   12.974/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[99]/D    1
CLK(R)->CLK(R)	15.890   12.974/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[7]/D    1
CLK(R)->CLK(R)	15.922   12.975/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[70]/D    1
CLK(R)->CLK(R)	15.922   12.977/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[64]/D    1
CLK(R)->CLK(R)	15.840   */12.992        */0.160         my_fpu_double/i_fpu_mul/sum_3_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */13.008        */0.160         my_fpu_double/i_fpu_mul/product_d_reg[6]/D    1
CLK(R)->CLK(R)	15.921   13.015/*        0.079/*         my_fpu_double/i_fpu_mul/mul_b_reg[32]/D    1
CLK(R)->CLK(R)	15.905   13.025/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.028/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[33]/D    1
CLK(R)->CLK(R)	15.906   13.029/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[6]/D    1
CLK(R)->CLK(R)	15.906   13.029/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[9]/D    1
CLK(R)->CLK(R)	15.904   13.030/*        0.096/*         my_fpu_double/i_fpu_sub/exponent_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.030/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[50]/D    1
CLK(R)->CLK(R)	15.922   13.030/*        0.078/*         my_fpu_double/i_fpu_mul/mul_b_reg[49]/D    1
CLK(R)->CLK(R)	15.922   13.030/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[51]/D    1
CLK(R)->CLK(R)	15.923   13.030/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[35]/D    1
CLK(R)->CLK(R)	15.922   13.031/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[45]/D    1
CLK(R)->CLK(R)	15.905   13.031/*        0.095/*         my_fpu_double/i_fpu_sub/exponent_reg[2]/D    1
CLK(R)->CLK(R)	15.906   13.031/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[5]/D    1
CLK(R)->CLK(R)	15.906   13.032/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.032/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[43]/D    1
CLK(R)->CLK(R)	15.922   13.032/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.032/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[4]/D    1
CLK(R)->CLK(R)	15.922   13.033/*        0.078/*         my_fpu_double/i_fpu_mul/mul_a_reg[47]/D    1
CLK(R)->CLK(R)	15.923   13.033/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[34]/D    1
CLK(R)->CLK(R)	15.906   13.034/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.034/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[40]/D    1
CLK(R)->CLK(R)	15.926   13.034/*        0.074/*         my_fpu_double/i_fpu_mul/mul_a_reg[46]/D    1
CLK(R)->CLK(R)	15.923   13.034/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[34]/D    1
CLK(R)->CLK(R)	15.906   13.034/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.034/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[3]/D    1
CLK(R)->CLK(R)	15.892   13.034/*        0.108/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.035/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[6]/D    1
CLK(R)->CLK(R)	15.922   13.035/*        0.078/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[2]/D    1
CLK(R)->CLK(R)	15.926   13.036/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[48]/D    1
CLK(R)->CLK(R)	15.926   13.036/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.036/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.036/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[1]/D    1
CLK(R)->CLK(R)	15.926   13.036/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[38]/D    1
CLK(R)->CLK(R)	15.926   13.036/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[51]/D    1
CLK(R)->CLK(R)	15.923   13.036/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[48]/D    1
CLK(R)->CLK(R)	15.923   13.036/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[0]/D    1
CLK(R)->CLK(R)	15.906   13.036/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.037/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.037/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[44]/D    1
CLK(R)->CLK(R)	15.923   13.037/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.037/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[26]/D    1
CLK(R)->CLK(R)	15.893   13.037/*        0.107/*         my_fpu_double/i_fpu_sub/a_gtet_b_reg/D    1
CLK(R)->CLK(R)	15.926   13.037/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[44]/D    1
CLK(R)->CLK(R)	15.926   13.037/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[41]/D    1
CLK(R)->CLK(R)	15.923   13.037/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.038/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.038/*        0.077/*         my_fpu_double/i_fpu_mul/product_a_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.038/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[4]/D    1
CLK(R)->CLK(R)	15.926   13.038/*        0.074/*         my_fpu_double/i_fpu_mul/mul_a_reg[49]/D    1
CLK(R)->CLK(R)	15.906   13.038/*        0.094/*         my_fpu_double/i_fpu_sub/exponent_reg[10]/D    1
CLK(R)->CLK(R)	15.893   13.038/*        0.107/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.038/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.038/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.039/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[47]/D    1
CLK(R)->CLK(R)	15.923   13.039/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[49]/D    1
CLK(R)->CLK(R)	15.923   13.039/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.039/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.039/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.039/*        0.077/*         my_fpu_double/i_fpu_mul/sum_0_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.039/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[1]/D    1
CLK(R)->CLK(R)	15.926   13.039/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[43]/D    1
CLK(R)->CLK(R)	15.923   13.039/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[49]/D    1
CLK(R)->CLK(R)	15.923   13.039/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[51]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/sum_0_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[27]/D    1
CLK(R)->CLK(R)	15.840   */13.040        */0.160         my_fpu_double/i_fpu_mul/sum_5_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[30]/D    1
CLK(R)->CLK(R)	15.894   13.040/*        0.106/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[48]/D    1
CLK(R)->CLK(R)	15.923   13.040/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[41]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.041/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.042/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[43]/D    1
CLK(R)->CLK(R)	15.923   13.042/*        0.077/*         my_fpu_double/i_fpu_mul/product_a_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.042/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[41]/D    1
CLK(R)->CLK(R)	15.923   13.042/*        0.077/*         my_fpu_double/i_fpu_mul/product_a_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.042/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.042/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.042/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.042/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.042/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.042/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.043/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[48]/D    1
CLK(R)->CLK(R)	15.889   13.043/*        0.111/*         my_fpu_double/i_fpu_sub/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.043/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.043/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.043/*        0.077/*         my_fpu_double/i_fpu_mul/sum_1_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.043/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[44]/D    1
CLK(R)->CLK(R)	15.923   13.043/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[28]/D    1
CLK(R)->CLK(R)	15.894   13.044/*        0.106/*         my_fpu_double/i_fpu_sub/small_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.927   13.044/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[24]/D    1
CLK(R)->CLK(R)	15.926   13.044/*        0.074/*         my_fpu_double/i_fpu_mul/mul_b_reg[29]/D    1
CLK(R)->CLK(R)	15.840   */13.044        */0.160         my_fpu_double/i_fpu_mul/product_g_reg[0]/D    1
CLK(R)->CLK(R)	15.927   13.044/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.044/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[32]/D    1
CLK(R)->CLK(R)	15.927   13.044/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[28]/D    1
CLK(R)->CLK(R)	15.892   13.044/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_2_reg[3]/D    1
CLK(R)->CLK(R)	15.890   13.044/*        0.110/*         my_fpu_double/i_fpu_sub/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.045/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.045/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.045/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[32]/D    1
CLK(R)->CLK(R)	15.927   13.045/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.045/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[36]/D    1
CLK(R)->CLK(R)	15.893   13.046/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[4]/D    1
CLK(R)->CLK(R)	15.927   13.046/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.046/*        0.077/*         my_fpu_double/i_fpu_mul/sum_2_reg[2]/D    1
CLK(R)->CLK(R)	15.927   13.046/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[25]/D    1
CLK(R)->CLK(R)	15.927   13.046/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.046/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[25]/D    1
CLK(R)->CLK(R)	15.927   13.047/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[31]/D    1
CLK(R)->CLK(R)	15.893   13.047/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.047/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[24]/D    1
CLK(R)->CLK(R)	15.893   13.047/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[1]/D    1
CLK(R)->CLK(R)	15.891   13.048/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.893   13.048/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_2_reg[8]/D    1
CLK(R)->CLK(R)	15.891   13.048/*        0.109/*         my_fpu_double/i_fpu_sub/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.048/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.048/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[24]/D    1
CLK(R)->CLK(R)	15.894   13.049/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.049/*        0.077/*         my_fpu_double/i_fpu_mul/sum_4_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.049/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.049/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[30]/D    1
CLK(R)->CLK(R)	15.894   13.049/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.049/*        0.077/*         my_fpu_double/i_fpu_mul/sum_4_reg[1]/D    1
CLK(R)->CLK(R)	15.894   13.050/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[9]/D    1
CLK(R)->CLK(R)	15.894   13.050/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[2]/D    1
CLK(R)->CLK(R)	15.894   13.050/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[6]/D    1
CLK(R)->CLK(R)	15.891   13.050/*        0.109/*         my_fpu_double/i_fpu_sub/large_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.892   13.051/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.894   13.051/*        0.106/*         my_fpu_double/i_fpu_sub/exponent_2_reg[7]/D    1
CLK(R)->CLK(R)	15.892   13.051/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.892   13.051/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.892   13.051/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.892   13.051/*        0.108/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[4]/D    1
CLK(R)->CLK(R)	15.892   13.052/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.892   13.052/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[6]/D    1
CLK(R)->CLK(R)	15.921   13.052/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[5]/D    1
CLK(R)->CLK(R)	15.892   13.052/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.892   13.053/*        0.108/*         my_fpu_double/i_fpu_sub/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.893   13.053/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.893   13.053/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.893   13.053/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.893   13.054/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.893   13.054/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.893   13.055/*        0.107/*         my_fpu_double/i_fpu_sub/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.055/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[6]/D    1
CLK(R)->CLK(R)	15.922   13.056/*        0.078/*         my_fpu_double/i_fpu_mul/sum_7_reg[6]/D    1
CLK(R)->CLK(R)	15.921   13.056/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.056/*        0.078/*         my_fpu_double/i_fpu_mul/sum_7_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.056/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[0]/D    1
CLK(R)->CLK(R)	15.893   13.056/*        0.107/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.056/*        0.078/*         my_fpu_double/i_fpu_mul/sum_7_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.056/*        0.079/*         my_fpu_double/i_fpu_mul/sum_7_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.057/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[69]/D    1
CLK(R)->CLK(R)	15.923   13.057/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[11]/D    1
CLK(R)->CLK(R)	15.922   13.057/*        0.078/*         my_fpu_double/i_fpu_mul/sum_7_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.058/*        0.076/*         my_fpu_double/i_fpu_mul/product_d_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.059/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */13.059        */0.160         my_fpu_double/i_fpu_mul/product_i_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.060/*        0.076/*         my_fpu_double/i_fpu_mul/product_h_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.060/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[3]/D    1
CLK(R)->CLK(R)	15.921   13.061/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.061/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[28]/D    1
CLK(R)->CLK(R)	15.921   13.061/*        0.079/*         my_fpu_double/i_fpu_mul/sum_5_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.062/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.063/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[92]/D    1
CLK(R)->CLK(R)	15.924   13.063/*        0.076/*         my_fpu_double/i_fpu_mul/product_c_reg[0]/D    1
CLK(R)->CLK(R)	15.922   13.064/*        0.078/*         my_fpu_double/i_fpu_mul/sum_5_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.064/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[16]/D    1
CLK(R)->CLK(R)	15.925   13.064/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.064/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[85]/D    1
CLK(R)->CLK(R)	15.923   13.065/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[14]/D    1
CLK(R)->CLK(R)	15.923   13.065/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[60]/D    1
CLK(R)->CLK(R)	15.923   13.065/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.065/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[62]/D    1
CLK(R)->CLK(R)	15.923   13.065/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.065/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[65]/D    1
CLK(R)->CLK(R)	15.925   13.065/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[2]/D    1
CLK(R)->CLK(R)	15.924   13.066/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[94]/D    1
CLK(R)->CLK(R)	15.925   13.066/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.066/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[19]/D    1
CLK(R)->CLK(R)	15.923   13.066/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[21]/D    1
CLK(R)->CLK(R)	15.923   13.066/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.066/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.066/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[63]/D    1
CLK(R)->CLK(R)	15.923   13.066/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.067/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */13.067        */0.160         my_fpu_double/i_fpu_mul/product_f_reg[1]/D    1
CLK(R)->CLK(R)	15.925   13.067/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.067/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[21]/D    1
CLK(R)->CLK(R)	15.925   13.067/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.067/*        0.075/*         my_fpu_double/i_fpu_mul/product_h_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.067/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[93]/D    1
CLK(R)->CLK(R)	15.925   13.067/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.067/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[60]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[12]/D    1
CLK(R)->CLK(R)	15.925   13.068/*        0.075/*         my_fpu_double/i_fpu_mul/product_h_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[17]/D    1
CLK(R)->CLK(R)	15.925   13.068/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[18]/D    1
CLK(R)->CLK(R)	15.924   13.068/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[16]/D    1
CLK(R)->CLK(R)	15.924   13.068/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[13]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[56]/D    1
CLK(R)->CLK(R)	15.923   13.068/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.069/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[55]/D    1
CLK(R)->CLK(R)	15.925   13.069/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.069/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.069/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[15]/D    1
CLK(R)->CLK(R)	15.924   13.069/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[26]/D    1
CLK(R)->CLK(R)	15.925   13.069/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.069/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.069/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[18]/D    1
CLK(R)->CLK(R)	15.924   13.069/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.069/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[20]/D    1
CLK(R)->CLK(R)	15.925   13.069/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.069/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[47]/D    1
CLK(R)->CLK(R)	15.927   13.069/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[20]/D    1
CLK(R)->CLK(R)	15.924   13.070/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[23]/D    1
CLK(R)->CLK(R)	15.924   13.070/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[29]/D    1
CLK(R)->CLK(R)	15.925   13.070/*        0.075/*         my_fpu_double/i_fpu_mul/sum_3_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.070/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.070/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[26]/D    1
CLK(R)->CLK(R)	15.924   13.070/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.070/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[11]/D    1
CLK(R)->CLK(R)	15.924   13.070/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[35]/D    1
CLK(R)->CLK(R)	15.923   13.070/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[19]/D    1
CLK(R)->CLK(R)	15.924   13.070/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[63]/D    1
CLK(R)->CLK(R)	15.923   13.070/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.070/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[87]/D    1
CLK(R)->CLK(R)	15.924   13.070/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.070/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[54]/D    1
CLK(R)->CLK(R)	15.924   13.070/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[45]/D    1
CLK(R)->CLK(R)	15.924   13.071/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[40]/D    1
CLK(R)->CLK(R)	15.923   13.071/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[56]/D    1
CLK(R)->CLK(R)	15.927   13.071/*        0.073/*         my_fpu_double/i_fpu_mul/mul_b_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.071/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[53]/D    1
CLK(R)->CLK(R)	15.923   13.071/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[23]/D    1
CLK(R)->CLK(R)	15.925   13.071/*        0.075/*         my_fpu_double/i_fpu_mul/product_d_reg[2]/D    1
CLK(R)->CLK(R)	15.927   13.071/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.071/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[24]/D    1
CLK(R)->CLK(R)	15.924   13.071/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[10]/D    1
CLK(R)->CLK(R)	15.925   13.071/*        0.075/*         my_fpu_double/i_fpu_mul/sum_0_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.071/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[13]/D    1
CLK(R)->CLK(R)	15.924   13.072/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[21]/D    1
CLK(R)->CLK(R)	15.924   13.072/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[20]/D    1
CLK(R)->CLK(R)	15.925   13.072/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.072/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[54]/D    1
CLK(R)->CLK(R)	15.925   13.072/*        0.075/*         my_fpu_double/i_fpu_mul/product_e_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.072/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[12]/D    1
CLK(R)->CLK(R)	15.923   13.072/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.072/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[53]/D    1
CLK(R)->CLK(R)	15.924   13.072/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */13.072        */0.161         my_fpu_double/i_fpu_sub/diff_reg[9]/D    1
CLK(R)->CLK(R)	15.924   13.072/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[55]/D    1
CLK(R)->CLK(R)	15.924   13.072/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[57]/D    1
CLK(R)->CLK(R)	15.926   13.072/*        0.074/*         my_fpu_double/i_fpu_mul/sum_3_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.072/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[57]/D    1
CLK(R)->CLK(R)	15.923   13.072/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[25]/D    1
CLK(R)->CLK(R)	15.927   13.073/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.073/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[59]/D    1
CLK(R)->CLK(R)	15.923   13.073/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[58]/D    1
CLK(R)->CLK(R)	15.924   13.073/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[23]/D    1
CLK(R)->CLK(R)	15.927   13.073/*        0.073/*         my_fpu_double/i_fpu_mul/mul_a_reg[11]/D    1
CLK(R)->CLK(R)	15.924   13.073/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[46]/D    1
CLK(R)->CLK(R)	15.923   13.073/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[58]/D    1
CLK(R)->CLK(R)	15.923   13.073/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[61]/D    1
CLK(R)->CLK(R)	15.924   13.073/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[89]/D    1
CLK(R)->CLK(R)	15.923   13.073/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[91]/D    1
CLK(R)->CLK(R)	15.924   13.073/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[88]/D    1
CLK(R)->CLK(R)	15.921   13.073/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[79]/D    1
CLK(R)->CLK(R)	15.923   13.074/*        0.077/*         my_fpu_double/i_fpu_mul/mul_a_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.074/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[61]/D    1
CLK(R)->CLK(R)	15.928   13.074/*        0.072/*         my_fpu_double/i_fpu_mul/mul_a_reg[14]/D    1
CLK(R)->CLK(R)	15.926   13.074/*        0.074/*         my_fpu_double/i_fpu_mul/product_e_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.074/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[10]/D    1
CLK(R)->CLK(R)	15.928   13.074/*        0.072/*         my_fpu_double/i_fpu_mul/mul_a_reg[17]/D    1
CLK(R)->CLK(R)	15.926   13.075/*        0.074/*         my_fpu_double/i_fpu_mul/sum_3_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.075/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[90]/D    1
CLK(R)->CLK(R)	15.924   13.075/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[86]/D    1
CLK(R)->CLK(R)	15.924   13.075/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.076/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[41]/D    1
CLK(R)->CLK(R)	15.924   13.076/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[59]/D    1
CLK(R)->CLK(R)	15.923   13.077/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[15]/D    1
CLK(R)->CLK(R)	15.922   13.077/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.077/*        0.076/*         my_fpu_double/i_fpu_mul/mul_b_reg[16]/D    1
CLK(R)->CLK(R)	15.926   13.078/*        0.074/*         my_fpu_double/i_fpu_mul/product_f_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.078/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.078/*        0.077/*         my_fpu_double/i_fpu_mul/mul_b_reg[14]/D    1
CLK(R)->CLK(R)	15.924   13.079/*        0.076/*         my_fpu_double/i_fpu_mul/mul_a_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.079/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.079/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[6]/D    1
CLK(R)->CLK(R)	15.922   13.079/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.080/*        0.077/*         my_fpu_double/i_fpu_mul/mantissa_a_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.080/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.080/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.080/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[37]/D    1
CLK(R)->CLK(R)	15.924   13.081/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.081/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[9]/D    1
CLK(R)->CLK(R)	15.924   13.081/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[40]/D    1
CLK(R)->CLK(R)	15.923   13.081/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.082/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[40]/D    1
CLK(R)->CLK(R)	15.923   13.082/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[80]/D    1
CLK(R)->CLK(R)	15.923   13.082/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[78]/D    1
CLK(R)->CLK(R)	15.923   13.082/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[8]/D    1
CLK(R)->CLK(R)	15.924   13.082/*        0.076/*         my_fpu_double/i_fpu_mul/mantissa_b_reg[16]/D    1
CLK(R)->CLK(R)	15.924   13.082/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.082/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[52]/D    1
CLK(R)->CLK(R)	15.924   13.082/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[10]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.083/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[52]/D    1
CLK(R)->CLK(R)	15.924   13.083/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.083/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[81]/D    1
CLK(R)->CLK(R)	15.923   13.084/*        0.077/*         my_fpu_double/i_fpu_mul/product_4_reg[30]/D    1
CLK(R)->CLK(R)	15.924   13.084/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.084/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[9]/D    1
CLK(R)->CLK(R)	15.924   13.084/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[38]/D    1
CLK(R)->CLK(R)	15.924   13.084/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[37]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[41]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[33]/D    1
CLK(R)->CLK(R)	15.925   13.085/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[6]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[32]/D    1
CLK(R)->CLK(R)	15.925   13.085/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.085/*        0.077/*         my_fpu_double/i_fpu_mul/sum_6_reg[1]/D    1
CLK(R)->CLK(R)	15.925   13.085/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[10]/D    1
CLK(R)->CLK(R)	15.924   13.085/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.085/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[20]/D    1
CLK(R)->CLK(R)	15.926   13.085/*        0.074/*         my_fpu_double/i_fpu_mul/exponent_under_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.085/*        0.077/*         my_fpu_double/i_fpu_mul/product_3_reg[66]/D    1
CLK(R)->CLK(R)	15.924   13.086/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.086/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.086/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[30]/D    1
CLK(R)->CLK(R)	15.924   13.086/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[6]/D    1
CLK(R)->CLK(R)	15.892   13.086/*        0.108/*         my_fpu_double/i_fpu_add/large_is_denorm_reg/D    1
CLK(R)->CLK(R)	15.924   13.086/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[31]/D    1
CLK(R)->CLK(R)	15.924   13.086/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[51]/D    1
CLK(R)->CLK(R)	15.925   13.087/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[7]/D    1
CLK(R)->CLK(R)	15.893   13.087/*        0.107/*         my_fpu_double/i_fpu_add/small_shift_3_reg[0]/D    1
CLK(R)->CLK(R)	15.925   13.087/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_under_reg[11]/D    1
CLK(R)->CLK(R)	15.924   13.088/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.088/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[51]/D    1
CLK(R)->CLK(R)	15.924   13.090/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.091/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[2]/D    1
CLK(R)->CLK(R)	15.924   13.095/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.095/*        0.076/*         my_fpu_double/i_fpu_mul/sum_6_reg[0]/D    1
CLK(R)->CLK(R)	15.926   13.103/*        0.074/*         my_fpu_double/i_fpu_mul/sum_5_reg[7]/D    1
CLK(R)->CLK(R)	15.926   13.103/*        0.074/*         my_fpu_double/i_fpu_mul/sum_6_reg[6]/D    1
CLK(R)->CLK(R)	15.926   13.104/*        0.074/*         my_fpu_double/i_fpu_mul/product_i_reg[0]/D    1
CLK(R)->CLK(R)	15.926   13.106/*        0.074/*         my_fpu_double/i_fpu_mul/sum_6_reg[7]/D    1
CLK(R)->CLK(R)	15.926   13.106/*        0.074/*         my_fpu_double/i_fpu_mul/product_b_reg[4]/D    1
CLK(R)->CLK(R)	15.925   13.106/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[3]/D    1
CLK(R)->CLK(R)	15.926   13.107/*        0.074/*         my_fpu_double/i_fpu_mul/sum_6_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.107/*        0.075/*         my_fpu_double/i_fpu_mul/product_b_reg[5]/D    1
CLK(R)->CLK(R)	15.926   13.107/*        0.074/*         my_fpu_double/i_fpu_mul/product_b_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.108/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[34]/D    1
CLK(R)->CLK(R)	15.920   13.108/*        0.080/*         my_fpu_double/i_fpu_mul/product_3_reg[11]/D    1
CLK(R)->CLK(R)	15.921   13.110/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[46]/D    1
CLK(R)->CLK(R)	15.921   13.111/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[44]/D    1
CLK(R)->CLK(R)	15.921   13.111/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[34]/D    1
CLK(R)->CLK(R)	15.921   13.112/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[36]/D    1
CLK(R)->CLK(R)	15.921   13.112/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[17]/D    1
CLK(R)->CLK(R)	15.921   13.112/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[35]/D    1
CLK(R)->CLK(R)	15.921   13.112/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[36]/D    1
CLK(R)->CLK(R)	15.921   13.113/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[18]/D    1
CLK(R)->CLK(R)	15.921   13.113/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[47]/D    1
CLK(R)->CLK(R)	15.921   13.113/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[48]/D    1
CLK(R)->CLK(R)	15.921   13.113/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[16]/D    1
CLK(R)->CLK(R)	15.921   13.113/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[35]/D    1
CLK(R)->CLK(R)	15.921   13.113/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[45]/D    1
CLK(R)->CLK(R)	15.921   13.114/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[14]/D    1
CLK(R)->CLK(R)	15.921   13.114/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[50]/D    1
CLK(R)->CLK(R)	15.921   13.115/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[12]/D    1
CLK(R)->CLK(R)	15.921   13.115/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[44]/D    1
CLK(R)->CLK(R)	15.921   13.115/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[17]/D    1
CLK(R)->CLK(R)	15.921   13.115/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[45]/D    1
CLK(R)->CLK(R)	15.922   13.115/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[46]/D    1
CLK(R)->CLK(R)	15.922   13.115/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[47]/D    1
CLK(R)->CLK(R)	15.921   13.115/*        0.079/*         my_fpu_double/i_fpu_mul/product_shift_2_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.116/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[42]/D    1
CLK(R)->CLK(R)	15.921   13.116/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[49]/D    1
CLK(R)->CLK(R)	15.921   13.116/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[43]/D    1
CLK(R)->CLK(R)	15.921   13.116/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[43]/D    1
CLK(R)->CLK(R)	15.921   13.116/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[13]/D    1
CLK(R)->CLK(R)	15.921   13.117/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[49]/D    1
CLK(R)->CLK(R)	15.921   13.117/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[15]/D    1
CLK(R)->CLK(R)	15.922   13.117/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[13]/D    1
CLK(R)->CLK(R)	15.921   13.117/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[2]/D    1
CLK(R)->CLK(R)	15.922   13.117/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[48]/D    1
CLK(R)->CLK(R)	15.921   13.117/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[10]/D    1
CLK(R)->CLK(R)	15.922   13.117/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[50]/D    1
CLK(R)->CLK(R)	15.922   13.117/*        0.078/*         my_fpu_double/i_fpu_mul/sum_5_reg[0]/D    1
CLK(R)->CLK(R)	15.922   13.118/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[42]/D    1
CLK(R)->CLK(R)	15.922   13.118/*        0.078/*         my_fpu_double/i_fpu_mul/sum_5_reg[1]/D    1
CLK(R)->CLK(R)	15.922   13.118/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[14]/D    1
CLK(R)->CLK(R)	15.921   13.119/*        0.079/*         my_fpu_double/i_fpu_mul/product_4_reg[15]/D    1
CLK(R)->CLK(R)	15.922   13.119/*        0.078/*         my_fpu_double/i_fpu_mul/product_3_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.119/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.119/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[12]/D    1
CLK(R)->CLK(R)	15.922   13.119/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[18]/D    1
CLK(R)->CLK(R)	15.922   13.119/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[16]/D    1
CLK(R)->CLK(R)	15.922   13.120/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[2]/D    1
CLK(R)->CLK(R)	15.922   13.121/*        0.078/*         my_fpu_double/i_fpu_mul/product_4_reg[11]/D    1
CLK(R)->CLK(R)	15.923   13.121/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.121/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.122/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[7]/D    1
CLK(R)->CLK(R)	15.921   13.122/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.122/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.122/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.122/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.122/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.122/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.122/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[10]/D    1
CLK(R)->CLK(R)	15.921   13.123/*        0.079/*         my_fpu_double/i_fpu_mul/product_3_reg[19]/D    1
CLK(R)->CLK(R)	15.923   13.123/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.123/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.123/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.123/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[6]/D    1
CLK(R)->CLK(R)	15.923   13.123/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.124/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.124/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.124/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.124/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.124/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_1_reg[9]/D    1
CLK(R)->CLK(R)	15.923   13.124/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_3_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.125/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_a_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.125/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.125/*        0.077/*         my_fpu_double/i_fpu_mul/exponent_b_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.126/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_3_reg[3]/D    1
CLK(R)->CLK(R)	15.924   13.128/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_3_reg[1]/D    1
CLK(R)->CLK(R)	15.924   13.130/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_1_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.130/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_1_reg[8]/D    1
CLK(R)->CLK(R)	15.925   13.130/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[7]/D    1
CLK(R)->CLK(R)	15.924   13.130/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_1_reg[10]/D    1
CLK(R)->CLK(R)	15.813   */13.131        */0.187         my_fpu_double/i_fpu_sub/diff_2_reg[54]/D    1
CLK(R)->CLK(R)	15.924   13.131/*        0.076/*         my_fpu_double/i_fpu_mul/exponent_gt_prodshift_reg/D    1
CLK(R)->CLK(R)	15.924   13.131/*        0.076/*         my_fpu_double/i_fpu_mul/sum_4_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.132/*        0.075/*         my_fpu_double/i_fpu_mul/mul_b_reg[52]/D    1
CLK(R)->CLK(R)	15.925   13.132/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[5]/D    1
CLK(R)->CLK(R)	15.924   13.132/*        0.076/*         my_fpu_double/i_fpu_mul/sum_4_reg[2]/D    1
CLK(R)->CLK(R)	15.925   13.133/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[6]/D    1
CLK(R)->CLK(R)	15.925   13.134/*        0.075/*         my_fpu_double/i_fpu_mul/sum_4_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.136/*        0.076/*         my_fpu_double/i_fpu_mul/product_3_reg[33]/D    1
CLK(R)->CLK(R)	15.924   13.136/*        0.076/*         my_fpu_double/i_fpu_mul/product_4_reg[19]/D    1
CLK(R)->CLK(R)	15.925   13.154/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[3]/D    1
CLK(R)->CLK(R)	15.925   13.155/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[2]/D    1
CLK(R)->CLK(R)	15.925   13.155/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[4]/D    1
CLK(R)->CLK(R)	15.925   13.155/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[5]/D    1
CLK(R)->CLK(R)	15.925   13.155/*        0.075/*         my_fpu_double/i_fpu_mul/exponent_terms_reg[1]/D    1
CLK(R)->CLK(R)	15.818   */13.210        */0.182         my_fpu_double/i_fpu_sub/diffshift_gt_exponent_reg/D    1
CLK(R)->CLK(R)	15.819   */13.227        */0.181         my_fpu_double/i_fpu_sub/large_norm_small_denorm_reg/D    1
CLK(R)->CLK(R)	15.819   */13.239        */0.181         my_fpu_double/i_fpu_sub/diff_shift_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */13.254        */0.161         my_fpu_double/i_fpu_round/round_out_reg[52]/D    1
CLK(R)->CLK(R)	15.840   */13.255        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */13.255        */0.161         my_fpu_double/i_fpu_round/round_out_reg[60]/D    1
CLK(R)->CLK(R)	15.840   */13.256        */0.160         my_fpu_double/i_fpu_round/round_out_reg[59]/D    1
CLK(R)->CLK(R)	15.840   */13.256        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[4]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[9]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/round_out_reg[56]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[5]/D    1
CLK(R)->CLK(R)	15.840   */13.258        */0.160         my_fpu_double/i_fpu_round/round_out_reg[53]/D    1
CLK(R)->CLK(R)	15.840   */13.259        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[8]/D    1
CLK(R)->CLK(R)	15.840   */13.259        */0.160         my_fpu_double/i_fpu_round/round_out_reg[58]/D    1
CLK(R)->CLK(R)	15.840   */13.259        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.259/*        0.077/*         my_fpu_double/opb_reg_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */13.259        */0.160         my_fpu_double/i_fpu_round/round_out_reg[57]/D    1
CLK(R)->CLK(R)	15.840   */13.259        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[7]/D    1
CLK(R)->CLK(R)	15.840   */13.260        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */13.260        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */13.261        */0.160         my_fpu_double/i_fpu_round/round_out_reg[61]/D    1
CLK(R)->CLK(R)	15.840   */13.261        */0.160         my_fpu_double/i_fpu_round/round_out_reg[62]/D    1
CLK(R)->CLK(R)	15.840   */13.261        */0.160         my_fpu_double/i_fpu_round/round_out_reg[54]/D    1
CLK(R)->CLK(R)	15.840   */13.261        */0.160         my_fpu_double/i_fpu_round/round_out_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.262/*        0.077/*         my_fpu_double/opa_reg_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */13.263        */0.160         my_fpu_double/i_fpu_round/exponent_final_reg[10]/D    1
CLK(R)->CLK(R)	15.923   13.264/*        0.077/*         my_fpu_double/opa_reg_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.264/*        0.077/*         my_fpu_double/opa_reg_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.265/*        0.077/*         my_fpu_double/opb_reg_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.265/*        0.077/*         my_fpu_double/opa_reg_reg[23]/D    1
CLK(R)->CLK(R)	15.923   13.265/*        0.077/*         my_fpu_double/opb_reg_reg[5]/D    1
CLK(R)->CLK(R)	15.923   13.266/*        0.077/*         my_fpu_double/opa_reg_reg[20]/D    1
CLK(R)->CLK(R)	15.924   13.266/*        0.076/*         my_fpu_double/opb_reg_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.267/*        0.077/*         my_fpu_double/opb_reg_reg[22]/D    1
CLK(R)->CLK(R)	15.923   13.267/*        0.077/*         my_fpu_double/opa_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.267/*        0.077/*         my_fpu_double/opa_reg_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.267/*        0.077/*         my_fpu_double/opb_reg_reg[27]/D    1
CLK(R)->CLK(R)	15.924   13.268/*        0.076/*         my_fpu_double/opa_reg_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.268/*        0.077/*         my_fpu_double/opa_reg_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.268/*        0.077/*         my_fpu_double/opa_reg_reg[27]/D    1
CLK(R)->CLK(R)	15.924   13.268/*        0.076/*         my_fpu_double/opb_reg_reg[23]/D    1
CLK(R)->CLK(R)	15.924   13.268/*        0.076/*         my_fpu_double/opb_reg_reg[21]/D    1
CLK(R)->CLK(R)	15.924   13.268/*        0.076/*         my_fpu_double/opb_reg_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.268/*        0.077/*         my_fpu_double/opa_reg_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.269/*        0.077/*         my_fpu_double/opb_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.923   13.269/*        0.077/*         my_fpu_double/opb_reg_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.269/*        0.077/*         my_fpu_double/opb_reg_reg[4]/D    1
CLK(R)->CLK(R)	15.924   13.269/*        0.076/*         my_fpu_double/opb_reg_reg[24]/D    1
CLK(R)->CLK(R)	15.924   13.270/*        0.076/*         my_fpu_double/opb_reg_reg[29]/D    1
CLK(R)->CLK(R)	15.924   13.270/*        0.076/*         my_fpu_double/opb_reg_reg[34]/D    1
CLK(R)->CLK(R)	15.924   13.270/*        0.076/*         my_fpu_double/opa_reg_reg[33]/D    1
CLK(R)->CLK(R)	15.923   13.270/*        0.077/*         my_fpu_double/opa_reg_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.271/*        0.077/*         my_fpu_double/opa_reg_reg[36]/D    1
CLK(R)->CLK(R)	15.924   13.271/*        0.076/*         my_fpu_double/opa_reg_reg[29]/D    1
CLK(R)->CLK(R)	15.924   13.271/*        0.076/*         my_fpu_double/opa_reg_reg[32]/D    1
CLK(R)->CLK(R)	15.924   13.272/*        0.076/*         my_fpu_double/opb_reg_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.272/*        0.077/*         my_fpu_double/opa_reg_reg[55]/D    1
CLK(R)->CLK(R)	15.924   13.273/*        0.076/*         my_fpu_double/opa_reg_reg[26]/D    1
CLK(R)->CLK(R)	15.924   13.273/*        0.076/*         my_fpu_double/opa_reg_reg[25]/D    1
CLK(R)->CLK(R)	15.924   13.274/*        0.076/*         my_fpu_double/opb_reg_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.274/*        0.077/*         my_fpu_double/opa_reg_reg[61]/D    1
CLK(R)->CLK(R)	15.923   13.275/*        0.077/*         my_fpu_double/opb_reg_reg[55]/D    1
CLK(R)->CLK(R)	15.923   13.276/*        0.077/*         my_fpu_double/opa_reg_reg[52]/D    1
CLK(R)->CLK(R)	15.923   13.276/*        0.077/*         my_fpu_double/opb_reg_reg[30]/D    1
CLK(R)->CLK(R)	15.924   13.276/*        0.076/*         my_fpu_double/opb_reg_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.277/*        0.077/*         my_fpu_double/opa_reg_reg[54]/D    1
CLK(R)->CLK(R)	15.923   13.277/*        0.077/*         my_fpu_double/opa_reg_reg[56]/D    1
CLK(R)->CLK(R)	15.923   13.277/*        0.077/*         my_fpu_double/opa_reg_reg[62]/D    1
CLK(R)->CLK(R)	15.924   13.278/*        0.076/*         my_fpu_double/opa_reg_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.278/*        0.077/*         my_fpu_double/opb_reg_reg[31]/D    1
CLK(R)->CLK(R)	15.923   13.279/*        0.077/*         my_fpu_double/opa_reg_reg[30]/D    1
CLK(R)->CLK(R)	15.924   13.279/*        0.076/*         my_fpu_double/opb_reg_reg[52]/D    1
CLK(R)->CLK(R)	15.924   13.279/*        0.076/*         my_fpu_double/opb_reg_reg[60]/D    1
CLK(R)->CLK(R)	15.924   13.279/*        0.076/*         my_fpu_double/opb_reg_reg[53]/D    1
CLK(R)->CLK(R)	15.923   13.280/*        0.077/*         my_fpu_double/opa_reg_reg[59]/D    1
CLK(R)->CLK(R)	15.924   13.280/*        0.076/*         my_fpu_double/opb_reg_reg[59]/D    1
CLK(R)->CLK(R)	15.923   13.280/*        0.077/*         my_fpu_double/opa_reg_reg[57]/D    1
CLK(R)->CLK(R)	15.924   13.280/*        0.076/*         my_fpu_double/opa_reg_reg[53]/D    1
CLK(R)->CLK(R)	15.924   13.280/*        0.076/*         my_fpu_double/opb_reg_reg[54]/D    1
CLK(R)->CLK(R)	15.924   13.281/*        0.076/*         my_fpu_double/opa_reg_reg[60]/D    1
CLK(R)->CLK(R)	15.924   13.282/*        0.076/*         my_fpu_double/opb_reg_reg[56]/D    1
CLK(R)->CLK(R)	15.924   13.282/*        0.076/*         my_fpu_double/opa_reg_reg[58]/D    1
CLK(R)->CLK(R)	15.924   13.283/*        0.076/*         my_fpu_double/opb_reg_reg[57]/D    1
CLK(R)->CLK(R)	15.923   13.285/*        0.077/*         my_fpu_double/opb_reg_reg[58]/D    1
CLK(R)->CLK(R)	15.924   13.286/*        0.076/*         my_fpu_double/opb_reg_reg[61]/D    1
CLK(R)->CLK(R)	15.924   13.290/*        0.076/*         my_fpu_double/opb_reg_reg[62]/D    1
CLK(R)->CLK(R)	15.920   13.337/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[6]/D    1
CLK(R)->CLK(R)	15.920   13.339/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[8]/D    1
CLK(R)->CLK(R)	15.920   13.344/*        0.080/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[3]/D    1
CLK(R)->CLK(R)	15.921   13.344/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.344/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[0]/D    1
CLK(R)->CLK(R)	15.920   13.345/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[5]/D    1
CLK(R)->CLK(R)	15.921   13.345/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[7]/D    1
CLK(R)->CLK(R)	15.920   13.346/*        0.080/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[2]/D    1
CLK(R)->CLK(R)	15.920   13.346/*        0.080/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[4]/D    1
CLK(R)->CLK(R)	15.920   13.346/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.347/*        0.079/*         my_fpu_double/i_fpu_sub/exponent_diff_reg[1]/D    1
CLK(R)->CLK(R)	15.921   13.347/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[1]/D    1
CLK(R)->CLK(R)	15.920   13.352/*        0.080/*         my_fpu_double/i_fpu_sub/diff_reg[2]/D    1
CLK(R)->CLK(R)	15.921   13.352/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[3]/D    1
CLK(R)->CLK(R)	15.922   13.355/*        0.078/*         my_fpu_double/out_fp_reg[54]/D    1
CLK(R)->CLK(R)	15.922   13.355/*        0.078/*         my_fpu_double/out_fp_reg[57]/D    1
CLK(R)->CLK(R)	15.922   13.355/*        0.078/*         my_fpu_double/out_fp_reg[60]/D    1
CLK(R)->CLK(R)	15.922   13.356/*        0.078/*         my_fpu_double/out_fp_reg[55]/D    1
CLK(R)->CLK(R)	15.921   13.356/*        0.079/*         my_fpu_double/i_fpu_sub/diff_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.357/*        0.077/*         my_fpu_double/out_fp_reg[25]/D    1
CLK(R)->CLK(R)	15.923   13.357/*        0.077/*         my_fpu_double/out_fp_reg[61]/D    1
CLK(R)->CLK(R)	15.923   13.358/*        0.077/*         my_fpu_double/out_fp_reg[56]/D    1
CLK(R)->CLK(R)	15.923   13.358/*        0.077/*         my_fpu_double/out_fp_reg[8]/D    1
CLK(R)->CLK(R)	15.923   13.358/*        0.077/*         my_fpu_double/out_fp_reg[52]/D    1
CLK(R)->CLK(R)	15.922   13.358/*        0.078/*         my_fpu_double/out_fp_reg[27]/D    1
CLK(R)->CLK(R)	15.923   13.358/*        0.077/*         my_fpu_double/out_fp_reg[62]/D    1
CLK(R)->CLK(R)	15.923   13.359/*        0.077/*         my_fpu_double/out_fp_reg[58]/D    1
CLK(R)->CLK(R)	15.923   13.359/*        0.077/*         my_fpu_double/out_fp_reg[30]/D    1
CLK(R)->CLK(R)	15.923   13.359/*        0.077/*         my_fpu_double/out_fp_reg[29]/D    1
CLK(R)->CLK(R)	15.923   13.359/*        0.077/*         my_fpu_double/out_fp_reg[23]/D    1
CLK(R)->CLK(R)	15.921   13.359/*        0.079/*         my_fpu_double/i_fpu_sub/diff_shift_2_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.360/*        0.077/*         my_fpu_double/out_fp_reg[24]/D    1
CLK(R)->CLK(R)	15.923   13.360/*        0.077/*         my_fpu_double/out_fp_reg[26]/D    1
CLK(R)->CLK(R)	15.923   13.360/*        0.077/*         my_fpu_double/out_fp_reg[59]/D    1
CLK(R)->CLK(R)	15.923   13.360/*        0.077/*         my_fpu_double/out_fp_reg[9]/D    1
CLK(R)->CLK(R)	15.922   13.360/*        0.078/*         my_fpu_double/out_fp_reg[42]/D    1
CLK(R)->CLK(R)	15.923   13.360/*        0.077/*         my_fpu_double/out_fp_reg[22]/D    1
CLK(R)->CLK(R)	15.922   13.361/*        0.078/*         my_fpu_double/out_fp_reg[31]/D    1
CLK(R)->CLK(R)	15.922   13.361/*        0.078/*         my_fpu_double/out_fp_reg[41]/D    1
CLK(R)->CLK(R)	15.923   13.361/*        0.077/*         my_fpu_double/out_fp_reg[5]/D    1
CLK(R)->CLK(R)	15.922   13.361/*        0.078/*         my_fpu_double/out_fp_reg[7]/D    1
CLK(R)->CLK(R)	15.923   13.362/*        0.077/*         my_fpu_double/out_fp_reg[53]/D    1
CLK(R)->CLK(R)	15.923   13.362/*        0.077/*         my_fpu_double/out_fp_reg[28]/D    1
CLK(R)->CLK(R)	15.923   13.362/*        0.077/*         my_fpu_double/out_fp_reg[6]/D    1
CLK(R)->CLK(R)	15.922   13.362/*        0.078/*         my_fpu_double/out_fp_reg[49]/D    1
CLK(R)->CLK(R)	15.922   13.362/*        0.078/*         my_fpu_double/out_fp_reg[51]/D    1
CLK(R)->CLK(R)	15.923   13.362/*        0.077/*         my_fpu_double/out_fp_reg[50]/D    1
CLK(R)->CLK(R)	15.923   13.362/*        0.077/*         my_fpu_double/out_fp_reg[44]/D    1
CLK(R)->CLK(R)	15.922   13.363/*        0.078/*         my_fpu_double/out_fp_reg[19]/D    1
CLK(R)->CLK(R)	15.923   13.363/*        0.077/*         my_fpu_double/out_fp_reg[21]/D    1
CLK(R)->CLK(R)	15.922   13.364/*        0.078/*         my_fpu_double/out_fp_reg[17]/D    1
CLK(R)->CLK(R)	15.923   13.364/*        0.077/*         my_fpu_double/out_fp_reg[20]/D    1
CLK(R)->CLK(R)	15.923   13.365/*        0.077/*         my_fpu_double/out_fp_reg[18]/D    1
CLK(R)->CLK(R)	15.923   13.365/*        0.077/*         my_fpu_double/out_fp_reg[40]/D    1
CLK(R)->CLK(R)	15.922   13.366/*        0.078/*         my_fpu_double/out_fp_reg[48]/D    1
CLK(R)->CLK(R)	15.923   13.367/*        0.077/*         my_fpu_double/out_fp_reg[39]/D    1
CLK(R)->CLK(R)	15.923   13.367/*        0.077/*         my_fpu_double/out_fp_reg[38]/D    1
CLK(R)->CLK(R)	15.923   13.368/*        0.077/*         my_fpu_double/out_fp_reg[11]/D    1
CLK(R)->CLK(R)	15.923   13.369/*        0.077/*         my_fpu_double/out_fp_reg[43]/D    1
CLK(R)->CLK(R)	15.922   13.369/*        0.078/*         my_fpu_double/out_fp_reg[45]/D    1
CLK(R)->CLK(R)	15.923   13.370/*        0.077/*         my_fpu_double/out_fp_reg[10]/D    1
CLK(R)->CLK(R)	15.922   13.373/*        0.078/*         my_fpu_double/out_fp_reg[16]/D    1
CLK(R)->CLK(R)	15.923   13.375/*        0.077/*         my_fpu_double/out_fp_reg[47]/D    1
CLK(R)->CLK(R)	15.922   13.375/*        0.078/*         my_fpu_double/out_fp_reg[15]/D    1
CLK(R)->CLK(R)	15.923   13.377/*        0.077/*         my_fpu_double/out_fp_reg[14]/D    1
CLK(R)->CLK(R)	15.923   13.377/*        0.077/*         my_fpu_double/out_fp_reg[46]/D    1
CLK(R)->CLK(R)	15.922   13.377/*        0.078/*         my_fpu_double/out_fp_reg[37]/D    1
CLK(R)->CLK(R)	15.923   13.377/*        0.077/*         my_fpu_double/out_fp_reg[12]/D    1
CLK(R)->CLK(R)	15.922   13.378/*        0.078/*         my_fpu_double/out_fp_reg[13]/D    1
CLK(R)->CLK(R)	15.922   13.379/*        0.078/*         my_fpu_double/out_fp_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.380/*        0.077/*         my_fpu_double/out_fp_reg[63]/D    1
CLK(R)->CLK(R)	15.922   13.382/*        0.078/*         my_fpu_double/out_fp_reg[33]/D    1
CLK(R)->CLK(R)	15.922   13.384/*        0.078/*         my_fpu_double/out_fp_reg[32]/D    1
CLK(R)->CLK(R)	15.923   13.384/*        0.077/*         my_fpu_double/out_fp_reg[35]/D    1
CLK(R)->CLK(R)	15.923   13.385/*        0.077/*         my_fpu_double/out_fp_reg[3]/D    1
CLK(R)->CLK(R)	15.923   13.385/*        0.077/*         my_fpu_double/out_fp_reg[4]/D    1
CLK(R)->CLK(R)	15.923   13.385/*        0.077/*         my_fpu_double/out_fp_reg[0]/D    1
CLK(R)->CLK(R)	15.923   13.386/*        0.077/*         my_fpu_double/out_fp_reg[34]/D    1
CLK(R)->CLK(R)	15.923   13.386/*        0.077/*         my_fpu_double/out_fp_reg[36]/D    1
CLK(R)->CLK(R)	15.923   13.388/*        0.077/*         my_fpu_double/out_fp_reg[2]/D    1
CLK(R)->CLK(R)	15.810   */13.592        */0.190         my_fpu_double/i_fpu_round/round_out_reg[29]/D    1
CLK(R)->CLK(R)	15.809   */13.592        */0.191         my_fpu_double/i_fpu_round/round_out_reg[21]/D    1
CLK(R)->CLK(R)	15.810   */13.593        */0.190         my_fpu_double/i_fpu_round/round_out_reg[23]/D    1
CLK(R)->CLK(R)	15.810   */13.593        */0.190         my_fpu_double/i_fpu_round/round_out_reg[30]/D    1
CLK(R)->CLK(R)	15.810   */13.594        */0.190         my_fpu_double/i_fpu_round/round_out_reg[28]/D    1
CLK(R)->CLK(R)	15.810   */13.594        */0.190         my_fpu_double/i_fpu_round/round_out_reg[24]/D    1
CLK(R)->CLK(R)	15.809   */13.594        */0.191         my_fpu_double/i_fpu_round/round_out_reg[20]/D    1
CLK(R)->CLK(R)	15.810   */13.595        */0.190         my_fpu_double/i_fpu_round/round_out_reg[41]/D    1
CLK(R)->CLK(R)	15.811   */13.595        */0.189         my_fpu_double/i_fpu_round/round_out_reg[25]/D    1
CLK(R)->CLK(R)	15.810   */13.596        */0.190         my_fpu_double/i_fpu_round/round_out_reg[6]/D    1
CLK(R)->CLK(R)	15.811   */13.596        */0.189         my_fpu_double/i_fpu_round/round_out_reg[27]/D    1
CLK(R)->CLK(R)	15.811   */13.596        */0.189         my_fpu_double/i_fpu_round/round_out_reg[26]/D    1
CLK(R)->CLK(R)	15.810   */13.596        */0.190         my_fpu_double/i_fpu_round/round_out_reg[49]/D    1
CLK(R)->CLK(R)	15.811   */13.596        */0.189         my_fpu_double/i_fpu_round/round_out_reg[8]/D    1
CLK(R)->CLK(R)	15.810   */13.596        */0.190         my_fpu_double/i_fpu_round/round_out_reg[44]/D    1
CLK(R)->CLK(R)	15.810   */13.597        */0.190         my_fpu_double/i_fpu_round/round_out_reg[7]/D    1
CLK(R)->CLK(R)	15.811   */13.597        */0.189         my_fpu_double/i_fpu_round/round_out_reg[9]/D    1
CLK(R)->CLK(R)	15.810   */13.598        */0.190         my_fpu_double/i_fpu_round/round_out_reg[43]/D    1
CLK(R)->CLK(R)	15.810   */13.598        */0.190         my_fpu_double/i_fpu_round/round_out_reg[42]/D    1
CLK(R)->CLK(R)	15.810   */13.599        */0.190         my_fpu_double/i_fpu_round/round_out_reg[51]/D    1
CLK(R)->CLK(R)	15.811   */13.600        */0.189         my_fpu_double/i_fpu_round/round_out_reg[22]/D    1
CLK(R)->CLK(R)	15.811   */13.600        */0.189         my_fpu_double/i_fpu_round/round_out_reg[5]/D    1
CLK(R)->CLK(R)	15.811   */13.601        */0.189         my_fpu_double/i_fpu_round/round_out_reg[50]/D    1
CLK(R)->CLK(R)	15.810   */13.602        */0.190         my_fpu_double/i_fpu_round/round_out_reg[31]/D    1
CLK(R)->CLK(R)	15.810   */13.602        */0.190         my_fpu_double/i_fpu_round/round_out_reg[19]/D    1
CLK(R)->CLK(R)	15.810   */13.603        */0.190         my_fpu_double/i_fpu_round/round_out_reg[18]/D    1
CLK(R)->CLK(R)	15.810   */13.605        */0.190         my_fpu_double/i_fpu_round/round_out_reg[40]/D    1
CLK(R)->CLK(R)	15.822   */13.725        */0.178         my_fpu_double/addsub_out_reg[22]/D    1
CLK(R)->CLK(R)	15.822   */13.727        */0.178         my_fpu_double/addsub_out_reg[23]/D    1
CLK(R)->CLK(R)	15.822   */13.730        */0.178         my_fpu_double/addsub_out_reg[21]/D    1
CLK(R)->CLK(R)	15.840   */13.731        */0.160         my_fpu_double/i_fpu_add/sum_2_reg[55]/D    1
CLK(R)->CLK(R)	15.822   */13.735        */0.178         my_fpu_double/addsub_out_reg[12]/D    1
CLK(R)->CLK(R)	15.824   */13.738        */0.176         my_fpu_double/addsub_out_reg[20]/D    1
CLK(R)->CLK(R)	15.823   */13.745        */0.177         my_fpu_double/addsub_out_reg[24]/D    1
CLK(R)->CLK(R)	15.823   */13.747        */0.177         my_fpu_double/addsub_out_reg[14]/D    1
CLK(R)->CLK(R)	15.825   */13.753        */0.175         my_fpu_double/addsub_out_reg[11]/D    1
CLK(R)->CLK(R)	15.822   */13.756        */0.178         my_fpu_double/addsub_out_reg[15]/D    1
CLK(R)->CLK(R)	15.823   */13.757        */0.177         my_fpu_double/addsub_out_reg[13]/D    1
CLK(R)->CLK(R)	15.825   */13.757        */0.175         my_fpu_double/addsub_out_reg[8]/D    1
CLK(R)->CLK(R)	15.823   */13.760        */0.177         my_fpu_double/addsub_out_reg[16]/D    1
CLK(R)->CLK(R)	15.822   */13.761        */0.178         my_fpu_double/addsub_out_reg[18]/D    1
CLK(R)->CLK(R)	15.822   */13.763        */0.178         my_fpu_double/addsub_out_reg[17]/D    1
CLK(R)->CLK(R)	15.826   */13.765        */0.174         my_fpu_double/addsub_out_reg[9]/D    1
CLK(R)->CLK(R)	15.826   */13.766        */0.174         my_fpu_double/addsub_out_reg[10]/D    1
CLK(R)->CLK(R)	15.823   */13.771        */0.177         my_fpu_double/addsub_out_reg[19]/D    1
CLK(R)->CLK(R)	15.825   */13.777        */0.175         my_fpu_double/addsub_out_reg[25]/D    1
CLK(R)->CLK(R)	15.825   */13.789        */0.175         my_fpu_double/addsub_out_reg[7]/D    1
CLK(R)->CLK(R)	15.826   */13.792        */0.174         my_fpu_double/exponent_round_reg[6]/D    1
CLK(R)->CLK(R)	15.827   */13.796        */0.173         my_fpu_double/addsub_out_reg[26]/D    1
CLK(R)->CLK(R)	15.843   */13.797        */0.157         my_fpu_double/i_fpu_add/small_shift_reg[55]/D    1
CLK(R)->CLK(R)	15.826   */13.803        */0.174         my_fpu_double/addsub_out_reg[1]/D    1
CLK(R)->CLK(R)	15.827   */13.804        */0.173         my_fpu_double/addsub_out_reg[5]/D    1
CLK(R)->CLK(R)	15.826   */13.805        */0.174         my_fpu_double/exponent_round_reg[8]/D    1
CLK(R)->CLK(R)	15.828   */13.805        */0.172         my_fpu_double/addsub_out_reg[51]/D    1
CLK(R)->CLK(R)	15.921   13.807/*        0.079/*         my_fpu_double/fpu_op_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.827   */13.807        */0.173         my_fpu_double/addsub_out_reg[6]/D    1
CLK(R)->CLK(R)	15.829   */13.808        */0.171         my_fpu_double/addsub_out_reg[0]/D    1
CLK(R)->CLK(R)	15.827   */13.809        */0.173         my_fpu_double/addsub_out_reg[4]/D    1
CLK(R)->CLK(R)	15.921   13.810/*        0.079/*         my_fpu_double/fpu_op_reg_reg[2]/D    1
CLK(R)->CLK(R)	15.829   */13.810        */0.171         my_fpu_double/addsub_out_reg[49]/D    1
CLK(R)->CLK(R)	15.921   13.810/*        0.079/*         my_fpu_double/opb_reg_reg[63]/D    1
CLK(R)->CLK(R)	15.922   13.811/*        0.078/*         my_fpu_double/fpu_op_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.921   13.811/*        0.079/*         my_fpu_double/opa_reg_reg[63]/D    1
CLK(R)->CLK(R)	15.828   */13.812        */0.172         my_fpu_double/exponent_round_reg[5]/D    1
CLK(R)->CLK(R)	15.828   */13.814        */0.172         my_fpu_double/addsub_out_reg[52]/D    1
CLK(R)->CLK(R)	15.828   */13.814        */0.172         my_fpu_double/addsub_out_reg[28]/D    1
CLK(R)->CLK(R)	15.828   */13.815        */0.172         my_fpu_double/addsub_out_reg[27]/D    1
CLK(R)->CLK(R)	15.828   */13.817        */0.172         my_fpu_double/exponent_round_reg[4]/D    1
CLK(R)->CLK(R)	15.828   */13.818        */0.172         my_fpu_double/exponent_round_reg[3]/D    1
CLK(R)->CLK(R)	15.827   */13.818        */0.173         my_fpu_double/exponent_round_reg[7]/D    1
CLK(R)->CLK(R)	15.827   */13.820        */0.173         my_fpu_double/exponent_round_reg[10]/D    1
CLK(R)->CLK(R)	15.828   */13.828        */0.172         my_fpu_double/exponent_round_reg[9]/D    1
CLK(R)->CLK(R)	15.829   */13.828        */0.171         my_fpu_double/addsub_out_reg[50]/D    1
CLK(R)->CLK(R)	15.829   */13.832        */0.171         my_fpu_double/addsub_out_reg[48]/D    1
CLK(R)->CLK(R)	15.829   */13.834        */0.171         my_fpu_double/addsub_out_reg[2]/D    1
CLK(R)->CLK(R)	15.829   */13.835        */0.171         my_fpu_double/exponent_round_reg[2]/D    1
CLK(R)->CLK(R)	15.829   */13.838        */0.171         my_fpu_double/addsub_out_reg[3]/D    1
CLK(R)->CLK(R)	15.830   */13.841        */0.170         my_fpu_double/addsub_out_reg[45]/D    1
CLK(R)->CLK(R)	15.830   */13.843        */0.170         my_fpu_double/exponent_round_reg[0]/D    1
CLK(R)->CLK(R)	15.924   13.849/*        0.076/*         my_fpu_double/rmode_reg_reg[0]/D    1
CLK(R)->CLK(R)	15.830   */13.850        */0.170         my_fpu_double/addsub_out_reg[47]/D    1
CLK(R)->CLK(R)	15.924   13.850/*        0.076/*         my_fpu_double/rmode_reg_reg[1]/D    1
CLK(R)->CLK(R)	15.923   13.850/*        0.077/*         my_fpu_double/op_enable_reg/D    1
CLK(R)->CLK(R)	15.830   */13.851        */0.170         my_fpu_double/exponent_round_reg[1]/D    1
CLK(R)->CLK(R)	15.832   */13.853        */0.168         my_fpu_double/addsub_out_reg[53]/D    1
CLK(R)->CLK(R)	15.830   */13.854        */0.170         my_fpu_double/addsub_out_reg[46]/D    1
CLK(R)->CLK(R)	15.890   13.854/*        0.110/*         my_fpu_double/i_fpu_round/round_out_reg[0]/D    1
CLK(R)->CLK(R)	15.891   13.856/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[13]/D    1
CLK(R)->CLK(R)	15.831   */13.856        */0.169         my_fpu_double/addsub_out_reg[29]/D    1
CLK(R)->CLK(R)	15.891   13.858/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[35]/D    1
CLK(R)->CLK(R)	15.891   13.859/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[16]/D    1
CLK(R)->CLK(R)	15.891   13.860/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[39]/D    1
CLK(R)->CLK(R)	15.891   13.860/*        0.109/*         my_fpu_double/i_fpu_round/round_out_reg[12]/D    1
CLK(R)->CLK(R)	15.892   13.860/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[15]/D    1
CLK(R)->CLK(R)	15.892   13.860/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[3]/D    1
CLK(R)->CLK(R)	15.892   13.862/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[11]/D    1
CLK(R)->CLK(R)	15.892   13.862/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[2]/D    1
CLK(R)->CLK(R)	15.892   13.862/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[4]/D    1
CLK(R)->CLK(R)	15.893   13.862/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[34]/D    1
CLK(R)->CLK(R)	15.893   13.862/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[36]/D    1
CLK(R)->CLK(R)	15.893   13.862/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[14]/D    1
CLK(R)->CLK(R)	15.893   13.863/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[1]/D    1
CLK(R)->CLK(R)	15.893   13.863/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[33]/D    1
CLK(R)->CLK(R)	15.892   13.864/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[48]/D    1
CLK(R)->CLK(R)	15.893   13.864/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[32]/D    1
CLK(R)->CLK(R)	15.893   13.864/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[37]/D    1
CLK(R)->CLK(R)	15.892   13.864/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[17]/D    1
CLK(R)->CLK(R)	15.893   13.865/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[38]/D    1
CLK(R)->CLK(R)	15.831   */13.865        */0.169         my_fpu_double/addsub_out_reg[41]/D    1
CLK(R)->CLK(R)	15.893   13.866/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[46]/D    1
CLK(R)->CLK(R)	15.893   13.866/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[10]/D    1
CLK(R)->CLK(R)	15.892   13.866/*        0.108/*         my_fpu_double/i_fpu_round/round_out_reg[45]/D    1
CLK(R)->CLK(R)	15.893   13.866/*        0.107/*         my_fpu_double/i_fpu_round/round_out_reg[47]/D    1
CLK(R)->CLK(R)	15.832   */13.868        */0.168         my_fpu_double/addsub_out_reg[54]/D    1
CLK(R)->CLK(R)	15.832   */13.869        */0.168         my_fpu_double/addsub_out_reg[30]/D    1
CLK(R)->CLK(R)	15.834   */13.890        */0.166         my_fpu_double/addsub_out_reg[39]/D    1
CLK(R)->CLK(R)	15.833   */13.891        */0.167         my_fpu_double/addsub_out_reg[42]/D    1
CLK(R)->CLK(R)	15.833   */13.895        */0.167         my_fpu_double/addsub_out_reg[44]/D    1
CLK(R)->CLK(R)	15.833   */13.899        */0.167         my_fpu_double/addsub_out_reg[43]/D    1
CLK(R)->CLK(R)	15.833   */13.899        */0.167         my_fpu_double/addsub_out_reg[31]/D    1
CLK(R)->CLK(R)	15.833   */13.900        */0.167         my_fpu_double/exp_addsub_reg[1]/D    1
CLK(R)->CLK(R)	15.835   */13.902        */0.165         my_fpu_double/addsub_out_reg[37]/D    1
CLK(R)->CLK(R)	15.834   */13.903        */0.166         my_fpu_double/addsub_out_reg[38]/D    1
CLK(R)->CLK(R)	15.835   */13.906        */0.165         my_fpu_double/addsub_out_reg[40]/D    1
CLK(R)->CLK(R)	15.834   */13.908        */0.166         my_fpu_double/exp_addsub_reg[2]/D    1
CLK(R)->CLK(R)	15.838   */13.909        */0.162         my_fpu_double/mantissa_round_reg[26]/D    1
CLK(R)->CLK(R)	15.834   */13.913        */0.166         my_fpu_double/exp_addsub_reg[0]/D    1
CLK(R)->CLK(R)	15.835   */13.913        */0.165         my_fpu_double/addsub_out_reg[32]/D    1
CLK(R)->CLK(R)	15.838   */13.913        */0.162         my_fpu_double/mantissa_round_reg[53]/D    1
CLK(R)->CLK(R)	15.839   */13.917        */0.161         my_fpu_double/mantissa_round_reg[28]/D    1
CLK(R)->CLK(R)	15.838   */13.917        */0.162         my_fpu_double/mantissa_round_reg[9]/D    1
CLK(R)->CLK(R)	15.839   */13.918        */0.161         my_fpu_double/mantissa_round_reg[27]/D    1
CLK(R)->CLK(R)	15.838   */13.919        */0.162         my_fpu_double/mantissa_round_reg[33]/D    1
CLK(R)->CLK(R)	15.839   */13.919        */0.161         my_fpu_double/mantissa_round_reg[23]/D    1
CLK(R)->CLK(R)	15.839   */13.919        */0.161         my_fpu_double/mantissa_round_reg[15]/D    1
CLK(R)->CLK(R)	15.838   */13.920        */0.162         my_fpu_double/mantissa_round_reg[10]/D    1
CLK(R)->CLK(R)	15.839   */13.920        */0.161         my_fpu_double/mantissa_round_reg[30]/D    1
CLK(R)->CLK(R)	15.839   */13.920        */0.161         my_fpu_double/mantissa_round_reg[52]/D    1
CLK(R)->CLK(R)	15.839   */13.920        */0.161         my_fpu_double/mantissa_round_reg[31]/D    1
CLK(R)->CLK(R)	15.839   */13.921        */0.161         my_fpu_double/mantissa_round_reg[24]/D    1
CLK(R)->CLK(R)	15.839   */13.922        */0.161         my_fpu_double/mantissa_round_reg[25]/D    1
CLK(R)->CLK(R)	15.839   */13.922        */0.161         my_fpu_double/mantissa_round_reg[29]/D    1
CLK(R)->CLK(R)	15.839   */13.922        */0.161         my_fpu_double/mantissa_round_reg[22]/D    1
CLK(R)->CLK(R)	15.839   */13.922        */0.161         my_fpu_double/mantissa_round_reg[44]/D    1
CLK(R)->CLK(R)	15.839   */13.923        */0.161         my_fpu_double/mantissa_round_reg[18]/D    1
CLK(R)->CLK(R)	15.839   */13.923        */0.161         my_fpu_double/mantissa_round_reg[47]/D    1
CLK(R)->CLK(R)	15.839   */13.923        */0.161         my_fpu_double/mantissa_round_reg[16]/D    1
CLK(R)->CLK(R)	15.839   */13.924        */0.161         my_fpu_double/mantissa_round_reg[32]/D    1
CLK(R)->CLK(R)	15.839   */13.924        */0.161         my_fpu_double/mantissa_round_reg[21]/D    1
CLK(R)->CLK(R)	15.839   */13.924        */0.161         my_fpu_double/mantissa_round_reg[45]/D    1
CLK(R)->CLK(R)	15.839   */13.924        */0.161         my_fpu_double/mantissa_round_reg[13]/D    1
CLK(R)->CLK(R)	15.839   */13.925        */0.161         my_fpu_double/mantissa_round_reg[51]/D    1
CLK(R)->CLK(R)	15.839   */13.925        */0.161         my_fpu_double/mantissa_round_reg[17]/D    1
CLK(R)->CLK(R)	15.839   */13.925        */0.161         my_fpu_double/mantissa_round_reg[48]/D    1
CLK(R)->CLK(R)	15.839   */13.925        */0.161         my_fpu_double/mantissa_round_reg[14]/D    1
CLK(R)->CLK(R)	15.839   */13.925        */0.161         my_fpu_double/mantissa_round_reg[20]/D    1
CLK(R)->CLK(R)	15.840   */13.926        */0.160         my_fpu_double/mantissa_round_reg[46]/D    1
CLK(R)->CLK(R)	15.839   */13.926        */0.161         my_fpu_double/mantissa_round_reg[19]/D    1
CLK(R)->CLK(R)	15.839   */13.926        */0.161         my_fpu_double/mantissa_round_reg[7]/D    1
CLK(R)->CLK(R)	15.839   */13.927        */0.161         my_fpu_double/mantissa_round_reg[42]/D    1
CLK(R)->CLK(R)	15.839   */13.927        */0.161         my_fpu_double/mantissa_round_reg[54]/D    1
CLK(R)->CLK(R)	15.839   */13.928        */0.161         my_fpu_double/mantissa_round_reg[12]/D    1
CLK(R)->CLK(R)	15.839   */13.928        */0.161         my_fpu_double/mantissa_round_reg[49]/D    1
CLK(R)->CLK(R)	15.840   */13.929        */0.160         my_fpu_double/mantissa_round_reg[43]/D    1
CLK(R)->CLK(R)	15.839   */13.929        */0.161         my_fpu_double/mantissa_round_reg[11]/D    1
CLK(R)->CLK(R)	15.839   */13.930        */0.161         my_fpu_double/mantissa_round_reg[41]/D    1
CLK(R)->CLK(R)	15.835   */13.930        */0.165         my_fpu_double/exp_addsub_reg[3]/D    1
CLK(R)->CLK(R)	15.840   */13.930        */0.160         my_fpu_double/mantissa_round_reg[50]/D    1
CLK(R)->CLK(R)	15.839   */13.931        */0.161         my_fpu_double/mantissa_round_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */13.931        */0.161         my_fpu_double/mantissa_round_reg[8]/D    1
CLK(R)->CLK(R)	15.835   */13.932        */0.165         my_fpu_double/exp_addsub_reg[4]/D    1
CLK(R)->CLK(R)	15.836   */13.933        */0.164         my_fpu_double/addsub_out_reg[36]/D    1
CLK(R)->CLK(R)	15.836   */13.933        */0.164         my_fpu_double/exp_addsub_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */13.933        */0.161         my_fpu_double/mantissa_round_reg[39]/D    1
CLK(R)->CLK(R)	15.840   */13.934        */0.160         my_fpu_double/mantissa_round_reg[40]/D    1
CLK(R)->CLK(R)	15.839   */13.934        */0.161         my_fpu_double/mantissa_round_reg[36]/D    1
CLK(R)->CLK(R)	15.836   */13.935        */0.164         my_fpu_double/addsub_out_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */13.935        */0.161         my_fpu_double/mantissa_round_reg[5]/D    1
CLK(R)->CLK(R)	15.839   */13.935        */0.161         my_fpu_double/mantissa_round_reg[6]/D    1
CLK(R)->CLK(R)	15.840   */13.936        */0.160         my_fpu_double/mantissa_round_reg[35]/D    1
CLK(R)->CLK(R)	15.839   */13.937        */0.161         my_fpu_double/mantissa_round_reg[38]/D    1
CLK(R)->CLK(R)	15.839   */13.938        */0.161         my_fpu_double/mantissa_round_reg[4]/D    1
CLK(R)->CLK(R)	15.839   */13.938        */0.161         my_fpu_double/mantissa_round_reg[37]/D    1
CLK(R)->CLK(R)	15.839   */13.939        */0.161         my_fpu_double/mantissa_round_reg[3]/D    1
CLK(R)->CLK(R)	15.835   */13.939        */0.165         my_fpu_double/addsub_out_reg[33]/D    1
CLK(R)->CLK(R)	15.836   */13.940        */0.164         my_fpu_double/addsub_out_reg[34]/D    1
CLK(R)->CLK(R)	15.839   */13.941        */0.161         my_fpu_double/mantissa_round_reg[2]/D    1
CLK(R)->CLK(R)	15.839   */13.941        */0.161         my_fpu_double/mantissa_round_reg[0]/D    1
CLK(R)->CLK(R)	15.839   */13.946        */0.161         my_fpu_double/mantissa_round_reg[1]/D    1
CLK(R)->CLK(R)	15.840   */13.948        */0.160         my_fpu_double/sign_round_reg/D    1
CLK(R)->CLK(R)	15.837   */13.948        */0.163         my_fpu_double/exp_addsub_reg[6]/D    1
CLK(R)->CLK(R)	15.837   */13.950        */0.163         my_fpu_double/exp_addsub_reg[7]/D    1
CLK(R)->CLK(R)	15.838   */13.953        */0.162         my_fpu_double/exp_addsub_reg[9]/D    1
CLK(R)->CLK(R)	15.837   */13.957        */0.163         my_fpu_double/exp_addsub_reg[8]/D    1
CLK(R)->CLK(R)	15.838   */13.995        */0.162         my_fpu_double/exponent_round_reg[11]/D    1
CLK(R)->CLK(R)	15.925   14.003/*        0.075/*         my_fpu_double/underflow_reg/D    1
CLK(R)->CLK(R)	15.925   14.004/*        0.075/*         my_fpu_double/exception_reg/D    1
CLK(R)->CLK(R)	15.925   14.007/*        0.075/*         my_fpu_double/inexact_reg/D    1
CLK(R)->CLK(R)	15.925   14.008/*        0.075/*         my_fpu_double/invalid_reg/D    1
CLK(R)->CLK(R)	15.925   14.009/*        0.075/*         my_fpu_double/overflow_reg/D    1
CLK(R)->CLK(R)	15.925   14.097/*        0.075/*         my_fpu_double/count_ready_reg[4]/D    1
CLK(R)->CLK(R)	15.925   14.098/*        0.075/*         my_fpu_double/count_ready_reg[5]/D    1
CLK(R)->CLK(R)	15.926   14.099/*        0.074/*         my_fpu_double/count_ready_reg[6]/D    1
CLK(R)->CLK(R)	15.926   14.100/*        0.074/*         my_fpu_double/count_ready_reg[1]/D    1
CLK(R)->CLK(R)	15.926   14.100/*        0.074/*         my_fpu_double/count_ready_reg[3]/D    1
CLK(R)->CLK(R)	15.926   14.100/*        0.074/*         my_fpu_double/count_ready_reg[0]/D    1
CLK(R)->CLK(R)	15.926   14.100/*        0.074/*         my_fpu_double/count_ready_reg[2]/D    1
CLK(R)->CLK(R)	15.830   */14.127        */0.170         my_fpu_double/ready_2_reg/D    1
CLK(R)->CLK(R)	15.834   */14.139        */0.166         my_fpu_double/ready_sig_reg/D    1
CLK(R)->CLK(R)	15.752   */14.151        */0.248         my_fpu_double/count_cycles_reg[3]/D    1
CLK(R)->CLK(R)	15.838   */14.344        */0.162         my_fpu_double/exp_addsub_reg[10]/D    1
CLK(R)->CLK(R)	15.838   */14.345        */0.162         my_fpu_double/addsub_sign_reg/D    1
CLK(R)->CLK(R)	15.926   14.516/*        0.074/*         my_fpu_double/mantissa_round_reg[55]/D    1
CLK(R)->CLK(R)	15.808   */14.518        */0.192         my_fpu_double/count_cycles_reg[4]/D    1
CLK(R)->CLK(R)	15.846   14.577/*        0.154/*         my_fpu_double/count_cycles_reg[2]/D    1
CLK(R)->CLK(R)	15.926   14.595/*        0.074/*         my_fpu_double/addsub_out_reg[55]/D    1
CLK(R)->CLK(R)	15.890   14.845/*        0.110/*         my_fpu_double/sub_enable_reg/D    1
CLK(R)->CLK(R)	15.839   */14.885        */0.161         my_fpu_double/add_enable_reg/D    1
CLK(R)->CLK(R)	15.841   */14.886        */0.159         my_fpu_double/mul_enable_reg/D    1
CLK(R)->CLK(R)	15.843   */14.905        */0.157         my_fpu_double/enable_reg_1_reg/D    1
CLK(R)->CLK(R)	15.844   */14.914        */0.156         my_fpu_double/enable_reg_reg/D    1
CLK(R)->CLK(R)	15.841   */14.915        */0.159         my_fpu_double/count_cycles_reg[0]/D    1
