{
  "design": {
    "design_info": {
      "boundary_crc": "0xE80E001899BE0808",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../axi_uart_a7.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "system_clock": "",
      "system_reset": "",
      "axi_interconnect": "",
      "axi_gpio_inputs": "",
      "axi_gpio_outputs": "",
      "axi_uart_bridge": {
        "axi_uart": "",
        "axi_uart_bridge": ""
      },
      "cabletest": {
        "channel_1": {
          "axis_data_fifo": "",
          "packet_generator": "",
          "receiver": ""
        },
        "channel_2": {
          "axis_data_fifo": "",
          "packet_generator": "",
          "receiver": ""
        },
        "cabletest_ctl": ""
      },
      "ethernet_1": {
        "axis_register_slice_0": "",
        "axis_register_slice_1": "",
        "axis_register_slice_2": ""
      },
      "ethernet_2": {
        "axis_register_slice_0": "",
        "axis_register_slice_1": "",
        "axis_register_slice_2": ""
      }
    },
    "interface_ports": {
      "GPIO_LED": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "GPIO_SW": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "UART": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      }
    },
    "ports": {
      "CLK100MHZ": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "CPU_RESETN"
          },
          "CLK_DOMAIN": {
            "value": "design_1_CLK100MHZ",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "CPU_RESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "system_clock": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "system_clock",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT1_JITTER": {
            "value": "151.636"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "50.00"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_10mhz"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "10.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "20.000"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "system_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_proc_sys_reset_0_0",
        "xci_path": "ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xci",
        "inst_hier_path": "system_reset",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design_1_smartconnect_0_0",
        "xci_path": "ip/design_1_smartconnect_0_0/design_1_smartconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI",
              "M01_AXI",
              "M02_AXI",
              "M03_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "1"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "axi_gpio_inputs": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_0",
        "xci_path": "ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xci",
        "inst_hier_path": "axi_gpio_inputs",
        "parameters": {
          "C_GPIO_WIDTH": {
            "value": "4"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_gpio_outputs": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0_1",
        "xci_path": "ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_outputs",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "0"
          },
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          },
          "GPIO_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_uart_bridge": {
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "UART": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:uart:1.0",
            "vlnv": "xilinx.com:interface:uart_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_uart": {
            "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
            "xci_name": "design_1_axi_uartlite_0_0",
            "xci_path": "ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xci",
            "inst_hier_path": "axi_uart_bridge/axi_uart",
            "parameters": {
              "C_BAUDRATE": {
                "value": "115200"
              },
              "UARTLITE_BOARD_INTERFACE": {
                "value": "Custom"
              },
              "USE_BOARD_FLOW": {
                "value": "true"
              }
            }
          },
          "axi_uart_bridge": {
            "vlnv": "xilinx.com:module_ref:axi_uart_bridge:1.0",
            "xci_name": "design_1_axi_uart_bridge_0_0",
            "xci_path": "ip/design_1_axi_uart_bridge_0_0/design_1_axi_uart_bridge_0_0.xci",
            "inst_hier_path": "axi_uart_bridge/axi_uart_bridge",
            "parameters": {
              "CLOCK_FREQ": {
                "value": "50000000"
              }
            },
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "axi_uart_bridge",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "64",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "master_id": {
                    "value": "2"
                  }
                },
                "address_space_ref": "M_AXI",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFFFFFFFFFF",
                  "width": "64"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_AXI_AWADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_AXI_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_AXI_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_AXI_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_AXI_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_AXI_WSTRB",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_AXI_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_AXI_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_AXI_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_AXI_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_AXI_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_AXI_ARADDR",
                    "direction": "O",
                    "left": "63",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_AXI_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_AXI_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_AXI_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_AXI_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_AXI_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_AXI_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_AXI_RREADY",
                    "direction": "O"
                  }
                }
              },
              "M_UART": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                },
                "address_space_ref": "M_UART",
                "base_address": {
                  "minimum": "0x00000000",
                  "maximum": "0xFFFFFFFF",
                  "width": "32"
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "M_UART_AWADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "M_UART_AWPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "M_UART_AWVALID",
                    "direction": "O"
                  },
                  "AWREADY": {
                    "physical_name": "M_UART_AWREADY",
                    "direction": "I"
                  },
                  "WDATA": {
                    "physical_name": "M_UART_WDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "M_UART_WSTRB",
                    "direction": "O",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "M_UART_WVALID",
                    "direction": "O"
                  },
                  "WREADY": {
                    "physical_name": "M_UART_WREADY",
                    "direction": "I"
                  },
                  "BRESP": {
                    "physical_name": "M_UART_BRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "M_UART_BVALID",
                    "direction": "I"
                  },
                  "BREADY": {
                    "physical_name": "M_UART_BREADY",
                    "direction": "O"
                  },
                  "ARADDR": {
                    "physical_name": "M_UART_ARADDR",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "M_UART_ARPROT",
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "M_UART_ARVALID",
                    "direction": "O"
                  },
                  "ARREADY": {
                    "physical_name": "M_UART_ARREADY",
                    "direction": "I"
                  },
                  "RDATA": {
                    "physical_name": "M_UART_RDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "M_UART_RRESP",
                    "direction": "I",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "M_UART_RVALID",
                    "direction": "I"
                  },
                  "RREADY": {
                    "physical_name": "M_UART_RREADY",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "aclk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_UART:M_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "aresetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "aresetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "UART_INT": {
                "direction": "I",
                "parameters": {
                  "SENSITIVITY": {
                    "value": "EDGE_RISING",
                    "value_src": "const_prop"
                  },
                  "PortWidth": {
                    "value": "1",
                    "value_src": "default_prop"
                  }
                }
              }
            },
            "addressing": {
              "address_spaces": {
                "M_AXI": {
                  "range": "16E",
                  "width": "64"
                },
                "M_UART": {
                  "range": "4G",
                  "width": "32"
                }
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "UART",
              "axi_uart/UART"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "M_AXI",
              "axi_uart_bridge/M_AXI"
            ]
          },
          "axi_uart_bridge_M_UART": {
            "interface_ports": [
              "axi_uart_bridge/M_UART",
              "axi_uart/S_AXI"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "axi_uart/s_axi_aclk",
              "axi_uart_bridge/aclk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "axi_uart/s_axi_aresetn",
              "axi_uart_bridge/aresetn"
            ]
          },
          "axi_uart_interrupt": {
            "ports": [
              "axi_uart/interrupt",
              "axi_uart_bridge/UART_INT"
            ]
          }
        }
      },
      "cabletest": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "AXIS_OUT1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "AXIS_IN1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "AXIS_IN2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "AXIS_OUT2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "resetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "channel_1": {
            "interface_ports": {
              "AXIS_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "resetn": {
                "type": "rst",
                "direction": "I"
              },
              "PACKET_COUNT": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "CYCLES_PER_PACKET": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "pg_control": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "pg_status": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "pr_status": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            },
            "components": {
              "axis_data_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "design_1_axis_data_fifo_0_0",
                "xci_path": "ip/design_1_axis_data_fifo_0_0/design_1_axis_data_fifo_0_0.xci",
                "inst_hier_path": "cabletest/channel_1/axis_data_fifo"
              },
              "packet_generator": {
                "vlnv": "xilinx.com:module_ref:packet_gen:1.0",
                "xci_name": "design_1_packet_gen_0_0",
                "xci_path": "ip/design_1_packet_gen_0_0/design_1_packet_gen_0_0.xci",
                "inst_hier_path": "cabletest/channel_1/packet_generator",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "packet_gen",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_FIFO": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_FIFO_TDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_FIFO_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_FIFO_TREADY",
                        "direction": "I"
                      }
                    }
                  },
                  "AXIS_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_OUT_TDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "AXIS_OUT_TKEEP",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_OUT_TLAST",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_OUT_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_OUT_TREADY",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_FIFO:AXIS_OUT",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "CYCLES_PER_PACKET": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "PACKET_COUNT": {
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "control": {
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "status": {
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "resetn_fifo": {
                    "direction": "O"
                  }
                }
              },
              "receiver": {
                "vlnv": "xilinx.com:module_ref:receiver:1.0",
                "xci_name": "design_1_receiver_0_0",
                "xci_path": "ip/design_1_receiver_0_0/design_1_receiver_0_0.xci",
                "inst_hier_path": "cabletest/channel_1/receiver",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "receiver",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_FIFO": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_FIFO_TDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "AXIS_FIFO_TKEEP",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_FIFO_TLAST",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_FIFO_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_FIFO_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "AXIS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_IN_TDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "AXIS_IN_TKEEP",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_IN_TLAST",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_IN_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_IN_TREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_FIFO:AXIS_IN",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "status": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "AXIS_IN",
                  "receiver/AXIS_IN"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "AXIS_OUT",
                  "packet_generator/AXIS_OUT"
                ]
              },
              "axis_data_fifo_0_M_AXIS": {
                "interface_ports": [
                  "axis_data_fifo/M_AXIS",
                  "receiver/AXIS_FIFO"
                ]
              },
              "packet_gen_0_AXIS_FIFO": {
                "interface_ports": [
                  "packet_generator/AXIS_FIFO",
                  "axis_data_fifo/S_AXIS"
                ]
              }
            },
            "nets": {
              "CYCLES_PER_PACKET_1": {
                "ports": [
                  "CYCLES_PER_PACKET",
                  "packet_generator/CYCLES_PER_PACKET"
                ]
              },
              "PACKET_COUNT_1": {
                "ports": [
                  "PACKET_COUNT",
                  "packet_generator/PACKET_COUNT"
                ]
              },
              "clk_1": {
                "ports": [
                  "clk",
                  "axis_data_fifo/s_axis_aclk",
                  "packet_generator/clk",
                  "receiver/clk"
                ]
              },
              "control_1": {
                "ports": [
                  "pg_control",
                  "packet_generator/control"
                ]
              },
              "packet_gen_0_resetn_fifo": {
                "ports": [
                  "packet_generator/resetn_fifo",
                  "axis_data_fifo/s_axis_aresetn"
                ]
              },
              "packet_generator_status": {
                "ports": [
                  "packet_generator/status",
                  "pg_status"
                ]
              },
              "receiver_status": {
                "ports": [
                  "receiver/status",
                  "pr_status"
                ]
              },
              "resetn_1": {
                "ports": [
                  "resetn",
                  "packet_generator/resetn",
                  "receiver/resetn"
                ]
              }
            }
          },
          "channel_2": {
            "interface_ports": {
              "AXIS_OUT": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "AXIS_IN": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "resetn": {
                "type": "rst",
                "direction": "I"
              },
              "PACKET_COUNT": {
                "direction": "I",
                "left": "63",
                "right": "0"
              },
              "CYCLES_PER_PACKET": {
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "pg_control": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "pg_status": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "pr_status": {
                "direction": "O",
                "left": "1",
                "right": "0"
              }
            },
            "components": {
              "axis_data_fifo": {
                "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
                "xci_name": "design_1_axis_data_fifo_1",
                "xci_path": "ip/design_1_axis_data_fifo_1/design_1_axis_data_fifo_1.xci",
                "inst_hier_path": "cabletest/channel_2/axis_data_fifo"
              },
              "packet_generator": {
                "vlnv": "xilinx.com:module_ref:packet_gen:1.0",
                "xci_name": "design_1_packet_generator_0",
                "xci_path": "ip/design_1_packet_generator_0/design_1_packet_generator_0.xci",
                "inst_hier_path": "cabletest/channel_2/packet_generator",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "packet_gen",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_FIFO": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_FIFO_TDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_FIFO_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_FIFO_TREADY",
                        "direction": "I"
                      }
                    }
                  },
                  "AXIS_OUT": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_OUT_TDATA",
                        "direction": "O",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "AXIS_OUT_TKEEP",
                        "direction": "O",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_OUT_TLAST",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_OUT_TVALID",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_OUT_TREADY",
                        "direction": "I"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_FIFO:AXIS_OUT",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "CYCLES_PER_PACKET": {
                    "direction": "I",
                    "left": "7",
                    "right": "0"
                  },
                  "PACKET_COUNT": {
                    "direction": "I",
                    "left": "63",
                    "right": "0"
                  },
                  "control": {
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "status": {
                    "direction": "O",
                    "left": "2",
                    "right": "0"
                  },
                  "resetn_fifo": {
                    "direction": "O"
                  }
                }
              },
              "receiver": {
                "vlnv": "xilinx.com:module_ref:receiver:1.0",
                "xci_name": "design_1_receiver_1",
                "xci_path": "ip/design_1_receiver_1/design_1_receiver_1.xci",
                "inst_hier_path": "cabletest/channel_2/receiver",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "receiver",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "AXIS_FIFO": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_FIFO_TDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "AXIS_FIFO_TKEEP",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_FIFO_TLAST",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_FIFO_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_FIFO_TREADY",
                        "direction": "O"
                      }
                    }
                  },
                  "AXIS_IN": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "64",
                        "value_src": "constant"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "AXIS_IN_TDATA",
                        "direction": "I",
                        "left": "511",
                        "right": "0"
                      },
                      "TKEEP": {
                        "physical_name": "AXIS_IN_TKEEP",
                        "direction": "I",
                        "left": "63",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "AXIS_IN_TLAST",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "AXIS_IN_TVALID",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "AXIS_IN_TREADY",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "AXIS_FIFO:AXIS_IN",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "resetn",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "ip_prop"
                      },
                      "PHASE": {
                        "value": "0.0",
                        "value_src": "ip_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "/system_clock_clk_out1",
                        "value_src": "ip_prop"
                      }
                    }
                  },
                  "resetn": {
                    "type": "rst",
                    "direction": "I",
                    "parameters": {
                      "POLARITY": {
                        "value": "ACTIVE_LOW",
                        "value_src": "constant"
                      }
                    }
                  },
                  "status": {
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "Conn1": {
                "interface_ports": [
                  "AXIS_IN",
                  "receiver/AXIS_IN"
                ]
              },
              "Conn2": {
                "interface_ports": [
                  "AXIS_OUT",
                  "packet_generator/AXIS_OUT"
                ]
              },
              "axis_data_fifo_0_M_AXIS": {
                "interface_ports": [
                  "axis_data_fifo/M_AXIS",
                  "receiver/AXIS_FIFO"
                ]
              },
              "packet_gen_0_AXIS_FIFO": {
                "interface_ports": [
                  "packet_generator/AXIS_FIFO",
                  "axis_data_fifo/S_AXIS"
                ]
              }
            },
            "nets": {
              "CYCLES_PER_PACKET_1": {
                "ports": [
                  "CYCLES_PER_PACKET",
                  "packet_generator/CYCLES_PER_PACKET"
                ]
              },
              "PACKET_COUNT_1": {
                "ports": [
                  "PACKET_COUNT",
                  "packet_generator/PACKET_COUNT"
                ]
              },
              "clk_1": {
                "ports": [
                  "clk",
                  "axis_data_fifo/s_axis_aclk",
                  "packet_generator/clk",
                  "receiver/clk"
                ]
              },
              "control_1": {
                "ports": [
                  "pg_control",
                  "packet_generator/control"
                ]
              },
              "packet_gen_0_resetn_fifo": {
                "ports": [
                  "packet_generator/resetn_fifo",
                  "axis_data_fifo/s_axis_aresetn"
                ]
              },
              "packet_generator_status": {
                "ports": [
                  "packet_generator/status",
                  "pg_status"
                ]
              },
              "receiver_status": {
                "ports": [
                  "receiver/status",
                  "pr_status"
                ]
              },
              "resetn_1": {
                "ports": [
                  "resetn",
                  "packet_generator/resetn",
                  "receiver/resetn"
                ]
              }
            }
          },
          "cabletest_ctl": {
            "vlnv": "xilinx.com:module_ref:cabletest_ctl:1.0",
            "xci_name": "design_1_cabletest_ctl_0_0",
            "xci_path": "ip/design_1_cabletest_ctl_0_0/design_1_cabletest_ctl_0_0.xci",
            "inst_hier_path": "cabletest/cabletest_ctl",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "cabletest_ctl",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "DATA_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "PROTOCOL": {
                    "value": "AXI4LITE",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "ip_prop"
                  },
                  "ID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ADDR_WIDTH": {
                    "value": "32",
                    "value_src": "constant"
                  },
                  "AWUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "ARUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "WUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "RUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "BUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "READ_WRITE_MODE": {
                    "value": "READ_WRITE",
                    "value_src": "constant"
                  },
                  "HAS_BURST": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_LOCK": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_PROT": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_CACHE": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_QOS": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_REGION": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_WSTRB": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_BRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "HAS_RRESP": {
                    "value": "1",
                    "value_src": "constant"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0",
                    "value_src": "auto"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "MAX_BURST_LENGTH": {
                    "value": "1",
                    "value_src": "auto"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0",
                    "value_src": "user_prop"
                  }
                },
                "port_maps": {
                  "AWADDR": {
                    "physical_name": "S_AXI_AWADDR",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "AWPROT": {
                    "physical_name": "S_AXI_AWPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "AWVALID": {
                    "physical_name": "S_AXI_AWVALID",
                    "direction": "I"
                  },
                  "AWREADY": {
                    "physical_name": "S_AXI_AWREADY",
                    "direction": "O"
                  },
                  "WDATA": {
                    "physical_name": "S_AXI_WDATA",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "WSTRB": {
                    "physical_name": "S_AXI_WSTRB",
                    "direction": "I",
                    "left": "3",
                    "right": "0"
                  },
                  "WVALID": {
                    "physical_name": "S_AXI_WVALID",
                    "direction": "I"
                  },
                  "WREADY": {
                    "physical_name": "S_AXI_WREADY",
                    "direction": "O"
                  },
                  "BRESP": {
                    "physical_name": "S_AXI_BRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "BVALID": {
                    "physical_name": "S_AXI_BVALID",
                    "direction": "O"
                  },
                  "BREADY": {
                    "physical_name": "S_AXI_BREADY",
                    "direction": "I"
                  },
                  "ARADDR": {
                    "physical_name": "S_AXI_ARADDR",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "ARPROT": {
                    "physical_name": "S_AXI_ARPROT",
                    "direction": "I",
                    "left": "2",
                    "right": "0"
                  },
                  "ARVALID": {
                    "physical_name": "S_AXI_ARVALID",
                    "direction": "I"
                  },
                  "ARREADY": {
                    "physical_name": "S_AXI_ARREADY",
                    "direction": "O"
                  },
                  "RDATA": {
                    "physical_name": "S_AXI_RDATA",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "RRESP": {
                    "physical_name": "S_AXI_RRESP",
                    "direction": "O",
                    "left": "1",
                    "right": "0"
                  },
                  "RVALID": {
                    "physical_name": "S_AXI_RVALID",
                    "direction": "O"
                  },
                  "RREADY": {
                    "physical_name": "S_AXI_RREADY",
                    "direction": "I"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI",
                    "value_src": "constant"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "resetn",
                    "value_src": "constant"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "ip_prop"
                  },
                  "PHASE": {
                    "value": "0.0",
                    "value_src": "ip_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "/system_clock_clk_out1",
                    "value_src": "ip_prop"
                  }
                }
              },
              "resetn": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "constant"
                  }
                }
              },
              "pg_control_1": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "pg_control_2": {
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "pg_status_1": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "pg_status_2": {
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "pr_status_1": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "pr_status_2": {
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "CYCLES_PER_PACKET": {
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "PACKET_COUNT": {
                "direction": "O",
                "left": "63",
                "right": "0"
              }
            }
          }
        },
        "interface_nets": {
          "AXIS_IN1_1": {
            "interface_ports": [
              "AXIS_IN1",
              "channel_1/AXIS_IN"
            ]
          },
          "AXIS_IN2_1": {
            "interface_ports": [
              "AXIS_IN2",
              "channel_2/AXIS_IN"
            ]
          },
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "cabletest_ctl/S_AXI"
            ]
          },
          "channel_2_AXIS_OUT": {
            "interface_ports": [
              "AXIS_OUT2",
              "channel_2/AXIS_OUT"
            ]
          },
          "hier_0_AXIS_OUT1": {
            "interface_ports": [
              "AXIS_OUT1",
              "channel_1/AXIS_OUT"
            ]
          }
        },
        "nets": {
          "cabletest_ctl_CYCLES_PER_PACKET": {
            "ports": [
              "cabletest_ctl/CYCLES_PER_PACKET",
              "channel_1/CYCLES_PER_PACKET",
              "channel_2/CYCLES_PER_PACKET"
            ]
          },
          "cabletest_ctl_PACKET_COUNT": {
            "ports": [
              "cabletest_ctl/PACKET_COUNT",
              "channel_1/PACKET_COUNT",
              "channel_2/PACKET_COUNT"
            ]
          },
          "cabletest_ctl_pg_control_1": {
            "ports": [
              "cabletest_ctl/pg_control_1",
              "channel_1/pg_control"
            ]
          },
          "cabletest_ctl_pg_control_2": {
            "ports": [
              "cabletest_ctl/pg_control_2",
              "channel_2/pg_control"
            ]
          },
          "channel_1_status": {
            "ports": [
              "channel_1/pg_status",
              "cabletest_ctl/pg_status_1"
            ]
          },
          "channel_1_status1": {
            "ports": [
              "channel_1/pr_status",
              "cabletest_ctl/pr_status_1"
            ]
          },
          "channel_2_status": {
            "ports": [
              "channel_2/pg_status",
              "cabletest_ctl/pg_status_2"
            ]
          },
          "channel_2_status1": {
            "ports": [
              "channel_2/pr_status",
              "cabletest_ctl/pr_status_2"
            ]
          },
          "clk_1": {
            "ports": [
              "clk",
              "channel_1/clk",
              "channel_2/clk",
              "cabletest_ctl/clk"
            ]
          },
          "resetn_1": {
            "ports": [
              "resetn",
              "channel_1/resetn",
              "channel_2/resetn",
              "cabletest_ctl/resetn"
            ]
          }
        }
      },
      "ethernet_1": {
        "interface_ports": {
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axis_register_slice_0": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "design_1_axis_register_slice_0_0",
            "xci_path": "ip/design_1_axis_register_slice_0_0/design_1_axis_register_slice_0_0.xci",
            "inst_hier_path": "ethernet_1/axis_register_slice_0"
          },
          "axis_register_slice_1": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "design_1_axis_register_slice_0_1",
            "xci_path": "ip/design_1_axis_register_slice_0_1/design_1_axis_register_slice_0_1.xci",
            "inst_hier_path": "ethernet_1/axis_register_slice_1"
          },
          "axis_register_slice_2": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "design_1_axis_register_slice_0_2",
            "xci_path": "ip/design_1_axis_register_slice_0_2/design_1_axis_register_slice_0_2.xci",
            "inst_hier_path": "ethernet_1/axis_register_slice_2"
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S_AXIS",
              "axis_register_slice_0/S_AXIS"
            ]
          },
          "axis_register_slice_0_M_AXIS": {
            "interface_ports": [
              "axis_register_slice_0/M_AXIS",
              "axis_register_slice_1/S_AXIS"
            ]
          },
          "axis_register_slice_1_M_AXIS": {
            "interface_ports": [
              "axis_register_slice_1/M_AXIS",
              "axis_register_slice_2/S_AXIS"
            ]
          },
          "axis_register_slice_2_M_AXIS": {
            "interface_ports": [
              "M_AXIS",
              "axis_register_slice_2/M_AXIS"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "axis_register_slice_0/aclk",
              "axis_register_slice_2/aclk",
              "axis_register_slice_1/aclk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "axis_register_slice_0/aresetn",
              "axis_register_slice_1/aresetn",
              "axis_register_slice_2/aresetn"
            ]
          }
        }
      },
      "ethernet_2": {
        "interface_ports": {
          "S_AXIS": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axis_register_slice_0": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "design_1_axis_register_slice_0_3",
            "xci_path": "ip/design_1_axis_register_slice_0_3/design_1_axis_register_slice_0_3.xci",
            "inst_hier_path": "ethernet_2/axis_register_slice_0"
          },
          "axis_register_slice_1": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "design_1_axis_register_slice_1_0",
            "xci_path": "ip/design_1_axis_register_slice_1_0/design_1_axis_register_slice_1_0.xci",
            "inst_hier_path": "ethernet_2/axis_register_slice_1"
          },
          "axis_register_slice_2": {
            "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
            "xci_name": "design_1_axis_register_slice_2_0",
            "xci_path": "ip/design_1_axis_register_slice_2_0/design_1_axis_register_slice_2_0.xci",
            "inst_hier_path": "ethernet_2/axis_register_slice_2"
          }
        },
        "interface_nets": {
          "Conn2": {
            "interface_ports": [
              "S_AXIS",
              "axis_register_slice_0/S_AXIS"
            ]
          },
          "axis_register_slice_0_M_AXIS": {
            "interface_ports": [
              "axis_register_slice_0/M_AXIS",
              "axis_register_slice_1/S_AXIS"
            ]
          },
          "axis_register_slice_1_M_AXIS": {
            "interface_ports": [
              "axis_register_slice_1/M_AXIS",
              "axis_register_slice_2/S_AXIS"
            ]
          },
          "axis_register_slice_2_M_AXIS": {
            "interface_ports": [
              "M_AXIS",
              "axis_register_slice_2/M_AXIS"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "axis_register_slice_0/aclk",
              "axis_register_slice_2/aclk",
              "axis_register_slice_1/aclk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "axis_register_slice_0/aresetn",
              "axis_register_slice_1/aresetn",
              "axis_register_slice_2/aresetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "AXIS_IN2_1": {
        "interface_ports": [
          "cabletest/AXIS_IN2",
          "ethernet_2/M_AXIS"
        ]
      },
      "AXIS_IN_1": {
        "interface_ports": [
          "cabletest/AXIS_IN1",
          "ethernet_1/M_AXIS"
        ]
      },
      "axi_gpio_inputs_GPIO": {
        "interface_ports": [
          "GPIO_SW",
          "axi_gpio_inputs/GPIO"
        ]
      },
      "axi_gpio_outputs_GPIO": {
        "interface_ports": [
          "GPIO_LED",
          "axi_gpio_outputs/GPIO"
        ]
      },
      "axi_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_interconnect/M00_AXI",
          "axi_gpio_inputs/S_AXI"
        ]
      },
      "axi_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_gpio_outputs/S_AXI",
          "axi_interconnect/M01_AXI"
        ]
      },
      "axi_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_interconnect/M02_AXI",
          "cabletest/S_AXI"
        ]
      },
      "cabletest_AXIS_OUT1": {
        "interface_ports": [
          "cabletest/AXIS_OUT1",
          "ethernet_1/S_AXIS"
        ]
      },
      "cabletest_AXIS_OUT2": {
        "interface_ports": [
          "cabletest/AXIS_OUT2",
          "ethernet_2/S_AXIS"
        ]
      },
      "hier_0_M_AXI": {
        "interface_ports": [
          "axi_interconnect/S00_AXI",
          "axi_uart_bridge/M_AXI"
        ]
      },
      "hier_0_UART": {
        "interface_ports": [
          "UART",
          "axi_uart_bridge/UART"
        ]
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "CLK100MHZ",
          "system_clock/clk_in1"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "CPU_RESETN",
          "system_reset/ext_reset_in"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "system_reset/peripheral_aresetn",
          "axi_gpio_inputs/s_axi_aresetn",
          "axi_gpio_outputs/s_axi_aresetn",
          "axi_uart_bridge/aresetn",
          "cabletest/resetn",
          "ethernet_2/aresetn"
        ]
      },
      "system_clock_clk_100mhz": {
        "ports": [
          "system_clock/clk_10mhz",
          "system_reset/slowest_sync_clk",
          "axi_interconnect/aclk",
          "axi_gpio_inputs/s_axi_aclk",
          "axi_gpio_outputs/s_axi_aclk",
          "axi_uart_bridge/aclk",
          "cabletest/clk",
          "ethernet_1/aclk",
          "ethernet_2/aclk"
        ]
      },
      "system_reset_interconnect_aresetn": {
        "ports": [
          "system_reset/interconnect_aresetn",
          "axi_interconnect/aresetn",
          "ethernet_1/aresetn"
        ]
      }
    },
    "addressing": {
      "/axi_uart_bridge/axi_uart_bridge": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_gpio_inputs_Reg": {
                "address_block": "/axi_gpio_inputs/S_AXI/Reg",
                "offset": "0x0000000040000000",
                "range": "64K"
              },
              "SEG_axi_gpio_outputs_Reg": {
                "address_block": "/axi_gpio_outputs/S_AXI/Reg",
                "offset": "0x0000000040010000",
                "range": "64K"
              },
              "SEG_cabletest_ctl_reg0": {
                "address_block": "/cabletest/cabletest_ctl/S_AXI/reg0",
                "offset": "0x0000000000001000",
                "range": "256"
              }
            }
          },
          "M_UART": {
            "segments": {
              "SEG_axi_uart_Reg": {
                "address_block": "/axi_uart_bridge/axi_uart/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}