global history buffer
branch misprediction
precise exceptions
waw dependency
branch target buffer
precise exception
physical register recycling
load/store queue
divide-by-0
btb
instruction queue
architectural registers
control dependencies
amd opteron
register alias table
exception handler
load/
address generation unit
return stack
out-of-order superscalar
superscalar
load/store
instruction scheduler
register renaming
register renamer
raw dependencies
intel core i7
ilp
data dependency graph
raw violation
raw dependency
interrupts
store queue
in-order commit
waw dependencies
arithmetic overflow
arm cortex-a8
exceptions
exception
physical registers
data hazards
dynamic scheduling
instruction fetch buffer
rat
branch prediction
structural hazards
instruction window
war
in-order superscalar
page fault
rrf
war dependencies
load queue
commit unit
raw
wide-issue processor
memory renaming
waw
operation queue
instruction level parallelism
control hazards
retirement register file
vliws
ghb
