
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _686_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _686_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _687_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _687_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _688_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _688_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _689_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _689_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _690_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _690_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _691_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _691_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _691_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _692_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _692_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _692_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _693_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _693_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _693_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: _682_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _682_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    86    0.292053    8.294606    6.192472    6.192472 ^ _682_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      8.294606    0.000000    6.192472 ^ _433_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    1.020214    0.387874    6.580346 ^ _433_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _174_ (net)
                      1.020214    0.000000    6.580346 ^ _434_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.242634    0.563459    7.143805 ^ _434_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.242634    0.000000    7.143805 ^ _682_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.143805   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.612272   19.137730   library setup time
                                             19.137730   data required time
---------------------------------------------------------------------------------------------
                                             19.137730   data required time
                                             -7.143805   data arrival time
---------------------------------------------------------------------------------------------
                                             11.993925   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _688_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.584517    0.000000    4.603348 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.656613    0.482824    5.086172 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.656613    0.000000    5.086172 ^ _688_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.086172   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.691725   19.058277   library setup time
                                             19.058277   data required time
---------------------------------------------------------------------------------------------
                                             19.058277   data required time
                                             -5.086172   data arrival time
---------------------------------------------------------------------------------------------
                                             13.972106   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _689_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.320618    0.862480    5.032606 ^ _388_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.320618    0.000000    5.032606 ^ _689_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.032606   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.628461   19.121540   library setup time
                                             19.121540   data required time
---------------------------------------------------------------------------------------------
                                             19.121540   data required time
                                             -5.032606   data arrival time
---------------------------------------------------------------------------------------------
                                             14.088935   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _687_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.584517    0.000000    4.603348 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.423702    0.378793    4.982141 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.423702    0.000000    4.982141 ^ _687_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982141   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.649860   19.100142   library setup time
                                             19.100142   data required time
---------------------------------------------------------------------------------------------
                                             19.100142   data required time
                                             -4.982141   data arrival time
---------------------------------------------------------------------------------------------
                                             14.118000   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _690_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.584517    0.000000    4.603348 v _390_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.423702    0.378793    4.982141 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.423702    0.000000    4.982141 ^ _690_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982141   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.649860   19.100142   library setup time
                                             19.100142   data required time
---------------------------------------------------------------------------------------------
                                             19.100142   data required time
                                             -4.982141   data arrival time
---------------------------------------------------------------------------------------------
                                             14.118000   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.584517    0.000000    4.603348 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.427896    0.372411    4.975759 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.427896    0.000000    4.975759 ^ _686_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.975759   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.650731   19.099270   library setup time
                                             19.099270   data required time
---------------------------------------------------------------------------------------------
                                             19.099270   data required time
                                             -4.975759   data arrival time
---------------------------------------------------------------------------------------------
                                             14.123511   slack (MET)



