#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec 10 11:54:39 2021
# Process ID: 13204
# Current directory: C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1
# Command line: vivado.exe -log controlador.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source controlador.tcl
# Log file: C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/controlador.vds
# Journal file: C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source controlador.tcl -notrace
Command: synth_design -top controlador -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t-csg324'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9456 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 321.992 ; gain = 75.051
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'controlador' [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:45]
INFO: [Synth 8-3491] module 'clk_wiz_0' declared at 'C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-13204-pc-b042-24/realtime/clk_wiz_0_stub.vhdl:5' bound to instance 'clk' of component 'clk_wiz_0' [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:85]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-13204-pc-b042-24/realtime/clk_wiz_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'audio_interface' declared at 'C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:35' bound to instance 'audio_interf' of component 'audio_interface' [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:90]
INFO: [Synth 8-638] synthesizing module 'audio_interface' [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-3491] module 'FSMD_microphone' declared at 'C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:36' bound to instance 'FSMD' of component 'FSMD_microphone' [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:91]
INFO: [Synth 8-638] synthesizing module 'FSMD_microphone' [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:45]
WARNING: [Synth 8-6014] Unused sequential element state_reg_reg was removed.  [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:67]
WARNING: [Synth 8-6014] Unused sequential element state_next_reg was removed.  [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'FSMD_microphone' (1#1) [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:45]
INFO: [Synth 8-3491] module 'en_4_cycles' declared at 'C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/en_4_cycles.vhd:27' bound to instance 'enable_generator' of component 'en_4_cycles' [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:98]
INFO: [Synth 8-638] synthesizing module 'en_4_cycles' [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/en_4_cycles.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'en_4_cycles' (2#1) [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/en_4_cycles.vhd:35]
INFO: [Synth 8-3491] module 'pwm' declared at 'C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/pwm.vhd:36' bound to instance 'U_pwm' of component 'pwm' [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:108]
INFO: [Synth 8-638] synthesizing module 'pwm' [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'pwm' (3#1) [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/pwm.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'audio_interface' (4#1) [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/audio_interface.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'controlador' (5#1) [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/controlador.vhd:45]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.070 ; gain = 115.129
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 362.070 ; gain = 115.129
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-13204-pc-b042-24/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk'
Finished Parsing XDC File [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-13204-pc-b042-24/dcp3/clk_wiz_0_in_context.xdc] for cell 'clk'
Parsing XDC File [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/constrs_1/imports/Downloads/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controlador_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controlador_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 675.305 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-13204-pc-b042-24/dcp3/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100Mhz. (constraint file  C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/.Xil/Vivado-13204-pc-b042-24/dcp3/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clk. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "data_1_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "data_1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_2_next" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element data_1_reg was removed.  [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element data_2_reg was removed.  [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:63]
INFO: [Synth 8-5544] ROM "en_2_cycles_aux" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "en_4_cycles_aux" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sample_request" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FSMD_microphone 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 8     
Module en_4_cycles 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module pwm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "audio_interf/FSMD/data_1_next" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "audio_interf/FSMD/data_1_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_interf/FSMD/data_2_next" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "audio_interf/U_pwm/sample_request" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element audio_interf/U_pwm/current_state_reg was removed.  [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/new/pwm.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element audio_interf/FSMD/count_reg was removed.  [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element audio_interf/FSMD/data_1_reg was removed.  [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element audio_interf/FSMD/data_2_reg was removed.  [C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.srcs/sources_1/imports/new/FSMD_microphone.vhd:63]
WARNING: [Synth 8-3917] design controlador has port micro_lr driven by constant 0
WARNING: [Synth 8-3917] design controlador has port jack_sd driven by constant 1
WARNING: [Synth 8-3332] Sequential element (audio_interf/enable_generator/r_reg_2_reg[1]) is unused and will be removed from module controlador.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk/clk_out1' to pin 'clk/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_0_bbox |     1|
|2     |CARRY4         |    48|
|3     |LUT1           |    39|
|4     |LUT2           |   157|
|5     |LUT3           |    22|
|6     |LUT4           |    27|
|7     |LUT5           |    14|
|8     |LUT6           |    57|
|9     |FDCE           |    79|
|10    |IBUF           |     2|
|11    |OBUF           |     4|
+------+---------------+------+

Report Instance Areas: 
+------+---------------------+----------------+------+
|      |Instance             |Module          |Cells |
+------+---------------------+----------------+------+
|1     |top                  |                |   450|
|2     |  audio_interf       |audio_interface |   443|
|3     |    FSMD             |FSMD_microphone |   388|
|4     |    U_pwm            |pwm             |    44|
|5     |    enable_generator |en_4_cycles     |    11|
+------+---------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 675.305 ; gain = 428.363
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 675.305 ; gain = 115.129
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 675.305 ; gain = 428.363
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 50 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

39 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 675.305 ; gain = 434.203
INFO: [Common 17-1381] The checkpoint 'C:/Users/dsed/Documents/GitHub/proyectoDSED/final_project/final_project.runs/synth_1/controlador.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 675.305 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Dec 10 11:55:05 2021...
