Complex_f2 1000
R_forbidden.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
R.forbidden.1 : layers forbidden for CMOS065 LPGP  technology
SR.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.R.2: The seal ring must be a continuous ring around the entire chip consisting of 2 rings on all metals with 3 rings of CO and all vias (2 on inner, 1 on the outer metal). The outer metal ring is covered by CB, AP, and CB2. The seal ring must be covered with the MKR;sealring layer.
SR.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.R.3: CB2 is drawn line-on-line with CB
SR.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.W.1: Metal (M1, MiX, MiZ) and OD Width of inner ring --Note: MiX, MiZ ESD hub connection width is also limited to 3.000um: 3.000
SR.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.W.2: Metal (M1, MiX, MiZ) and OD Width of outer ring: 1.000
SR.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.W.3: VIAiZ Width in seal ring (min=max width of continuous VIAiZ rings): 0.280
SR.W.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.W.5: VIAiX Width in seal ring (min=max width of continuous VIAiX rings): 0.100
SR.W.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.W.6: CO Width in seal ring (min=max width of continuous CO rings): 0.090
SR.W.7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.W.7: CB Width in seal ring (min=max width of continuous CB rings, except at corners): 3.000
SR.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.S.1: VIAiZ Space in seal ring (space between continuous VIAiZ rings in inner metal ring): 1.640
SR.S.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.S.3: VIAiX Space in seal ring (space between continuous VIAiX rings in inner metal ring): 1.900
SR.S.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.S.4: CO Space in seal ring (space between continuous CO rings in inner metal ring): 1.910
SR.S.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.S.5: Metal and OD Space in seal ring (space between inner and outer ring): 3.000
SR.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.D.1: Distance of seal ring metal to any NW, DNW, PO, NP (not allowed under MKR;sealring) Space to unrelated metal, Space to unrelated OD.: 3.000
SR.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.D.2: CB Distance to metal of inner metal ring, except at corners: 2.000
SR.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.D.3: CB Distance to metal of inner metal ring at corners: 1.000
SR.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.EN.1: Metal Enclosure of VIAiZ (continuous ring): 0.320
SR.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.EN.3: Metal Enclosure of VIAiX (continuous ring): 0.450
SR.EN.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.EN.4: M1 and OD Enclosure of CO (continuous ring): 0.455
SR.EN.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.EN.5: CB Enclosure of Metal (except at corners): 1.000
SR.EN.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.EN.6: MKR;sealring enclosure of CB: 1.000
SR.EN.7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.EN.7: AP enclosure of CB within MKR;sealring: 1.000
SR.L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SR.L.1: Seal Ring corner exclusion length. Only sealring, corner-L (MKR;MSKREG) and stress relief pattern (MKR;csr) are allowed inside the zone defined by MKR;sealring.: 70.00
SR.L.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.L.2: Seal Ring metal corner length (corner-L placed in triangle outside the sealring metal): 30.00
SR.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.R.4 : MiX;SRconnect, MiZ;SRconnect, AP;SRconnect must be a rectangle orthogonal to grid: 
SR.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.R.5 : MiX;SRconnect must intersect MKR;sealring: 
SR.R.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.R.6 : MiZ;SRconnect must intersect MKR;sealring: 
SR.R.7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.R.7 : AP;SRconnect must intersect MKR;sealring: 
SR.R.8
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.R.8 : MiX;SRconnect must be covered by MiX: 
SR.R.9
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.R.9 : MiZ;SRconnect must be covered by (MiZ OR MiT): 
SR.R.10
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.R.10 : AP;SRconnect must be covered by AP: 
SR.S.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.S.6: Inner metal (MiX, MiZ) ring space to metal (MiX,MiZ): 3.000
SR.S.7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.S.7 : AP ring space to AP: 7.000 
SR.R.11
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.R.11 : MiX must not cut MKR;sealring, except under MiX;SRconnect: 
SR.R.12
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.R.12 : MiZ must not cut MKR;sealring, except under MiZ;SRconnect: 
SR.R.13
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
SR.R.13 : AP must not cut MKR;sealring, except under AP;SRconnect: 
TC_SR2.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR2.R.2: The seal ring must be a continuous ring around the entire chip consisting of 2 rings on all metals (M1, MiX, MiZ and MiT) with 3 rings of CO and all vias (VIAiX, VIAiZ and VIAiT) (2 on inner, 1 on the outer metal). The outer metal ring is covered by CB, AP, and CB2. The seal ring must be covered with the MKR;sealring layer.
TC_SR2.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR2.W.1: Metal MiTWidth of inner ring: 3.000
TC_SR2.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR2.W.2: Metal MiTWidth of outer ring: 1.000
TC_SR2.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR2.W.3: VIAiT Width in seal-ring (min=max width of continous VIAiT ring): 0.280
TC_SR2.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR2.S.1: VIAiT Space in seal ring (space between continuous VIAiT rings in inner metal ring): 1.640
TC_SR2.S.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR2.S.5:  Metal (M1, MiX, MiZ and MiT) and OD Space in seal ring (space between inner and outer ring): 3.000
TC_SR2.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR2.D.1: Distance of seal ring metal (M1, MiX, MiZ and MiT) to any NW, DNW, NP (not allowed under MKR,sealring) Space to unrelated metal, Space to unrelated OD, PO also applies to dummy and dummy_O.: 3.000
TC_SR.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR.D.2: CB Distance to metal (M1, MiX, MiZ and MiT) of inner metal ring, except at corners:: 2.000
TC_SR2.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR2.D.3: CB Distance to metal (M1, MiX, MiZ and MiT) of inner metal ring at corners: 1.000
TC_SR2.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR2.EN.1: Metal Enclosure of VIAiT: 0.320
TC_SR2.EN.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR2.EN.5: CB Enclosure of Metal (M1, MiX, MiZ and MiT) (except at corners): 1.000
TC_SR.L.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
TC_SR.L.2: Seal Ring metal corner length (corner-L placed in triangle outside the sealring metal) 30.00
TC_SR2.S.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
TC_SR2.S.6: Inner metal Mix ; MiT ring space to metal Mix ; MiT: 3.000
TC_SR2.R.11
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
TC_SR2.R.11 : MiT must not cut MKR;sealring, except under MiX;SRconnect: 
TC_SR1.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.1: MKR;sealring Width (min=max), except at corners: 21.000
TC_SR1.W.2.1_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.1_M1 : Metal (M1, MiX,MiT) Width of inner ring (min=max): 5.700
TC_SR1.W.2.2_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.2_M1 : Metal (M1, MiX, MiT) Width of center ring (min=max)a: 1.700
TC_SR1.W.2.1_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.1_M2 : Metal (M1, MiX,MiT) Width of inner ring (min=max): 5.700
TC_SR1.W.2.2_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.2_M2 : Metal (M1, MiX, MiT) Width of center ring (min=max)a: 1.700
TC_SR1.W.2.1_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.1_M3 : Metal (M1, MiX,MiT) Width of inner ring (min=max): 5.700
TC_SR1.W.2.2_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.2_M3 : Metal (M1, MiX, MiT) Width of center ring (min=max)a: 1.700
TC_SR1.W.2.1_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.1_M4 : Metal (M1, MiX,MiT) Width of inner ring (min=max): 5.700
TC_SR1.W.2.2_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.2_M4 : Metal (M1, MiX, MiT) Width of center ring (min=max)a: 1.700
TC_SR1.W.2.1_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.1_M5 : Metal (M1, MiX,MiT) Width of inner ring (min=max): 5.700
TC_SR1.W.2.2_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.2_M5 : Metal (M1, MiX, MiT) Width of center ring (min=max)a: 1.700
TC_SR1.W.2.1_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.1_M6 : Metal (M1, MiX,MiT) Width of inner ring (min=max): 5.700
TC_SR1.W.2.2_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.2_M6 : Metal (M1, MiX, MiT) Width of center ring (min=max)a: 1.700
TC_SR1.W.2.1_M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.1_M7 : Metal (M1, MiX,MiT) Width of inner ring (min=max): 5.700
TC_SR1.W.2.2_M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.2_M7 : Metal (M1, MiX, MiT) Width of center ring (min=max)a: 1.700
TC_SR1.W.2.3_M6T
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.3_M6T : MiT Width of outer ring (min=max) --Note: A tolerance of +/- seven grid steps at 45 degrees is allowed.: 5.100
TC_SR1.W.2.4_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.4_M1 : Metal (M1, MiX) Width in outer ring (min=max)a: 0.500
TC_SR1.R.2_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.R.2_M1 : M1 and MiX slots must be a rectangle orthogonal to grid, except at corners
TC_SR1.W.3_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.3_M1 : (M1, MiX) slot width (min=max)a: 0.420
TC_SR1.L.1_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.L.1_M1 : (M1, MiX) slot length: 2.500
TC_SR1.W.2.4_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.4_M2 : Metal (M1, MiX) Width in outer ring (min=max)a: 0.500
TC_SR1.R.2_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.R.2_M2 : M1 and MiX slots must be a rectangle orthogonal to grid, except at corners
TC_SR1.W.3_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.3_M2 : (M1, MiX) slot width (min=max)a: 0.420
TC_SR1.L.1_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.L.1_M2 : (M1, MiX) slot length: 2.500
TC_SR1.W.2.4_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.4_M3 : Metal (M1, MiX) Width in outer ring (min=max)a: 0.500
TC_SR1.R.2_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.R.2_M3 : M1 and MiX slots must be a rectangle orthogonal to grid, except at corners
TC_SR1.W.3_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.3_M3 : (M1, MiX) slot width (min=max)a: 0.420
TC_SR1.L.1_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.L.1_M3 : (M1, MiX) slot length: 2.500
TC_SR1.W.2.4_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.4_M4 : Metal (M1, MiX) Width in outer ring (min=max)a: 0.500
TC_SR1.R.2_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.R.2_M4 : M1 and MiX slots must be a rectangle orthogonal to grid, except at corners
TC_SR1.W.3_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.3_M4 : (M1, MiX) slot width (min=max)a: 0.420
TC_SR1.L.1_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.L.1_M4 : (M1, MiX) slot length: 2.500
TC_SR1.W.2.4_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.2.4_M5 : Metal (M1, MiX) Width in outer ring (min=max)a: 0.500
TC_SR1.R.2_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.R.2_M5 : M1 and MiX slots must be a rectangle orthogonal to grid, except at corners
TC_SR1.W.3_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.3_M5 : (M1, MiX) slot width (min=max)a: 0.420
TC_SR1.L.1_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.L.1_M5 : (M1, MiX) slot length: 2.500
TC_SR1.S.1_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.1_M1 :Metal (M1, MiX, MiT) Space between inner and center rings (min=max)a: 2.600
TC_SR1.S.2_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.2_M1 :Metal (M1, MiX, MiT) Space between center and outer rings (min=max)a: 0.600
TC_SR1.EN.1.1_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.1_M1 :Outer Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 2.300
TC_SR1.EN.1.2_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.2_M1 :Inner Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 3.000
TC_SR1.S.1_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.1_M2 :Metal (M1, MiX, MiT) Space between inner and center rings (min=max)a: 2.600
TC_SR1.S.2_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.2_M2 :Metal (M1, MiX, MiT) Space between center and outer rings (min=max)a: 0.600
TC_SR1.EN.1.1_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.1_M2 :Outer Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 2.300
TC_SR1.EN.1.2_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.2_M2 :Inner Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 3.000
TC_SR1.S.1_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.1_M3 :Metal (M1, MiX, MiT) Space between inner and center rings (min=max)a: 2.600
TC_SR1.S.2_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.2_M3 :Metal (M1, MiX, MiT) Space between center and outer rings (min=max)a: 0.600
TC_SR1.EN.1.1_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.1_M3 :Outer Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 2.300
TC_SR1.EN.1.2_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.2_M3 :Inner Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 3.000
TC_SR1.S.1_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.1_M4 :Metal (M1, MiX, MiT) Space between inner and center rings (min=max)a: 2.600
TC_SR1.S.2_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.2_M4 :Metal (M1, MiX, MiT) Space between center and outer rings (min=max)a: 0.600
TC_SR1.EN.1.1_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.1_M4 :Outer Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 2.300
TC_SR1.EN.1.2_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.2_M4 :Inner Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 3.000
TC_SR1.S.1_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.1_M5 :Metal (M1, MiX, MiT) Space between inner and center rings (min=max)a: 2.600
TC_SR1.S.2_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.2_M5 :Metal (M1, MiX, MiT) Space between center and outer rings (min=max)a: 0.600
TC_SR1.EN.1.1_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.1_M5 :Outer Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 2.300
TC_SR1.EN.1.2_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.2_M5 :Inner Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 3.000
TC_SR1.S.1_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.1_M6 :Metal (M1, MiX, MiT) Space between inner and center rings (min=max)a: 2.600
TC_SR1.S.2_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.2_M6 :Metal (M1, MiX, MiT) Space between center and outer rings (min=max)a: 0.600
TC_SR1.EN.1.1_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.1_M6 :Outer Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 2.300
TC_SR1.EN.1.2_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.2_M6 :Inner Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 3.000
TC_SR1.S.1_M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.1_M7 :Metal (M1, MiX, MiT) Space between inner and center rings (min=max)a: 2.600
TC_SR1.S.2_M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.2_M7 :Metal (M1, MiX, MiT) Space between center and outer rings (min=max)a: 0.600
TC_SR1.EN.1.1_M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.1_M7 :Outer Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 2.300
TC_SR1.EN.1.2_M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.1.2_M7 :Inner Metal (M1, MiX, MiT) rings enclosure by MKR;sealring: 3.000
TC_SR1.W.4.1_VIA6T
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.4.1_VIA6T : VIAiT Width (min=max)a: 0.360
TC_SR1.S.3.1_VIA6T
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.3.1_VIA6T :VIAiT Space: 0.540
TC_SR1.EN.2.1_VIA6T
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.2.1_VIA6T :Metal Enclosure of VIAiT in inner and center rings:0.210
TC_SR1.W.4.2_VIA1X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.4.2_VIA1X : VIAiX Width (min=max)a: 0.100
TC_SR1.S.3.2_VIA1X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.3.2_VIA1X :VIAiX Space: 0.150
TC_SR1.EN.2.2_VIA1X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.2.2 :Metal Enclosure of VIAiX in inner and center rings:0.340
TC_SR1.W.4.2_VIA2X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.4.2_VIA2X : VIAiX Width (min=max)a: 0.100
TC_SR1.S.3.2_VIA2X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.3.2_VIA2X :VIAiX Space: 0.150
TC_SR1.EN.2.2_VIA2X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.2.2 :Metal Enclosure of VIAiX in inner and center rings:0.340
TC_SR1.W.4.2_VIA3X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.4.2_VIA3X : VIAiX Width (min=max)a: 0.100
TC_SR1.S.3.2_VIA3X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.3.2_VIA3X :VIAiX Space: 0.150
TC_SR1.EN.2.2_VIA3X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.2.2 :Metal Enclosure of VIAiX in inner and center rings:0.340
TC_SR1.W.4.2_VIA4X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.4.2_VIA4X : VIAiX Width (min=max)a: 0.100
TC_SR1.S.3.2_VIA4X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.3.2_VIA4X :VIAiX Space: 0.150
TC_SR1.EN.2.2_VIA4X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.2.2 :Metal Enclosure of VIAiX in inner and center rings:0.340
TC_SR1.EN.2.3_VIA6T_M6X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.2.3_VIA6T_M6X :Metal (M1, MiX) Enclosure of VIAiT in outer ring: 0.070
TC_SR1.EN.2.4_VIA1X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.2.4_VIA1X :Metal (M1, MiX) Enclosure of VIAiX in outer ring --Note: A tolerance of +/- one grid step at 45 degrees is allowed.: 0.200
TC_SR1.EN.2.4_VIA2X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.2.4_VIA2X :Metal (M1, MiX) Enclosure of VIAiX in outer ring --Note: A tolerance of +/- one grid step at 45 degrees is allowed.: 0.200
TC_SR1.EN.2.4_VIA3X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.2.4_VIA3X :Metal (M1, MiX) Enclosure of VIAiX in outer ring --Note: A tolerance of +/- one grid step at 45 degrees is allowed.: 0.200
TC_SR1.EN.2.4_VIA4X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.2.4_VIA4X :Metal (M1, MiX) Enclosure of VIAiX in outer ring --Note: A tolerance of +/- one grid step at 45 degrees is allowed.: 0.200
TC_SR1.W.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.5:CO Width (min=max)a:0.090
TC_SR1.S.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.5:CO Spacea:1.61
TC_SR1.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.3:M1 Enclosure of CO:0.205
TC_SR1.W.6.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.6.1:Inner OD Width (min=max)a:6.700
TC_SR1.W.6.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.6.2:Center OD Width (min=max)a: 2.700
TC_SR1.W.6.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.6.3:Outer OD Width (min=max)b: 7.400
TC_SR1.S.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.S.6:Space between inner OD and center OD rings and between center OD and outer OD rings (min=max)a: 0.600
TC_SR1.W.7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.7 :AP Width (min=max)a: 4.000
TC_SR1.W.8
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.8 :CB Width (min=max)a: 2.000
TC_SR1.EN.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.4  :AP Enclosure of CB: 1.000 
TC_SR1.EN.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.EN.5  :MiT Enclosure of CB: 1.550 
TC_SR1.W.9
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.W.9 :CB2 Width (min=max)a: 2.000
TC_SR1.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.R.3  :Outer CB2 ring and outer OD ring external edges must be aligned with MKR;sealring external edge, except at corners
TC_SR1.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SR1.D.1 :CB2 distance to Mtop (CB2 must not overlap Mtop)a: 0.300
TC_CSR1.W.1_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.1_M1 : Metal (M1, MiX, MiT) Width of stress relief patterns (min=max): 0.500
TC_CSR1.S.1_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.S.1_M1 : Metal (M1, MiX, MiT) Space of stress relief patterns (min=max): 1.500
TC_CSR1.W.1_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.1_M2 : Metal (M1, MiX, MiT) Width of stress relief patterns (min=max): 0.500
TC_CSR1.S.1_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.S.1_M2 : Metal (M1, MiX, MiT) Space of stress relief patterns (min=max): 1.500
TC_CSR1.W.1_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.1_M3 : Metal (M1, MiX, MiT) Width of stress relief patterns (min=max): 0.500
TC_CSR1.S.1_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.S.1_M3 : Metal (M1, MiX, MiT) Space of stress relief patterns (min=max): 1.500
TC_CSR1.W.1_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.1_M4 : Metal (M1, MiX, MiT) Width of stress relief patterns (min=max): 0.500
TC_CSR1.S.1_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.S.1_M4 : Metal (M1, MiX, MiT) Space of stress relief patterns (min=max): 1.500
TC_CSR1.W.1_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.1_M5 : Metal (M1, MiX, MiT) Width of stress relief patterns (min=max): 0.500
TC_CSR1.S.1_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.S.1_M5 : Metal (M1, MiX, MiT) Space of stress relief patterns (min=max): 1.500
TC_CSR1.W.1_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.1_M6 : Metal (M1, MiX, MiT) Width of stress relief patterns (min=max): 0.500
TC_CSR1.S.1_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.S.1_M6 : Metal (M1, MiX, MiT) Space of stress relief patterns (min=max): 1.500
TC_CSR1.W.1_M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.1_M7 : Metal (M1, MiX, MiT) Width of stress relief patterns (min=max): 0.500
TC_CSR1.S.1_M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.S.1_M7 : Metal (M1, MiX, MiT) Space of stress relief patterns (min=max): 1.500
TC_CSR1.W.2_VIA6T
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.2_VIA6T : VIAiT Width (min=max): 0.360
TC_CSR1.W.3_VIA1X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.3_VIAiX : VIAiX Width (min=max): 0.100
TC_CSR1.W.3_VIA2X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.3_VIAiX : VIAiX Width (min=max): 0.100
TC_CSR1.W.3_VIA3X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.3_VIAiX : VIAiX Width (min=max): 0.100
TC_CSR1.W.3_VIA4X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.3_VIAiX : VIAiX Width (min=max): 0.100
TC_CSR1.EN.1_VIA1X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.EN.1_VIA1X :Metal (M1, MiX) Enclosure of VIAiX in stress relief patterns (min = max): 0.200
TC_CSR1.EN.1_VIA2X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.EN.1_VIA2X :Metal (M1, MiX) Enclosure of VIAiX in stress relief patterns (min = max): 0.200
TC_CSR1.EN.1_VIA3X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.EN.1_VIA3X :Metal (M1, MiX) Enclosure of VIAiX in stress relief patterns (min = max): 0.200
TC_CSR1.EN.1_VIA4X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.EN.1_VIA4X :Metal (M1, MiX) Enclosure of VIAiX in stress relief patterns (min = max): 0.200
TC_CSR1.EN.2_VIA6T
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.EN.2_VIA6T :MiT Enclosure of VIAiT in stress relief patterns (min = max): 0.070
TC_CSR1.W.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.W.4:CO Width (min=max):0.090
TC_CSR1.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.EN.3:Metal (M1, MiX) Enclosure of CO in stress relief patterns (min = max):0.205
TC_CSR1.L.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.L.2  :Seal Ring corner length: 116.870
TC_CSR1.L.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_CSR1.L.3  :Seal Ring corner exclusion length: 24.635
TC_SRC.W.1_OD
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.W.1_OD  :OD or Metal space of sealring cuts (min=max): 2.000
TC_SRC.W.1_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.W.1_M1  :OD or Metal space of sealring cuts (min=max): 2.000
TC_SRC.W.1_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.W.1_M2  :OD or Metal space of sealring cuts (min=max): 2.000
TC_SRC.W.1_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.W.1_M3  :OD or Metal space of sealring cuts (min=max): 2.000
TC_SRC.W.1_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.W.1_M4  :OD or Metal space of sealring cuts (min=max): 2.000
TC_SRC.W.1_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.W.1_M5  :OD or Metal space of sealring cuts (min=max): 2.000
TC_SRC.W.1_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.W.1_M6  :OD or Metal space of sealring cuts (min=max): 2.000
TC_SRC.W.1_M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.W.1_M7  :OD or Metal space of sealring cuts (min=max): 2.000
TC_SRC.S.2_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.S.2_M1  :Distance between cuts on adjacent metal rings: 200.000
TC_SRC.S.2_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.S.2_M2  :Distance between cuts on adjacent metal rings: 200.000
TC_SRC.S.2_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.S.2_M3  :Distance between cuts on adjacent metal rings: 200.000
TC_SRC.S.2_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.S.2_M4  :Distance between cuts on adjacent metal rings: 200.000
TC_SRC.S.2_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.S.2_M5  :Distance between cuts on adjacent metal rings: 200.000
TC_SRC.S.2_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.S.2_M6  :Distance between cuts on adjacent metal rings: 200.000
TC_SRC.S.2_M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.S.2_M7  :Distance between cuts on adjacent metal rings: 200.000
TC_SRC.D.1_OD_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.D.1_OD_M1  :OD or Metal cut distance to next level cut (min=max): 5.000
TC_SRC.D.1_M1_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.D.1_M1_M2  :OD or Metal cut distance to next level cut (min=max): 5.000
TC_SRC.D.1_M2_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.D.1_M2_M3  :OD or Metal cut distance to next level cut (min=max): 5.000
TC_SRC.D.1_M3_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.D.1_M3_M4  :OD or Metal cut distance to next level cut (min=max): 5.000
TC_SRC.D.1_M4_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.D.1_M4_M5  :OD or Metal cut distance to next level cut (min=max): 5.000
TC_SRC.D.1_M5_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.D.1_M5_M6  :OD or Metal cut distance to next level cut (min=max): 5.000
TC_SRC.D.1_M6_M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.D.1_M6_M7  :OD or Metal cut distance to next level cut (min=max): 5.000
TC_SRC.R.1_OD
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.R.1_OD :Only one cut per ring is allowed. The distance between cuts on adjacent ring must be maximum.   G
TC_SRC.R.1_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.R.1_M1 :Only one cut per ring is allowed. The distance between cuts on adjacent ring must be maximum.   G
TC_SRC.R.1_M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.R.1_M2 :Only one cut per ring is allowed. The distance between cuts on adjacent ring must be maximum.   G
TC_SRC.R.1_M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.R.1_M3 :Only one cut per ring is allowed. The distance between cuts on adjacent ring must be maximum.   G
TC_SRC.R.1_M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.R.1_M4 :Only one cut per ring is allowed. The distance between cuts on adjacent ring must be maximum.   G
TC_SRC.R.1_M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.R.1_M5 :Only one cut per ring is allowed. The distance between cuts on adjacent ring must be maximum.   G
TC_SRC.R.1_M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TC_SRC.R.1_M6 :Only one cut per ring is allowed. The distance between cuts on adjacent ring must be maximum.   G
OD.DEN.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.DEN.1.1: Maximum physical OD density over local 150um x 150um areas. Rule applies if window contains any active OD (Source/Drain) that is not covered with OD2 --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.8
OD.DEN.1.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.DEN.1.2: Maximum physical OD density over local 150um x 150um areas within OD2. Rule applies if all active OD (Source/Drain) within the window is covered with OD2 --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.9
OD.DEN.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.DEN.2.1: Maximum physical OD density across full chip: 0.75
OD.DEN.3.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.DEN.3.1: Minimum physical OD density within OD;tileNot measured over local 150um x 150um areas --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.2
OD.DEN.3.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.DEN.3.2: Maximum physical OD density within OD;tileNot measured over local 150um x 150um areas. Rule applies if window contains any active OD (Source/Drain) that is not covered with OD2 --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.8
OD.DEN.3.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.DEN.3.3: Maximum physical OD density within OD;tileNot measured over local 150um x 150um areas. Rule applies if all active OD (Source/Drain) within the window is covered with OD2 --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.9
PO.DEN.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.DEN.2.1: Maximum physical PO density across full chip after dummies insertion: 0.5
PO.R.8
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.R.8: Large PO Space to narrow Gate. Narrow Gate is gate with gate length <= 0.080. Large PO is PO area > 630.0um2 and interact with region of density >70% flagged by 30um x 30um (stepping 15um) window density.: 1.000
M1.DEN.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.DEN.1.1: Maximum physical M1 density over local 100um x 100um areas.: 0.8
M1.DEN.1.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.DEN.1.2: M1 widths and spaces have to be chosen such that maximum physical M1 density over local 20um x 20um areas cannot exceed this value.: 0.9
M1.DEN.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.DEN.4: Maximum physical M1 density difference between any two 400um x 400um neighboring checking windows (stepped 400um non-overlapping) (--Note: DRC implementation: for two windows in diagonal, the maximum density difference is 57%. --) . Exclusion: MKR,ind, MKR,rf: 0.4
M2X.DEN.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.DEN.1.1: Maximum physical MiX density over local 100um x 100um areas --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.8
M2X.DEN.1.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.DEN.1.2: MiX widths and spaces have to be chosen such that maximum physical MiX density over local 20um x 20um areas cannot exceed this value --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.9
M2X.DEN.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.DEN.4: Maximum physical MiX density difference between any two 400um x 400um neighboring checking windows (stepped 400um non-overlapping)b. Exclusion: MKR,ind, MKR,rf.: 0.4
M3X.DEN.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.DEN.1.1: Maximum physical MiX density over local 100um x 100um areas --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.8
M3X.DEN.1.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.DEN.1.2: MiX widths and spaces have to be chosen such that maximum physical MiX density over local 20um x 20um areas cannot exceed this value --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.9
M3X.DEN.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.DEN.4: Maximum physical MiX density difference between any two 400um x 400um neighboring checking windows (stepped 400um non-overlapping)b. Exclusion: MKR,ind, MKR,rf.: 0.4
M4X.DEN.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.DEN.1.1: Maximum physical MiX density over local 100um x 100um areas --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.8
M4X.DEN.1.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.DEN.1.2: MiX widths and spaces have to be chosen such that maximum physical MiX density over local 20um x 20um areas cannot exceed this value --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.9
M4X.DEN.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.DEN.4: Maximum physical MiX density difference between any two 400um x 400um neighboring checking windows (stepped 400um non-overlapping)b. Exclusion: MKR,ind, MKR,rf.: 0.4
M5X.DEN.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.DEN.1.1: Maximum physical MiX density over local 100um x 100um areas --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.8
M5X.DEN.1.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.DEN.1.2: MiX widths and spaces have to be chosen such that maximum physical MiX density over local 20um x 20um areas cannot exceed this value --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level...: 0.9
M5X.DEN.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.DEN.4: Maximum physical MiX density difference between any two 400um x 400um neighboring checking windows (stepped 400um non-overlapping)b. Exclusion: MKR,ind, MKR,rf.: 0.4
M1.DEN.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.DEN.5: It is not allowed to have physical metal density exceeding this value (>80%) on 3 consecutive layers (Mi, Mi+1, Mi+2) over local 50um x 50um areas. (At least one out of 3 consecutive layers must have density <=80% in that area).: 0.8
M2X.DEN.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.DEN.5: It is not allowed to have physical metal density exceeding this value (>80%) on 3 consecutive layers (Mi, Mi+1, Mi+2) over local 50um x 50um areas. (At least one out of 3 consecutive layers must have density <=80% in that area).: 0.8
M3X.DEN.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.DEN.5: It is not allowed to have physical metal density exceeding this value (>80%) on 3 consecutive layers (Mi, Mi+1, Mi+2) over local 50um x 50um areas. (At least one out of 3 consecutive layers must have density <=80% in that area).: 0.8
M6Z.DEN.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6Z.DEN.1.1: Maximum physical MiZ density over local 100 um x 100 um areas. Exclusions: Mtop under CB or LMARK --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level..: 0.8
M6Z.DEN.1.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6Z.DEN.1.2: MiZ widths and spaces have to be chosen such that maximum physical MiZ density over local 20um x 20um areas cannot exceed this value. Exclusions: Mtop under CB or LMARK --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level..: 0.9
M6Z.DEN.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6Z.DEN.4: Maximum physical MiZ density difference between any two 400 um x 400 um neighboring checking windows (stepped 200um non-overlapping)b. Exclusion: MKR,ind, MKR,rf.: 0.4
M6Z.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
M6Z.W.2: Maximum width (excluding Mtop under MKR;ind or LMARK): 12.000
M7Z.DEN.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7Z.DEN.1.1: Maximum physical MiZ density over local 100 um x 100 um areas. Exclusions: Mtop under CB or LMARK --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level..: 0.8 
M7Z.DEN.1.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7Z.DEN.1.2: MiZ widths and spaces have to be chosen such that maximum physical MiZ density over local 20um x 20um areas cannot exceed this value. Exclusions: Mtop under CB or LMARK --Note: At IP level, minimum density values should be increased by 1.5% and maximum density values should be reduced by 1.5% and the window check stepping should be lowered down to 1/20th of the window size for sake of preventing problems after IP instanciation at chip level..: 0.9
M7Z.DEN.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7Z.DEN.4: Maximum physical MiZ density difference between any two 400 um x 400 um neighboring checking windows (stepped 200um non-overlapping)b. Exclusion: MKR,ind, MKR,rf.: 0.4
M7Z.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
M7Z.W.2: Maximum width (excluding Mtop under MKR;ind or LMARK): 12.000
M7T.DEN.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.DEN.1.1: Maximum physical MiT density over local 400 um x 400um areas. Exclusions: Mtop under CB or LMARK: 0.8 
M7T.DEN.1.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.DEN.1.2: MiT widths and spaces have to be chosen such that maximum physical MiT density over 50um x 50um cannot exceed this value. Exclusions: Mtop under CB or LMARK: 0.9
M7T.DEN.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.DEN.4: Maximum physical MiT density difference between any two 400um x 400um neighboring checking windows (stepped 400um non-overlapping) --Note: DRC implementation: for two windows in diagonal, the maximum density difference is 57%.: 0.4
AP.DEN.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule AP.DEN.2.1: Maximum physical AP density across full chip: 0.7
CB.DEN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB.DEN.2: Maximum CB density across full chip: 0.05
CB2.DEN.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB2.DEN.2.1: Maximum CB2 density across full chip: 0.2
RF_M1.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M1.W.1: M1 Width (within RF_marker_M1): 0.400
RF_M1.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M1.S.1: M1 Space (within RF_marker_M1): 0.400
RF_M1.DEN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M1.DEN.1: Minimum MiX Density over local 100um x 100um areas (within RF_Marker_Mi): 0.1
RF_DUM.DEN.1_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1: Minimum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.2
RF_DUM.DEN.1.1_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1.1: Maximum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.4
RF_M2X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M2X.W.1: MiX Width (within RF_marker_Mi): 0.400
RF_M2X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M2X.S.1: MiX Space (within RF_marker_Mi): 0.400
RF_M2X.DEN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M2X.DEN.1: Minimum MiX Density over local 100um x 100um areas (within RF_Marker_Mi): 0.1
RF_DUM.DEN.1_M2X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1: Minimum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.2
RF_DUM.DEN.1.1_M2X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1.1: Maximum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.4
RF_M3X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M3X.W.1: MiX Width (within RF_marker_Mi): 0.400
RF_M3X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M3X.S.1: MiX Space (within RF_marker_Mi): 0.400
RF_M3X.DEN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M3X.DEN.1: Minimum MiX Density over local 100um x 100um areas (within RF_Marker_Mi): 0.1
RF_DUM.DEN.1_M3X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1: Minimum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.2
RF_DUM.DEN.1.1_M3X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1.1: Maximum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.4
RF_M4X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M4X.W.1: MiX Width (within RF_marker_Mi): 0.400
RF_M4X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M4X.S.1: MiX Space (within RF_marker_Mi): 0.400
RF_M4X.DEN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M4X.DEN.1: Minimum MiX Density over local 100um x 100um areas (within RF_Marker_Mi): 0.1
RF_DUM.DEN.1_M4X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1: Minimum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.2
RF_DUM.DEN.1.1_M4X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1.1: Maximum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.4
RF_M5X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M5X.W.1: MiX Width (within RF_marker_Mi): 0.400
RF_M5X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M5X.S.1: MiX Space (within RF_marker_Mi): 0.400
RF_M5X.DEN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M5X.DEN.1: Minimum MiX Density over local 100um x 100um areas (within RF_Marker_Mi): 0.1
RF_DUM.DEN.1_M5X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1: Minimum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.2
RF_DUM.DEN.1.1_M5X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1.1: Maximum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.4
RF_M6Z.DEN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M6Z.DEN.1: Minimum MiZ Density over local 100um x 100um areas (within RF_Marker_Mi): 0.1
RF_DUM.DEN.1_M6Z
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1: Minimum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.2
RF_DUM.DEN.1.1_M6Z
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1.1: Maximum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.4
RF_M7Z.DEN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M7Z.DEN.1: Minimum MiZ Density over local 100um x 100um areas (within RF_Marker_Mi): 0.1
RF_DUM.DEN.1_M7Z
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1: Minimum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.2
RF_DUM.DEN.1.1_M7Z
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1.1: Maximum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.4
RF_M7T.DEN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_M7T.DEN.1: Minimum MiT Density over local 200um x 200um areas (within RF_Marker_Mi): 0.1
RF_DUM.DEN.1_M7T
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1: Minimum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.2
RF_DUM.DEN.1.1_M7T
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RF_DUM.DEN.1.1: Maximum Metal Density over local 20um x 20um areas (within {RF_marker_Mi .not. {RF_Marker_Mi siz -20.0}}): 0.4
DOD.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.W.1: Minimum OD;dummy Width: 0.500
DOD.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.W.2: Maximum OD;dummy Width: 5.000
DOD.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.S.1: Minimum OD;dummy Space: 0.400
DOD.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.D.1: OD;dummy Distance to OD: 0.340
DOD.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.D.2: OD;dummy Distance to PO (must not interact with PO): 0.300
DOD.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.D.3: OD;dummy Distance to NW/PW boundary (OD;dummy must not cross the NW/PW boundary): 0.300
DOD.D.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.D.4: OD;dummy Distance to MKR;sealring, MKR;csr (OD;dummy must not interact with these shapes): 0.000
DOD.D.7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.D.7: OD;dummy Distance to PO;dummy (OD;dummy edge must not cut PO;dummy): 0.300
DOD.D.8
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.D.8: OD;dummy distance to PW;block: 0.600
DOD.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.EN.1: OD;dummy enclosure by PW;block : 0.600
DOD.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.R.3: OD;dummy in PW;block must be covered by RPO
DOD.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.R.4: OD;dummy in PW;block must not intersect NP or PP
DOD.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.R.1: OD;dummy must not interact with OD
DOD.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOD.R.2: OD;dummy must be rectangular orthogonal to grid
DPO.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DPO.W.1: Minimum PO;dummy Width: 0.400
DPO.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DPO.W.2: Maximum PO;dummy Width: 5.000
DPO.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DPO.S.1: Minimum PO;dummy Space: 0.300
DPO.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DPO.D.1: PO;dummy Distance to OD (must not interact with OD): 0.200
DPO.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DPO.D.2: PO;dummy Distance to PO: 0.500
DPO.D.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DPO.D.4: PO;dummy Distance to MKR;sealring, MKR;csr (PO;dummy must not interact with these shapes): 0.000
DPO.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DPO.R.1: PO;dummy must not interact with PO
DPO.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DPO.R.2: PO;dummy must be rectangular orthogonal to grid
DM1.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM1.W.1: Minimum M1;dummy Width: 0.300
DM1.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM1.W.3: Maximum M1;dummy Width: 3.000
DM1.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM1.S.1: Minimum M1;dummy Space: 0.300
DM1.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM1.A.1: Minimum M1;dummy Area: 0.240
DM1.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM1.A.2: Maximum M1;dummy Area: 80.000
DM1.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM1.D.1: Minimum M1;dummy Distance to M1 or M1;dummy_O (exclusion zone). M1;dummy must not interact with the corresponding metal drawing layer M1. Any dummy structure shall also follow the metal spacing rules M1.S.2, M1.S.3.3, M1.S.3.4: 0.300
DM1.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM1.D.5: M1;dummy Distance to MKR;sealring; MKR;csr (must not interact with these shapes): 0.000
DM1.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM1.R.2: M1;dummy must be rectangular orthogonal to grid
DOM1.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOM1.R.1: M1;dummy_O must not interact with M1 or M1;dummy shapes
DOM1.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOM1.R.2: M1;dummy_O must be rectangle or square orthogonal to grid
DM2X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM2X.W.1: Minimum MiX;dummy Width: 0.300
DM2X.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM2X.W.3: Maximum MiX;dummy Width: 3.000
DM2X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM2X.S.1: Minimum MiX;dummy Space: 0.300
DM2X.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM2X.A.1: Minimum MiX;dummy Area: 0.240
DM2X.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM2X.A.2: Maximum MiX;dummy Area: 80.000
DM2X.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM2X.D.1: Minimum MiX;dummy Distance to MiX or MiX;dummy_O (exclusion zone). MiX;dummy must not interact with the corresponding metal drawing layer MiX. Any dummy structure shall also follow the metal spacing rules MiX.S.2, MiX.S.3.3, MiX.S.3.4: 0.300
DM2X.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM2X.D.5: MiX;dummy Distance to MKR;sealring, MKR;csr (must not interact with these shapes): 0.000
DM2X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM2X.R.2: MiX;dummy must be rectangular orthogonal to grid
DOM2X.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOM2X.R.1: MiX;dummy_O must not interact with MiX or MiX;dummy shapes
DOM2X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOM2X.R.2: MiX;dummy_O must be rectangle or square orthogonal to grid
DM3X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM3X.W.1: Minimum MiX;dummy Width: 0.300
DM3X.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM3X.W.3: Maximum MiX;dummy Width: 3.000
DM3X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM3X.S.1: Minimum MiX;dummy Space: 0.300
DM3X.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM3X.A.1: Minimum MiX;dummy Area: 0.240
DM3X.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM3X.A.2: Maximum MiX;dummy Area: 80.000
DM3X.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM3X.D.1: Minimum MiX;dummy Distance to MiX or MiX;dummy_O (exclusion zone). MiX;dummy must not interact with the corresponding metal drawing layer MiX. Any dummy structure shall also follow the metal spacing rules MiX.S.2, MiX.S.3.3, MiX.S.3.4: 0.300
DM3X.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM3X.D.5: MiX;dummy Distance to MKR;sealring, MKR;csr (must not interact with these shapes): 0.000
DM3X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM3X.R.2: MiX;dummy must be rectangular orthogonal to grid
DOM3X.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOM3X.R.1: MiX;dummy_O must not interact with MiX or MiX;dummy shapes
DOM3X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOM3X.R.2: MiX;dummy_O must be rectangle or square orthogonal to grid
DM4X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM4X.W.1: Minimum MiX;dummy Width: 0.300
DM4X.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM4X.W.3: Maximum MiX;dummy Width: 3.000
DM4X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM4X.S.1: Minimum MiX;dummy Space: 0.300
DM4X.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM4X.A.1: Minimum MiX;dummy Area: 0.240
DM4X.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM4X.A.2: Maximum MiX;dummy Area: 80.000
DM4X.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM4X.D.1: Minimum MiX;dummy Distance to MiX or MiX;dummy_O (exclusion zone). MiX;dummy must not interact with the corresponding metal drawing layer MiX. Any dummy structure shall also follow the metal spacing rules MiX.S.2, MiX.S.3.3, MiX.S.3.4: 0.300
DM4X.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM4X.D.5: MiX;dummy Distance to MKR;sealring, MKR;csr (must not interact with these shapes): 0.000
DM4X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM4X.R.2: MiX;dummy must be rectangular orthogonal to grid
DOM4X.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOM4X.R.1: MiX;dummy_O must not interact with MiX or MiX;dummy shapes
DOM4X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOM4X.R.2: MiX;dummy_O must be rectangle or square orthogonal to grid
DM5X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM5X.W.1: Minimum MiX;dummy Width: 0.300
DM5X.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM5X.W.3: Maximum MiX;dummy Width: 3.000
DM5X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM5X.S.1: Minimum MiX;dummy Space: 0.300
DM5X.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM5X.A.1: Minimum MiX;dummy Area: 0.240
DM5X.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM5X.A.2: Maximum MiX;dummy Area: 80.000
DM5X.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM5X.D.1: Minimum MiX;dummy Distance to MiX or MiX;dummy_O (exclusion zone). MiX;dummy must not interact with the corresponding metal drawing layer MiX. Any dummy structure shall also follow the metal spacing rules MiX.S.2, MiX.S.3.3, MiX.S.3.4: 0.300
DM5X.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM5X.D.5: MiX;dummy Distance to MKR;sealring, MKR;csr (must not interact with these shapes): 0.000
DM5X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM5X.R.2: MiX;dummy must be rectangular orthogonal to grid
DOM5X.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOM5X.R.1: MiX;dummy_O must not interact with MiX or MiX;dummy shapes
DOM5X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DOM5X.R.2: MiX;dummy_O must be rectangle or square orthogonal to grid
DM6Z.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM6Z.W.1: Minimum MiZ;dummy Width: 0.400
DM6Z.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM6Z.W.3: Maximum MiZ;dummy Width: 3.000
DM6Z.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM6Z.S.1: Minimum MiZ;dummy Space: 0.400
DM6Z.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM6Z.A.1: Minimum MiZ;dummy Area: 0.565
DM6Z.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM6Z.A.2: Maximum MiZ;dummy Area: 160.000
DM6Z.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM6Z.D.1: Minimum MiZ;dummy Distance to MiZ (exclusion zone). MiZ;dummy must not to interact with the corresponding metal drawing layer MiZ. Any dummy structure shall also follow the metal spacing rules MiZ.S.3.3, MiZ.S.3.4: 0.600
DM6Z.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM6Z.D.5: MiZ;dummy Distance to MKR;sealring, MKR;csr (must not interact with these shapes): 0.000
DM6Z.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM6Z.R.2: MiZ;dummy must be rectangular orthogonal to grid
DM7Z.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7Z.W.1: Minimum MiZ;dummy Width: 0.400
DM7Z.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7Z.W.3: Maximum MiZ;dummy Width: 3.000
DM7Z.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7Z.S.1: Minimum MiZ;dummy Space: 0.400
DM7Z.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7Z.A.1: Minimum MiZ;dummy Area: 0.565
DM7Z.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7Z.A.2: Maximum MiZ;dummy Area: 160.000
DM7Z.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7Z.D.1: Minimum MiZ;dummy Distance to MiZ (exclusion zone). MiZ;dummy must not to interact with the corresponding metal drawing layer MiZ. Any dummy structure shall also follow the metal spacing rules MiZ.S.3.3, MiZ.S.3.4: 0.600
DM7Z.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7Z.D.5: MiZ;dummy Distance to MKR;sealring, MKR;csr (must not interact with these shapes): 0.000
DM7Z.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7Z.R.2: MiZ;dummy must be rectangular orthogonal to grid
DM7T.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7T.W.1: Minimum MiT,tile Width: 0.900
DM7T.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7T.W.2: Maximum MiT,tile Width: 3.000
DM7T.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7T.S.1: MiT,tile Space: 0.600
DM7T.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7T.D.1: Minimum MiT,tile Distance to MiT (exclusion zone). MiT,tile must not interact with the corresponding metal drawing layer MiT: 0.600
DM7T.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7T.D.5: MiT,tile Distance to MKR,sealring, MKR,csr (must not interact with these shapes): <DMiT_D_5>
DM7T.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DM7T.R.2: MiT,tile must be square orthogonal to grid
DVIA1X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA1X.W.1: Width=Length (min=max)  
DVIA2X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA2X.W.1: Width=Length (min=max)  
DVIA3X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA3X.W.1: Width=Length (min=max)  
DVIA4X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA4X.W.1: Width=Length (min=max)  
DVIA1X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA1X.S.1: Space  
DVIA2X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA2X.S.1: Space  
DVIA3X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA3X.S.1: Space  
DVIA4X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA4X.S.1: Space  
DVIA1X.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA1X.D.1: Distance to VIAiX (must not interact with VIAiX)  
DVIA2X.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA2X.D.1: Distance to VIAiX (must not interact with VIAiX)  
DVIA3X.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA3X.D.1: Distance to VIAiX (must not interact with VIAiX)  
DVIA4X.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA4X.D.1: Distance to VIAiX (must not interact with VIAiX)  
DVIA1X.EN.1_DVIA1X.R.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA1X.EN.1: Enclosure by {dummy metal below} or {dummy metal above} 
Rule DVIA1X.R.1: VIAiX;fill must be fully covered by Dummy Metal below and above 
DVIA2X.EN.1_DVIA2X.R.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA2X.EN.1: Enclosure by {dummy metal below} or {dummy metal above} 
Rule DVIA2X.R.1: VIAiX;fill must be fully covered by Dummy Metal below and above 
DVIA3X.EN.1_DVIA3X.R.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA3X.EN.1: Enclosure by {dummy metal below} or {dummy metal above} 
Rule DVIA3X.R.1: VIAiX;fill must be fully covered by Dummy Metal below and above 
DVIA4X.EN.1_DVIA4X.R.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA4X.EN.1: Enclosure by {dummy metal below} or {dummy metal above} 
Rule DVIA4X.R.1: VIAiX;fill must be fully covered by Dummy Metal below and above 
DVIA1X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA1X.R.2: VIAiX;fill is a must for Flip-Chip --Note: DRC implementation is {chip .interact . MKR;fc} must interact VIAiX;fill. 
DVIA2X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA2X.R.2: VIAiX;fill is a must for Flip-Chip --Note: DRC implementation is {chip .interact . MKR;fc} must interact VIAiX;fill. 
DVIA3X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA3X.R.2: VIAiX;fill is a must for Flip-Chip --Note: DRC implementation is {chip .interact . MKR;fc} must interact VIAiX;fill. 
DVIA4X.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DVIA4X.R.2: VIAiX;fill is a must for Flip-Chip --Note: DRC implementation is {chip .interact . MKR;fc} must interact VIAiX;fill. 
DAP.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DAP.W.1: AP;dummy Width: 2.000
DAP.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DAP.S.1: AP;dummy Space: 2.000
DAP.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DAP.D.1: AP;dummy Distance to AP. AP;dummy must not interact with AP.: 5.000
DAP.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DAP.D.2: AP;dummy Distance to CB2. AP;dummy must not interact with these shapes.: 5.000
DAP.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DAP.D.3: AP;dummy Distance to MKR;ind, and LOGO. AP;dummy must not interact with these shapes.: 5.000
DAP.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
DAP.D.5: AP;dummy Distance to MKR;sealring, MKR;csr (must not interact with these shapes).: 0.000
GEN.1__DNW_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__DNW_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__NWEL_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__NWEL_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__NWEL_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__PW_bki
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__NT_N_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VTH_P_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VTH_P_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VTH_N_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VTH_N_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VTL_N_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VTL_N_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VTL_P_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VTL_P_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__OD_drg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__OD_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__OD_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__OD_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__OD2_25_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__OD2_18_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__DCO_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__DCO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__DCO_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__PO_drg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__PO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__PO_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__PO_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__PP_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__PP_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__PP_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__NP_drg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__NP_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__RPOi_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__RPO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__COi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__CO_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M1i
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M1_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M1_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M1_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA1Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA1_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M2Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M2_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M2X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M2X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA2Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA2_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M3Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M3_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M3X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M3X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA3Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA3_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M4Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M4_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M4X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M4X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA4Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA4_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M5Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M5_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M5X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M5X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA5Zi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA5_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M6Zi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M6_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M6Z_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA6Zi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA6_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M7Zi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M7_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M7Z_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__VIA6Ti
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M7Ti
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__M7T_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__BOTMIM_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__BOTMIM_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__MKTOPMIM_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__MKTOPMIM_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__AP_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__AP_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__AP_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__CBi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__CB_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__CB2_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__FW_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__DMSRMi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__CO_sramdmy
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__CELLIMP_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__LIL_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__ELEC1_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__ELEC2_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__CTELEC2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__MKR_EDRAM
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__LMARK
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__BJTDMY
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__MKR_VAR
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__POFUSE_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__IPFS
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__IPPS
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__IPST
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__IPAL
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__MKR_GATED
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__MKR_MSKREG
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__RHDMY
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__PRESIST_0_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__MKR_NOLDD
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__MKR_HPA
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__MKR_HV
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__NEXT_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__PEXT_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__NW_DRIFT_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.1__PW_DRIFT_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.1: Standard layout design grid is 0.005 micron for all the levels. Off-grid design data on any layer;datatype that results in a physical feature is not allowed.
GEN.2__DNW_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__DNW_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__NWEL_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__NWEL_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__NWEL_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__NT_N_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VTH_P_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VTH_N_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VTH_N_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VTL_N_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VTL_N_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VTL_P_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VTL_P_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__OD2_18_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__OD2_25_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__DCO_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__DCO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__DCO_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VTH_P_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__PW_bki
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__PO_drg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__PO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__PO_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__PO_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__NP_drg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__NP_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__RPO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__RPOi_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__PP_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__PP_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__PP_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA1Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA1_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA2Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA2_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA3Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA3_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA4Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA4_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA5Zi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA5_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA6Zi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA6_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__VIA6Ti
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__OD_drg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__OD_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__OD_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__OD_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M1i
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M1_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M1_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M1_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M2Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M2_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M2X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M2X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M3Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M3_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M3X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M3X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M4Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M4_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M4X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M4X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M5Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M5_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M5X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M5X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M6Zi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M6_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M6Z_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M7Zi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M7_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M7Z_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M7Ti
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__M7T_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__CBi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__CB_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__CB2_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__BOTMIM_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__BOTMIM_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__MKTOPMIM_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__MKTOPMIM_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__FW_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__DMSRMi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__CO_sramdmy
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__CELLIMP_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__LIL_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__ELEC1_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__ELEC2_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__CTELEC2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__MKR_EDRAM
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__LMARK_not_sr
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__BJTDMY
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__MKR_VAR
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__POFUSE_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__IPFS
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__IPPS
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__IPST
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__IPAL
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__MKR_MSKREG
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__RHDMY
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__PRESIST_0_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__MKR_HPA
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__MKR_NOLDD
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__MKR_GATED
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
RMLDD.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MLDD.EX.1: Extension on SD
RMLDD.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MLDD.EN.1: Enclosure of Gate
RMLDD.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MLDD.D.2: Distance to Gate 
RMLDD.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MLDD.D.1: Distance to SD
GEN.2__MKR_HV
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__NEXT_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__NW_DRIFT_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__PW_DRIFT_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.2__PEXT_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.2: For any layer;datatype that result in a physical feature. Only vertical or horizontal geometries are allowed. Any angle different from 0 or 90 degrees is forbidden except where 45 degrees or other angles are explicitly allowed. Non-acute shapes with 45 degrees angles are allowed for:OD, PO, M1, MiX, MiZ, MiT, CB and CB2 that do not interact with MKR,fcfeatures in the corners of the sealring Non-acute shapes with any angle are allowed for:special features on Mtop for logo artwork (marked with MKR,logo layer),CB and CB2 that interact with MKR,fc
GEN.4__NWEL_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__NWEL_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__OD_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__OD_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__DCO_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__DCO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__PO_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__PO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__PP_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__PP_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__VTH_P_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__VTH_N_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__VTL_N_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__VTL_P_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__NP_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__RPO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__DNW_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__AP_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__CB_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__CO_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M1_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M1_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__VIA1_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M2_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M2X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__VIA2_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M3_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M3X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__VIA3_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M4_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M4X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__VIA4_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M5_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M5X_tO
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__VIA5_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M6_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__VIA6_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.4__M7_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.4: Minimum width and minimum space rules must be followed for any layer;datatype that results in a physical feature. Specifically, shapes with acute angles do not fulfill these requirements and are forbidden in any layer;datatype that results in a physical feature. Shapes with angles different from 0 or 90 degrees that must fulfill exact width rules can have one grid step tolerance.
GEN.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.: PO_drg and M1i
GEN.5__DNW_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__DNW_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__NWEL_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__NWEL_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__NWEL_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__DCO_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__DCO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__DCO_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__VTH_P_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__VTH_P_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__VTH_N_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__VTH_N_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__VTL_N_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__VTL_N_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__VTL_P_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__VTL_P_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__OD_drg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__OD_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__OD_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__OD_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__OD2_25_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__OD2_18_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__PO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__PO_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__PO_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__PP_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__PP_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__PP_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__NP_drg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__NP_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__RPOi_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__RPO_msk
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__NT_N_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M1_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M1_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M2Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M2_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M2X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M3Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M3_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M3X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M4Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M4_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M4X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M5Xi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M5_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M5X_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M6Zi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M6_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M6Z_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M7Zi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M7_ng
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M7Z_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M7Ti
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__M7T_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__BOTMIM_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__BOTMIM_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__MKTOPMIM_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__MKTOPMIM_tile
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__FW_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__DMSRMi
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__CELLIMP_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__LIL_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__ELEC1_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__ELEC2_dm
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__MKR_EDRAM
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__LMARK
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__MKR_VAR
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__POFUSE_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__MKR_NOLDD
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__HRI
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__MKR_HPA
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__MKR_HV
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__NEXT_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.5__PEXT_dg
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.5: For any layer;datatype that results in a physical feature: At the corner of any edge of length < 1.0 x minimum Width the adjacent edge must have length >= 1.0 x minimum Width.
GEN.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.6: Use of layer with purpose mask, maskclear or noprocessing are reserved for process development features. These layers are not allowed in circuit design.
ID.MPW.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule ID.MPW.2: Any CAD layer cannot extend beyond the external boundary of MKR;sealring.	
GEN.MRC.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GEN.MRC.1: Not supported layers: MKR_GP.
TP.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule TP.R.1: MKR;tp must cover CB opening of e-Beam test-point (a e-Beam test-point is a CB covered by MKR;tp that does not interact with CB2) 
OD.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.W.2: Width of transistor (core device): 0.120 
OD.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.W.1: Width: 0.080
OD.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.W.3: Width of 1.8V or 2.5 V transistors (IO device): 0.400 
OD.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.S.1: Space: 0.110 
OD.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.A.1: Area: 0.054 
OD.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.A.2: Enclosed area: 0.085
OD.S.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.S.4: Space (within OD2): 0.180 
OD.S.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.S.3: Space between 2 OD segments of U-shaped or O-shaped OD (notch): 0.180 
OD.S.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.S.5: Space between two OD with a parallel length >= 0.2um (L) if both of the corresponding OD regions have width > 0.15 um (W): 0.130
OD.S.5.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.S.5.1: Space between two OD with a parallel length >= 0.2um (L) if at least one of the corresponding OD regions has width > 0.15um (W): 0.125
OD.L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.L.1: Maximum length of active OD (SD) of width <0.15um that interacts with butted OD (strap): 0.500
OD.L.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.L.2: Maximum OD length between 2 CO as well as between 1 CO and the OD line end when the OD width is< 0.15um: 25.00
OD.W.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.W.4: Width of 45 degrees OD line segments: 0.180 
OD.S.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.S.6: Space of 45 degrees OD line segments: 0.180 
OD.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD.CAD.1: OD purpose pin without drawing
OD25_18.L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD25_18.L.1: NMOS transistor gate length under OD25_18: 0.230
OD25_18.L.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD25_18.L.2: PMOS transistor gate length under OD25_18: 0.220
OD33.L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD33.L.1: NMOS gate length under OD25_33: 0.650
OD33.L.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD33.L.2: PMOS gate length under OD25_33: 0.280
NW.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.W.1: Width: 0.470
NW.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.S.2: Space of two NW1V at different potential --Note: DRC implementation is on different net: 1.000
NW.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.S.1: Space: 0.470 
NW.S.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.S.3: NW1V space to NW2V: 1.200
NW.S.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.S.4: Space of two NW2V at different potential --Note: DRC implementation is on different net: 1.200
NW.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.A.1: Area: 0.640 
NW.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.A.2: Enclosed area: 0.640 
NW.A.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.A.3: Area of NW with one edge length < 0.8um: 1.000 
NW.A.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.A.4: Enclosed Area of NW with one edge length < 0.8um: 1.000 
NW.S.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.S.5: {NW1V interacting with OD25_33} space to NW: 2.400 
NW.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.EN.2: Enclosure of {PP .and. OD} (except DriftMOS) --Note: Combined N+ OD to P+ OD distance across well boundary is 0.32um: 0.160
NW.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.EN.3: Enclosure of {{PP .and. OD} that interacts with OD2} (except DriftMOS): 0.310
NW.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.D.2: Distance to {NP .and. OD} (except DriftMOS) --Note: Combined N+ OD to P+ OD distance across well boundary is 0.32um: 0.160
NW.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.D.3: Distance to {{NP .and. OD} that interacts with OD2} (except DriftMOS): 0.310
NW.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.EN.1: Enclosure of NWELL strap --Note: Strap across NW/PW boundary not allowed: 0.160 
NW.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NW.D.1: Distance to PWELL strap: 0.160 
NP.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.W.1: Width: 0.180 
NP.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.S.1: Space: 0.180 
NP.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.D.1: Distance to a P+ SD (non butted): 0.130 
NP.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.D.2: Distance to PW Strap (non butted): 0.020 
NP.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.D.3: {NP edge on OD} Distance (including NW strap) to P+ Gate: 0.320 
NP.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.EN.2: {NP edge on OD} Extension on Gate: 0.320 
NP.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.OL.1: Overlap of N+ OD: 0.130 
NP.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.EX.1: Extension on N+ SD: 0.130 
NP.EX.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.EX.2: Extension on NW strap OD: 0.020 
NP.D.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.D.4: Distance from a butted N+ OD (strap) to the PO edge in same OD if butting P+ OD (SD) is extending <0.16 um in NW: 0.320
NP.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.A.1: Area: 0.122 
NP.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.A.2: Enclosed area: 0.122 
NP.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.EN.1: Enclosure of Gate (NP must fully cover N-Channel sized by this value) (except varactor and gated diode): 0.160
NP.B.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.B.1: Unremovable Width or Space of {(NP .not. NW) .and. OD2 .not. BarfromLDD} (NLDDGO2 mask) with a 0.170um gap and sliver removal: 0.180
NP.B.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.B.2.1: Unremovable Width or Space of {(NP .not. NW) .not. DCO .not. OD2 .not. BarfromLDD} with a 0.170um gap and sliver removal. DCO Point-touch allowed provided all adjacent edges >=0.4. (NLDD_LP mask): 0.180
NP.B.2.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.B.2.2: Unremovable Width or Space of {(NP .not. NW) .and. DCO .not. OD2 .not. BarfromLDD} with a 0.170um gap and sliver removal. DCO Point-touch allowed provided all adjacent edges >=0.4. (NLDD_GP mask): 0.180
NP.B.2.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.B.2.3: Unremovable Width or Space of {(NP .not. NW) .not. (DCO siz -0.050) .not. OD2 .not. BarfromLDD} with a 0.170um gap and sliver removal. DCO Point-touch and single track (0.200) overlap allowed provided all adjacent edges >=0.4. (NLDD_LP mask): 0.180
NP.B.2.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.B.2.4: Unremovable Width or Space of {(NP .not. NW) .and. (DCO siz +0.050) .not. OD2 .not. BarfromLDD} with a 0.170um gap and sliver removal. DCO Point-touch and single track (0.200) space allowed provided all adjacent edges >=0.4. (NLDD_GP mask): 0.180
NP.A.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.A.3: Area of N+ OD (NW strap) butted to a P+OD: 0.040 
NP.D.5_PP.D.5
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NP.D.5: Distance to OD for an NP edge forming a butted N+ OD/P+ OD (allowed for up to 0.13um distance from butted N+ OD/P+ OD): 0.000
Rule PP.D.5: Distance to OD for an PP edge forming a butted N+ OD/P+ OD (allowed for up to 0.13um distance from butted N+ OD/P+ OD): 0.000
PP.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.W.1: Width: 0.180 
PP.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.S.1: Space: 0.180 
PP.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.D.1: Distance to N+ SD (non butted): 0.130 
PP.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.D.2: Distance to NW Strap (non butted): 0.020 
PP.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.D.3: {PP edge on OD} Distance (including PW strap) to N+ Gate: 0.320 
PP.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.EN.2: {PP edge on OD} Extension on Gate: 0.320 
PP.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.OL.1: Overlap of P+ OD: 0.130 
PP.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.EX.1: Extension on P+ SD: 0.130 
PP.EX.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.EX.2: Extension on PW strap OD: 0.020 
PP.D.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.D.4: Distance from a butted P+ OD (strap) to the related PO edge in the same OD if butting N+ OD (SD) is extending <0.16 um in PW: 0.320
PP.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.A.1: Area: 0.122 
PP.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.A.2: Enclosed area: 0.122 
PP.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.EN.1: Enclosure of Gate (PP must fully cover P-Channel sized by this value) (except varactor and gated diode): 0.160
PP.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.EN.3: {NP or PP} Enclosure of PO --Note: The combined NP + PP must extend beyond all PO (field and gate poly) by this value. The HIPO resistor is the only device where the combined NP + PP does not fully enclose PO.: 0.150
PP.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.R.1: Intersection with NP is not allowed --Note: Butted NP and PP is allowed.
PP.B.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.B.1: Unremovable Width or Space of {(PP .and. NW) .and. OD2 .not. BarfromLDD} (PLDDGO2 mask) with a 0.170um gap and sliver removal: 0.180
PP.B.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.B.2.1: Unremovable Width or Space of {(PP .and. NW) .not. DCO .not. OD2 .not. BarfromLDD} with a 0.170um gap and sliver removal. DCO Point-touch allowed provided all adjacent edges >=0.4. (PLDD_LP mask): 0.180
PP.B.2.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.B.2.2: Unremovable Width or Space of {(PP .and. NW) .and. DCO siz .not. OD2 .not. BarfromLDD} with a 0.170um gap and sliver removal. DCO Point-touch allowed provided all adjacent edges >=0.4. (PLDD_GP mask): 0.180
PP.B.2.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.B.2.3: Unremovable Width or Space of {(PP .and. NW) .not. (DCO siz -0.050) .not. OD2 .not. BarfromLDD} with a 0.170um gap and sliver removal. DCO Point-touch and single track (0.200) overlap allowed provided all adjacent edges >=0.4. (PLDD_LP mask): 0.180
PP.B.2.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.B.2.4: Unremovable Width or Space of {(PP .and. NW) .and. (DCO siz +0.050) .not. OD2 .not. BarfromLDD} with a 0.170um gap and sliver removal. DCO Point-touch and single track (0.200) space allowed provided all adjacent edges >=0.4. (PLDD_GP mask): 0.180
PP.A.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.A.3: Area of P+ OD (PW strap) butted to an N+ OD: 0.040 
PP.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.R.3: OD must be fully covered by {NP or PP} (except OD;dummy and within MKR;EDRAM)
SRM.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.W.1: Width: 0.280  
SRM.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.S.1: Space: 0.280  
SRM.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.EX.1: Extension on NW (align if less): 0.280 
SRM.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.OL.1: Overlap of NW: 0.280 
SRM.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.EN.2: Enclosure of Gate (must fully cover gate that uses SRM): 0.120
SRM.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.D.2: Distance to Gate not using SRM: 0.120
SRM.B.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.B.1: Unremovable Width or Space of {SRM .and. NW .and. DCO} with a 0.270um gap and sliver removal: 0.280
SRM.B.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.B.2: Unremovable Width or Space of {SRM .and. NW .not. DCO} with a 0.270um gap and sliver removal: 0.280
SRM.B.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.B.3: Unremovable Width or Space of {SRM .not. NW .and. DCO} with a 0.270um gap and sliver removal: 0.280
SRM.B.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.B.4: Unremovable Width or Space of {SRM .not. NW .not. DCO} with a 0.270um gap and sliver removal: 0.280
SRM.MRC.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.MRC.1: SRM must not intersect (MKR,EDRAM)
SRM.MRC.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.MRC.2: SRM, SRM1, SRM2, SRM3 and (MKR: SRM1, SRM2, SRM3, SRAMPG) must be covered by (MKR,SRAMDMY)
SRM.MRC.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.MRC.3: CO_sramdmy  must be covered by (MKR,SRAMDMY OR MKR_srmperi)
SRM.MRC.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.MRC.4: MKR_srmrepair must interact with (MKR,SRAMDMY)
SRM.MRC.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SRM.MRC.5: MKR_waiver must interact with (MKR sramdmy .or. MKR,otp) or must be within OTP
MSRM.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSRM.D.1: CO Distance to Gate (CO completely within marker, see MSRM.R.6): 0.050
MSRM.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSRM.S.1: CO Space on the same OD (within MKR;srmperi): 0.140
MSRM.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSRM.R.1: MKR;sramdmy must intersect {Gate within SRM} (cannot use marker on non-SRAM circuit)
MSRM.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSRM.R.3: MKR;srmperi must not intersect MKR;sramdmy
MSRM.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSRM.R.5: MKR;sramdmy edge must not cut OD, CO, VIA1 (these shapes must be either be completely covered by the marker, or must not intersect marker)
MSRM.R.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSRM.R.6: MKR;srmperi edge must not cut CO
MSRM.R.7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSRM.R.7: CO;sramdmy must be square and line-on-line with square CO (used in SRAM cell and periphery where square CO uses pushed PO-CO distance).
MSRM.R.8
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSRM.R.8: Gates of SRAM memories shall be oriented in one direction (x-direction). At least 90% of all gates under the MKR;sramdmy must be oriented in the X-direction: 0.9
MSRM.R.9
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSRM.R.9: Maximum Number of Gates in non-repairable bitcells (Gates within {MKR;srmdmy .not. MKR;srmrepair}): 55000000
VTH_N.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_N.W.1: Width --Note: Point touch of corners of std library cells is allowed as this is recognized and specially treated by OPC. A minimum length of 0.4 is required at the edges adjacent to the point touch.: 0.180
VTH_N.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_N.S.1: Space --Note: Point touch of corners of std library cells is allowed as this is recognized and specially treated by OPC. A minimum length of 0.4 is required at the edges adjacent to the point touch.: 0.180
VTH_N.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_N.EN.1: Enclosure of Gate in the PO (endcap) direction: 0.160 
VTH_N.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_N.EN.2: Enclosure of Gate in the OD (source/drain) direction: 0.185
VTH_N.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_N.D.2: Distance to Gate not using VTH_N in the OD (source/drain) direction: 0.185
VTH_N.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_N.D.1: Distance to Gate not using VTH_N in the PO (endcap) direction: 0.160
VTH_N.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_N.A.1: Area: 0.270
VTH_N.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_N.A.2: Enclosed area: 0.270
VTH_N.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_N.R.1: VTH_N must not intersect P-Channel (--Note: P-Channel of MOS transistors, drift MOS, Varactors and gated diodes --) , P+ SD, OD2
VTH_P.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_P.W.1: Width --Note: Point touch of corners of std library cells is allowed as this is recognized and specially treated by OPC. A minimum length of 0.4 is required at the edges adjacent to the point touch.: 0.180
VTH_P.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_P.S.1: Space --Note: Point touch of corners of std library cells is allowed as this is recognized and specially treated by OPC. A minimum length of 0.4 is required at the edges adjacent to the point touch.: 0.180
VTH_P.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_P.EN.1: Enclosure of Gate in the PO (endcap) direction: 0.160 
VTH_P.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_P.EN.2: Enclosure of Gate in the OD (source/drain) direction: 0.185
VTH_P.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_P.D.2: Distance to Gate not using VTH_P in the OD (source/drain) direction: 0.185
VTH_P.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_P.D.1: Distance to Gate not using VTH_P in the PO (endcap) direction: 0.160
VTH_P.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_P.A.1: Area: 0.270
VTH_P.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_P.A.2: Enclosed area: 0.270
VTH_P.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTH_P.R.1: VTH_P must not intersect N-Channel (--Note: N-Channel of MOS transistors, drift MOS, Varactors and gated diodes --) , N+ SD, OD2
VTL_N.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_N.W.1: Width --Note: Point touch of corners of std library cells is allowed as this is recognized and specially treated by OPC. A minimum length of 0.4 is required at the edges adjacent to the point touch.: 0.180
VTL_N.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_N.S.1: Space --Note: Point touch of corners of std library cells is allowed as this is recognized and specially treated by OPC. A minimum length of 0.4 is required at the edges adjacent to the point touch.: 0.180
VTL_N.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_N.EN.1: Enclosure of Gate in the PO (endcap) direction: 0.160 
VTL_N.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_N.EN.2: Enclosure of Gate in the OD (source/drain) direction: 0.185
VTL_N.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_N.D.2: Distance to Gate not using VTL_N in the OD (source/drain) direction: 0.185
VTL_N.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_N.D.1: Distance to Gate not using VTL_N in the PO (endcap) direction: 0.160
VTL_N.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_N.A.1: Area: 0.270
VTL_N.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_N.A.2: Enclosed area: 0.270
VTL_N.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_N.R.1: VTL_N must not intersect P-Channel (--Note: P-Channel of MOS transistors, drift MOS, Varactors and gated diodes --) , P+ SD, VTH_N, OD2
VTL_N.B.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_N.B.1: Unremovable Width or Space of {NW .or. OD2 .or. VTL_N} with a 0.170um gap and sliver removal. Point-touch allowed provided all adjacent edges >=0.4. (ADSHVTN mask)a --Note: compare similar rules for DCO, NP, PP.: 0.180
VTL_P.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_P.W.1: Width: 0.180
VTL_P.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_P.S.1: Space --Note: Point touch of corners of std library cells is allowed as this is recognized and specially treated by OPC. A minimum length of 0.4 is required at the edges adjacent to the point touch.: 0.180
VTL_P.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_P.EN.1: Enclosure of Gate in the PO (endcap) direction: 0.160 
VTL_P.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_P.EN.2: Enclosure of Gate in the OD (source/drain) direction: 0.185
VTL_P.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_P.D.2: Distance to Gate not using VTL_P in the OD (source/drain) direction: 0.185
VTL_P.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_P.D.1: Distance to Gate not using VTL_P in the PO (endcap) direction: 0.160
VTL_P.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_P.A.1: Area: 0.270
VTL_P.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_P.A.2: Enclosed area: 0.270
VTL_P.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_P.R.1: VTL_P must not intersect N-Channel (--Note: N-Channel of MOS transistors, drift MOS, Varactors and gated diodes --) , N+ SD, VTH_P, OD2
VTL_P.B.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VTL_P.B.1: Unremovable Width or Space of {NW .not. (OD2 .or. VTL_P)} with a 0.170um gap and sliver removal. Point-touch allowed provided all adjacent edges >=0.4. (ADSHVTP mask) --Note: Point touch of corners of std library cells is allowed as this is recognized and specially treated by OPC. A minimum length of 0.4 is required at the edges adjacent to the point touch. (--Note: compare similar rules for DCO, NP, PP. --): 0.180
POB.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule POB.R.1: PO Bias markers cannot intersect each others
POB.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule POB.EN.1: PO Bias marker enclosure of gate: 0.010
POB.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule POB.D.1: PO Bias marker distance to unrelated gate: 0.010
POB.R.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule POB.R.2.1 POBIASM;drawing2 not allowed on gate with gate length < 0.065
POB.R.2.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule POB.R.2.2 POBIASM;drawing4 not allowed on gate with gate length < 0.065
POB.R.2.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule POB.R.2.3 POBIASM;drawing6 not allowed on gate with gate length < 0.070
PO.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.W.3: Transistor length for 1.8V NMOS and PMOS: 0.200 
PO.W.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.W.4: Transistor length for 2.5V NMOS and PMOS, except under OD25_18: 0.280 
PO.W.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.W.5: Width of 45 degrees PO: 0.190 
PO.S.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.S.6: Space of 45 degrees PO: 0.190 
PO.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.W.1: Width: 0.060 
PO.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.S.2: PO Space on OD for thin oxide NMOS and PMOS: 0.130 
PO.S.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.S.2.1: PO Space on OD (if at least one channel length > 0.090): 0.150
PO.S.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.S.3: PO space on OD for 1.8V or 2.5V NMOS and PMOS: 0.250 
PO.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.S.1: Space on field oxide: 0.120 
PO.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.D.1: Distance of a PO on field to an OD: 0.050 
PO.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.D.2: Distance to OD corner when PO and OD are in the same MOS transistor, if W<0.15 um: 0.100
PO.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.D.3: Distance between PO corner on field and Gate when PO and Gate are in the same MOS transistor, and W<0.15 um: 0.100
PO.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.EX.1: OD Extension on PO (width of source and drain): 0.115 
PO.EX.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.EX.2: PO Gate extension on OD (endcap): 0.140 
PO.EX.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.EX.3: PO Gate extension on OD (endcap) when L-shaped OD to PO distance is < 0.10 um --Note: which is only allowed for w>=0.15 um (compare PO.D.3).: 0.160
PO.R.3_PO.R.4
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.R.3: Gate must be a rectangle orthogonal to grid (except drift MOS and varactors)
Rule PO.R.4: PO intersecting OD of transistors must completely straddle OD (except drift MOS, varactors, and Gate covered by MKR;VAR). This rule also apply to gated diodes.
PO.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.A.1: Area: 0.042
PO.A.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.A.1.1: Area {PO not interacting with Gate}: 0.051
PO.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.A.2: Enclosed area: 0.094 
PO.S.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.S.4: Space if at least one PO width is > 0.13 um (W) and if the parallel PO run length (individual projection) is > 0.18 um (L): 0.180
PO.S.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.S.5: Space at PO line-end (l < Q=0.090) in a dense-line-end configuration: If PO has parallel run length with opposite PO (measured with r=0.035 extension) along 2 adjacent edges of PO [any one edge < Q distance from the corner of the two edges], then one of the space (S1 or S2) needs to be at least this value, except for small jog with edge length < 0.060um: 0.140 
PO.L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.L.1: Maximum PO length between 2 CO without gate as well as the length from any point inside PO gate to nearest CO when the PO width <0.13 um: 25.00
PP.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PP.R.2: PO must be fully covered by {NP or PP} (except PO;dummy, HIPO and inside CELLIMP)
PO.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.R.5: H-gate forbidden with gate length < 0.110, and poly center bar length < 0.425, and with all four H-legs length > 0.065 and H-leg width < 0.255
PO.R.7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.R.7: No 90 degrees corner of OD under PO
PO.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.CAD.1: PO purpose pin without drawing
RPO.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.W.1: Width: 0.430 
RPO.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.S.1: Space: 0.430 
RPO.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.D.1: Distance to OD: 0.220 
RPO.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.D.2: Distance to CO (on OD or on PO. RPO overlap with CO not allowed): 0.220 
RPO.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.D.3: Distance to Gate (intersection with Gate not allowed except under MKR;sdi): 0.380 
RPO.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.EX.1: Extension on related OD for unsilicided OD (S/D or OD resistor): 0.220 
RPO.EX.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.EX.2: OD extension on RPO: 0.220 
RPO.EX.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.EX.4: Extension on PO: 0.220 
RPO.EX.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.EX.5: Extension on unsilicided PO or OD (if RPO width > 10.0um): 0.300
RPO.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.EN.1: NP Enclosure of unsilicided {PO .or. OD}: 0.200
RPO.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.EN.2: PP Enclosure of unsilicided {PO .or. OD}: 0.200
RPO.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.A.1: Area: 1.000
RPO.D.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.D.4: Distance to PO: 0.300 
RPO.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.R.2: Unsilicided {PO .or. OD} can only be either NP or PP (butted NP/PP not allowed within RPO)
RPO.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.A.2: Enclosed area: 1.000 
RPO.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.S.2: PO space to PO within RPO: 0.250 
RPO.D.7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.D.7: Unsilicided {PO .or. OD} Distance to VTH_N, VTH_P, VTL_N, VTL_P (overlap not allowed except for unsilicided transistors): 0.220
RPO.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.D.5: Unsilicided {PO .or. OD} Distance to NP: 0.200
RPO.D.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.D.6: Unsilicided {PO .or. OD} Distance to PP: 0.200
RPO.EX.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.EX.3: Extension on Gate (in SD direction): 0.300
RPO.L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.L.1:%%RPO_OL_1%%: 0.200
RPO.OL.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.OL.2: Overlap of Gate (min=max): 0.060
RPO.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RPO.R.3: Partially unsilicided Gate must be covered by MKR;esd2
DNW.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DNW.W.1: Width: 3.000 
DNW.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DNW.S.1: Space: 3.500 
DNW.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DNW.S.2: RW Space to {PW not interacting with OD2} at different potential --Note: DRC implementation is on different net: 1.000 
DNW.S.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DNW.S.3: RW Space to {PW interacting with OD2} at different potential --Note: DRC implementation is on different net: 1.200 
DNW.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DNW.OL.1: Overlap of NW --Note: NW strap across DNW is allowed: 0.400 
DNW.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DNW.R.3: DNW must not intersect OD of (Native VT (NT_N), Drift-NMOS, PNP (MKR;BJT))
DNW.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DNW.D.1: Distance to NW on different net: 2.500
DNW.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DNW.D.2: Distance to {N+ SD .or. N-Channel}: 1.650
DNW.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DNW.EN.3: Enclosure of {N+ SD .or. N-Channel}: 0.560
DNW.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DNW.EX.1: NW Extension on DNW: 1.000
NT_N.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.W.1: Width: 0.470
NT_N.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.S.1: Space: 0.470
NT_N.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.A.1: Area: 0.640
NT_N.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.A.2: Enclosed area: 0.640
NT_N.W.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.W.2.1: Transistor Length of 1.8V native device (OD18): 0.800
NT_N.W.2.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.W.2.2: Transistor Length of 2.5V native device (OD25): 1.200
NT_N.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.W.3: Transistor Width of native device: 0.500
NT_N.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.EN.1: Enclosure of OD (min=max) --Note: note that this implies that there is only one single OD shape per NT_N shape.: 0.260
NT_N.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.EX.1: PO Extension on OD of native device (endcap): 0.350
NT_N.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.D.1: Distance to unrelated OD: 0.380
NT_N.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.D.2: Distance to NW: 1.200
NT_N.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.R.1: NT_N must not intersect NW, DNW, DCO, VTH_N, VTL_N, or P+ OD
NT_N.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.R.3: OD within NT_N must be covered with OD2 (only thick oxide native device is allowed)
NT_N.A.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.A.3: Area of NT_N with one edge length < 0.8um: 1.000 
NT_N.A.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule NT_N.A.4: Enclosed Area of NT_N with one edge length < 0.8um: 1.000 
OD2.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.EX.1: Extension on {SD .or. Gate} (all OD except well straps): 0.270
OD2.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.S.1: Space: 0.470 
OD2.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.D.1: Distance to {SD .or. Gate} (all OD except well straps): 0.270 
OD2.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.D.2: Distance to Gate of thin oxide MOS in SD direction: 0.340 
OD2.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.EN.1: Enclosure of Gate of 1.8V .or. 2.5V MOS in SD direction: 0.340 
OD2.B.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.B.1: OD2 Overlap of NW (align if less) (NWELLGO2 mask): 0.470
OD2.B.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.B.2: OD2 Extension on {NW .or. NT_N .or. PW;BLOCK .or. MKR;EDRAM} (align if less) (PWELLGO2 mask): 0.470
OD2.B.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.B.3: NW Extension on OD2 (align if less) (NWELL mask): 0.470 
OD2.B.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.B.4: OD2 Distance to {NW .or. NT_N .or. PW;BLOCK} (align if less) (PWELL mask): 0.470
OD2.B.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.B.5: Width of {OD2 .or. NW .or. NT_N .or. PW;BLOCK} (PWELL mask): 0.470
OD2.B.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.B.6: Space of {NW .not. OD2} (NWELL mask): 0.470
OD2.B.7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.B.7: Space of {NW .and. OD2} (NWELLGO2 mask): 0.470
OD2.B.8
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.B.8: Space of {OD2 .not. (NW .or. NT_N .or. PW;BLOCK .or. MKR;EDRAM)} (PWELLGO2 mask): 0.470
OD2.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.W.1: Width: 0.470
OD2.MRC.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.MRC.1: OD_25 and OD_18 are mutually exclusive process options: cannot be used on the same die.
OD2.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OD2.R.1: Source/Drain extension on OD2 without Gate is not allowed (OD2 is not allowed to cut OD except in well straps and between Gates)
DCO.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.W.1: DCO Width --Note: Point touch of corners of std library cells and single track width/space of standard library cells are allowed as these are recognized and specially treated by OPC. The necessary OPC operations will generate width/space 0.280/0.280 on derived oxide etch mask (GOX_LP).: 0.400
DCO.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.S.1: DCO Space --Note: Point touch of corners of std library cells and single track width/space of standard library cells are allowed as these are recognized and specially treated by OPC. The necessary OPC operations will generate width/space 0.280/0.280 on derived oxide etch mask (GOX_LP).: 0.400	
DCO.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.A.1: DCO Area: 1.200
DCO.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.A.2: DCO Enclosed area: 1.200
DCO.D.1_DCO.D.2
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.D.1: DCO Distance to Gate (in Source/Drain direction): 0.185
Rule DCO.D.2: DCO Distance to Gate (in endcap direction): 0.160
DCO.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.D.3: DCO Distance to Source/Drain: 0.055
DCO.D.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.D.4: At least one Distance of Gate (within DCO, gate length <= 0.080) to opposite PO in Source/Drain direction (full projection except for a gap <= 0.150) must be less or equal to this value: 1.000
DCO.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.W.2: Maximum Gate length within DCO (except varactor): 0.180
DCO.EN.1_DCO.EN.2
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.EN.1: DCO Enclosure of Gate (in Source/Drain direction): 0.185
Rule DCO.EN.2: DCO Enclosure of Gate (in endcap direction): 0.160
DCO.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.EX.1: DCO Extension on Source/Drain (without gate): 0.055
DCO.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.R.3: DCO must not intersect OD2
DCO.B.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.B.5: Unremovable Width or Space of {NW .or. OD2 .or. PW;block .or. NT_N .or. VTL_N} (ADSHVTN mask) with a 0.170um gap and sliver removal --Note: Point touch of corners of std library cells is allowed as these are recognized and specially treated by OPC. A minimum length of 0.4 is required at the edges adjacent to the point touch.: 0.180
DCO.B.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.B.6: Unremovable Width or Space of {NW .or. OD2 .or. PW;block .or. NT_N .or. (VTL_N .and. DCO)}with a 0.170um gap and sliver removal --Note: Point touch of corners of std library cells is allowed as these are recognized and specially treated by OPC. A minimum length of 0.4 is required at the edges adjacent to the point touch.: 0.180
DCO.B.7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCO.B.7: Unremovable Width or Space of DCO (GOX_LP mask) with a 0.390um gap and sliver removal: 0.400
CO.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.W.1: Width (width = length, min = max) (except seal ring): 0.090
CO.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.S.1: Space (only for shorted CO - see CO.S.4 and CO.S.4.1): 0.110 
CO.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.S.2: Space in an array (CO with 3 or more CO within <0.15um distance): 0.140
CO.S.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.S.4: Space to neighboring CO (CO on different net and have common parallel length > 0): 0.140
CO.S.4.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.S.4.1: Space to neighboring CO (CO on different net and have common parallel length = 0): 0.120
CO.D.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.D.4: Distance of {CO on OD} to Gate (CO on Gate not allowed) --Note: except for SRAM, see High Density Memories.: 0.055
CO.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.D.3: Distance of {CO on PO} to OD: 0.070
CO.EN.1_CO.EX.1_CO.R.6
0 0 6 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.EN.1: Enclosure by PO: 0.010
Rule CO.EN.1.1: Enclosure by PO (if CO.EX.1 is not fulfilled): 0.030
Rule CO.EX.1: PO Extension on CO on at least 2 opposite sides (i.e. CO needs a landing pad that is at least as big as a 0.110x0.170 rectangle centered around the CO) (unless CO.EN.1.1 is fulfilled): 0.040
Rule CO.R.6: CO must be fully covered by M1 and by {PO .or. OD}, except under MKR;sramdmy
CO.EN.2.1_CO.EN.2.2.NOT_INS_DMSRM
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.EN.2.1: Enclosure by OD, except for SRAM: 0.015
Rule CO.EN.2.2: Enclosure by OD (at least 2 opposite sides of CO): 0.030
CO.EN.2.1_CO.EN.2.2
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.EN.2.1: Enclosure by OD: 0.015
Rule CO.EN.2.2: Enclosure by OD [at least 2 sides of CO]: 0.030
CO.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.D.1: Distance to butted NP/PP edge on OD: 0.060
CO.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.R.1: 45 degrees rotated CO not allowed (except for the bar shape in the corner of the seal ring)
CO.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.D.5: Distance of {CO on OD} to Gate on OD2 --Note: note that body contacted FET uses 0.110.: 0.090
CO.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.CAD.1: Contact on OD, PO or M1 resistor body not allowed
CO.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CO.R.2: CO on NP/PP boundary on OD not allowed
M1.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.W.1: Width: 0.090
M1.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.W.2: Maximum width: 12.00
M1.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.S.1: Space: 0.090
M1.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.EN.3: Enclosure of CO if M1 w > 1.0: 0.040
M1.S.3.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.S.3.1: Space if at least one metal line width is > 0.20 um (W1) and if the parallel metal run length (between both metals) > 0.38um (L1): 0.110
M1.S.3.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.S.3.2: Space if at least one metal line width is > 0.42 um (W2) and if the parallel metal run length (between both metals) > 0.42 um (L2): 0.160
M1.S.3.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.S.3.3: Space if at least one metal line width is > 1.50 um (W3) and if the parallel metal run length (between both metals) > 1.50 um (L3) (--Note: rule also applies to dummies. --): 0.500
M1.S.3.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4) --Note: rule also applies to dummies.: 1.500
M1.EN.1_M1.EX.1_M1.EN.2_CO.R.6
0 0 6 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.EN.1: Enclosure of CO
Rule M1.EX.1: Extension on CO on at least 2 opposite sides (unless M1.EN.2 is fulfilled): 0.040
Rule M1.EN.2: Enclosure of CO on all sides if M1.EX.1 is not fulfilled: 0.025
Rule CO.R.6: CO must be fully covered by M1 and by {PO .or. OD}, except under MKR;sramdmy
M1.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.A.1: Area: 0.042
M1.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.A.2: Enclosed area: 0.200
M1.S.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.S.5: Space at M1 line-end (l < Q=0.110) in a dense-line-end configuration: If M1 has parallel run length with opposite M1 (measured with r=0.035 extension) along 2 adjacent edges of M1 [any one edge < Q distance from the corner of the two edges], then one of the space (T1 or T2) needs to be at least this value, except for small jog with edge length < 0.090um: 0.110
M1.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.W.3: Width of 45 degrees M1 line segments: 0.190
M1.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.S.2: Space of 45 degrees M1 line segments: 0.190
M1.PIN.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.PIN.CAD.1: Metal1 purpose pin without drawing
VIA1X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.W.1: Width (width = length, min = max) (except seal ring): 0.100
VIA1X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.S.1: Space: 0.100
VIA1X.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.S.2: VIAiX Space to VIAiX in an array (VIAiX with 3 or more VIAiX within <0.14 um distance): 0.130 
VIA1X.S.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.S.3: VIAiX Space to opposite VIAiX that does not share Metal below or above (opposite means the VIAiX have a common parallel run length > 0): 0.130
VIA1X.EN.1_VIA1X.EX.1
0 0 5 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.EN.1: Enclosure by {Metal below VIAiX}: 0.000
Rule VIA1X.EX.1: {Metal below VIAiX} Extension on VIAiX on at least 2 opposite sides, unless VIAiX.EN.2 is fulfilled: 0.040
Rule VIA1X.EN.2: Enclosure by {Metal below VIAiX} on all sides, unless VIAiX.EX.1 is fulfilled: 0.030
VIA1X.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.R.1: 45 degrees rotated VIAiX not allowed except for bar shape in sealring corner
VIA1X.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.R.3: VIAiX must be fully covered by Metal below and above
VIA1X.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.R.5: At least 2 VIAiX at space <=0.20um (S1), or at least 4 VIAiX with space <=0.25um (S1') are required for connection when one of the metals has width 0.30um (W1) < w <= 0.70um (W2) (for square vias) (--Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge. --)
VIA1X.R.5___REC_RULE
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.R.5: At least 2 VIAiX at space <=0.20um (S1), or at least 4 VIAiX with space <=0.25um (S1') are required for connection when one of the metals has width 0.30um (W1) < w <= 0.70um (W2) (for square vias) (--Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge. --)
VIA1X.R.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.R.6: At least 4 VIAiX at space <= 0.20 um (S2), or at least 9 VIAiX with space <=0.35um (S2') are required for connection when one of the metals has width >0.70 um (W2) (for square vias) --Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge.
VIA1X.R.7.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.R.7.1: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <=0.80 um (L1) away from a metal plate with height >0.30 um (H1) and width >0.30 um (T1)
VIA1X.R.7.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.R.7.2: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <= 2um (L2) away from a metal plate with height > 2um (H2) and width > 2um (T2)
VIA1X.R.7.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.R.7.3: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <= 5um (L3) away from a metal plate with height > 10um (H3) and width > 3.0um (T3)
VIA1X.R.8
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.R.8: Single Viax is not allowed in H-shape Mx+1 when all of the following conditions come into existence : - The Mx+1 has H-shape metal interact with two metal holes : both two metal hole length <= 5um and two metal hole area <=5um2 - The Viax overlaps on the center metal bar of this H-shape Mx+1 - The length of the center metal bar <=1um and the width of metal bar is <= 0,3um
VIA1X.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.CAD.1: VIA on metal resistor body not allowed
VIA1X.LO.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA1X.LO.1: Minimum number of VIAiX inside {VIAiX upsized by 30.0um}: 10
M2X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.W.1: Width: 0.100
M2X.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.W.2: Maximum Width: 12.00
M2X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.S.1: Space: 0.100
M2X.S.3.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.S.3.1: Space if at least one metal line width is > 0.20 um (W1) and if the parallel metal run length (between both metals) > 0.38um (L1): 0.120
M2X.S.3.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.S.3.2: Space if at least one metal line width is > 0.40 um (W2) and if the parallel metal run length (between both metals) > 0.40 um (L2): 0.160
M2X.S.3.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.S.3.3: Space if at least one metal line width is > 1.50 um (W3) and if the parallel metal run length (between both metals) > 1.50 um (L3): 0.500
M2X.S.3.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4) --Note: rule also applies to dummies.: 1.500
M2X.EN.1_M2X.EX.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.EN.1: Enclosure of {VIA below MiX} by MiX: 0.000
Rule M2X.EX.1: Extension on {VIA below MiX} by MiX on at least 2 opposite sides: 0.040
M2X.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.A.1: Area: 0.052
M2X.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.A.2: Enclosed area: 0.200
M2X.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.W.3: Width of 45 degrees MiX line segments: 0.190
M2X.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.S.2: Space of 45 degrees MiX line segments: 0.190
M2X.S.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.S.5: Space at MiX line-end (l < Q=0.120) in a dense-line-end configuration: If MiX has parallel run length with opposite MiX (measured with r=0.035 extension) along 2 adjacent edges of MiX [any one edge < Q distance from the corner of the two edges], then one of the space (T1 or T2) needs to be at least this value, except for small jog with edge length < 0.100um: 0.120
M2X.PIN.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.PIN.CAD.1: MetalX2 purpose pin without drawing
VIA2X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.W.1: Width (width = length, min = max) (except seal ring): 0.100
VIA2X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.S.1: Space: 0.100
VIA2X.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.S.2: VIAiX Space to VIAiX in an array (VIAiX with 3 or more VIAiX within <0.14 um distance): 0.130 
VIA2X.S.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.S.3: VIAiX Space to opposite VIAiX that does not share Metal below or above (opposite means the VIAiX have a common parallel run length > 0): 0.130
VIA2X.EN.1_VIA2X.EX.1
0 0 5 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.EN.1: Enclosure by {Metal below VIAiX}: 0.000
Rule VIA2X.EX.1: {Metal below VIAiX} Extension on VIAiX on at least 2 opposite sides, unless VIAiX.EN.2 is fulfilled: 0.040
Rule VIA2X.EN.2: Enclosure by {Metal below VIAiX} on all sides, unless VIAiX.EX.1 is fulfilled: 0.030
VIA2X.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.R.1: 45 degrees rotated VIAiX not allowed except for bar shape in sealring corner
VIA2X.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.R.3: VIAiX must be fully covered by Metal below and above
VIA2X.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.R.5: At least 2 VIAiX at space <=0.20um (S1), or at least 4 VIAiX with space <=0.25um (S1') are required for connection when one of the metals has width 0.30um (W1) < w <= 0.70um (W2) (for square vias) (--Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge. --)
VIA2X.R.5___REC_RULE
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.R.5: At least 2 VIAiX at space <=0.20um (S1), or at least 4 VIAiX with space <=0.25um (S1') are required for connection when one of the metals has width 0.30um (W1) < w <= 0.70um (W2) (for square vias) (--Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge. --)
VIA2X.R.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.R.6: At least 4 VIAiX at space <= 0.20 um (S2), or at least 9 VIAiX with space <=0.35um (S2') are required for connection when one of the metals has width >0.70 um (W2) (for square vias) --Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge.
VIA2X.R.7.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.R.7.1: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <=0.80 um (L1) away from a metal plate with height >0.30 um (H1) and width >0.30 um (T1)
VIA2X.R.7.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.R.7.2: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <= 2um (L2) away from a metal plate with height > 2um (H2) and width > 2um (T2)
VIA2X.R.7.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.R.7.3: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <= 5um (L3) away from a metal plate with height > 10um (H3) and width > 3.0um (T3)
VIA2X.R.8
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.R.8: Single Viax is not allowed in H-shape Mx+1 when all of the following conditions come into existence : - The Mx+1 has H-shape metal interact with two metal holes : both two metal hole length <= 5um and two metal hole area <=5um2 - The Viax overlaps on the center metal bar of this H-shape Mx+1 - The length of the center metal bar <=1um and the width of metal bar is <= 0,3um
VIA2X.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.CAD.1: VIA on metal resistor body not allowed
VIA2X.LO.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA2X.LO.1: Minimum number of VIAiX inside {VIAiX upsized by 30.0um}: 10
M3X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.W.1: Width: 0.100
M3X.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.W.2: Maximum Width: 12.00
M3X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.S.1: Space: 0.100
M3X.S.3.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.S.3.1: Space if at least one metal line width is > 0.20 um (W1) and if the parallel metal run length (between both metals) > 0.38um (L1): 0.120
M3X.S.3.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.S.3.2: Space if at least one metal line width is > 0.40 um (W2) and if the parallel metal run length (between both metals) > 0.40 um (L2): 0.160
M3X.S.3.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.S.3.3: Space if at least one metal line width is > 1.50 um (W3) and if the parallel metal run length (between both metals) > 1.50 um (L3): 0.500
M3X.S.3.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4) --Note: rule also applies to dummies.: 1.500
M3X.EN.1_M3X.EX.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.EN.1: Enclosure of {VIA below MiX} by MiX: 0.000
Rule M3X.EX.1: Extension on {VIA below MiX} by MiX on at least 2 opposite sides: 0.040
M3X.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.A.1: Area: 0.052
M3X.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.A.2: Enclosed area: 0.200
M3X.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.W.3: Width of 45 degrees MiX line segments: 0.190
M3X.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.S.2: Space of 45 degrees MiX line segments: 0.190
M3X.S.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.S.5: Space at MiX line-end (l < Q=0.120) in a dense-line-end configuration: If MiX has parallel run length with opposite MiX (measured with r=0.035 extension) along 2 adjacent edges of MiX [any one edge < Q distance from the corner of the two edges], then one of the space (T1 or T2) needs to be at least this value, except for small jog with edge length < 0.100um: 0.120
M3X.PIN.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.PIN.CAD.1: MetalX3 purpose pin without drawing
VIA3X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.W.1: Width (width = length, min = max) (except seal ring): 0.100
VIA3X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.S.1: Space: 0.100
VIA3X.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.S.2: VIAiX Space to VIAiX in an array (VIAiX with 3 or more VIAiX within <0.14 um distance): 0.130 
VIA3X.S.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.S.3: VIAiX Space to opposite VIAiX that does not share Metal below or above (opposite means the VIAiX have a common parallel run length > 0): 0.130
VIA3X.EN.1_VIA3X.EX.1
0 0 5 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.EN.1: Enclosure by {Metal below VIAiX}: 0.000
Rule VIA3X.EX.1: {Metal below VIAiX} Extension on VIAiX on at least 2 opposite sides, unless VIAiX.EN.2 is fulfilled: 0.040
Rule VIA3X.EN.2: Enclosure by {Metal below VIAiX} on all sides, unless VIAiX.EX.1 is fulfilled: 0.030
VIA3X.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.R.1: 45 degrees rotated VIAiX not allowed except for bar shape in sealring corner
VIA3X.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.R.3: VIAiX must be fully covered by Metal below and above
VIA3X.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.R.5: At least 2 VIAiX at space <=0.20um (S1), or at least 4 VIAiX with space <=0.25um (S1') are required for connection when one of the metals has width 0.30um (W1) < w <= 0.70um (W2) (for square vias) (--Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge. --)
VIA3X.R.5___REC_RULE
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.R.5: At least 2 VIAiX at space <=0.20um (S1), or at least 4 VIAiX with space <=0.25um (S1') are required for connection when one of the metals has width 0.30um (W1) < w <= 0.70um (W2) (for square vias) (--Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge. --)
VIA3X.R.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.R.6: At least 4 VIAiX at space <= 0.20 um (S2), or at least 9 VIAiX with space <=0.35um (S2') are required for connection when one of the metals has width >0.70 um (W2) (for square vias) --Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge.
VIA3X.R.7.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.R.7.1: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <=0.80 um (L1) away from a metal plate with height >0.30 um (H1) and width >0.30 um (T1)
VIA3X.R.7.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.R.7.2: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <= 2um (L2) away from a metal plate with height > 2um (H2) and width > 2um (T2)
VIA3X.R.7.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.R.7.3: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <= 5um (L3) away from a metal plate with height > 10um (H3) and width > 3.0um (T3)
VIA3X.R.8
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.R.8: Single Viax is not allowed in H-shape Mx+1 when all of the following conditions come into existence : - The Mx+1 has H-shape metal interact with two metal holes : both two metal hole length <= 5um and two metal hole area <=5um2 - The Viax overlaps on the center metal bar of this H-shape Mx+1 - The length of the center metal bar <=1um and the width of metal bar is <= 0,3um
VIA3X.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.CAD.1: VIA on metal resistor body not allowed
VIA3X.LO.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA3X.LO.1: Minimum number of VIAiX inside {VIAiX upsized by 30.0um}: 10
M4X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.W.1: Width: 0.100
M4X.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.W.2: Maximum Width: 12.00
M4X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.S.1: Space: 0.100
M4X.S.3.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.S.3.1: Space if at least one metal line width is > 0.20 um (W1) and if the parallel metal run length (between both metals) > 0.38um (L1): 0.120
M4X.S.3.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.S.3.2: Space if at least one metal line width is > 0.40 um (W2) and if the parallel metal run length (between both metals) > 0.40 um (L2): 0.160
M4X.S.3.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.S.3.3: Space if at least one metal line width is > 1.50 um (W3) and if the parallel metal run length (between both metals) > 1.50 um (L3): 0.500
M4X.S.3.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4) --Note: rule also applies to dummies.: 1.500
M4X.EN.1_M4X.EX.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.EN.1: Enclosure of {VIA below MiX} by MiX: 0.000
Rule M4X.EX.1: Extension on {VIA below MiX} by MiX on at least 2 opposite sides: 0.040
M4X.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.A.1: Area: 0.052
M4X.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.A.2: Enclosed area: 0.200
M4X.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.W.3: Width of 45 degrees MiX line segments: 0.190
M4X.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.S.2: Space of 45 degrees MiX line segments: 0.190
M4X.S.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.S.5: Space at MiX line-end (l < Q=0.120) in a dense-line-end configuration: If MiX has parallel run length with opposite MiX (measured with r=0.035 extension) along 2 adjacent edges of MiX [any one edge < Q distance from the corner of the two edges], then one of the space (T1 or T2) needs to be at least this value, except for small jog with edge length < 0.100um: 0.120
M4X.PIN.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.PIN.CAD.1: MetalX4 purpose pin without drawing
VIA4X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.W.1: Width (width = length, min = max) (except seal ring): 0.100
VIA4X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.S.1: Space: 0.100
VIA4X.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.S.2: VIAiX Space to VIAiX in an array (VIAiX with 3 or more VIAiX within <0.14 um distance): 0.130 
VIA4X.S.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.S.3: VIAiX Space to opposite VIAiX that does not share Metal below or above (opposite means the VIAiX have a common parallel run length > 0): 0.130
VIA4X.EN.1_VIA4X.EX.1
0 0 5 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.EN.1: Enclosure by {Metal below VIAiX}: 0.000
Rule VIA4X.EX.1: {Metal below VIAiX} Extension on VIAiX on at least 2 opposite sides, unless VIAiX.EN.2 is fulfilled: 0.040
Rule VIA4X.EN.2: Enclosure by {Metal below VIAiX} on all sides, unless VIAiX.EX.1 is fulfilled: 0.030
VIA4X.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.R.1: 45 degrees rotated VIAiX not allowed except for bar shape in sealring corner
VIA4X.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.R.3: VIAiX must be fully covered by Metal below and above
VIA4X.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.R.5: At least 2 VIAiX at space <=0.20um (S1), or at least 4 VIAiX with space <=0.25um (S1') are required for connection when one of the metals has width 0.30um (W1) < w <= 0.70um (W2) (for square vias) (--Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge. --)
VIA4X.R.5___REC_RULE
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.R.5: At least 2 VIAiX at space <=0.20um (S1), or at least 4 VIAiX with space <=0.25um (S1') are required for connection when one of the metals has width 0.30um (W1) < w <= 0.70um (W2) (for square vias) (--Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge. --)
VIA4X.R.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.R.6: At least 4 VIAiX at space <= 0.20 um (S2), or at least 9 VIAiX with space <=0.35um (S2') are required for connection when one of the metals has width >0.70 um (W2) (for square vias) --Note: Spacing is checked by sizing the vias by one half the required space and verifying that the shapes merge.
VIA4X.R.7.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.R.7.1: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <=0.80 um (L1) away from a metal plate with height >0.30 um (H1) and width >0.30 um (T1)
VIA4X.R.7.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.R.7.2: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <= 2um (L2) away from a metal plate with height > 2um (H2) and width > 2um (T2)
VIA4X.R.7.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.R.7.3: At least 2 VIAiX within the same Metal intersection must be used for a connection that has a VIAiX <= 5um (L3) away from a metal plate with height > 10um (H3) and width > 3.0um (T3)
VIA4X.R.8
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.R.8: Single Viax is not allowed in H-shape Mx+1 when all of the following conditions come into existence : - The Mx+1 has H-shape metal interact with two metal holes : both two metal hole length <= 5um and two metal hole area <=5um2 - The Viax overlaps on the center metal bar of this H-shape Mx+1 - The length of the center metal bar <=1um and the width of metal bar is <= 0,3um
VIA4X.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.CAD.1: VIA on metal resistor body not allowed
VIA4X.LO.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA4X.LO.1: Minimum number of VIAiX inside {VIAiX upsized by 30.0um}: 10
M5X.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.W.1: Width: 0.100
M5X.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.W.2: Maximum Width: 12.00
M5X.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.S.1: Space: 0.100
M5X.S.3.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.S.3.1: Space if at least one metal line width is > 0.20 um (W1) and if the parallel metal run length (between both metals) > 0.38um (L1): 0.120
M5X.S.3.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.S.3.2: Space if at least one metal line width is > 0.40 um (W2) and if the parallel metal run length (between both metals) > 0.40 um (L2): 0.160
M5X.S.3.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.S.3.3: Space if at least one metal line width is > 1.50 um (W3) and if the parallel metal run length (between both metals) > 1.50 um (L3): 0.500
M5X.S.3.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4) --Note: rule also applies to dummies.: 1.500
M5X.EN.1_M5X.EX.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.EN.1: Enclosure of {VIA below MiX} by MiX: 0.000
Rule M5X.EX.1: Extension on {VIA below MiX} by MiX on at least 2 opposite sides: 0.040
M5X.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.A.1: Area: 0.052
M5X.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.A.2: Enclosed area: 0.200
M5X.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.W.3: Width of 45 degrees MiX line segments: 0.190
M5X.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.S.2: Space of 45 degrees MiX line segments: 0.190
M5X.S.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.S.5: Space at MiX line-end (l < Q=0.120) in a dense-line-end configuration: If MiX has parallel run length with opposite MiX (measured with r=0.035 extension) along 2 adjacent edges of MiX [any one edge < Q distance from the corner of the two edges], then one of the space (T1 or T2) needs to be at least this value, except for small jog with edge length < 0.100um: 0.120
M5X.PIN.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.PIN.CAD.1: MetalX5 purpose pin without drawing
VIA5Z.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA5Z.W.1: Width (width = length, min = max) (except seal ring): 0.360
VIA5Z.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA5Z.S.1: Space: 0.340
VIA5Z.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA5Z.S.2: Space to VIAiZ in an array (VIAiZ with 3 or more VIAiZ within <0.56um distance): 0.540
VIA5Z.EN.1_VIA5Z.EX.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA5Z.EN.1: Enclosure of VIAiZ by {Metal below VIAiZ}: 0.020
Rule VIA5Z.EX.1: {Metal below VIAiZ} Extension on VIAiZ on at least 2 opposite sides: 0.080
VIA5Z.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA5Z.R.1: 45 degrees rotated VIAiZ not allowed except for bar shape in the corner of the sealring
VIA5Z.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA5Z.R.3: VIAiZ must be fully covered by Metal below and above 
VIA6Z.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6Z.W.1: Width (width = length, min = max) (except seal ring): 0.360
VIA6Z.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6Z.S.1: Space: 0.340
VIA6Z.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6Z.S.2: Space to VIAiZ in an array (VIAiZ with 3 or more VIAiZ within <0.56um distance): 0.540
VIA6Z.EN.1_VIA6Z.EX.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6Z.EN.1: Enclosure of VIAiZ by {Metal below VIAiZ}: 0.020
Rule VIA6Z.EX.1: {Metal below VIAiZ} Extension on VIAiZ on at least 2 opposite sides: 0.080
VIA6Z.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6Z.R.1: 45 degrees rotated VIAiZ not allowed except for bar shape in the corner of the sealring
VIA6Z.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6Z.R.3: VIAiZ must be fully covered by Metal below and above 
VIA5Z.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA5Z.R.4: At least 2 VIAiZ with space <= 1.7 um (S1) are required for connection when one of the metals has width > 1.8 um (W1) (for square vias)
VIA6Z.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6Z.R.4: At least 2 VIAiZ with space <= 1.7 um (S1) are required for connection when one of the metals has width > 1.8 um (W1) (for square vias)
VIA5Z.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA5Z.R.5: At least 2 VIAiZ within the same Metal intersection must be used for a connection that has a VIAiZ <= 5um (L2) away from a metal plate with height > 10um (H2) and width > 3.0um (W2)
VIA5Z.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA5Z.CAD.1: VIA on metal resistor body not allowed
M6Z.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6Z.W.1: Width: 0.400
M6Z.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6Z.S.1: Space: 0.400
M6Z.S.3.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6Z.S.3.3: Space if at least one metal line width is > 1.50 um (W3) and if the parallel metal run length (between both metals) > 1.50 um (L3): 0.500
M6Z.S.3.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6Z.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4) --Note: rule also applies to dummies.: 1.500
M6Z.EN.1_M6Z.EX.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6Z.EN.1: Enclosure of {VIA below MiZ} by MiZ: 0.020
Rule M6Z.EX.1: Extension on {VIA below MiZ} by MiZ on at least 2 opposite sides: 0.080
M6Z.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6Z.A.1: Area: 0.565
M6Z.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6Z.A.2: Enclosed area: 0.565
M6Z.PIN.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6Z.PIN.CAD.1: MetalZ6 purpose pin without drawing
VIA6Z.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6Z.R.5: At least 2 VIAiZ within the same Metal intersection must be used for a connection that has a VIAiZ <= 5um (L2) away from a metal plate with height > 10um (H2) and width > 3.0um (W2)
VIA6Z.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6Z.CAD.1: VIA on metal resistor body not allowed
M7Z.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7Z.W.1: Width: 0.400
M7Z.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7Z.S.1: Space: 0.400
M7Z.S.3.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7Z.S.3.3: Space if at least one metal line width is > 1.50 um (W3) and if the parallel metal run length (between both metals) > 1.50 um (L3): 0.500
M7Z.S.3.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7Z.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4) --Note: rule also applies to dummies.: 1.500
M7Z.EN.1_M7Z.EX.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7Z.EN.1: Enclosure of {VIA below MiZ} by MiZ: 0.020
Rule M7Z.EX.1: Extension on {VIA below MiZ} by MiZ on at least 2 opposite sides: 0.080
M7Z.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7Z.A.1: Area: 0.565
M7Z.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7Z.A.2: Enclosed area: 0.565
M7Z.PIN.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7Z.PIN.CAD.1: MetalZ7 purpose pin without drawing
VIA6T.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6T.W.1: Width (width = length, min = max) (except via ring in sealring): 0.360
VIA6T.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6T.S.1: Space: 0.340
VIA6T.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6T.S.2: Space to VIAiT in an array (VIAiT with 3 or more VIAiT within <0.56um distance): 0.540
VIA6T.EN.1_VIA6T.EX.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6T.EN.1: Enclosure of VIAiT by {Metal below VIAiT}: 0.020
Rule VIA6T.EX.1: {Metal below VIAiT} Extension on VIAiT on at least 2 opposite sides: 0.080
VIA6T.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6T.R.1: 45 degrees rotated VIAiT not allowed except for ring in sealring corner
VIA6T.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6T.R.3: VIAiT must be fully covered by Metal below and above 
VIA6T.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6T.R.4: At least 2 VIAiT with space <= 1.7 um (S1) are required for connection when one of the metals has width > 1.8 um (W1)
VIA6T.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6T.R.5: At least 2 VIAiT within the same Metal intersection must be used for a connection that has a VIAiT <= 5um (L2) away from a metal plate with height > 10um (H2) and width > 3.0um (W2)
VIA6T.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6T.CAD.1: VIA on metal resistor body not allowed
VIA6T.MRC.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule VIA6T.MRC.1: VIA6T is not compatible with VIA6Z or M7Z 
M7T.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.W.1: Width: 0.600
M7T.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.S.1: Space: 0.600
M7T.S.3.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.S.3.4: Space if at least one metal line width is > 4.50 um (W4) and if the parallel metal run length (between both metals) > 4.50 um (L4): 1.500
M7T.S.3.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.S.3.5: Space if at least one metal line width is > 12.0 um (W5) and if the parallel metal run length (between both metals) > 12.0 um (L5): 5.000
M7T.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.EN.1: Enclosure of VIAtop by MiT: 0.120
M7T.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.A.1: Area: 0.780
M7T.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.A.2: Enclosed area: 0.780
M7T.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.W.2: Maximum width, except under LMARK: 30.000
M7T.PIN.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.PIN.CAD.1: MetalT7 purpose pin without drawing
M7T.MRC.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7T.MRC.1: M7T is not compatible with M7Z 
CB.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB.W.1: CB Width, except under MKR;sealring or FO;mkr: 3.000
CB.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB.W.2: CB Maximum Width (CB must be rectangle) (Exception: sealring, ebeam probes, under MKR;ind or FO;mkr --Note: A tolerance of +/- two grid steps is allowed for bevelled corners.): 3.000
CB.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB.W.3: CB ring Width under FO;mkr (min=max): 2.000
CB.W.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB.W.4:CB Width=Length under FO;mkr (min=max): 3.000
CB.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB.S.1: CB Space: 2.000
CB.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB.EN.1: CB Enclosure by Mtop (Mtop must cover CB except for Sealring): 0.700
AP.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule AP.W.1: AP Width (except under MKR;MSKREG): 3.000
AP.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule AP.S.1: AP Space: 2.000
AP.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule AP.W.2: Maximum AP width excluding AP under CB2: 44.000
AP.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule AP.EN.1: AP Enclosure of CB (AP must cover CB): 0.700
AP.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule AP.CAD.1: AP purpose pin without drawing
CB2.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB2.W.1: CB2 Width: 2.000
CB2.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB2.S.1: CB2 Space: 2.000
CB2.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB2.EN.1: CB2 Enclosure by AP (CB2 must be fully covered by AP): 1.000
CB2.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB2.R.1: CB2 must intersect at least one of the following marker layers {MKR;wb, MKR;tp, MKR;fc, FO;mkr, FI;mkr, WLBalign;mkr or MKR;sealring}
CB2.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB2.OL.1: CB2 Overlap of CB (align if less): 2.000
CB2.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CB2.EX.1: CB Extension on CB2 (align if less): 2.000
HRI.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HRI.W.2: PO width within HRI (minimum resistor width): 1.000
HRI.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HRI.EN.1: Enclosure of PO: 0.260
HRI.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HRI.W.1: Width: 0.720
HRI.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HRI.S.1: Space: 0.310
HRI.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HRI.D.1: Distance to OD (HRI must not interact with OD): 0.260
HRI.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HRI.D.2: Distance to PO: 0.260
HRI.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HRI.OL.1: RPO Overlap of PP (min = max): 0.300
HRI.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HRI.R.1: PO width within HRI must be rectangular:
HPA.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.W.1: Width: 0.280
HPA.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.S.1: Space: 0.280
HPA.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.A.1: Area: 0.270
HPA.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.A.2: Enclosed Area: 0.270
HPA.L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.L.1: Transistor length for NMOS and PMOS within MKR,HPA: 0.140
HPA.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.D.1: MKR,HPA Distance to Gate (in endcap direction): 0.160
HPA.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.D.2: MKR,HPA Distance to Gate (in Source/Drain direction): 0.185
HPA.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.EN.1: MKR,HPA Enclosure of Gate (in endcap direction): 0.160
HPA.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.EN.2: MKR,HPA Enclosure of Gate (in Source/Drain direction): 0.185
HPA.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.R.1: MKR,HPA must not intersect VTH_N, VTH_P, VTL_N, VTL_P, OD18, OD25, DCO
HPA.B.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.B.1: Unremovable Width or Space of {(NP .not. NW) .not. (MKR,HPA siz -0.050) .not. (DCO siz -0.050) .not. OD2 .not. BarfromLDD} with a 0.170um gap and sliver removal. DCO point-touch and single track (0.200) overlap allowed provided all adjacent edges >=0.4. (NLDD_LP mask) --Note: Point touch of corners of std library cells is allowed as this is recognized and specially treated by OPC. A minimum length of 0.4 is required at the edges adjacent to the point touch. Note that these rules are copies of the similar rules in Bulk DRM (NP.B.2.1, PP.B.2.1, VTL_N.B.1, VTL_P.B.1) with modifications necessary for MKR,HPA.: 0.180
HPA.B.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.B.2: Unremovable Width or Space of {(NP .not. NW ) .and. (MKR,HPA siz 0.050) .not. BarfromLDD} (NLDD_HPA mask) with a 0.170um gap and sliver removal: 0.180
HPA.B.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.B.3: Unremovable Width or Space of {(PP .and. NW) .not. (MKR,HPA siz -0.050) .not. (DCO siz -0.050) .not. OD2 .not. BarfromLDD} with a 0.170um gap and sliver removal. DCO point-touch and single track (0.200) overlap allowed provided all adjacent edges >=0.4. (PLDD_LP mask)a: 0.180
HPA.B.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.B.4: Unremovable Width or Space of {(PP .and. NW) .and. (MKR,HPA siz 0.050) .not. BarfromLDD} (PLDD_HPA mask) with a 0.170um gap and sliver removal: 0.180
HPA.B.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.B.5: Unremovable Width or Space of {NW .or. OD25 .or. VTL_N .or. MKR,HPA .or. PW,block} with a 0.170um gap and sliver removal. VTL_N point-touch allowed provided all adjacent edges >= 0.4. (ADSHVTN mask)a: 0.180
HPA.B.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HPA.B.6: Unremovable Width or Space of {NW .not. (OD25 .or. VTL_P .or. MKR,HPA)} with a 0.170um gap and sliver removal. VTL_P point-touch allowed provided all adjacent edges >= 0.4. (ADSHVTP mask)a: 0.180
HRI.L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HRI.L.1: Resistor length (defined by PP space to PP): 3.000
RES.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RES.EN.1: NP Enclosure of PO/OD of an N+ resistor (N+ resistor must be completely covered by NP): 0.200
RES.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RES.D.1: NP Distance to PO/OD of a P+ resistor (P+ resistor must not interact with NP): 0.200
RES.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RES.EN.2: PP Enclosure of PO/OD of a P+ resistor (P+ resistor must be completely covered by PP): 0.200
RES.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RES.EN.3: RH Enclosure of OD/PO of a N+ or P+ resistor (Resistor must be completely covered by RH): 0.200
RES.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RES.D.2: PP Distance to PO/OD of an N+ resistor (N+ resistor must not interact with PP): 0.200
RES.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RES.R.1: N+ or P+ poly resistor is not allowed on OD (PO of poly resistor must not intersect OD)
RES.MRC.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RES.MRC.1: RH layer must be used for resistors only. It must cover the resistors body.
RES.MRC.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule RES.MRC.2: RH Enclosure of OD/PO of a N+ or P+ resistor (Resistor must be completely covered by RH): 0.200
CBM.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CBM.W.1: BOTMIM Width: 2.900
CBM.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CBM.S.1: BOTMIM Space: 1.200
CBM.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CBM.EN.1: BOTMIM Enclosure of {VIA above MIM}: 0.600
CBM.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CBM.D.1: BOTMIM Distance to VIA5Z or VIA5T: 0.600
CTM.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CTM.W.1: MKTOPMIM Width: 2.900
CTM.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CTM.S.1: MKTOPMIM Space: 1.200
CTM.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CTM.A.2: Maximum MKTOPMIM Area: 20000
CTM.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CTM.EN.1: MKTOPMIM Enclosure by BOTMIM (MKTOPMIM must be completely covered by BOTMIM): 0.350
CTM.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CTM.EN.2: MKTOPMIM Enclosure of {VIA above MIM}: 0.600
CTM.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CTM.D.1: MKTOPMIM Distance to {VIA above MIM}: 0.600
CTM.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CTM.R.1: MKTOPMIM enclosed area is forbiden:
DCBM.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCBM.W.1: BOTMIM,tile Width: 3.600
DCBM.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCBM.S.1: BOTMIM,tile Space: 1.200
DCBM.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCBM.D.1: BOTMIM,tile Distance to VIA5Z or VIA5T (must not interact): 0.600
DCBM.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCBM.D.2: BOTMIM,tile Distance to BOTMIM (must not interact): 2.500
DCBM.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCBM.D.3: BOTMIM,tile Distance to {Metal below MIM} (drawn metal) (must not interact): 0.600
DCBM.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCBM.R.1: BOTMIM,tile must not interact with MKTOPMIM
DCBM.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCBM.R.2: BOTMIM,tile must be rectangular orthogonal to grid
DCTM.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCTM.W.1: MKTOPMIM,tile Width: 2.900
DCTM.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCTM.S.1: MKTOPMIM,tile Space: 1.200
DCTM.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCTM.D.1: MKTOPMIM,tile Distance to VIA5Z or VIA5T (must not interact): 0.600
DCTM.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCTM.D.2: MKTOPMIM,tile Distance to MKTOPMIM (must not interact): 2.500
DCTM.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCTM.R.1: MKTOPMIM,tile must be completely covered by BOTMIM,tile
DCTM.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DCTM.R.2: MKTOPMIM,tile must be rectangular orthogonal to grid
BIP.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule BIP.R.2: OD (Emitter) of bipolar transistor must be covered by MKR;BJT
LUP.D.1_LUP.D.2
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule LUP.D.1: Maximum distance from any point inside Source/Drain area to the nearest OD of a well tie within the same NW or PW (see LUP.D.2 for special treatment of SRAM): 30.000
Rule LUP.D.2: Maximum distance from any point inside Source/Drain area to the nearest OD of a well tie within the same NW or PW in SRAM region (marked with layer SRM). The distance is defined by the larger of the zones I, II: (I) OD of well tie sized by A inside the well (=LUP.D.1), (II) OD of well tie upsized by 1.5um in one direction and value B in the other direction.: 40.000
LUP.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule LUP.EN.3: SDI Enclosure of a hot N+ S/D junction or a hot P+ S/D junction (SDI must completely cover any hot S/D connected to an IO pad): 0.500
LUP.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule LUP.R.1: {N+ SD inside (PW interacting with SDI)} must be fully surrounded by a continuous PW strap in the same PW
LUP.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule LUP.R.2: {P+ SD inside (NW interacting with SDI)} must be fully surrounded by a continuous NW strap in the same NW
LUP.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule LUP.R.3: Hot N+ SD junctions must be fully surrounded by a second continuous strap ring (this second ring should be a NW strap)
LUP.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule LUP.R.4: Hot P+ SD junctions must be fully surrounded by a second continuous strap ring (this second ring should be a PW strap) --Note: The second guard ring (outer) has the opposite doping polarity than the first guard ring (inner). No OD is allowed between the inner and outer rings.
LUP.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule LUP.W.1: OD width for all continuous P+ OD/PW or N+ OD/NW guard rings (with or without DNW) must allow a continuous single row of contacts: 0.150
D_CO.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CO.D.5: Distance of {CO .or. CO;LIL} on OD to Gate of DRAM transistor: 0.055 
D_CO.EN.2.1_D_CO.EN.2.2
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CO.EN.2.1: Enclosure by OD: 0.010
D_CO.EN.2.2: Enclosure by OD (at least 2 opposite sides of CO): 0.020
D_OD.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_OD.W.3: Width of NMOS DRAM and NMOS LVT DRAM transistor: 0.100
D_PO.W.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_PO.W.4: Transistor length for NMOS DRAM and NMOS LVT DRAM transistor: 0.120
D_PO.S.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_PO.S.3: PO Space on OD: 0.130
D_OD2.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_OD2.D.1: OD2 Distance to SD: 0.160
D_OD2.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_OD2.D.2: OD2 Distance to Gate of MOS: 0.270
D_OD2.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_OD2.EN.1: OD2 Enclosure of Gate of MOS in SD direction: 0.270
D_OD2.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_OD2.EX.1: OD2 Extension on {SD .or. Gate}: 0.160
D_PO.S.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_PO.S.2.1: PO Space on OD (if at least one channel length > 0.090): 0.140
D_OD.S.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_OD.S.4: OD Space: 0.110
DP_CO.D.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DP_CO.D.4: Distance of CO on OD to {Gate .not. OD2} within MKR;drmperi: 0.050
DP_CO.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DP_CO.D.5: Distance of CO on OD to {Gate on OD2} within MKR;drmperi: 0.090
D_PP.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_PP.EN.3: {NP or PP or CELLIMP} Enclosure of PO: 0.150
D_CI.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.W.1: Width: 0.180
D_CI.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.S.1: Space: 0.180
D_CI.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.A.1: Area: 0.122
D_CI.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.A.2: Enclosed Area: 0.122
D_CI.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.EN.1: Enclosure of Gate (CELLIMP must fully cover N-Channel sized by this value): 0.160
D_CI.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.EX.1: Extension on {OD interacting with MKR;EDRAM}: 0.130
D_CI.B.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.B.1: Distance to NP (align if less): 0.180
D_CI.B.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.B.2: Width of {NP .or. CELLIMP}: 0.180
D_CI.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.R.1: CELLIMP must be completely covered by MKR;EDRAM
D_CI.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.R.2: CELLIMP not allowed to intersect NP or PP
D_CI.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.R.3: {PO interacting with MKR;EDRAM} must be fully covered by {NP .or. PP .or. CELLIMP}
D_CI.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CI.R.4: {OD interacting with MKR;EDRAM} must be fully covered by {NP .or. PP .or. CELLIMP}
D_LIL.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.W.1: Width (width = length, min. = max.): 0.090
D_LIL.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.S.1: Space: 0.120
D_LIL.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.S.2: CO;LIL Space in an array (CO;LIL with 3 or more CO;LIL within < 0.15 um): 0.140
D_LIL.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.D.1: Distance to PO: 0.055
D_LIL.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.D.2: Distance to OD: 0.080
D_LIL.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.EN.1: Enclosure by OD: 0.010
D_LIL.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
RuleD_LIL.EN.2: Enclosure by PO: 0.030
D_LIL.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.R.1: CO;LIL on Gate not allowed
D_LIL.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.R.2: CO;LIL on RPO not allowed
D_LIL.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.R.3: CO;LIL must be fully covered by {OD .or. PO} and ELEC1
D_LIL.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.R.4: CO;LIL on {NP .or. CELLIMP}/PP boundary not allowed
D_LIL.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.R.5: 45 degrees rotated CO;LIL not allowed
D_LIL.R.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_LIL.R.6: CO;LIL is not allowed to interact with CO
D_E1.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E1.W.1: Width: 0.120
D_E1.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E1.S.1: Space: 0.080
D_E1.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E1.A.1: Area: 0.043 
D_E1.S.3.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E1.S.3.1: Space if the parallel run length > 0.13um (L1): 0.090
D_E1.S.3.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E1.S.3.2: Space if the parallel run length > 0.25um (L2): 0.100
D_E1.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E1.EN.1: Enclosure of CO;LIL: 0.015
D_E1.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E1.R.1: ELEC1 must be covered fully by ELEC2
D_E1.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E1.W.2: Maximum Width: 0.160
D_E2.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E2.W.1: Width: 0.160
D_E2.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E2.S.1: Space: 0.220
D_E2.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E2.A.1: Area: 0.080
D_E2.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E2.EN.1: Enclosure of ELEC1: 0.040
D_E2.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E2.D.1: Distance to CO: 0.065
D_E2.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E2.D.2: Distance to M1 with width > 0.30um (M1 with width > 0.30um must not intersect ELEC2): 0.100
D_E2.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E2.R.1: No CO allowed above ELEC2
D_E2.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_E2.R.2: Each ELEC2 must intersect an ELEC1 (ELEC2 must be connected to a DRAM capacitor, ELEC2 cannot be used as an interconnection level)
D_EM.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.W.1: Width: 0.500
D_EM.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.S.1: Space: 0.500
D_EM.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.A.1: Area: 1.200
D_EM.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.A.2: Enclosed Area: 1.200
D_EM.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.EN.1: Enclosure of Gate of NMOS DRAM transistor: 0.270
D_EM.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.EN.2: Enclosure of SD: 0.160
D_EM.D.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.D.4: Distance to {NW .or. NT_N .or. PW;BLOCK} (align if less, must not intersect): 0.470
D_EM.D.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.D.5: {SD or Gate} (inside OD2) Distance to MKR;EDRAM: 0.270
D_EM.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.R.2: MKR;EDRAM must be fully covered by OD25
D_EM.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.R.3: MKR;EDRAM edge is not allowed to interact with either SD or PO (both must be completely covered by MKR;EDRAM or must not interact with MKR;EDRAM)
D_EM.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.R.4: MKR;EDRAM is not allowed to interact with DCO, RH, MKR;BJT, MKR;VAR, SRM, VTH_N, VTH_P, VTL_N, VTL_P.
D_EM.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_EM.OL.1: Overlap of NP (align if less): 0.180
D_MSA.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_MSA.R.1: MKR;DRAMSA must not interact NP
D_MSA.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_MSA.R.1: MKR;DRAMSA must be drawn line on line with MKR;HPA
D_CO2.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CO2.W.1: Width (width = length, min = max): 0.090
D_CO2.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CO2.S.1: Space: 0.120
D_CO2.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CO2.EN.1: Enclosure by ELEC2: 0.080
D_CO2.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CO2.EN.2: Enclosure by ELEC1: 0.015
D_CO2.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CO2.EN.3: Enclosure by M1: 0.000
D_CO2.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CO2.EX.1: M1 Extension on CO;C2 on at least 2 opposite sides: 0.040
D_CO2.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CO2.R.1: Must be completely covered by ELEC2 (below) and M1 (above)
D_CO2.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule D_CO2.R.2: Not allowed to interact with CO;LIL
PWB.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PWB.W.1: {NW .or. PW;block} Width: 0.470
PWB.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PWB.S.1: PW;block Space to {NW .or. PW;block}: 0.470
PWB.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PWB.A.1: PW;block Area, except when abutted with NW: 1.200
PWB.A.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PWB.A.2: {NW .or. PW;block} Enclosed Area: 0.640
PWB.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PWB.R.1: PW;block must not intersect NW
PWB.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PWB.D.1: PW;block distance to OD. PW;block must not intersect OD, except on Drift MOS, under MKR;HV and under MKR;ind
PWB.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PWB.R.2: A PW;block shape cannot interact with two or more (NW) at different potential --Note: DRC implementation is on different net 
PWB.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PWB.R.3 : A PW;block shape cannot interact with two or more (PW) at different potential --Note: DRC implementation is on different net
DR.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DR.OL.1: Transistor Length: PW Overlap of NMOS-GATE, NW overlap of PMOS-GATE (NW boundary in Drift-MOS OD must be covered by PO) (min=max): 0.250
DR.OL.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DR.OL.2: NW Overlap of NMOS-GATE, PW Overlap of PMOS-GATE (min=max), except on OTP: 0.100
DR.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DR.R.1: OD2 must cover all Drift-MOS OD --Note: Drift-MOS OD is the OD shape interacting with the Gate, including the OD area under the PO.
DR.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DR.EX.1: NW Extension on OD: 1.000
DR.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DR.D.1: PW;block Distance to OD: 1.000
DR.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DR.W.3: Drift-MOS OD Width, except on OTP : 2.000
DR.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DR.R.2: NW of NMOS-Drift and PW of PMOS-Drift must be isolated by aPW;block ring, except on OTP 
DR.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DR.W.1: PW;block Width of inner ring for Drift-NMOS (min=max), except on OTP 1.500
DR.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule DR.W.2: PW;block Width of inner ring for Drift-PMOS (min=max) 1.000
GD.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GD.OL.1: NP Overlap of Gate of gated diode: 0.150
GD.OL.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GD.OL.2: PP Overlap of Gate of gated diode: 0.150
GD.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GD.EX.1: NP Extension on Gate: 0.150
GD.EX.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GD.EX.2: PP Extension on Gate: 0.150
GD.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GD.R.1: MKR;gated must be drawn line-on-line with Gate of gated diode
GD.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule GD.R.2: MKR;gated (Gated diode) must be completely covered by OD2
FD.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule FD.R.1: MKR;foxd must be drawn line-on-line with SD (Source/Drain)
FD.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule FD.R.2: MKR;foxd cannot interact with Gate
I_MiX.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule I_MiX.W.1: Metal Width (applicable to all MiT, MiZ, MiY, MiX drawing levels within MKR,ind including coil, ports and center tab, but not to dummy/tile and not to M1): 1.500
I_MiX.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule I_MiX.W.2: Maximum Mtop Width (applicable to Mtop only - can be MiZ or MiT): 35.000
I_MiX.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule I_MiX.S.1: Metal Space (applicable to all MiT, MiZ, MiY, MiX levels within MKR,ind but not to dummy/tile and not to M1, M2X and M3X ): 1.500
I_DUM.D.1__M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule I_DUM.D.1: Metal tile Distance to Metal coil --Note: DRC verifies this distance within the same metal level only. Designs shall not place dummy/tile on metal levels under the coil of the inductor.: 5.000
I_DUM.D.1__M2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule I_DUM.D.1: Metal tile Distance to Metal coil --Note: DRC verifies this distance within the same metal level only. Designs shall not place dummy/tile on metal levels under the coil of the inductor.: 5.000
I_DUM.D.1__M3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule I_DUM.D.1: Metal tile Distance to Metal coil --Note: DRC verifies this distance within the same metal level only. Designs shall not place dummy/tile on metal levels under the coil of the inductor.: 5.000
I_DUM.D.1__M4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule I_DUM.D.1: Metal tile Distance to Metal coil --Note: DRC verifies this distance within the same metal level only. Designs shall not place dummy/tile on metal levels under the coil of the inductor.: 5.000
I_DUM.D.1__M5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule I_DUM.D.1: Metal tile Distance to Metal coil --Note: DRC verifies this distance within the same metal level only. Designs shall not place dummy/tile on metal levels under the coil of the inductor.: 5.000
I_DUM.D.1__M6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule I_DUM.D.1: Metal tile Distance to Metal coil --Note: DRC verifies this distance within the same metal level only. Designs shall not place dummy/tile on metal levels under the coil of the inductor.: 5.000
I_DUM.D.1__M7
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule I_DUM.D.1: Metal tile Distance to Metal coil --Note: DRC verifies this distance within the same metal level only. Designs shall not place dummy/tile on metal levels under the coil of the inductor.: 5.000
ASS.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule ASS.R.1 :  MKR;wb, MKR;fc, FO;mkr, FI;mkr are mutually exclusive on a chip 
WB.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.W.1: MKR;wb Width: 30.000
WB.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.R.4 : MKR_wb and MKR_tp must not intersect 
WB.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.S.2: M4X, ..., Mtop Space (within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 1.000
WB.DEN.1_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.1_M1: M1, M2X, M3X minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.2
WB.DEN.1_M2X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.1_M2X: M1, M2X, M3X minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.2
WB.DEN.1_M3X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.1_M3X: M1, M2X, M3X minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.2
WB.DEN.1.1_M4X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.1.1_M4X: M4X, ..., Mtop minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.3
WB.DEN.1.1_M5X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.1.1_M5X: M4X, ..., Mtop minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.3
WB.DEN.1.1_M6Z
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.1.1_M6Z: M4X, ..., Mtop minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.3
WB.DEN.1.1_M7Z
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.1.1_M7Z: M4X, ..., Mtop minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.3
WB.DEN.1.1_M7T
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.1.1_M7T: M4X, ..., Mtop minimum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.3
WB.DEN.2_M1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.2_M1: M1, M2X, M3X, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.8
WB.DEN.2_M2X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.2_M2X: M1, M2X, M3X, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.8
WB.DEN.2_M3X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.2_M3X: M1, M2X, M3X, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.8
WB.DEN.2_M4X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.2_M4X: M1, M2X, M3X, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.8
WB.DEN.2_M5X
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.2_M5X: M1, M2X, M3X, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.8
WB.DEN.2_M6Z
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.2_M6Z: M1, M2X, M3X, ..., Mtop-1 maximum density over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.8
WB.DEN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule WB.DEN.3: Maximum density of the layer combination {Mtop-1 .or. ... .or. M4X} over local 20um x 20um areas stepped in 5um increments (if check window is within bonding area) --Note: For DRC purposes the bonding area is defined by {MKR,wb downsized 3.250}: 0.85
LOGO.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule LOGO.R.1: MKR;logo must not interact with CB, AP, FW nor CB2
LOGO.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule LOGO.EN.1: MKR;logo Enclosure of Mtop (MKR;logo layer must cover the logo area): 3.000
MSUB.CAD.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSUB.CAD.EN.1: MKR,msub enclosure of NW: 0.000
MSUB.CAD.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSUB.CAD.D.1: MKR,msub distance to NW: 0.005
MSUB.CAD.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSUB.CAD.R.1: MKR,msub cannot cut NW
MSUB.CAD.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSUB.CAD.EN.2: MKR,msub enclosure of PW,blk: 0.000
MSUB.CAD.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSUB.CAD.D.2: MKR,msub distance to PW,blk: 0.005
MSUB.CAD.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSUB.CAD.R.2: MKR,msub cannot cut PW,bk
MSUB.CAD.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSUB.CAD.EN.3: MKR,msub enclosure of OD: 0.000
MSUB.CAD.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSUB.CAD.D.3: MKR,msub distance to OD: 0.005
MSUB.CAD.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSUB.CAD.R.3: MKR,msub cannot cut OD
MSUB.CAD.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MSUB.CAD.R.4: MKR,msub cannot be enclosed by OD
CORL.L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CORL.L.1: Corner L length (min = max): 6.500
CORL.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CORL.W.3: Corner L width (min = max) for AP: 2.500
CORL.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CORL.R.1: MKR;MSKREG must be identical to the AP Corner L shape
CORL.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CORL.D.1: Minimum MKR;MSKREG (Corner L) Distance to any other design or dummy shape, except under MKR;sealring: 2.000
CORL.MRC.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CORL.MRC.1: Four Corner L defining a rectangle shall be drawn in the four corners of the die (minimum requirement is three).
MVAR.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MVAR.W.1: Width: 0.470
PO.W.3a
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.W.3a: Varactor length for 1.8V devices: 0.115
PO.W.4a
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.W.4a: Varactor length for 2.5V devices: 0.060
MVAR.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MVAR.W.1: Space: 0.470
MVAR.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MVAR.S.2: Space to OD: 0.160
MVAR.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MVAR.EN.1: MKR;VAR Enclosure of Varactor OD: 0.160
MVAR.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MVAR.R.2: MKR;VAR must not intersect VTH_N, VTH_P, VTL_N, VTL_P, NT_N, RPO
MVAR.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MVAR.R.4: MKR;VAR must not intersect {non-varactor Gate sizing 0.16}
MVAR.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MVAR.R.5: NP/PP must fully cover {(((Gate of Varactor) sizing 0.19) and OD) sizing 0.13}
M1.Sense.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M1.CAD.Sense: Metal1 is forbidden under metal1 sense
M2X.Sense.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M2X.Sense.CAD.1: Metal1 to Metal2X are forbidden under Metal2X sense
M3X.Sense.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M3X.Sense.CAD.1: Metal1 to Metal3X are forbidden under Metal3X sense
M4X.Sense.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M4X.Sense.CAD.1: Metal1 to Metal4X are forbidden under Metal4X sense
M5X.Sense.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M5X.Sense.CAD.1: Metal1 to Metal5X are forbidden under Metal5X sense
M6.Sense.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M6.Sense.CAD.1: Metal1 to Metal6(Z/T) are forbidden under Metal6 sense
M7.Sense.CAD.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule M7.Sense.CAD.1: Metal1 to Metal7(Z/T) are forbidden under Metal7 sense
ID.IP.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
RuleID.IP.3 : Maximum die size in the X direction:23850 
ID.IP.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
RuleID.IP.4 : Maximum die size in the Y direction:32600 
ID.BEOL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule ID.BEOL.1: Any final product design must be covered by a metallization ID marker for total number of metals (one of MKR;M6 or MKR;M7 for designs with 6 or 7 metals, respectively), a metallization ID marker for number of intermediate metals (MKR;Y0 for designs with 0 intermediate metals), a metallization ID marker for number of thick metals (one of MKR;Z0, MKR;Z1 or MKR;Z2 for designs with 0, 1 or 2 thick metals, respectively) and a metallization ID marker when thick-copper metal option is used (MKR;T1 for designs with 1 thick-copper metal). Those metallization markers must be drawn line on line with the outside border of MKR;sealring (or with the data extent if it is a design submission without seal ring). The only allowed combinations are: {MKR;M6 .and. MKR;Y0 .and. MKR;Z1} or {MKR;M7 .and. MKR;Y0 .and. MKR;Z2} or {MKR;M6 .and. MKR;Y0 .and. MKR;Z0 .and. MKR;T1} or {MKR;M7 .and. MKR;Y0 .and. MKR;Z1 .and. MKR;T1}.
ID.BEOL.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule ID.BEOL.2: Only metal levels required for the metallization option are allowed in the design as indicated in DERIVED GEOMETRIES
ID.BEOL.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule ID.BEOL.3: All metal levels required for the metallization option are required in the design as indicated in DERIVED GEOMETRIES
ID.IP.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule ID.IP.1: All product must be covered by a MKR;IPST marker for company specific IP. Maximum one of these shapes is allowed and must be drawn line on line with the outside border of MKR;sealring (or with the data extent if it is a design submission without seal ring).
ID.MPW.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule ID.MPW.1: Origin of the final GDS submission must be inside the Boundary-BOX of the GDS. The chip extents must be given in an integer number of microns.
HV_DOD.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_DOD.D.3: OD,tile Distance to NEXT boundary (OD,tile must not cross the NEXT boundary): 0.600
HV_DOD.D.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_DOD.D.4: OD,tile Distance to PEXT boundary (OD,tile must not cross the PEXT boundary): 0.600
HV_MHV.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_MHV.W.1: Width: 0.470
HV_MHV.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_MHV.S.1: Space: 0.470
HV_MHV.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_MHV.EN.1: Enclosure by OD2. OD2 must completely cover MKR,HV, except Schottky diode.: 0.000
HV_MHV.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_MHV.EN.2: Enclosure of OD. OD must be either completely inside or completely outside MKR,HV: 0.000
HV_MHV.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_MHV.EN.3: Enclosure of {NW or PW,Block or NEXT}. {NW or PW,Block or NEXT} must be either completely inside or completely outside MKR,HV.: 0.000
HV_NWD_MRC.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NWD_MRC.R.1: High voltage Nmos drift device Forbidden 
HV_PWD_MRC.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PWD_MRC.R.1: High voltage Pmos drift device Forbidden 
HV_RPO.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_RPO.OL.1: RPO interacting with NEXT Overlap of Gate (min=max): 0.100
HV_RPO.OL.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_RPO.OL.2: RPO interacting with PEXT Overlap of Gate (min=max): 0.050
HV_RPO.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_RPO.A.1: Area: 0.350
HV_PP.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PP.R.2: PO must be fully covered by {NP .or. PP .or. NEXT .or. PEXT}
HV_PP.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PP.R.3: OD must be fully covered by {NP .or. PP .or. NEXT .or. PEXT}
HV_EXT.W.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_EXT.W.1.1: HV-Extended NMOS PO Width: 0.500
HV_EXT.W.1.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_EXT.W.1.2: HV-Extended PMOS PO Width: 0.250
HV_EXT.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_EXT.W.3: (HV-Extended NMOS or HV-Extended PMOS) Transistor Width: 0.400
HV_EXT.EX.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_EXT.EX.1.1: RPO Extension on N+ Gate (min=max): 0.350
HV_EXT.EX.1.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_EXT.EX.1.2: RPO Extension on P+ Gate (min=max): 0.380
HV_EXT.OL.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_EXT.OL.2: RPO Overlap of N+OD or P+OD (min=max): 0.050
HV_EXT.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_EXT.R.1: {Unsilicided OD of Extended-Drain transistor must intersect NP edge or PP edge}
HV_EXT.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_EXT.R.2: PO interacting with {NEXT .or. PEXT} must interact RPO
HV_NEXT.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NEXT.W.1: Width: 0.470
HV_NEXT.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NEXT.S.1: Space: 0.470
HV_NEXT.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NEXT.D.1: NP Distance to Gate (min=max): 0.300
HV_NEXT.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NEXT.D.2: NW Distance to {N+OD interacting with NEXT }: 1.000
HV_NEXT.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NEXT.EX.1: Extension on OD: 0.500
HV_NEXT.EX.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NEXT.EX.2: Extension on PO: 0.160
HV_NEXT.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NEXT.OL.1: Overlap of Gate (min=max): 0.250
HV_NEXT.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NEXT.R.1: NEXT must be fully covered by MKR,HV and OD2
HV_NEXT.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NEXT.R.2: NEXT must not intersect PP
HV_NEXT.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NEXT.R.3: Extended Drain of NMOS device must be fully covered by NEXT
HV_PEXT.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PEXT.W.1: Width: 0.180
HV_PEXT.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PEXT.S.1: Space: 0.180
HV_PEXT.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PEXT.D.1: PP Distance to Gate (min=max): 0.330
HV_PEXT.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PEXT.EX.1: Extension on OD: 0.500
HV_PEXT.EX.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PEXT.EX.2: Extension on PO: 0.500
HV_PEXT.EX.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PEXT.EX.3: PW,block Extension on {OD and PEXT}: 0.330
HV_PEXT.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PEXT.OL.1: Overlap of Gate (min=max): 0.050
HV_PEXT.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PEXT.R.1: PEXT must be fully covered by MKR,HV and OD2
HV_PEXT.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PEXT.R.2: PEXT must not intersect NP (except Bipolar). PEXT must not intersect NEXT.
HV_PEXT.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_PEXT.R.3: Extended Drain of PMOS device must be fully covered by PEXT and PW;block
HV_NW.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NW.S.2: NW3V Space to NW1V, NW2Vor NW3V at different potential: 2.000
HV_NW.S.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NW.S.3: NW4V Space to NW1V, NW2V, NW3V or NW4V at different potential: 5.000
HV_NW.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NW.EN.1: NW3V Enclosure of NWELL strap: 0.250
HV_NW.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NW.D.1: NW3V Distance to PWELL strap: 0.250
HV_NW.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NW.R.1: A PW,block shape cannot interact with two or more NW at different potential
HV_NW.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule HV_NW.R.2: A PW,block shape cannot interact with two or more PW at different potential
OTP_NEXT.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OTP_NEXT.W.1: {NP .or. NEXT;otp} width: 0.180
OTP_NEXT.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OTP_NEXT.S.1: {NP .or. NEXT;otp} space: 0.180
OTP_NEXT.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OTP_NEXT.EX.1: Extension on OD: 0.130
OTP_NEXT.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OTP_NEXT.R.1: {OD .interact. NEXT;otp} must be covered by {NP .or. NEXT;otp}
OTP_VTN.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OTP_VTN.W.1: {VTH_P .or. VTNCELL;otp} width: 0.180
OTP_VTN.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OTP_VTN.S.1: {VTH_P .or. VTNCELL;otp} space: 0.180
OTP_VTN.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OTP_VTN.EX.1: Extension on OD: 0.160
OTP_VTN.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule OTP_VTN.EN.1: Enclosure of gate: 0.185
PL.W.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.W.1  : M3X internal plate min width=length outside MKR;sizeup : 5
Rule PL.imp1 : Metal3 internal plate must be square
PL.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.W.2  : M3X internal plate max width=length outside MKR;sizeup : 10
PL.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.W.3 : M3X peripheral connections width (min=max) outside MKR;sizeup : 0.18
PL.W.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.W.4 : M2X & M4X peripheral connections width outside MKR;sizeup : 0.17
PL.W.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.W.5 : M2X & M4X peripheral connections maximum width outside MKR;sizeup : 0.19
PL.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.S.1  : M2X & M4X space (min=max) outside MKR;sizeup : 2.3
PL.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.S.2 : M3X peripheral connections space (min=max) outside MKR;sizeup : 0.6
PL.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.EX.1 : M2X & M4X extension on M3X internal plate (min=max) outside MKR;sizeup : 0.78
PL.W.1.1
0 0 4 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.W.1.1  : M3X internal plate min width=length inside MKR;sizeup : 5.5
Rule PL.imp1 : Metal3 internal plate must be square
PL.W.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.W.2.1  : M3X internal plate max width=length inside MKR;sizeup : 11
PL.W.3.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.W.3.1 : M3X peripheral connections width (min=max) inside MKR;sizeup : 0.198
PL.W.4.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.W.4.1 : M2X & M4X peripheral connections width inside MKR;sizeup : 0.187
PL.W.5.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.W.5.1 : M2X & M4X peripheral connections maximum width inside MKR;sizeup : 0.210
PL.S.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.S.1.1  : M2X & M4X space (min=max) inside MKR;sizeup : 2.53
PL.S.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.S.2.1 : M3X peripheral connections space (min=max) inside MKR;sizeup : 0.66
PL.EX.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.EX.1.1 : M2X & M4X extension on M3X internal plate (min=max) inside MKR;sizeup : 0.858
PL.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PL.EN.1 : M3X plate enclosure of M2X plate must be (min=max) = 0
PL.imp2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule  PL_M3X.imp2 : MINUS PIN must not be connected with metal2
SD.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.R.2: The schottky diode must be covered by MKR;HV
SD.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.R.3: The Schottky OD must have 45deg chopped corners
SD.L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.L.1: OD 45deg corners length (min-max) : 0.282 
SD.L.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.L.2: OD 45deg corners length (min-max) : 0.283 
SD.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.D.1: NW distance to OD (except at 45deg OD corners) (min=max): 1.00
SD.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.EN.1:Minimum NW enclosure of NWELL strap: 0.31
SD.EN.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.EN.2: PW,block enclosure of NW (min=max): 1.50
SD.EX.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.EX.1: NW extension on DNW (min=max): 1.00
SD.OL.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.OL.1: DNW overlap of the external NW ring (min=max): 0.40
SD.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.W.1: PEXT width (min=max): 0.65
SD.OL.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.OL.2: PEXT overlap of OD (min=max): 0.15
SD.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.W.2 : PP width: 0.45 
SD.OL.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.OL.3: PP overlap of OD  : 0.15
SD.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.R.4: MKR;NOLDD must be identical to PP
SD.R.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SD.R.5: The Schottky diode must not interact with VTH_N, VTL_N, VTL_P, DCO, RH, NEXT OR PEXT 
MOM.W.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.W.1 finger width outside MKR;sizeup (min = max): 0.10
MOM.W.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.W.1.1 finger width inside MKR;sizeup (min = max): 0.11
MOM.S.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.S.1 finger space outside MKR;sizeup (min = max): 0.12
MOM.S.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.S.1.1 finger space inside MKR;sizeup (min = max): 0.132
MOM.L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.L.1 minimum finger length: 2.20
MOM.R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.R.1 minimum finger number: 10
MOM.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.W.2 minimum bus width: 0.52
MOM.D.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.D.1 distance between bus and finger outside MKR;sizeup (min = max): 0.74
MOM.D.1.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.D.1.1 distance between bus and finger inside MKR;sizeup (min = max): 0.814
MOM.W.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.W.3 POLY finger width outside MKR;sizeup: 0.13
MOM.W.3.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.W.3.1 POLY finger width inside MKR;sizeup: 0.143
MOM.W.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.W.4 OD finger width outside MKR;sizeup: 0.15
MOM.W.4.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.W.4.1 OD finger width inside MKR;sizeup: 0.165
MOM.D.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.D.2 Distance between POLY and OD fingers outside MKR;sizeup: 0.08
MOM.D.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.D.2.1 Distance between POLY and OD fingers inside MKR;sizeup: 0.088
MOM.W.5
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.W.5 minimum M1 shield bus width: 0.33
MOM.R.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.R.2 2 rows of contacts on poly-active bus required
MOM.D.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.D.3 M1 shield bus distance to MOM metal outside MKR;sizeup (min=max): 0.5
MOM.D.3.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.D.3.1 M1 shield bus distance to MOM metal inside MKR;sizeup (min=max): 0.55
MOM.R.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.R.3 Maximum length of MKR;momdmy: 100
MOM.R.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.R.4 Maximum area of MKR;momdmy: 2500
MOM.W.6
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.W.6 DOD width for 3-pins RF-MOM outside MKR;sizeup: 0.5
MOM.W.6.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.W.6.1 DOD width for 3-pins RF-MOM inside MKR;sizeup: 0.55
MOM.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.S.2 DOD space for 3-pins RF-MOM outside MKR;sizeup: 0.4
MOM.S.2.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.S.2.1 DOD space for 3-pins RF-MOM inside MKR;sizeup: 0.44
MOM.EN.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.EN.1 RPO enclosure of DOD: 0.3
MOM.imp.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule MOM.imp.1 no metal M1 or MiX allowed under MOMRF 3pins
PO.MTP.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.MTP.1  Transistor length for 2.5V NMOS and PMOS 0.13um inside MTP cell
PO.MTP.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule PO.MTP.2: Width of 45degrees PO lines on field oxide:  0.13um  inside MTP cell
RPO.A.MTP
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
RPO.A.MTP  RPO Area 0.330 um2 inside MTP cell
IDC_L.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule IDC_L.1 Max length : 2
IDC_R.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule IDC_R.1  Max height of the Boundary box of all VTH_P_ebeam;ebeam layers 600
SMIM.W.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SMIM.W.2 : SHIELD slot width=length (min=max) = 1.15
SMIM.S.2
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SMIM.S.2 : SHIELD slot space (min=max) = 0.85
SMIM.EN.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule SMIM.EN.3 : Maximum SHIELD slot enclosure by METALX = 1.10
CGO2.A.1
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CGO2.A.1 : maximum poly top plate area of poly/nwell capacitor = 1000 um2
RCGO2.ANT.3
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CGO2.ANT.3 : max nb of contact on poly per capa = 4*sqrt(area of capa)
RCGO2.ANT.4
0 0 3 Nov 30 17:46:57 2016                     
Rule File Pathname: /home/micro2/lab3/drcRunDir/_calibredrc_cgi_
Rule File Title: CALIBRE cmos065 DRC RULES FILE, Common Design Kit team - Crolles, Date: Tue Nov  1 16:57:16 2011 $ - DRM rev L - DRM AMS rev F - DK rev 5.3.6
Rule CGO2.ANT.4 : If S< 12m2, Max Number of contacts per capacitor = 12
DENSITY_RDBS
0 0 43 Nov 30 17:46:57 2016
STAT_M1.DEN.1.1.density.rdb 1
STAT_M1.DEN.1.2.density.rdb 1
M1.DEN.4.rdb 0
STAT_M1.DEN.4.density.rdb 0
STAT_M2X.DEN.1.1.density.rdb 1
STAT_M2X.DEN.1.2.density.rdb 1
M2X.DEN.4.rdb 0
STAT_M2X.DEN.4.density.rdb 0
STAT_M3X.DEN.1.1.density.rdb 1
STAT_M3X.DEN.1.2.density.rdb 1
M3X.DEN.4.rdb 0
STAT_M3X.DEN.4.density.rdb 0
STAT_M4X.DEN.1.1.density.rdb 1
STAT_M4X.DEN.1.2.density.rdb 1
M4X.DEN.4.rdb 0
STAT_M4X.DEN.4.density.rdb 0
STAT_M5X.DEN.1.1.density.rdb 1
STAT_M5X.DEN.1.2.density.rdb 1
M5X.DEN.4.rdb 0
STAT_M5X.DEN.4.density.rdb 0
STAT_M6Z.DEN.1.1.density.rdb 1
STAT_M6Z.DEN.1.2.density.rdb 1
M6Z.DEN.4.rdb 0
STAT_M6Z.DEN.4.density.rdb 0
M7Z.DEN.1.1.density.rdb 0
STAT_M7Z.DEN.1.1.density.rdb 0
M7Z.DEN.1.2.density.rdb 0
STAT_M7Z.DEN.1.2.density.rdb 0
M7Z.DEN.4.rdb 0
STAT_M7Z.DEN.4.density.rdb 0
STAT_M7T.DEN.1.1.density.rdb 0
STAT_M7T.DEN.1.2.density.rdb 0
M7T.DEN.4.rdb 0
STAT_M7T.DEN.4.density.rdb 0
STAT_CB.DEN.2.density.rdb 1
STAT_RF_M1.DEN.1.density.rdb 0
STAT_RF_M2X.DEN.1.density.rdb 0
STAT_RF_M3X.DEN.1.density.rdb 0
STAT_RF_M4X.DEN.1.density.rdb 0
STAT_RF_M5X.DEN.1.density.rdb 0
STAT_RF_M6Z.DEN.1.density.rdb 0
STAT_RF_M7Z.DEN.1.density.rdb 0
STAT_RF_M7T.DEN.1.density.rdb 0
DENSITY_PRINT_FILES
0 0 104 Nov 30 17:46:57 2016
OD.DEN.1.1.density
OD.DEN.1.2.density
OD.DEN.2.1.density
OD.DEN.3.1.density
OD.DEN.3.2.density
OD.DEN.3.3.density
PO.DEN.2.1.density
PO.R.8.density
STAT_PO.R.8.density
M1.DEN.1.1.density
STAT_M1.DEN.1.1.density
M1.DEN.1.2.density
STAT_M1.DEN.1.2.density
STAT_M1.DEN.4.density
M2X.DEN.1.1.density
STAT_M2X.DEN.1.1.density
M2X.DEN.1.2.density
STAT_M2X.DEN.1.2.density
STAT_M2X.DEN.4.density
M3X.DEN.1.1.density
STAT_M3X.DEN.1.1.density
M3X.DEN.1.2.density
STAT_M3X.DEN.1.2.density
STAT_M3X.DEN.4.density
M4X.DEN.1.1.density
STAT_M4X.DEN.1.1.density
M4X.DEN.1.2.density
STAT_M4X.DEN.1.2.density
STAT_M4X.DEN.4.density
M5X.DEN.1.1.density
STAT_M5X.DEN.1.1.density
M5X.DEN.1.2.density
STAT_M5X.DEN.1.2.density
STAT_M5X.DEN.4.density
ERR_0.8_50_M1.density
ERR_0.8_50_M2.density
ERR_0.8_50_M3.density
ERR_0.8_50_M4.density
ERR_0.8_50_M5.density
M6Z.DEN.1.1.density
STAT_M6Z.DEN.1.1.density
M6Z.DEN.1.2.density
STAT_M6Z.DEN.1.2.density
STAT_M6Z.DEN.4.density
M7Z.DEN.1.1.density
STAT_M7Z.DEN.1.1.density
M7Z.DEN.1.2.density
STAT_M7Z.DEN.1.2.density
STAT_M7Z.DEN.4.density
STAT_M7T.DEN.1.1.density
M7T.DEN.1.2.density
M7T.DEN.1.2.ea.density
STAT_M7T.DEN.1.2.density
STAT_M7T.DEN.4.density
AP.DEN.2.1.density
CB.DEN.2.density
STAT_CB.DEN.2.density
CB2.DEN.2.1.density
RF_M1.DEN.1.density
STAT_RF_M1.DEN.1.density
RF_DUM.DEN.1_M1.density
RF_DUM.DEN.1.1_M1.density
RF_M2X.DEN.1.density
STAT_RF_M2X.DEN.1.density
RF_DUM.DEN.1_M2.density
RF_DUM.DEN.1.1_M2.density
RF_M3X.DEN.1.density
STAT_RF_M3X.DEN.1.density
RF_DUM.DEN.1_M3.density
RF_DUM.DEN.1.1_M3.density
RF_M4X.DEN.1.density
STAT_RF_M4X.DEN.1.density
RF_DUM.DEN.1_M4.density
RF_DUM.DEN.1.1_M4.density
RF_M5X.DEN.1.density
STAT_RF_M5X.DEN.1.density
RF_DUM.DEN.1_M5.density
RF_DUM.DEN.1.1_M5.density
RF_M6Z.DEN.1.density
STAT_RF_M6Z.DEN.1.density
RF_DUM.DEN.1_M6.density
RF_DUM.DEN.1.1_M6.density
RF_M7Z.DEN.1.density
STAT_RF_M7Z.DEN.1.density
RF_DUM.DEN.1_M7.density
RF_DUM.DEN.1.1_M7.density
RF_M7T.DEN.1.density
STAT_RF_M7T.DEN.1.density
WB.DEN.1_M1.density
WB.DEN.2_M1.density
WB.DEN.1_M2X.density
WB.DEN.2_M2X.density
WB.DEN.1_M3X.density
WB.DEN.2_M3X.density
WB.DEN.1.1_M4X.density
WB.DEN.2_M4X.density
WB.DEN.1.1_M5X.density
WB.DEN.2_M5X.density
WB.DEN.1.1_M6Z.density
WB.DEN.1.1_M7Z.density
WB.DEN.1.1_M7T.density
WB.DEN.2_M7Z.density
WB.DEN.3.density
ID.MPW.1.density
