v++ -c -k  xilSnappyCompressMM -I/home/jiong/bsc-project/components/security/include -I/home/jiong/bsc-project/kernels/security/include -I/home/jiong/bsc-project/components/data_compression/include -I/home/jiong/bsc-project/kernels/data_compression/include /home/jiong/bsc-project/kernels/data_compression/src/xilSnappyCompressMM.cpp -o xilSnappyCompressMM.xo -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --log_dir log --report_dir report
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ compile can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/report/xilSnappyCompressMM
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/log/xilSnappyCompressMM
Running Dispatch Server on port:37277
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/xilSnappyCompressMM.xo.compile_summary, at Mon Jan  9 05:28:36 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:28:36 2023
Running Rule Check Server on port:44083
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/report/xilSnappyCompressMM/v++_compile_xilSnappyCompressMM_guidance.html', at Mon Jan  9 05:28:37 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-585] Compiling for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-242] Creating kernel: 'xilSnappyCompressMM'
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.

===>The following messages were generated while  performing high-level synthesis for kernel: xilSnappyCompressMM Log file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/xilSnappyCompressMM/xilSnappyCompressMM/vitis_hls.log :
INFO: [v++ 204-61] Pipelining loop 'gmem_read'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'gmem_read'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'downsizer_assign'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'downsizer_assign'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'dict_flush'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'dict_flush'
INFO: [v++ 204-61] Pipelining loop 'lz_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop 'lz_compress'
INFO: [v++ 204-61] Pipelining loop 'lz_compress_leftover'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_compress_leftover'
INFO: [v++ 204-61] Pipelining loop 'lz_left_bytes'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'lz_left_bytes'
INFO: [v++ 204-61] Pipelining loop 'lz_bestMatchFilter'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'lz_bestMatchFilter'
INFO: [v++ 204-61] Pipelining loop 'lz_booster'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'lz_booster'
INFO: [v++ 204-61] Pipelining loop 'snappy_divide'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'snappy_divide'
INFO: [v++ 204-61] Pipelining loop 'snappy_compress'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'snappy_compress'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'stream_upsizer'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'stream_upsizer'
INFO: [v++ 204-61] Pipelining loop 'gmem_write'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'gmem_write'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_202_4'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_202_4'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_144_2'.
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 75, loop 'VITIS_LOOP_144_2'
INFO: [v++ 204-61] Pipelining loop 'VITIS_LOOP_169_3'.
WARNING: [v++ 200-885] Unable to schedule bus request on port 'gmem1' (/home/jiong/bsc-project/kernels/data_compression/src/xilSnappyCompressMM.cpp:177) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-885.html
INFO: [v++ 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 72, loop 'VITIS_LOOP_169_3'
INFO: [v++ 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [v++ 200-789] **** Estimated Fmax: 336.96 MHz
INFO: [v++ 60-594] Finished kernel compilation
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/report/xilSnappyCompressMM/system_estimate_xilSnappyCompressMM.xtxt
INFO: [v++ 60-586] Created xilSnappyCompressMM.xo
INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/xilSnappyCompressMM.xo.compile_summary 
INFO: [v++ 60-791] Total elapsed time: 0h 13m 56s
INFO: [v++ 60-1653] Closing dispatch client.
v++ -l xilSnappyCompressMM.xo -o snappy_compress.xclbin -t hw -g --platform /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --config config_link.cfg --optimize 2
Option Map File Used: '/share/xilinx/Vitis/2020.2/data/vitis/vpp/optMap.xml'

****** v++ v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/reports/link
	Log files: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/logs/link
Running Dispatch Server on port:43295
INFO: [v++ 60-1548] Creating build summary session with primary output /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/snappy_compress.xclbin.link_summary, at Mon Jan  9 05:42:35 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:42:35 2023
Running Rule Check Server on port:43671
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/reports/link/v++_link_snappy_compress_guidance.html', at Mon Jan  9 05:42:42 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/hw/hw.xsa'
INFO: [v++ 74-74] Compiler Version string: 2020.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [05:42:55] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/xilSnappyCompressMM.xo --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm --target hw --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Mon Jan  9 05:43:00 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/xilSnappyCompressMM.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [05:43:01] build_xd_ip_db started: /share/xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/iprepo/xilinx_com_hls_xilSnappyCompressMM_1_0,xilSnappyCompressMM -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [05:43:18] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 54632 ; free virtual = 167788
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [05:43:19] cfgen started: /share/xilinx/Vitis/2020.2/bin/cfgen  -nk xilSnappyCompressMM:2:xilSnappyCompressMM_1.xilSnappyCompressMM_2 -dmclkid 0 -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: xilSnappyCompressMM, num: 2  {xilSnappyCompressMM_1 xilSnappyCompressMM_2}
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_1.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_1.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_1.compressd_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_1.in_block_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_2.in to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_2.out to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_2.compressd_size to HBM[0]
INFO: [CFGEN 83-2226] Inferring mapping for argument xilSnappyCompressMM_2.in_block_size to HBM[0]
INFO: [SYSTEM_LINK 82-37] [05:43:32] cfgen finished successfully
Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 45329 ; free virtual = 158526
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [05:43:32] cf2bd started: /share/xilinx/Vitis/2020.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/_sysl/.xsd --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [05:43:38] cf2bd finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1684.055 ; gain = 0.000 ; free physical = 40929 ; free virtual = 154056
INFO: [v++ 60-1441] [05:43:38] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:47 ; elapsed = 00:00:43 . Memory (MB): peak = 1578.875 ; gain = 0.000 ; free physical = 40943 ; free virtual = 154066
INFO: [v++ 60-1443] [05:43:38] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/sdsl.dat -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/cf2sw.rtd -nofilter /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/cf2sw_full.rtd -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/xclbin_orig.xml -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/run_link
INFO: [v++ 60-1441] [05:43:46] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1578.875 ; gain = 0.000 ; free physical = 41130 ; free virtual = 154290
INFO: [v++ 60-1443] [05:43:46] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/run_link
INFO: [v++ 60-1441] [05:43:48] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 1578.875 ; gain = 0.000 ; free physical = 39145 ; free virtual = 152256
INFO: [v++ 60-1443] [05:43:48] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f /opt/xilinx/platforms/xilinx_u50_gen3x16_xdma_201920_3/xilinx_u50_gen3x16_xdma_201920_3.xpfm -g --remote_ip_cache /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/.ipcache --output_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int --log_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/logs/link --report_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/reports/link --config /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/vplConfig.ini -k /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link --no-info --iprepo /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/xo/ip_repo/xilinx_com_hls_xilSnappyCompressMM_1_0 --messageDb /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/run_link/vpl.pb /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/run_link

****** vpl v2020.2 (64-bit)
  **** SW Build (by xbuild) on 2020-11-18-05:13:29
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-74] Compiler Version string: 2020.2
INFO: [VPL 60-423]   Target device: xilinx_u50_gen3x16_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/vivado/vpl/.local/hw_platform
WARNING: /share/xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
[05:44:32] Run vpl: Step create_project: Started
Creating Vivado project.
[05:44:44] Run vpl: Step create_project: Completed
[05:44:44] Run vpl: Step create_bd: Started
[05:46:02] Run vpl: Step create_bd: RUNNING...
[05:47:17] Run vpl: Step create_bd: RUNNING...
[05:47:30] Run vpl: Step create_bd: Completed
[05:47:30] Run vpl: Step update_bd: Started
[05:47:32] Run vpl: Step update_bd: Completed
[05:47:32] Run vpl: Step generate_target: Started
[05:48:48] Run vpl: Step generate_target: RUNNING...
[05:50:03] Run vpl: Step generate_target: RUNNING...
[05:50:21] Run vpl: Step generate_target: Completed
[05:50:21] Run vpl: Step config_hw_runs: Started
[05:50:26] Run vpl: Step config_hw_runs: Completed
[05:50:26] Run vpl: Step synth: Started
[05:50:57] Block-level synthesis in progress, 0 of 13 jobs complete, 4 jobs running.
[05:51:28] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
[05:51:59] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
[05:52:29] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
[05:52:59] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
[05:53:30] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
[05:54:00] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
[05:54:31] Block-level synthesis in progress, 2 of 13 jobs complete, 6 jobs running.
[05:55:01] Block-level synthesis in progress, 4 of 13 jobs complete, 7 jobs running.
[05:55:31] Block-level synthesis in progress, 6 of 13 jobs complete, 5 jobs running.
[05:56:01] Block-level synthesis in progress, 6 of 13 jobs complete, 5 jobs running.
[05:56:32] Block-level synthesis in progress, 7 of 13 jobs complete, 4 jobs running.
[05:57:02] Block-level synthesis in progress, 8 of 13 jobs complete, 3 jobs running.
[05:57:32] Block-level synthesis in progress, 10 of 13 jobs complete, 1 job running.
[05:58:03] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[05:58:33] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[05:59:03] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[05:59:34] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[06:00:04] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[06:00:34] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[06:01:05] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
[06:01:35] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:02:06] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:02:36] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:03:06] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:03:37] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:04:07] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:04:37] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:05:08] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:05:38] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:06:09] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:06:39] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:07:09] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:07:40] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:08:10] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:08:40] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:09:10] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:09:41] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:10:11] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:10:41] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:11:11] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:11:42] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:12:12] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:12:42] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:13:13] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:13:43] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:14:13] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:14:43] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:15:14] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:15:44] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:16:15] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:16:45] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:17:15] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:17:46] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:18:16] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:18:46] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:19:17] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:19:47] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:20:17] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:20:47] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:21:18] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:21:48] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:22:18] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
[06:22:49] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
[06:23:19] Block-level synthesis in progress, 13 of 13 jobs complete, 0 jobs running.
[06:23:49] Top-level synthesis in progress.
[06:24:20] Top-level synthesis in progress.
[06:24:50] Top-level synthesis in progress.
[06:25:21] Top-level synthesis in progress.
[06:25:51] Top-level synthesis in progress.
[06:26:21] Top-level synthesis in progress.
[06:26:26] Run vpl: Step synth: Completed
[06:26:26] Run vpl: Step impl: Started
[06:41:37] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 57m 46s 

[06:41:37] Starting logic optimization..
[06:44:09] Phase 1 Retarget
[06:44:39] Phase 2 Constant propagation
[06:45:10] Phase 3 Sweep
[06:46:11] Phase 4 BUFG optimization
[06:46:41] Phase 5 Shift Register Optimization
[06:47:11] Phase 6 Post Processing Netlist
[06:50:44] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 09m 07s 

[06:50:44] Starting logic placement..
[06:52:15] Phase 1 Placer Initialization
[06:52:15] Phase 1.1 Placer Initialization Netlist Sorting
[06:57:20] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[06:58:51] Phase 1.3 Build Placer Netlist Model
[07:01:53] Phase 1.4 Constrain Clocks/Macros
[07:02:54] Phase 2 Global Placement
[07:02:54] Phase 2.1 Floorplanning
[07:04:25] Phase 2.1.1 Partition Driven Placement
[07:04:25] Phase 2.1.1.1 PBP: Partition Driven Placement
[07:06:57] Phase 2.1.1.2 PBP: Clock Region Placement
[07:11:02] Phase 2.1.1.3 PBP: Compute Congestion
[07:11:02] Phase 2.1.1.4 PBP: UpdateTiming
[07:11:32] Phase 2.1.1.5 PBP: Add part constraints
[07:12:03] Phase 2.2 Update Timing before SLR Path Opt
[07:12:03] Phase 2.3 Global Placement Core
[07:22:15] Phase 2.3.1 Physical Synthesis In Placer
[07:29:22] Phase 3 Detail Placement
[07:29:22] Phase 3.1 Commit Multi Column Macros
[07:29:22] Phase 3.2 Commit Most Macros & LUTRAMs
[07:34:28] Phase 3.3 Small Shape DP
[07:34:28] Phase 3.3.1 Small Shape Clustering
[07:36:30] Phase 3.3.2 Flow Legalize Slice Clusters
[07:36:30] Phase 3.3.3 Slice Area Swap
[07:40:34] Phase 3.4 Place Remaining
[07:40:34] Phase 3.5 Re-assign LUT pins
[07:42:06] Phase 3.6 Pipeline Register Optimization
[07:42:06] Phase 3.7 Fast Optimization
[07:43:38] Phase 4 Post Placement Optimization and Clean-Up
[07:43:38] Phase 4.1 Post Commit Optimization
[07:45:10] Phase 4.1.1 Post Placement Optimization
[07:45:10] Phase 4.1.1.1 BUFG Insertion
[07:45:10] Phase 1 Physical Synthesis Initialization
[07:46:11] Phase 4.1.1.2 BUFG Replication
[07:49:15] Phase 4.1.1.3 Replication
[07:50:47] Phase 4.2 Post Placement Cleanup
[07:51:18] Phase 4.3 Placer Reporting
[07:51:18] Phase 4.3.1 Print Estimated Congestion
[07:51:18] Phase 4.4 Final Placement Cleanup
[08:01:58] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 11m 13s 

[08:01:58] Starting logic routing..
[08:04:00] Phase 1 Build RT Design
[08:07:34] Phase 2 Router Initialization
[08:07:34] Phase 2.1 Fix Topology Constraints
[08:11:09] Phase 2.2 Pre Route Cleanup
[08:11:39] Phase 2.3 Global Clock Net Routing
[08:12:40] Phase 2.4 Update Timing
[08:17:14] Phase 2.5 Update Timing for Bus Skew
[08:17:14] Phase 2.5.1 Update Timing
[08:19:17] Phase 3 Initial Routing
[08:19:17] Phase 3.1 Global Routing
[08:22:20] Phase 4 Rip-up And Reroute
[08:22:20] Phase 4.1 Global Iteration 0
[08:38:09] Phase 4.2 Global Iteration 1
[08:41:44] Phase 4.3 Global Iteration 2
[08:46:20] Phase 4.4 Global Iteration 3
[08:50:24] Phase 4.5 Global Iteration 4
[08:54:59] Phase 4.6 Global Iteration 5
[08:59:34] Phase 4.7 Global Iteration 6
[09:04:08] Phase 5 Delay and Skew Optimization
[09:04:08] Phase 5.1 Delay CleanUp
[09:04:08] Phase 5.1.1 Update Timing
[09:05:41] Phase 5.1.2 Update Timing
[09:07:12] Phase 5.2 Clock Skew Optimization
[09:07:12] Phase 6 Post Hold Fix
[09:07:12] Phase 6.1 Hold Fix Iter
[09:07:12] Phase 6.1.1 Update Timing
[09:09:45] Phase 7 Leaf Clock Prog Delay Opt
[09:11:17] Phase 8 Route finalize
[09:11:48] Phase 9 Verifying routed nets
[09:12:18] Phase 10 Depositing Routes
[09:12:49] Phase 11 Post Router Timing
[09:13:20] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 01h 11m 21s 

[09:13:20] Starting bitstream generation..
[09:35:14] Creating bitmap...
[09:47:58] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[09:47:58] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 34m 37s 
[09:50:06] Run vpl: Step impl: Completed
[09:50:07] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [09:50:08] Run run_link: Step vpl: Completed
Time (s): cpu = 00:03:30 ; elapsed = 04:06:20 . Memory (MB): peak = 1578.875 ; gain = 0.000 ; free physical = 44606 ; free virtual = 160275
INFO: [v++ 60-1443] [09:50:08] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/run_link
INFO: [v++ 60-991] clock name 'clk_kernel2_in' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_kernel_in' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: clk_kernel2_in = 500, Kernel (DATA) clock: clk_kernel_in = 300
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/address_map.xml -sdsl /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/sdsl.dat -xclbin /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/xclbin_orig.xml -rtd /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/snappy_compress.rtd -o /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/snappy_compress.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/snappy_compress.rtd
INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, systemDiagramOutputFilePath: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json
INFO: [v++ 60-1618] Launching 
INFO: [v++ 60-1441] [09:50:14] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1578.875 ; gain = 0.000 ; free physical = 46973 ; free virtual = 162643
INFO: [v++ 60-1443] [09:50:14] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/snappy_compress.rtd --append-section :JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/snappy_compress_xml.rtd --add-section BUILD_METADATA:JSON:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/snappy_compress_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/snappy_compress.xml --add-section SYSTEM_METADATA:RAW:/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u50_gen3x16_xdma_201920_3 --output /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/snappy_compress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/run_link
XRT Build Version: 2.12.427 (2021.2)
       Build Date: 2021-10-08 22:06:50
          Hash ID: 2719b6027e185000fc49783171631db03fc0ef79
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 34665788 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/snappy_compress_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 2723 bytes
Format : JSON
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/snappy_compress_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 92712 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/snappy_compress.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 15978 bytes
Format : RAW
File   : '/home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (34805647 bytes) to the output file: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/snappy_compress.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [09:50:15] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.38 . Memory (MB): peak = 1578.875 ; gain = 0.000 ; free physical = 46939 ; free virtual = 162641
INFO: [v++ 60-1443] [09:50:15] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/snappy_compress.xclbin.info --input /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/snappy_compress.xclbin
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/run_link
INFO: [v++ 60-1441] [09:50:16] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1578.875 ; gain = 0.000 ; free physical = 46987 ; free virtual = 162690
INFO: [v++ 60-1443] [09:50:16] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/link/run_link
INFO: [v++ 60-1441] [09:50:16] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1578.875 ; gain = 0.000 ; free physical = 46987 ; free virtual = 162690
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/reports/link/system_estimate_snappy_compress.xtxt
INFO: [v++ 60-586] Created /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/snappy_compress.ltx
INFO: [v++ 60-586] Created snappy_compress.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/reports/link/v++_link_snappy_compress_guidance.html
	Timing Report: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/logs/link/vivado.log
	Steps Log File: /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/jiong/bsc-project/xclbin/build/data_compression_U50/snappy_compress/snappy_compress.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 4h 7m 52s
INFO: [v++ 60-1653] Closing dispatch client.
