Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system.qsys --block-symbol-file --output-directory=/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading AudioMini_Passthrough/soc_system.qsys
Progress: Reading input file
Progress: Adding Dataplane_0 [Dataplane 1.0]
Progress: Parameterizing module Dataplane_0
Progress: Adding FE_Qsys_AD1939_Audio_Mini_v1_0 [FE_Qsys_AD1939_Audio_Mini_v1 1.0]
Progress: Parameterizing module FE_Qsys_AD1939_Audio_Mini_v1_0
Progress: Adding PLL_using_AD1939_MCLK [altera_pll 18.0]
Progress: Parameterizing module PLL_using_AD1939_MCLK
Progress: Adding SystemID [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module SystemID
Progress: Adding clk_AD1939_ABCLK [clock_source 18.0]
Progress: Parameterizing module clk_AD1939_ABCLK
Progress: Adding clk_AD1939_ALRCLK [clock_source 18.0]
Progress: Parameterizing module clk_AD1939_ALRCLK
Progress: Adding clk_hps [clock_source 18.0]
Progress: Parameterizing module clk_hps
Progress: Adding hps [altera_hps 18.0]
Progress: Parameterizing module hps
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding master_0 [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module master_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated.
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system.qsys --synthesis=VHDL --output-directory=/home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading AudioMini_Passthrough/soc_system.qsys
Progress: Reading input file
Progress: Adding Dataplane_0 [Dataplane 1.0]
Progress: Parameterizing module Dataplane_0
Progress: Adding FE_Qsys_AD1939_Audio_Mini_v1_0 [FE_Qsys_AD1939_Audio_Mini_v1 1.0]
Progress: Parameterizing module FE_Qsys_AD1939_Audio_Mini_v1_0
Progress: Adding PLL_using_AD1939_MCLK [altera_pll 18.0]
Progress: Parameterizing module PLL_using_AD1939_MCLK
Progress: Adding SystemID [altera_avalon_sysid_qsys 18.0]
Progress: Parameterizing module SystemID
Progress: Adding clk_AD1939_ABCLK [clock_source 18.0]
Progress: Parameterizing module clk_AD1939_ABCLK
Progress: Adding clk_AD1939_ALRCLK [clock_source 18.0]
Progress: Parameterizing module clk_AD1939_ALRCLK
Progress: Adding clk_hps [clock_source 18.0]
Progress: Parameterizing module clk_hps
Progress: Adding hps [altera_hps 18.0]
Progress: Parameterizing module hps
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.0]
Progress: Parameterizing module jtag_uart
Progress: Adding master_0 [altera_jtag_avalon_master 18.0]
Progress: Parameterizing module master_0
Progress: Adding onchip_memory [altera_avalon_onchip_memory2 18.0]
Progress: Parameterizing module onchip_memory
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: soc_system.PLL_using_AD1939_MCLK: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: soc_system.PLL_using_AD1939_MCLK: Able to implement PLL with user settings
Info: soc_system.SystemID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: soc_system.SystemID: Time stamp will be automatically updated when this component is generated.
Info: soc_system.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: soc_system.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: Interconnect is inserted between master hps.h2f_axi_master and slave onchip_memory.s1 because the master is of type axi and the slave is of type avalon.
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_001.src1 and cmd_mux_001.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_001.sink2
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src1 and rsp_mux_001.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src2 and rsp_mux_002.sink0
Warning: hps.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: Dataplane_0: "soc_system" instantiated Dataplane "Dataplane_0"
Info: FE_Qsys_AD1939_Audio_Mini_v1_0: "soc_system" instantiated FE_Qsys_AD1939_Audio_Mini_v1 "FE_Qsys_AD1939_Audio_Mini_v1_0"
Info: PLL_using_AD1939_MCLK: "soc_system" instantiated altera_pll "PLL_using_AD1939_MCLK"
Info: SystemID: "soc_system" instantiated altera_avalon_sysid_qsys "SystemID"
Info: hps: "Running  for module: hps"
Info: hps: HPS Main PLL counter settings: n = 0  m = 63
Info: hps: HPS peripherial PLL counter settings: n = 0  m = 39
Info: hps: "soc_system" instantiated altera_hps "hps"
Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart:   Generation command is [exec /usr/local/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /usr/local/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=/tmp/alt8389_4764899276508165419.dir/0006_jtag_uart_gen/ --quartus_dir=/usr/local/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8389_4764899276508165419.dir/0006_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'
Info: jtag_uart: "soc_system" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: master_0: "soc_system" instantiated altera_jtag_avalon_master "master_0"
Info: onchip_memory: Starting RTL generation for module 'soc_system_onchip_memory'
Info: onchip_memory:   Generation command is [exec /usr/local/intelFPGA_lite/18.0/quartus/linux64/perl/bin/perl -I /usr/local/intelFPGA_lite/18.0/quartus/linux64/perl/lib -I /usr/local/intelFPGA_lite/18.0/quartus/sopc_builder/bin/europa -I /usr/local/intelFPGA_lite/18.0/quartus/sopc_builder/bin/perl_lib -I /usr/local/intelFPGA_lite/18.0/quartus/sopc_builder/bin -I /usr/local/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/common -I /usr/local/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /usr/local/intelFPGA_lite/18.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory --dir=/tmp/alt8389_4764899276508165419.dir/0007_onchip_memory_gen/ --quartus_dir=/usr/local/intelFPGA_lite/18.0/quartus --verilog --config=/tmp/alt8389_4764899276508165419.dir/0007_onchip_memory_gen//soc_system_onchip_memory_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory: Done RTL generation for module 'soc_system_onchip_memory'
Info: onchip_memory: "soc_system" instantiated altera_avalon_onchip_memory2 "onchip_memory"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "soc_system" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "soc_system" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "soc_system" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "soc_system" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps" instantiated altera_hps_io "hps_io"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: onchip_memory_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "onchip_memory_s1_translator"
Info: hps_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_h2f_axi_master_agent"
Info: onchip_memory_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "onchip_memory_s1_agent"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: onchip_memory_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "onchip_memory_s1_burst_adapter"
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: master_0_master_translator: "mm_interconnect_1" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: master_0_master_agent: "mm_interconnect_1" instantiated altera_merlin_master_agent "master_0_master_agent"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_1" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_1" instantiated altera_merlin_router "router_004"
Info: hps_h2f_lw_axi_master_wr_limiter: "mm_interconnect_1" instantiated altera_merlin_traffic_limiter "hps_h2f_lw_axi_master_wr_limiter"
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_001: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: crosser: "mm_interconnect_1" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: Reusing file /home/alex/Documents/SOC_FPGA_2/Lab3/Lab3_Step13/quartus_linux/de10nano_projects/AudioMini_Passthrough/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v
Info: avalon_st_adapter: "mm_interconnect_1" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: soc_system: Done "soc_system" with 55 modules, 148 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
