Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
<<<<<<< HEAD
| Date         : Tue May 20 16:47:12 2025
=======
| Date         : Mon Jun  2 17:37:56 2025
>>>>>>> sd-card-picorv32
| Host         : inv running 64-bit Linux Mint 21.2
| Command      : report_control_sets -verbose -file riscv_wrapper_control_sets_placed.rpt
| Design       : riscv_wrapper
| Device       : xc7k325t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
<<<<<<< HEAD
| Total control sets                                       |  1794 |
|    Minimum number of control sets                        |  1708 |
|    Addition due to synthesis replication                 |    86 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  5192 |
=======
| Total control sets                                       |   804 |
|    Minimum number of control sets                        |   712 |
|    Addition due to synthesis replication                 |    92 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2413 |
>>>>>>> sd-card-picorv32
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
<<<<<<< HEAD
| Total control sets |  1794 |
| >= 0 to < 4        |    92 |
| >= 4 to < 6        |   314 |
| >= 6 to < 8        |   220 |
| >= 8 to < 10       |   229 |
| >= 10 to < 12      |    41 |
| >= 12 to < 14      |    52 |
| >= 14 to < 16      |    25 |
| >= 16              |   821 |
=======
| Total control sets |   804 |
| >= 0 to < 4        |    58 |
| >= 4 to < 6        |   159 |
| >= 6 to < 8        |   117 |
| >= 8 to < 10       |   126 |
| >= 10 to < 12      |    40 |
| >= 12 to < 14      |    47 |
| >= 14 to < 16      |    12 |
| >= 16              |   245 |
>>>>>>> sd-card-picorv32
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
<<<<<<< HEAD
| No           | No                    | No                     |            9838 |         3606 |
| No           | No                    | Yes                    |             211 |           87 |
| No           | Yes                   | No                     |            2896 |         1274 |
| Yes          | No                    | No                     |           23830 |         8091 |
| Yes          | No                    | Yes                    |             101 |           32 |
| Yes          | Yes                   | No                     |           10124 |         3622 |
=======
| No           | No                    | No                     |            4549 |         1436 |
| No           | No                    | Yes                    |             339 |          115 |
| No           | Yes                   | No                     |            1665 |          700 |
| Yes          | No                    | No                     |            4595 |         1394 |
| Yes          | No                    | Yes                    |             262 |           59 |
| Yes          | Yes                   | No                     |            4921 |         1630 |
>>>>>>> sd-card-picorv32
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

<<<<<<< HEAD
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                         Clock Signal                                                        |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                Set/Reset Signal                                                                                               | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/out_f_wivalid_2                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                               |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/out_f_wivalid                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/nodeIn_d_q/maybe_full_reg_0                                                                                                                                                       |                                                                                                                                                                                                               |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                |                                                                                                                                                                                                               |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                                                                  |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                                                                  |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                                                                  |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                      |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
| ~riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sdio_reset                                                                                                                                                                                 |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                               |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                               |                                                                                                                                                                                                               |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[4]_i_2_n_0                                                                                                                                                 | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[4]_i_1_n_0                                                                         |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                      |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                                |                                                                                                                                                                                                               |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                        |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/mdio_t_i_1_n_0                                                                                                                                                                                                                                               | riscv_i/IO/Ethernet/inst/mdio_div[4]_i_1_n_0                                                                                                                                                                  |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/mdio_o_i_2_n_0                                                                                                                                                                                                                                               | riscv_i/IO/Ethernet/inst/mdio_o_i_1_n_0                                                                                                                                                                       |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                           |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                         |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                          |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                               |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/do_enq                                                                                                                                                                    |                                                                                                                                                                                                               |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4yank/Queue_2/ram_extra_id_reg_0_3_0_5_i_1__2_n_0                                                                                                                                     |                                                                                                                                                                                                               |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                               |                                                                                                                                                                                                               |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                       |                                                                                                                                                                                                               |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                |                                                                                                                                                                                                               |                1 |              2 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[1].srl_nx1/shift                                                                                                                                                  |                                                                                                                                                                                                               |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                                                           |                                                                                                                                                                                                               |                1 |              2 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                              |                                                                                                                                                                                                               |                1 |              2 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                               |                1 |              2 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                2 |              3 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0                                                                                                     |                2 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/wb_reg_valid_reg_0                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/SR[0]                                                                                                             |                3 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                3 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_min_count_reg[4]_i_2_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                2 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wb_reg_valid_reg_0                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/SR[0]                                                                                                               |                3 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                2 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                3 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                                                                                                                              | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                           |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[3]_i_1__0_n_0                                                                                           |                                                                                                                                                                                                               |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                                      |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/fifoaddr[3]_i_1_n_0                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                           |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_fifo.singleorder_fifo/gen_pipelined.mesg_reg[3]_i_1_n_0                                                                                              |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                                                                                                                           |                                                                                                                                                                                                               |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/FSM_onehot_state[3]_i_1__0_n_0                                                                                                                                                                                           | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                 |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/D[6]                                                                                                                                                                                                                                             | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                      | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                   | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                        | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                  |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                                                                                                                           |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                      | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                         |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[3]_i_1_n_0                                                                                                                                                      | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/E[0]                                                                                                                                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[1].srl_nx1/gen_pipelined.state_reg[2]                                                                                                                                                   |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg[4]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                              |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_1[0]                                                                                                  |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         |                                                                                                                                                                                                                                                                                       | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___112_n_0                                                                                                            |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                    |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                          |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                               |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                      |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                            |                3 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                            |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                             |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/gen_srls[3].srl_nx1/shift                                                                                                      |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg                                              |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                      |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1__5_n_0                                                                                 | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                               |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                        |                                                                                                                                                                                                               |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                                                                                                  |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                           |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                                   | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/valid_1_reg                                                                                                     |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/mem_ctrl_branch_reg_1                                                                                                                                                                            |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/mem_ctrl_branch_reg_0                                                                                                                                                                            |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_dcsr_ebreakm                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/valid_1_reg                                                                                                   |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/sfma/in_in1[31]_i_1__0_n_0                                                                                             |                4 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/sExp_Z[12]_i_1__0_n_0                                                        |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/sExp_Z[9]_i_1__2_n_0                                                           |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/refill_way[3]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeOut_e_q/do_enq__24                                                                                                                                                                                                  |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/reset_waddr_reg[9]_0                                                                                                                                                                               |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/reset_waddr_reg[9]                                                                                                                                                                                 |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_ctrl_branch_reg_1                                                                                                                                                                              |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_ctrl_branch_reg_0                                                                                                                                                                              |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dcsr_ebreakm                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/reset_waddr_reg[9]                                                                                                                                                                               |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in1[31]_i_1_n_0                                                                                                  |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/sExp_Z[9]_i_1__0_n_0                                                             |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/sExp_Z[12]_i_1_n_0                                                             |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/refill_way[3]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                               |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/maybe_full_reg_1[0]                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/SR[0]                                                                                                                                 |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/locked_reg[0]                                                                                                                                                                                                    |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_4[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_3[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_2[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_12[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_11[0]                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_1[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_4[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_3[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_pkt_inp                                                                                                                                                                                                                                                   | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/tx_out_pos__0                                                                                                                                                                                                                                                    | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/tx_inp_pos[3]_i_1_n_0                                                                                                                                                                                                                                            | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_state                                                                                                                                                                                                                                                         | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_out_pos[2]_i_1_n_0                                                                                                                                                                                                                                            | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_buf                                                                                                                                                                                                                                                           | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/last_din[3]_i_1_n_0                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/drt_bit[3]_i_1_n_0                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/crc_bit[3]_i_1_n_0                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/state[3]_i_1__1_n_0                                                                                                                                                                                                                                | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                      | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                      |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_en_reg_2[0]                                                                                                                                                                       | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/SR[0]                                                                                                                  |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_en_reg_2[0]                                                                                                                                                                       |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/E[0]                                                                                                                                                                                           |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_pkt_out[0]_i_1_n_0                                                                                                                                                                                                                                        | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_8[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_burst_out                                                                                                                                                                                                                                                 | riscv_i/IO/Ethernet/inst/tx_m_axi_stop                                                                                                                                                                        |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_burst_inp[3]_i_2_n_0                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/tx_m_axi_stop                                                                                                                                                                        |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_wstrb[0]_i_2_n_0                                                                                                                                                                                                                                          | riscv_i/IO/Ethernet/inst/rx_wstrb[0]_i_1_n_0                                                                                                                                                                  |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_pkt_out[3]_i_1_n_0                                                                                                                                                                                                                                        | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_pkt_inp                                                                                                                                                                                                                                                   | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_burst_out[2]_i_1_n_0                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/rx_axis_stop                                                                                                                                                                         |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_burst_inp                                                                                                                                                                                                                                                 | riscv_i/IO/Ethernet/inst/rx_axis_stop                                                                                                                                                                         |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/m_axi_wcnt                                                                                                                                                                                                                                                   | riscv_i/IO/Ethernet/inst/m_axi_awaddr[31]_i_1_n_0                                                                                                                                                             |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                           |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                           |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/Ethernet/inst/rx_axis_stop                                                                                                                                                                         |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeOut_e_q/do_enq__24                                                                                                                                                                                                |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/reset_waddr_reg[9]_0                                                                                                                                                                             |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_19/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_31/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_30/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_3/do_deq                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_29/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_28/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_27/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_26/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_25/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_24/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_23/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_22/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_21/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_20/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_2/do_deq                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_4/do_deq                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_18/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_17/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_16/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_15/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_14/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_13/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_12/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_11/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_10/do_deq                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_1/do_deq                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue/do_deq                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/E[0]                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/maybe_full_reg_2[0]                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_1                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_7[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_6[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_5[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_4[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_3[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_2[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_1[0]                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_9                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_8                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_7                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_6                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_5                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_10                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_2                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_9                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_15                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_14                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_13                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_12                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_11                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_10                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_9/do_deq                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_8/do_deq                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_7/do_deq                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_6/do_deq                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/axi4yank/Queue_5/do_deq                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_2[0]                                                                                                  |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0                                                                                                     |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                3 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.byte_sel_cnt_reg[2]_1                                                       |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                          |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                      |                                                                                                                                                                                                               |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                  |                3 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0[0]                                                                                                   |                3 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__1_n_0                            |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                     |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0                                                                                                     |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_4                   |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                      |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                       |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                             |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                    |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__0_n_0                         |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__24_3                                                                                                     |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                             |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                |                                                                                                                                                                                                               |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_5                                                                                                        |                                                                                                                                                                                                               |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                     |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt                                                                                                                                                                                                           | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                             |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/E[0]                                                                                                                                                   |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_mcause[63]_i_1__0_n_0                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_2_control_dmode                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0                                                                                                     |                4 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                                                                | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                             |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/wb_reg_valid_reg[0]                                                                                                                                    |                                                                                                                                                                                                               |                4 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_3_control_dmode                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_7_control_dmode                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_7_control_dmode                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_4_control_dmode                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_6_control_dmode                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                4 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_5_control_dmode                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/s_axi_rvalid_i_reg[0]                                                                                                                                                                                           | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_pipe_v                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_validout_pipe_v_reg                                                   |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                                                                                                               | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                3 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                     |                3 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/sel                                                                                                                                                                                                                                                           | riscv_i/RocketChip/inst/syn_reset/shreg[2]                                                                                                                                                                    |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/widx_widx_gray/output_chain/E[0]                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                    | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/s2_req_size                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/dcache_io_cpu_replay_next                                                                                                            |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_4                                                                                                        |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/data_index[4]_i_1_n_0                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                3 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/io_innerCtrl_source/_widx_T_1                                                                                                                                                                                                      |                                                                                                                                                                                                               |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_len_qq                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/ctrlStateReg_reg[1]_1                                                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[24]_i_1_n_0                                                                                                                 |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/ctrlStateReg_reg[1]_1                                                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/abstractGeneratedMem_0[11]_i_1_n_0                                                                                                                 |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                                                                                                  | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/E[0]                                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/div/count                                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/div/_T_23                                                                                                                |                4 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/wb_reg_valid_reg[0]                                                                                                                                  |                                                                                                                                                                                                               |                3 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_34_in                                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/mdio_div[4]_i_1_n_0                                                                                                                                                                  |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_cmd_master0/int_status_reg[4]_i_1_n_0                                                                                                                                                   |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_int_enable_reg[4]_i_1_n_0                                                                                                                                                                                                                                      | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                3 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |                3 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_misa                                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                               |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mcause[63]_i_1_n_0                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_pipe_v                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/io_validout_pipe_v_reg                                                 |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_1_control_dmode                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_1_control_dmode                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/TxD_0                                                                                                                                                                                                                                                            | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_misa                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_6_control_dmode                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_2_control_dmode                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/count                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                                                                  |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_3_control_dmode                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_5_control_dmode                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                               |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_4_control_dmode                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/i_/ex_reg_ctrl_ren2_i_1[0]                                                                                                                                                                |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                3 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/ex_ra_1[4]_i_4_0[0]                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/nodeIn_d_q/enq_ptr_value_reg_2[0]                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_7_control_dmode                                                                                                                                                                         |                                                                                                                                                                                                               |                3 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rgmii_tx_clk_en_reg_1[0]                                                                                                                                                                       | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                                                                 |                3 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/E[0]                                                                                                                                                 |                                                                                                                                                                                                               |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___57_n_0                                                                                                             |                3 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_id_reg[0]_1                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                    |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                              |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/s2_req_size                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeIn_d_q/dcache_io_cpu_replay_next                                                                                                          |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_7_control_dmode                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                4 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wb_reg_valid_reg_1[0]                                                                                                                                                                       |                                                                                                                                                                                                               |                3 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                               |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___18_n_0                                                                                                             |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wb_reg_valid_reg_2[0]                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/mdio_cnt[5]_i_1_n_0                                                                                                                                                                                                                                          | riscv_i/IO/Ethernet/inst/mdio_div[4]_i_1_n_0                                                                                                                                                                  |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_2_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                6 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                       |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0               |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_3                                                                                                        |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                              |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | riscv_i/IO/io_axi_m/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                5 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_data_master0/int_status[5]_i_1_n_0                                                                                                                                                      |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0               |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0              |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0               |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                            |                                                                                                                                                                                                               |                4 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0              |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0              |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                 |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0               |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                4 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/mdio_clock49_out                                                                                                                                                                                                                                             | riscv_i/IO/Ethernet/inst/mdio_div[4]_i_1_n_0                                                                                                                                                                  |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0              |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                4 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0               |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0              |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]_1                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0              |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                      |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                 |                                                                                                                                                                                                               |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/nodeOut_w_deq_q/doneAW_reg_0[0]                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_dec_val[5]_i_1_n_0                          |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                           | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                       |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                5 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                             |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                       |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                   |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                   |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SS[0]                                                           |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | riscv_i/IO/io_axi_s/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                           | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                              |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                           | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                         | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                   |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                       |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/count_reg[5]_i_1_n_0                                                                                                                                                                           | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                          |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                    |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/readys_mask_reg[2][0]                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                   |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/state_3_reg_0[0]                                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                       |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                      | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                   | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_reg_fifo_async.inst_reg_fifo_async/wr_state__0                                                                                                                      | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                          | riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                             |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                       |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                               |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                       |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                                               |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0[0]                                                                                                   |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                               | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                       |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                  |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                               |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                    | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_scause[63]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0               |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_mie                                                                                                                                                                                      |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s1_probe_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_1_control_dmode                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_3_control_dmode                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                             |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_4_control_dmode                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                4 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_5_control_dmode                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                4 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_6_control_dmode                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mie                                                                                                                                                                                        |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                     |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_1[5]_i_1_n_0                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/small_[5]_i_1_n_0                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                     |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_scause[63]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                             |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                     |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/small_1[5]_i_1__0_n_0                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/r_btb_update_pipe_v                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                4 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/small_[5]_i_1__0_n_0                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/cycleNum0                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_killed                                                                                                           |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_2_control_dmode                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                           |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_3_control_dmode                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                           |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_4_control_dmode                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                4 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_5_control_dmode                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/data_int_enable_reg[5]_i_1_n_0                                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_6_control_dmode                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                              |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                               |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                            |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_1_control_dmode                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                4 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_2_control_dmode                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0                                                                                                     |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0                                                                                                     |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0                                                                                                     |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0                                                                                                     |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_2_rd                                                                                                                                                                                      |                                                                                                                                                                                                               |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/r_btb_update_pipe_v                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                5 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                               |                4 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_0_control_dmode                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                4 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                              |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/E[0]                                                                                                                                                                                       |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/ctrlStateReg_reg[1]_1                                                                                                                                                                                                      |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/DDR/mem_reset_control_0/inst/mem_reset                                                                                                                                                                                                                                        | riscv_i/DDR/mem_reset_control_0/inst/reset_cnt[5]_i_1_n_0                                                                                                                                                     |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                              |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                            |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                          |                                                                                                                                                                                                               |                4 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/cycleNum0                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_killed                                                                                                         |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0              |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0                                                                               |                                                                                                                                                                                                               |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0               |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0              |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0              |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0              |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0              |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0               |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[1]                                                                                                   |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb44_out                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                4 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/s1_probe_reg_0                                                                                                                                                                                 |                                                                                                                                                                                                               |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0              |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0              |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0               |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0              |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb32_out                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_found_pb38_out                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/wbInfo_2_rd                                                                                                                                                                                    |                                                                                                                                                                                                               |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                5 |              7 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                                                                                                                                                                    | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                 |                3 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/fifo_out_pos0                                                                                                                                                                                                                                 | riscv_i/IO/SD/inst/sd_data_master0/en_rx_fifo_reg_3[0]                                                                                                                                                        |                2 |              7 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                3 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/plicDomainWrapper/plic/out_back_q/ram_index_reg[9]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                               |                3 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                4 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/plicDomainWrapper/plic/out_back_q/ram_index_reg[4]_1[0]                                                                                                                                                                                         |                                                                                                                                                                                                               |                5 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                4 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/plicDomainWrapper/plic/out_back_q/ram_index_reg[4]_0[0]                                                                                                                                                                                         |                                                                                                                                                                                                               |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/plicDomainWrapper/plic/out_back_q/ram_index_reg[18]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                               |                4 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/div/_T_23                                                                                                                                                                                        |                                                                                                                                                                                                               |                5 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/jtag/syn_req/stb_reg[0]                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                1 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/wbInfo_1_pipeid                                                                                                                                                                                |                                                                                                                                                                                                               |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_1_pipeid                                                                                                                                                                                  |                                                                                                                                                                                                               |                3 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/mem_resp_valid                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/r_pte_d_i_1__0_n_0                                                                                                        |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/resp_idx[6]_i_1_n_0                                                                                                                                                                                                                               | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/int_rtc_tick_c_value_reg[2][0]                                                                                                                     |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/CRC_7/ENABLE0                                                                                                                                                                                                                                     | riscv_i/IO/SD/inst/cmd_serial_host0/crc_rst_reg_n_0                                                                                                                                                           |                3 |              7 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[7]_i_2_n_0                                                                                                                                                       | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/frame_ptr_reg[7]_i_1_n_0                                                                               |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/fq_reset_0                                                                                                                                         |                3 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/mem_resp_valid                                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_pte_d_i_1_n_0                                                                                                             |                3 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/fq_reset                                                                                                                                           |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/cycleNum0                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_killed                                                                                                         |                3 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/clock_posedge_reg[0]                                                                                                                                                                                                                          | riscv_i/IO/SD/inst/sd_data_master0/en_rx_fifo_reg_3[0]                                                                                                                                                        |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/_T_23                                                                                                                                                                                          |                                                                                                                                                                                                               |                4 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |                4 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/cycleNum0                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_killed                                                                                                           |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                                                                                             |                3 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/state[6]_i_2__0_n_0                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/sd_data_master0/SR[0]                                                                                                                                                                      |                3 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[2]                                                                                                                                                                               |                                                                                                                                                                                                               |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[4]                                                                                                                                                                                        |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[2]                                                                                                                                                                                        |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[3]                                                                                                                                                                               |                                                                                                                                                                                                               |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[5]                                                                                                                                                                                        |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[3]                                                                                                                                                                                        |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[6]                                                                                                                                                                                        |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[7]                                                                                                                                                                                        |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_burst_head                                                                                                                                                                                                                                                | riscv_i/IO/Ethernet/inst/tx_burst_head[31]_i_1_n_0                                                                                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[1]                                                                                                                                                                               |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[0]                                                                                                                                                                               |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_2[0]                                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/_pstore1_cmd_T                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/s1_req_cmd_reg[0]_0                                                                                                |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                6 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/wb_reg_flush_pipe_reg[0]                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___91_n_0                                                                                                             |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_24[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/wbInfo_0_pipeid                                                                                                                                                                                |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/state_reg1                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/wb_reg_mem_size_reg[0]_4[0]                                                                                                |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/resetting_reg_0[0]                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/wb_reg_flush_pipe_reg[0]                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/state_reg1                                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/wb_reg_mem_size_reg[0]_4[0]                                                                                              |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[1]                                                                                                                                                                                        |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_2[1]                                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_2[2]                                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_2[3]                                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_2[4]                                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_2[5]                                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_2[6]                                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_2[7]                                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/wbInfo_0_pipeid                                                                                                                                                                                  |                                                                                                                                                                                                               |                4 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                               |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_57[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_65[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_64[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_63[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_62[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[16]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_61[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_60[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_6[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_59[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_58[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_66[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_56[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_55[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_54[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_53[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_52[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_51[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_50[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_5[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_49[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/resetting_reg_0[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]_5[0]                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[2]_0[0]                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[2][0]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[1]_3[0]                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[1]_2[0]                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[1]_1[0]                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[1][0]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[1]_0[0]                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]_8[0]                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]_7[0]                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]_6[0]                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_48[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/_pstore1_cmd_T                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/s1_req_cmd_reg[0]_0                                                                                                  |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]_4[0]                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]_3[0]                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]_2[0]                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[39]_1[0]                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_9[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_7[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_68[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_67[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_16[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_26[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_25[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/counter_reg[2]_1[0]                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                7 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_23[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_22[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_21[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_20[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_19[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_18[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_17[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_27[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift                                                                                                                                                             |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_15[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_14[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_13[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_12[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_11[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                6 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_10[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[7]                                                                                                                                                                               |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[6]                                                                                                                                                                               |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[5]                                                                                                                                                                               |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_38[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_47[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_46[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_45[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_44[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_43[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_42[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_41[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_40[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_4[0]                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_39[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_clint/fragmenter/repeater/full_reg_1[4]                                                                                                                                                                               |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_37[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_36[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_35[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_34[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_33[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_32[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_31[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                7 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_30[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_29[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/coupler_to_debug/fragmenter/repeater/full_reg_28[0]                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                  |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                               |                1 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                4 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_2_n_0                                                                                                                                                         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/s_tdata_reg[7]_i_1_n_0                                                                                 |                1 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                               |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/clock_divider_reg[7]_i_1_n_0                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt                                                                                                                                                                     | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |                4 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_3                                                              |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/m_axi_wcnt[7]_i_2_n_0                                                                                                                                                                                                                                              | riscv_i/IO/SD/inst/sd_data_master0/m_axi_cyc_reg[0]                                                                                                                                                           |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                       |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                               |                1 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                               |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                    |                                                                                                                                                                                                               |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_data_master0/reset_sync_reg[2][0]                                                                                                                                                       |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/tlMasterXbar/beatsLeft[7]_i_1_n_0                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/tlMasterXbar/beatsLeft[7]_i_1__0_n_0                                                                                          |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                                                                                    |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/state[7]_i_2_n_0                                                                                                                                                                                                                                  | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                                                                                    |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                   | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                                                                                    |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                                                                                    |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                                                                                    |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                5 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rstdiv0_sync_r1_reg_rep__19[0]                                                 |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_20[0]                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                1 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_29[0]                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/xon_xoff_out_1                                                                                                                                                                                                                                                   | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/xon_xoff_inp[7]_i_1_n_0                                                                                                                                                                                                                                          | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                1 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                                                                                    |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__4_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                           |                                                                                                                                                                                                               |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                                                                                                                               | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]     |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__6_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/s_axi_rdata[7]_i_2_n_0                                                                                                                                                                                                                                           | riscv_i/IO/UART/inst/s_axi_rdata[7]_i_1_n_0                                                                                                                                                                   |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__5_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0                                                                                                     |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/tx_rg[7]_i_1_n_0                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                      |                                                                                                                                                                                                               |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/deq_ptr_value_reg_8[0]                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/reset_reg[0]                                                                                                                           |                4 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/enq_ptr_value_reg[0]                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/SR[0]                                                                                                                                    |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/E[0]                                                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/system_bus_xbar/a_first_counter_reg[7][0]                                                                                                                |                5 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/maybe_full_reg_2[0]                                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/out_xbar/SR[0]                                                                                                                                           |                4 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                2 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                          |                                                                                                                                                                                                               |                7 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/wr_req014_out                                                                                                                                                                                                                                                    | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/s2_req_cmd[4]_i_3_0[0]                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                7 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/maybe_full_reg_0[0]                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                7 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_medeleg                                                                                                                                                                                    |                                                                                                                                                                                                               |                4 |              9 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         |                                                                                                                                                                                                                                                                                       | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/state_next1                                                                                            |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                            |                                                                                                                                                                                                               |                9 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                5 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_medeleg                                                                                                                                                                                  |                                                                                                                                                                                                               |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                                                                                             |                                                                                                                                                                                                               |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/SR[0]                                                                                                                                 |                6 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                5 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeIn_d_q/maybe_full_reg_0[0]                                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                6 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeIn_d_q/s2_req_cmd[4]_i_3__0_0[0]                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                5 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                4 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                                                                 |                4 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rx_speed_count_2                                                                                                                         |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                   |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                                                                                    |                                                                                                                                                                                                               |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/stalls_id_1[2]_i_3_0[0]                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/reset_reg[0]                                                                                                                          |                3 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                               |                4 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/_a_first_T                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/a_first_counter[8]_i_1__1_n_0                                                                              |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/nodeIn_d_q/maybe_full_reg_1[0]                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                4 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/nodeIn_d_q/maybe_full_reg_1[0]                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/fixer/d_first_counter[8]_i_1__2_n_0                                                                              |                3 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                   |                                                                                                                                                                                                               |                2 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/error/a_q/E[0]                                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                4 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                   |                3 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                5 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                3 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                   | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |                5 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/resetting                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_9[0]                                                                                                                                                 |                                                                                                                                                                                                               |                3 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                  |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_8[0]                                                                                                                                                 |                                                                                                                                                                                                               |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_7[0]                                                                                                                                                 |                                                                                                                                                                                                               |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[9]_i_1_n_0                                                                                                                                                                 | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_6[0]                                                                                                                                                 |                                                                                                                                                                                                               |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_5[0]                                                                                                                                                 |                                                                                                                                                                                                               |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_4[0]                                                                                                                                                 |                                                                                                                                                                                                               |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_3[0]                                                                                                                                                 |                                                                                                                                                                                                               |                5 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_16[0]                                                                                                                                                |                                                                                                                                                                                                               |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_15[0]                                                                                                                                                |                                                                                                                                                                                                               |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_14[0]                                                                                                                                                |                                                                                                                                                                                                               |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_13[0]                                                                                                                                                |                                                                                                                                                                                                               |                4 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_12[0]                                                                                                                                                |                                                                                                                                                                                                               |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_10[0]                                                                                                                                                |                                                                                                                                                                                                               |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_11[0]                                                                                                                                                |                                                                                                                                                                                                               |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[9]_i_2_n_0                                                                                                                                                                 | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[9]_i_1_n_0                                                                                         |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_cnt[9]_i_1_n_0                                                                                                                                                                 | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                4 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/resetting                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                3 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[254]_i_1_n_0                             |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[9]_i_1_n_0                                                                                                                                                                | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                7 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data_q/sent_d_reg                                                                                                                                                                       |                                                                                                                                                                                                               |                3 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_pkt_offs[13]_i_1_n_0                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/tx_pkt_addr[31]_i_1_n_0                                                                                                                                                              |                3 |             11 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                4 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_pipe_v                                                                                                                                                                    |                                                                                                                                                                                                               |                5 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/E[0]                                                                                                                                                                             |                                                                                                                                                                                                               |                4 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                5 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/got_e_reg_3                                                                                                                                                                      |                                                                                                                                                                                                               |                4 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_aruser                                                                                                                                                                         | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                3 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_pipe_v                                                                                                                                                                      |                                                                                                                                                                                                               |                9 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/_GEN_213_out                                                                                                                                                                       |                                                                                                                                                                                                               |                5 |             11 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                3 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                    | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                |                5 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_b_deq_q/do_enq__1                                                                                                                                                            |                                                                                                                                                                                                               |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                      |                                                                                                                                                                                                               |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                    | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rd_req0                                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                 | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_A_reg[15]_i_1_n_0                                                                                                                                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                 |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                                                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                   |                                                                                                                                                                                                               |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[16].srl_nx1/shift_qual                                                                                                                                                          |                                                                                                                                                                                                               |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/temperature_update_inst/temp_out[11]_i_1_n_0                                                                                                                                                                                                     | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                 |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                                                                                                                              | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/block_size_reg[11]_i_1_n_0                                                                                                                                                                                                                                         | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                  |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_1                                                                                                     |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                5 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                5 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r                                                                                                                          |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r                                                                                                                          |                4 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                               |               12 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                      |                                                                                                                                                                                                               |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_1                                                                                                     |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/wr_req0                                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                              |                                                                                                                                                                                                               |                2 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                  |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/s_sc_valid                                                                                                                               | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                5 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                              |                                                                                                                                                                                                               |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift_qual                                                                                                                          |                                                                                                                                                                                                               |                4 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg[12]_i_1_n_0                                                                                                                                                                                        | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg_1                                                                                                                          |                4 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/nodeOut_a_q/E[0]                                                                                                                                                                                     |                                                                                                                                                                                                               |                3 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_sync_commit_reg[12]_i_1__0_n_0                                                                                                                                                                                | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg_1                                                                                                                          |                5 |             13 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                5 |             13 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |                4 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                   |                                                                                                                                                                                                               |                5 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_b_q/_s1_probe_T                                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_want_victimize                                                                                                        |                4 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mem_reset_control_0/inst/mem_reset                                                                                                                                                                |                2 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeIn_b_q/_s1_probe_T                                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/s2_want_victimize                                                                                                      |                4 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/uncachedReqs_0_addr                                                                                                                                                                              |                                                                                                                                                                                                               |                6 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/tx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                                                                                                                                           | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/tx_rst_reg_reg[0]_0[0]                                                                                                 |                3 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/uncachedReqs_0_addr                                                                                                                                                                            |                                                                                                                                                                                                               |                6 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/valid_4_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                               |                8 |             14 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_word_left                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |                4 |             14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/valid_4_reg[0]                                                                                                                                                                          |                                                                                                                                                                                                               |                6 |             14 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/command_reg[13]_i_1_n_0                                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                5 |             14 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                   |                4 |             14 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |                7 |             14 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_0[0]                                                                                                   |                5 |             14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/release_state_reg[0]_1[0]                                                                                                                                                                        |                                                                                                                                                                                                               |                5 |             15 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                     |               10 |             15 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_sync_commit_reg[14]_i_1_n_0                                                                                                                                                                                   | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg                                                                                                                            |                5 |             15 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mem_reset_control_0/inst/mem_reset                                                                                                                                                                |                4 |             15 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                     |                5 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_ra_2                                                                                                                                                                                     |                                                                                                                                                                                                               |                5 |             15 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                7 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                               |                                                                                                                                                                                                               |               11 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push87_out                                                                                                                                                        |                                                                                                                                                                                                               |                7 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/release_state_reg[0]_1[0]                                                                                                                                                                      |                                                                                                                                                                                                               |                4 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/ex_ra_2                                                                                                                                                                                   |                                                                                                                                                                                                               |                5 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/rx_fifo/fifo_inst/wr_ptr_commit_sync_reg0                                                                                                                                                                                                           | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |                6 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                                 |                                                                                                                                                                                                               |               10 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/blockProbeAfterGrantCount                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                5 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeIn_d_q/blockProbeAfterGrantCount                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                5 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/s1_valid_reg[0]                                                                                                                                                                              |                                                                                                                                                                                                               |                9 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/s1_valid_reg[0]                                                                                                                                                                            |                                                                                                                                                                                                               |                5 |             15 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg[14]_i_2_n_0                                                                                                                                                                                        | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg                                                                                                                            |                5 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rd_req0                                                                                                                                                                                                                                                          | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                3 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/repl_way_v0_prng/refill_fire                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                5 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_0_in0_out[15]                                                                                                                                                                                                                                              |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/p_0_in__0                                                                                                                                                                                                                                                        |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_0_in0_out[7]                                                                                                                                                                                                                                               |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_2[0]                                                                                                                                                                                                | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |                4 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0[0]                                                                                                                                          |                6 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_1                                                                                                                                                     |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_0                                                                                                                                                     |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/do_enq__5                                                                                                                                                           |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/repl_way_v0_prng/refill_fire                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                4 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/do_enq__4                                                                                                                                                           |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                4 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/block_count_reg[15]_i_1_n_0                                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                7 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/wr_req0                                                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                4 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/ex_reg_valid                                                                                                                                                                                   |                                                                                                                                                                                                               |                6 |             16 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                4 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/rx_buf_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/UART/inst/wr_req0                                                                                                                                                                                                                                                          | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |                3 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/transf_cnt[15]_i_1_n_0                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                3 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/do_B_reg[15]_i_1_n_0                                                                                                                                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                 |                3 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_0_in0_out[23]                                                                                                                                                                                                                                              |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/rd_req0                                                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                3 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ex_reg_valid                                                                                                                                                                                     |                                                                                                                                                                                                               |                7 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_0_in0_out[31]                                                                                                                                                                                                                                              |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/blkcnt_reg[15]_i_1_n_0                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                4 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/data_cycles[15]_i_1_n_0                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                5 |             16 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                5 |             17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                4 |             17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                   |                5 |             17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                 |                5 |             17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |                9 |             17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmiBypass/bar/_widx_T_1                                                                                                                                                                                                            |                                                                                                                                                                                                               |                4 |             17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                     |               12 |             17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0                                                                                                     |                8 |             17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                             |                                                                                                                                                                                                               |               12 |             18 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                      |                4 |             18 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                6 |             18 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                          | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                5 |             18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeOut_c_q/_T_278                                                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                8 |             18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeOut_c_q/_T_278                                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                9 |             18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[44]_2[0]                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                7 |             18 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                7 |             18 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                   |               11 |             18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                               |               14 |             18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                               |               12 |             18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/entering                                                                                                                                               |                                                                                                                                                                                                               |               12 |             18 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                                                                                         |                                                                                                                                                                                                               |                6 |             20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                 | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                5 |             20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                                                                                         |                                                                                                                                                                                                               |                4 |             20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/enq_ptr_value_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                               |                3 |             20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                               |               14 |             21 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                7 |             21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                               |               11 |             21 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |                8 |             21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/full_reg[0]                                                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             21 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_satp_mode                                                                                                                                                                                  |                                                                                                                                                                                                               |               14 |             22 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_29[0]                                                                                                                                                                                                |                                                                                                                                                                                                               |               15 |             22 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_satp_mode                                                                                                                                                                                |                                                                                                                                                                                                               |                6 |             22 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmiBypass/bar/_widx_T_1                                                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmiBypass/bar/we_reg                                                                                                                                       |                7 |             23 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                    | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                  |               11 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                               |               11 |             24 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |                3 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/fractB_Z0                                                                                                                                              |                                                                                                                                                                                                               |               14 |             24 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                  |               13 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                 |               10 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt/divSqrtRecFNToRaw/divSqrtRawFN_/fractB_Z0                                                                                                                                                |                                                                                                                                                                                                               |               13 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                             | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                7 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/enq_ptr_value_reg_0                                                                                                                                                                                           |                                                                                                                                                                                                               |                3 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_burst_head                                                                                                                                                                                                                                                |                                                                                                                                                                                                               |               13 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                             | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                    | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                  |                8 |             24 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |               16 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                                                     | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                   |                8 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/DMCONTROLReg_ndmreset_reg_0                                                                                                                        |                8 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/sectored_entries_0_3_tag_vpn                                                                                                                                                                        |                                                                                                                                                                                                               |                7 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_1_reg_4[0]                                                                                                                                                                             |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/sectored_entries_0_6_tag_vpn                                                                                                                                                                        |                                                                                                                                                                                                               |                6 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_1_reg_3[0]                                                                                                                                                                             |                                                                                                                                                                                                               |                4 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/sectored_entries_0_5_tag_vpn                                                                                                                                                                        |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/sectored_entries_0_5_tag_vpn                                                                                                                                                                      |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_1_reg_2[0]                                                                                                                                                                             |                                                                                                                                                                                                               |                4 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_0_reg_8[0]                                                                                                                                                                             |                                                                                                                                                                                                               |                6 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/pages_2                                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_0_reg_7[0]                                                                                                                                                                             |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_0_reg_6[0]                                                                                                                                                                             |                                                                                                                                                                                                               |                4 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/pages_3                                                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/sectored_entries_0_6_tag_vpn_0                                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_6[0]                                                                                                                                                                               |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_tag_vpn[26]_i_1__2_n_0                                                                                                                                              |                                                                                                                                                                                                               |                6 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/watchdog[24]_i_1_n_0                                                                                                                                                                                                                                | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                4 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_5[24]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                               |                9 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_4[24]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                               |               10 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/dwe_reg_i_1_n_0                                                                                                                                                                                                                 | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                 |                8 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_3                                                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_tag_vpn[26]_i_1__2_n_0                                                                                                                                              |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_2                                                                                                                                                                                    |                                                                                                                                                                                                               |                8 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_4[0]                                                                                                                                                                               |                                                                                                                                                                                                               |                4 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_1                                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/pages_0                                                                                                                                                                                    |                                                                                                                                                                                                               |                8 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_XADC_CORE_I/Inst_drp_arbiter/daddr_C_reg[6]_i_1_n_0                                                                                                                                                                                                          | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset                                                                                                                                                 |               12 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/pages_1                                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                                                                                                                                               | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                   |                7 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_0_reg_0                                                                                                                                                                                |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/sectored_entries_0_6_tag_vpn                                                                                                                                                                      |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/sectored_entries_0_3_tag_vpn                                                                                                                                                                      |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/sectored_entries_0_6_tag_vpn_0                                                                                                                                                                    |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/sectored_entries_0_2_tag_vpn                                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/sectored_entries_0_1_tag_vpn_1                                                                                                                                                                    |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/sectored_entries_0_1_tag_vpn                                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/pages_0                                                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_tag_vpn[26]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[1]                                                                                                  |                7 |             25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               15 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_reg__0                                                                                                                                                                                                        | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/wr_ptr_commit_reg_1                                                                                                                          |                7 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_2[0]                                                                                                                                                                               |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_tag_vpn[26]_i_1__0_n_0                                                                                                                                                |                                                                                                                                                                                                               |                7 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/pages_4[24]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                               |               11 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_8[0]                                                                                                                                                                               |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_0                                                                                                                                                                                  |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                        |               13 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_timeout_reg[24]_i_1_n_0                                                                                                                                                                                                                                        | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                6 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/sectored_entries_0_1_tag_vpn                                                                                                                                                                        |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/sectored_entries_0_1_tag_vpn_1                                                                                                                                                                      |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/E[0]                                                                                                                                                                                                          |                                                                                                                                                                                                               |                8 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_3[0]                                                                                                                                                                               |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/pages_5[24]_i_1__0_n_0                                                                                                                                                                   |                                                                                                                                                                                                               |               14 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/sectored_entries_0_2_tag_vpn                                                                                                                                                                        |                                                                                                                                                                                                               |                4 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_7[0]                                                                                                                                                                               |                                                                                                                                                                                                               |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_detect_cnt[0]_i_1_n_0                                                                                                                                                                                                                                           | sdio_cd_IBUF                                                                                                                                                                                                  |                7 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/wb_reg_valid_reg_1                                                                                                                                                                        |                                                                                                                                                                                                               |               15 |             26 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                8 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                 |                7 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/fpuOpt_io_valid                                                                                                                                                                             |                                                                                                                                                                                                               |                9 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1136]_i_1__0_n_0                                                                                                                                                                                     |                                                                                                                                                                                                               |                6 |             27 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                7 |             27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/refill_paddr0                                                                                                                                                                           |                                                                                                                                                                                                               |                6 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/isValid[27]_i_2_n_0                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/SR[0]                                                                                                                                              |               15 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/p_0_in4_out                                                                                                                                                                                      |                                                                                                                                                                                                               |                5 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeIn_b_q/E[0]                                                                                                                                                                                                       |                                                                                                                                                                                                               |                9 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/isValid[27]_i_2__0_n_0                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg_0[0]                                                                                                                                     |               13 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/probe_todo_reg[1]                                                                                                                                                                |                                                                                                                                                                                                               |                9 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/p_0_in4_out                                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/watchdog[27]_i_1_n_0                                                                                                                                                                                                                               | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                4 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/data_timeout_reg[27]_i_1_n_0                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                8 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_b_q/E[0]                                                                                                                                                                                                         |                                                                                                                                                                                                               |               11 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_status_reg_0_15_0_0_i_2_n_0                                                                                                                                                                                                                               |                                                                                                                                                                                                               |                4 |             28 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |                7 |             28 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |                7 |             28 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |                8 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/refill_paddr0                                                                                                                                                                         |                                                                                                                                                                                                               |                6 |             28 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                               |                8 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/l2_refill_reg_0                                                                                                                                                                                   |                                                                                                                                                                                                               |                9 |             29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/l2_refill_reg_0                                                                                                                                                                                     |                                                                                                                                                                                                               |                8 |             29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |               14 |             29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_2[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               15 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_1[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               12 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_0[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               16 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_3[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               15 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_3[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               16 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_2[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                9 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_1[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                8 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_0[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               11 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0                                                                                                                                                                           |                                                                                                                                                                                                               |               11 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/state_reg[m_valid_i][0]                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |                5 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_2[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               14 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_1[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               13 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_0[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               13 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_3[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               14 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_2[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               11 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_1[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               17 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_0[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               14 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_3[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               12 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_2[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                7 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_2                                                                                                                                                              |                                                                                                                                                                                                               |               10 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_0[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                8 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_0[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                7 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_2[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               12 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_3[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               13 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_0[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                9 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_1[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                7 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_2[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                6 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_4_data_3[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               12 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_0[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                7 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_1[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                8 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_2[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                8 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_5_data_3[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               11 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_3[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               19 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_1[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                7 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_2[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               10 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_6_data_3[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               14 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_0[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                7 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_1[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                8 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_2[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                8 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_7_data_3[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               15 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_1[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               11 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/_widx_T_1                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/valid_reg_reg_0                                                                     |               21 |             30 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                  |               14 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_0[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               10 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_0[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                8 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_1[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                7 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0                                                                                                                                                                             |                                                                                                                                                                                                               |               10 |             30 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_3                   |                6 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                    |               16 |             30 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_reg                                                                                                                                                                                                           | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/wr_ptr_commit_reg                                                                                                                            |                8 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_2[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                7 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_3[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               12 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_2                                                                                                                                                                |                                                                                                                                                                                                               |                9 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_0[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                7 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_1[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                6 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_2[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                8 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_3[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               16 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_0[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                6 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_1[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |                7 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_3[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               12 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_3[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               14 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_1[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               15 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_2[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               12 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_3_data_1[43]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               11 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_0[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               14 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_1_data_3[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               14 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_0[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               10 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_2[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               16 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_0[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               15 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_1[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               10 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_2_data_3[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               10 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/sectored_entries_0_0_data_1[43]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               15 |             30 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/E[0]                                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               13 |             31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/in_in2                                                                                                        |               16 |             31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/in_in2                                                                                                          |               21 |             31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/div/E[0]                                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               14 |             31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_2                                                                                                                                             |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_10                                                                                                                                            |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_10                                                                                                                                            |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_5                                                                                                                                             |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_2_addr[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               20 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/do_enq                                                                                                                                                      |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/sfma/in_in3[31]_i_1__1_n_0                                                                                             |               23 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/wbInfo_0_pipeid_reg[0][0]                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               19 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/jtag//i__n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                               |                6 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_6                                                                                                                                             |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_12                                                                                                                                            |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_9                                                                                                                                             |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/jtag/syn_req/E[0]                                                                                                                                                                                                                                             | riscv_i/RocketChip/inst/reset_reg_n_0                                                                                                                                                                         |               10 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_1                                                                                                                                             |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/wr_req094_out                                                                                                                                                                                                                                                | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |                9 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/wr_req058_out                                                                                                                                                                                                                                                      | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                6 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0                                                                                                                                                                           | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/wb_reg_valid_reg                                                                                                  |               16 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_14                                                                                                                                            |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_13                                                                                                                                            |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_15                                                                                                                                            |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_0_addr[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               14 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_7_addr[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               12 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_6_addr[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               12 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_5_addr[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               11 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_11                                                                                                                                            |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_4_addr[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               17 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_3_addr[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               16 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/wb_reg_valid_reg_0                                                                                                                                                                        |                                                                                                                                                                                                               |               15 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_pmp_1_addr[31]_i_1_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               12 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_pmp_4_addr[31]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                               |               12 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_3[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/reset_reg_n_0                                                                                                                                                                         |                7 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_8[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/update_crc4_out                                                                                                                                                                | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_tx_inst/crc_state[31]_i_1__0_n_0                                                                               |               13 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_7[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_6[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_5[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_pmp_7_addr[31]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                               |               13 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_pmp_6_addr[31]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                               |               18 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_pmp_5_addr[31]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                               |               13 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/argument_reg[31]_i_1_n_0                                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |               13 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_pmp_3_addr[31]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                               |               17 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_pmp_2_addr[31]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                               |               19 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_pmp_1_addr[31]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                               |               14 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_pmp_0_addr[31]_i_1__0_n_0                                                                                                                                                                |                                                                                                                                                                                                               |               15 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_4[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_3[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_2[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[1]_1[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/wbInfo_0_pipeid_reg[0][0]                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               18 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/SBCSFieldsReg_sbautoincrement_reg[0]                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |               13 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[63]_i_1_n_0                                                                                                                                                        | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |               11 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                                                                                                                                        | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                      |               12 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                               |                                                                                                                                                                                                               |                9 |             32 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |               17 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                       |                                                                                                                                                                                                               |                8 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                                                                      | riscv_i/IO/Ethernet/inst/s_axi_rdata[31]_i_1_n_0                                                                                                                                                              |               15 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/mdio_start40_out                                                                                                                                                                                                                                             | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |                9 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/int_enable                                                                                                                                                                                                                                                   | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |               10 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_4[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_3[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/asource/nodeIn_d_sink/source_valid/io_out_source_valid_0/output_chain/E[0]                                                                                                                                                         |                                                                                                                                                                                                               |                6 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/d_q/SBCSFieldsReg_sbautoincrement_reg_0[0]                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |                8 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_2[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_12[0]                                                                                                                                         |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_11[0]                                                                                                                                         |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_1[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/E[0]                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |               12 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/p_346_in                                                                                                                                                                                                                   | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmactive_synced_dmactive_synced_dmactiveSync/output_chain/SR[0]                                                                                            |               11 |             32 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               21 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[2]_4[0]                                                                                                                                          |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/dma_addr_reg[31]_i_1_n_0                                                                                                                                                                                                                                           | riscv_i/IO/SD/inst/reset_sync[2]                                                                                                                                                                              |                9 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_7                                                                                                                                             |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wb_reg_valid_reg_0                                                                                                                                                                          |                                                                                                                                                                                                               |               13 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/ex_reg_rs_msb_0                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wb_reg_valid_reg                                                                                                    |               10 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/s_axi_rdata[31]_i_2_n_0                                                                                                                                                                                                                                            | riscv_i/IO/SD/inst/s_axi_rdata[31]_i_1_n_0                                                                                                                                                                    |               14 |             32 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/m_axis_tvalid_reg_i_1_n_0                                                                                                                                                      | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/reset_crc7_out                                                                                         |                8 |             32 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/syn_done/E[0]                                                                                                                                                                                                                                            | riscv_i/RocketChip/inst/jtag/crc[31]_i_1_n_0                                                                                                                                                                  |                9 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in3[31]_i_1_n_0                                                                                                  |               18 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_9                                                                                                                                             |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/crc_add                                                                                                                                                                                                                                                  | riscv_i/RocketChip/inst/jtag/crc[31]_i_1_n_0                                                                                                                                                                  |               16 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/ram_id_reg[3]_8                                                                                                                                             |                                                                                                                                                                                                               |                4 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_mtvec[33]_i_1__0_n_0                                                                                                                                                                     | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               11 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/cmd_oe1_out                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |               13 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |               16 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/in_in2                                                                                                              |               15 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtvec[33]_i_1_n_0                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               18 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/sfma/fma/E[0]                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/sfma/in_in2                                                                                                            |               13 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_4                                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_16                                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_17                                                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_18                                                                                                                                                                                  |                                                                                                                                                                                                               |               12 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_19                                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_2                                                                                                                                                                                   |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_20                                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_21                                                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_22                                                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_23                                                                                                                                                                                  |                                                                                                                                                                                                               |               15 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_24                                                                                                                                                                                  |                                                                                                                                                                                                               |               18 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_3                                                                                                                                                                                   |                                                                                                                                                                                                               |                7 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                               |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_27                                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_25                                                                                                                                                                                  |                                                                                                                                                                                                               |                7 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_26                                                                                                                                                                                  |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/m_axi_awaddr[31]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/_GEN_213_out                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_0                                                                                                                                                                                     |                                                                                                                                                                                                               |               11 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/dest_hsdata_en                                                                       |                                                                                                                                                                                                               |                5 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/E[0]                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               10 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/got_e_reg_3                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                8 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo_async.inst_reg_fifo_async/gen_xpm_cdc_handshake_array[0].inst_cdc_handshake/p_0_in                                                                               |                                                                                                                                                                                                               |                6 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_9                                                                                                                                                                                     |                                                                                                                                                                                                               |               14 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_8                                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_15                                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_0                                                                                                                                                                                   |                                                                                                                                                                                                               |                8 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_1                                                                                                                                                                                   |                                                                                                                                                                                                               |                8 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_10                                                                                                                                                                                  |                                                                                                                                                                                                               |                7 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_11                                                                                                                                                                                  |                                                                                                                                                                                                               |                6 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_12                                                                                                                                                                                  |                                                                                                                                                                                                               |                8 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_13                                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_14                                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_17                                                                                                                                                                                    |                                                                                                                                                                                                               |                6 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_22                                                                                                                                                                                    |                                                                                                                                                                                                               |               11 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_21                                                                                                                                                                                    |                                                                                                                                                                                                               |               13 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_20                                                                                                                                                                                    |                                                                                                                                                                                                               |               12 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data_q/sent_d_reg                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |                8 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_2                                                                                                                                                                                     |                                                                                                                                                                                                               |               12 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_19                                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             34 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_5                                                                                                                                                                                   |                                                                                                                                                                                                               |                7 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_18                                                                                                                                                                                    |                                                                                                                                                                                                               |                8 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_16                                                                                                                                                                                    |                                                                                                                                                                                                               |               13 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_15                                                                                                                                                                                    |                                                                                                                                                                                                               |               15 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_14                                                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_13                                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_12                                                                                                                                                                                    |                                                                                                                                                                                                               |               12 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_11                                                                                                                                                                                    |                                                                                                                                                                                                               |               12 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_10                                                                                                                                                                                    |                                                                                                                                                                                                               |               13 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_1                                                                                                                                                                                     |                                                                                                                                                                                                               |               12 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_7                                                                                                                                                                                     |                                                                                                                                                                                                               |               11 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_6                                                                                                                                                                                   |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_7                                                                                                                                                                                   |                                                                                                                                                                                                               |                7 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_8                                                                                                                                                                                   |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/idxs_9                                                                                                                                                                                   |                                                                                                                                                                                                               |               14 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/m_axi_araddr[31]_i_1_n_0                                                                                                                                                                                                                                     |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_23                                                                                                                                                                                    |                                                                                                                                                                                                               |               13 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_6                                                                                                                                                                                     |                                                                                                                                                                                                               |               10 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_24                                                                                                                                                                                    |                                                                                                                                                                                                               |               10 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_4                                                                                                                                                                                     |                                                                                                                                                                                                               |               13 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_25                                                                                                                                                                                    |                                                                                                                                                                                                               |                8 |             34 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                    |               12 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_26                                                                                                                                                                                    |                                                                                                                                                                                                               |                9 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_3                                                                                                                                                                                     |                                                                                                                                                                                                               |               13 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_27                                                                                                                                                                                    |                                                                                                                                                                                                               |               11 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/idxs_5                                                                                                                                                                                     |                                                                                                                                                                                                               |               13 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                               |                9 |             35 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_0                                                                                                     |                6 |             35 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i[1136]_i_1_n_0                                                                                                                                                                                        |                                                                                                                                                                                                               |               10 |             35 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_27[0]                                                                                                                                                                                                |                                                                                                                                                                                                               |               10 |             35 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |                7 |             35 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                               |                7 |             35 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |                8 |             35 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |                9 |             35 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |                8 |             35 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |                8 |             35 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |                6 |             35 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                               |                8 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                               |                7 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/wb_reg_sfence_reg_5                                                                                                                                                                              | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/sectored_entries_0_0_valid_01_3                                                                                                                    |               26 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_0_reg_11                                                                                                                                                                               | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/sectored_entries_0_0_valid_01_2                                                                                                                    |               27 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_2[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                8 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_2[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               14 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_0[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_1[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_0[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_1[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               11 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_2                                                                                                                                                                |                                                                                                                                                                                                               |               11 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_3[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               15 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_0[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               11 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_1[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               14 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_3                                                                                                                                                                  |                                                                                                                                                                                                               |               14 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_3[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               19 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_0[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                8 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_1[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_2[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               15 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_3                                                                                                                                                                |                                                                                                                                                                                                               |               13 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_0[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                9 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_1[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                8 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2                                                                                                                                                                |                                                                                                                                                                                                               |                9 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_0[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                7 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_0[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_1[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                7 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_2[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_3                                                                                                                                                                  |                                                                                                                                                                                                               |               18 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_0[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                7 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_1[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                9 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_2[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                9 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/wb_reg_sfence_reg_5                                                                                                                                                                                | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/sectored_entries_0_0_valid_01_1                                                                                                                    |               21 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_3                                                                                                                                                                |                                                                                                                                                                                                               |               12 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_1[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_3[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               15 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                            |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_2[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                8 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_1[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                7 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_11                                                                                                                                                                                 | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/sectored_entries_0_0_valid_01                                                                                                                      |               26 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_2[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                9 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_2                                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_0[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                9 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_1_data_0[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                8 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_3[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               16 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_0[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_2                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_1[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_0_data_0[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_3                                                                                                                                                                  |                                                                                                                                                                                                               |               15 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_1[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                9 |             36 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/eth_mac_1g_inst/axis_gmii_rx_inst/gmii_rxd_d4                                                                                                                                                                    |                                                                                                                                                                                                               |                6 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_2_data_3                                                                                                                                                                  |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_1[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               13 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][strb]_i_1_n_0                                                                                                                                    |                                                                                                                                                                                                               |                8 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_2[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                9 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_3[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |               14 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_3_data_0[43]_i_1_n_0                                                                                                                                                      |                                                                                                                                                                                                               |                6 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_3[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               12 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_1[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_2[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                9 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_3                                                                                                                                                                |                                                                                                                                                                                                               |               12 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_0[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_1[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                8 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_2[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                9 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_5_data_3                                                                                                                                                                |                                                                                                                                                                                                               |               14 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_0[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                8 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_1[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                6 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_2[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                7 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_6_data_3                                                                                                                                                                |                                                                                                                                                                                                               |               14 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_0[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |                7 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_1[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_7_data_2[43]_i_1__1_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               10 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/sectored_entries_0_4_data_3                                                                                                                                                                  |                                                                                                                                                                                                               |               14 |             36 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                                      |                                                                                                                                                                                                               |               21 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |               14 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/UART/inst/reset_sync[2]                                                                                                                                                                            |               12 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                                        |                                                                                                                                                                                                               |               19 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                               |                9 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/state3                                                                                                                                                                                   |                                                                                                                                                                                                               |                8 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/m_axi_cyc_reg_0[0]                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |               12 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/state3                                                                                                                                                                                     |                                                                                                                                                                                                               |                9 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/state2                                                                                                                                                                                     |                                                                                                                                                                                                               |               13 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |                9 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |                8 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |                5 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/state2                                                                                                                                                                                       |                                                                                                                                                                                                               |                9 |             37 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_stvec[38]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               18 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |                6 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                            |                                                                                                                                                                                                               |                8 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                           |                                                                                                                                                                                                               |                9 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                         |                                                                                                                                                                                                               |               11 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[2][0]                                                                                                                                                                           |                                                                                                                                                                                                               |               14 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_reg                                                                                                                                                                                                           | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/tx_fifo/fifo_inst/rd_ptr_gray_reg_0                                                                                                                            |               11 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/stack_3                                                                                                                                                                                  |                                                                                                                                                                                                               |               12 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[0][0]                                                                                                                                                                           |                                                                                                                                                                                                               |               12 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/pos_reg[0]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                               |               10 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_stvec[38]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               20 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/pos_reg[2][0]                                                                                                                                                                         |                                                                                                                                                                                                               |               15 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/pos_reg[0]_0[0]                                                                                                                                                                       |                                                                                                                                                                                                               |               10 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/pos_reg[0][0]                                                                                                                                                                         |                                                                                                                                                                                                               |               12 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_3                                                                                                                                                                                    |                                                                                                                                                                                                               |               16 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/stack_2                                                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/btb/stack_1                                                                                                                                                                                  |                                                                                                                                                                                                               |               11 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_2                                                                                                                                                                                    |                                                                                                                                                                                                               |               14 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/wrapped_error_device/buffer/nodeIn_d_q/maybe_full_reg_0                                                                                                                                                                          |                                                                                                                                                                                                               |                5 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/btb/stack_1                                                                                                                                                                                    |                                                                                                                                                                                                               |               12 |             38 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_7_address[38]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               15 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_2_address[38]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               15 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_mepc[39]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                               |               13 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_dpc[39]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                               |                8 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_4_address[38]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               17 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_sepc[39]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                               |               14 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_1_address[38]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               13 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                               |               10 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                                                                                                 |                                                                                                                                                                                                               |               13 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_0_address[38]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               14 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_sepc[39]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |               11 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mepc[39]_i_1_n_0                                                                                                                                                                           |                                                                                                                                                                                                               |               11 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_3_address[38]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               17 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_6_address[38]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               14 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_bp_5_address[38]_i_1__0_n_0                                                                                                                                                              |                                                                                                                                                                                                               |               18 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_0_address[38]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                               |               17 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_1_address[38]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                               |               13 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dpc[39]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                               |                7 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_2_address[38]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                               |               16 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_7_address[38]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                               |               11 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_3_address[38]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                               |               17 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_4_address[38]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                               |               15 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_5_address[38]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                               |               10 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_bp_6_address[38]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                               |               16 |             39 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/dr[39]_i_1_n_0                                                                                                                                                                                                                                           |                                                                                                                                                                                                               |               10 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmiXing/nodeOut_a_sink/source_valid/io_out_source_valid_0/output_chain/E[0]                                                                                                                                                        |                                                                                                                                                                                                               |               16 |             40 |
|  riscv_i/RocketChip/inst/jtag/jtag_tck                                                                                      | riscv_i/RocketChip/inst/jtag/arg[31]_i_1_n_0                                                                                                                                                                                                                                          |                                                                                                                                                                                                               |                9 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_mtval[39]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               18 |             40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |                5 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mtval[39]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               19 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                                                                                          |                                                                                                                                                                                                               |               14 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/E[0]                                                                                                                                                                                  | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               12 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_stval[39]_i_1__0_n_0                                                                                                                                                                     |                                                                                                                                                                                                               |               18 |             40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                   |               20 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/E[0]                                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               32 |             40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_0[0]                                                                                                   |               15 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_stval[39]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                               |               21 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                                 |                                                                                                                                                                                                               |               13 |             42 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                                                          |                                                                                                                                                                                                               |                9 |             42 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_id_reg[0]_1                                                                                                                                                         |                                                                                                                                                                                                               |               16 |             42 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4yank/Queue/state_reg[m_valid_i]_0[0]                                                                                                                                                 |                                                                                                                                                                                                               |               15 |             42 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/btb_io_btb_update_valid                                                                                                                                                               |                                                                                                                                                                                                               |                8 |             42 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/resp_len[5]_i_1_n_0                                                                                                                                                                                                                               | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |               14 |             42 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/watchdog_enable_i_1_n_0                                                                                                                                                                                                                             | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |               12 |             42 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |                9 |             42 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                               |               14 |             42 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                            |                                                                                                                                                                                                               |                9 |             42 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/ram_id[0]_i_1__2_n_0                                                                                                                                                    |                                                                                                                                                                                                               |               13 |             43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q/maybe_full                                                                                                                                                                |                                                                                                                                                                                                               |               18 |             43 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                   |               15 |             44 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0[0]                                                                                                   |               13 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_reg_rep[13]_i_2_n_0                                                                                                                                                                                           | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/rx_fifo/fifo_inst/rd_ptr_gray_reg_1                                                                                                                            |               11 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/en_rx_fifo_reg_0                                                                                                                                                                                                                                   |                                                                                                                                                                                                               |               11 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_master0/en_rx_fifo_reg_5                                                                                                                                                                                                                                   |                                                                                                                                                                                                               |               11 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/s2_req_size                                                                                                                                                                                |                                                                                                                                                                                                               |               15 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                               |               10 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                                                                                                 |                                                                                                                                                                                                               |               11 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/s2_req_size                                                                                                                                                                                  |                                                                                                                                                                                                               |               15 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/fma/valid_stage0_pipe_v                                                                                                                                                                     |                                                                                                                                                                                                               |               17 |             45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/sfma/fma/valid_stage0_pipe_v                                                                                                                                                                   |                                                                                                                                                                                                               |               21 |             45 |
|  riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_ssio_ddr_inst/output_clk         |                                                                                                                                                                                                                                                                                       | riscv_i/IO/ethernet_stream_0/inst/eth_mac_inst/eth_mac_1g_rgmii_inst/rgmii_phy_if_inst/rx_rst_reg_reg[0]_0[0]                                                                                                 |               16 |             45 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0                                                                                                     |               30 |             46 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |               10 |             46 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_wstrb                                                                                                                                                                                                                                                     |                                                                                                                                                                                                               |               14 |             46 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_pkt_addr[31]_i_1_n_0                                                                                                                                                                                                                                      |                                                                                                                                                                                                               |               13 |             46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/nodeOut_w_deq_q/do_enq                                                                                                                                                      |                                                                                                                                                                                                               |               21 |             47 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_size0_out                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |                6 |             48 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_size0_out                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |                6 |             48 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/p_0_in__0                                                                                                                                                                                                                                                    |                                                                                                                                                                                                               |                6 |             48 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                      |               17 |             48 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[1]_1[0]                                                                                                                                                                   |                                                                                                                                                                                                               |               15 |             49 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[1][0]                                                                                                                                                                   |                                                                                                                                                                                                               |               14 |             49 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[1]_0[0]                                                                                                                                                                 |                                                                                                                                                                                                               |               17 |             49 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[1]_1[0]                                                                                                                                                                 |                                                                                                                                                                                                               |               12 |             49 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/tlb/superpage_entries_2_tag_vpn[26]_i_1__0_n_0                                                                                                                                                 |                                                                                                                                                                                                               |               14 |             49 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[1][0]                                                                                                                                                                     |                                                                                                                                                                                                               |               11 |             49 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/r_superpage_repl_addr_reg[1]_0[0]                                                                                                                                                                   |                                                                                                                                                                                                               |               14 |             49 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/tlb/superpage_entries_2_tag_vpn[26]_i_1__2_n_0                                                                                                                                               |                                                                                                                                                                                                               |               11 |             49 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |               24 |             50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                           |                9 |             51 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/inReady_reg_4[0]                                                                                                                                     |                                                                                                                                                                                                               |               19 |             52 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/inReady_reg_4[0]                                                                                                                                       |                                                                                                                                                                                                               |               17 |             52 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__2                                                                                                                                                                                             |                                                                                                                                                                                                               |               16 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__3                                                                                                                                                                                             |                                                                                                                                                                                                               |               16 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__0                                                                                                                                                                                             |                                                                                                                                                                                                               |               14 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__4                                                                                                                                                                                             |                                                                                                                                                                                                               |               16 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/tags__0                                                                                                                                                                                           |                                                                                                                                                                                                               |               18 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/tags__1                                                                                                                                                                                           |                                                                                                                                                                                                               |               16 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/tags__2                                                                                                                                                                                           |                                                                                                                                                                                                               |               13 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/tags__3                                                                                                                                                                                           |                                                                                                                                                                                                               |               11 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/tags__4                                                                                                                                                                                           |                                                                                                                                                                                                               |               14 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__1                                                                                                                                                                                             |                                                                                                                                                                                                               |               16 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__5                                                                                                                                                                                             |                                                                                                                                                                                                               |               19 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/tags__5                                                                                                                                                                                           |                                                                                                                                                                                                               |               13 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/tags__6                                                                                                                                                                                           |                                                                                                                                                                                                               |                9 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/tags__7                                                                                                                                                                                           |                                                                                                                                                                                                               |               11 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/fractB_Z0                                                                                                                                              |                                                                                                                                                                                                               |               28 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__6                                                                                                                                                                                             |                                                                                                                                                                                                               |               16 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/fractB_Z0                                                                                                                                            |                                                                                                                                                                                                               |               32 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_pipe_v                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundRawFNToRecFN_io_roundingMode_pipe_b_reg[0]                        |               12 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/tags__7                                                                                                                                                                                             |                                                                                                                                                                                                               |               13 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/io_validout_pipe_v                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/roundRawFNToRecFN/roundAnyRawFNToRecFN/roundRawFNToRecFN_io_roundingMode_pipe_b_reg[0]                          |               16 |             53 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/full_reg_1[0]                                                                                                                                                                                                 |                                                                                                                                                                                                               |               18 |             54 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/E[0]                                                                                                                                                                                                |                                                                                                                                                                                                               |               19 |             55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_3[0]                                                                                                                                                                               |                                                                                                                                                                                                               |               16 |             55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_w_deq_q/E[0]                                                                                                                                                                |                                                                                                                                                                                                               |               25 |             55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_4[0]                                                                                                                                                                               |                                                                                                                                                                                                               |               19 |             55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_5[0]                                                                                                                                                                               |                                                                                                                                                                                                               |               15 |             55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/E[0]                                                                                                                                                                                              |                                                                                                                                                                                                               |               18 |             55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_0_reg_3[0]                                                                                                                                                                             |                                                                                                                                                                                                               |               16 |             55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_0_reg_4[0]                                                                                                                                                                             |                                                                                                                                                                                                               |               18 |             55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_0_reg_5[0]                                                                                                                                                                             |                                                                                                                                                                                                               |               15 |             55 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmInner/dmInner/sb2tlOpt/E[0]                                                                                                                                                                                                              |                                                                                                                                                                                                               |               31 |             56 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_1_reg_0[0]                                                                                                                                                                               |                                                                                                                                                                                                               |               17 |             57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_1_reg_0[0]                                                                                                                                                                             |                                                                                                                                                                                                               |               17 |             57 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_1[57]_i_1_n_0                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               14 |             58 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/large_[57]_i_1_n_0                                                                                                                                                                             | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               12 |             58 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/large_1[57]_i_1__0_n_0                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               14 |             58 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/large_[57]_i_1__0_n_0                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |               12 |             58 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/s0_clk_en                                                                                                                                                                                      |                                                                                                                                                                                                               |               24 |             59 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               12 |             59 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/ptw/resp_valid_0_reg_2[0]                                                                                                                                                                               |                                                                                                                                                                                                               |               16 |             59 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s0_clk_en                                                                                                                                                                                        |                                                                                                                                                                                                               |               26 |             59 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/ptw/resp_valid_0_reg_2[0]                                                                                                                                                                             |                                                                                                                                                                                                               |               19 |             59 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/div/remainder[129]_i_1__0_n_0                                                                                                                                                                    | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/div/remainder[126]_i_1__0_n_0                                                                                            |               25 |             61 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[129]_i_1_n_0                                                                                                                                                                         | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[126]_i_1_n_0                                                                                                 |               32 |             61 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/mem_reg_valid_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                               |               15 |             62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_b_q/do_enq__14                                                                                                                                                                                                   |                                                                                                                                                                                                               |                8 |             62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeIn_b_q/do_enq__14                                                                                                                                                                                                 |                                                                                                                                                                                                               |                8 |             62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/mem_reg_valid_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                               |               20 |             62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               14 |             62 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |               33 |             63 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_debug_sb/widget/repeated_repeater/_GEN_00                                                                                                                                                                           |                                                                                                                                                                                                               |               19 |             63 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                             |                                                                                                                                                                                                               |               12 |             63 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_data_serial_host0/CRC_16_gen[3].CRC_16_i/E[0]                                                                                                                                                                                                                   | riscv_i/IO/SD/inst/sd_data_serial_host0/crc_rst_reg_n_0                                                                                                                                                       |               17 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                                      | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/in_in3[63]_i_1__0_n_0                                                                                             |               53 |             64 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                                           |                                                                                                                                                                                                               |               16 |             64 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                         |                                                                                                                                                                                                               |               17 |             64 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                               |               22 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/dfma_io_in_valid                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/in_in3[63]_i_1_n_0                                                                                                  |               56 |             64 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               16 |             64 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                               |                9 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_dscratch0                                                                                                                                                                                |                                                                                                                                                                                                               |               26 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/s2_data_en                                                                                                                                                                                     |                                                                                                                                                                                                               |               46 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_data_en                                                                                                                                                                                       |                                                                                                                                                                                                               |               47 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_reg_rs2                                                                                                                                                                                        |                                                                                                                                                                                                               |               20 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_mscratch                                                                                                                                                                                 |                                                                                                                                                                                                               |               25 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_sscratch                                                                                                                                                                                   |                                                                                                                                                                                                               |               37 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_mscratch                                                                                                                                                                                   |                                                                                                                                                                                                               |               29 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/csr/reg_dscratch0                                                                                                                                                                                  |                                                                                                                                                                                                               |               29 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/csr/reg_sscratch                                                                                                                                                                                 |                                                                                                                                                                                                               |               32 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/mem_reg_rs2                                                                                                                                                                                      |                                                                                                                                                                                                               |               17 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/fpmu/in_pipe_b_in2[64]_i_1__0_n_0                                                                                      |               30 |             65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/fpmu/in_pipe_b_in1[64]_i_1__0_n_0                                                                                      |               33 |             65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/fpiu/in_in2[64]_i_1__1_n_0                                                                                             |               30 |             65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/in_pipe_b_in1[64]_i_1_n_0                                                                                           |               27 |             65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/divisor[64]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                               |               28 |             65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/fpmu_io_in_valid                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/in_pipe_b_in2[64]_i_1_n_0                                                                                           |               30 |             65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/div/divisor[64]_i_1__0_n_0                                                                                                                                                                       |                                                                                                                                                                                                               |               28 |             65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/in_in2[64]_i_1_n_0                                                                                                  |               20 |             65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                               |               15 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                                                                                                     |                                                                                                                                                                                                               |               17 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/in_pipe_v                                                                                                                                                                                   |                                                                                                                                                                                                               |               42 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[75].srl_nx1/push                                                                                                                              |                                                                                                                                                                                                               |               17 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/deq_ptr_value_reg_9[0]                                                                                                                                                                                         |                                                                                                                                                                                                               |               32 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/ifpu/in_pipe_v                                                                                                                                                                                 |                                                                                                                                                                                                               |               44 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                               |               10 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/do_enq                                                                                                                                                              |                                                                                                                                                                                                               |                9 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                |                                                                                                                                                                                                               |               23 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/nodeIn_d_q/E[0]                                                                                                                                                                   |                                                                                                                                                                                                               |               20 |             67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/div/remainder[129]_i_1__0_n_0                                                                                                                                                                    |                                                                                                                                                                                                               |               51 |             69 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/fpmu/in_pipe_v                                                                                                                                                                                 |                                                                                                                                                                                                               |               55 |             69 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpmu/in_pipe_v                                                                                                                                                                                   |                                                                                                                                                                                                               |               49 |             69 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/remainder[129]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                               |               57 |             69 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/fpiu/in_in1[64]_i_1__1_n_0                                                                                             |               35 |             70 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/fpiu_io_in_valid                                                                                                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/fpiu/in_in1[64]_i_1_n_0                                                                                                  |               30 |             70 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/s2_req_tag_reg[1]_0[0]                                                                                                                                                                         |                                                                                                                                                                                                               |               23 |             70 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/s2_req_tag_reg[1]_0[0]                                                                                                                                                                           |                                                                                                                                                                                                               |               36 |             70 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               13 |             71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/ifpu/ifpu_io_in_valid                                                                                                                                                                          |                                                                                                                                                                                                               |               30 |             71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               20 |             71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/ifpu/ifpu_io_in_valid                                                                                                                                                                            |                                                                                                                                                                                                               |               36 |             71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wb_reg_valid_reg_3[0]                                                                                                                                                                       |                                                                                                                                                                                                               |               31 |             71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/wb_reg_valid_reg_2[0]                                                                                                                                                                     |                                                                                                                                                                                                               |               28 |             71 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                                              |                                                                                                                                                                                                               |               26 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                             |                                                                                                                                                                                                               |               14 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                                                                |                                                                                                                                                                                                               |               19 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                              |                                                                                                                                                                                                               |               13 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2[0]                                                                                                                                                              |                                                                                                                                                                                                               |               12 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/axi4frag/deq_q_1/E[0]                                                                                                                                                                    |                                                                                                                                                                                                               |               23 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                               |               13 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                          |                                                                                                                                                                                                               |               12 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                               |                9 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_aw_deq_q/doneAW_reg[0]                                                                                                                                                      |                                                                                                                                                                                                               |               47 |             73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                   |                                                                                                                                                                                                               |               20 |             73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_mbus/coupler_to_memory_controller_port_named_axi4/tl2axi4/queue_arw_deq_q/E[0]                                                                                                                                                        |                                                                                                                                                                                                               |               35 |             73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                       | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               16 |             75 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               17 |             75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               13 |             75 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                     | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               14 |             77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                              | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                             |               17 |             77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/fma/valid_stage0_pipe_v                                                                                                                                                                   |                                                                                                                                                                                                               |               43 |             77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/fma/valid_stage0_pipe_v                                                                                                                                                                     |                                                                                                                                                                                                               |               50 |             77 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               15 |             78 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                               |               10 |             80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/tl2axi4/queue_arw_deq_q/maybe_full_reg_2                                                                                                                                                    |                                                                                                                                                                                                               |               11 |             82 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                      | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               16 |             82 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/reg_dcsr_step_reg[0]                                                                                                                                                                        |                                                                                                                                                                                                               |               22 |             82 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                               | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                              |               31 |             82 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/reg_dcsr_step_reg[0]                                                                                                                                                                      |                                                                                                                                                                                                               |               27 |             82 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/_pstore1_cmd_T                                                                                                                                                                               |                                                                                                                                                                                                               |               40 |             83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/_pstore1_cmd_T                                                                                                                                                                             |                                                                                                                                                                                                               |               43 |             83 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/advance_pstore1                                                                                                                                                                                  |                                                                                                                                                                                                               |               71 |             85 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/advance_pstore1                                                                                                                                                                                |                                                                                                                                                                                                               |               66 |             85 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                               |               11 |             88 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                               |               11 |             88 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                               |               11 |             88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               11 |             88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               11 |             88 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                               |               11 |             88 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               11 |             88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_4                                                                                                                                                                                       |                                                                                                                                                                                                               |               19 |             89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_3                                                                                                                                                                                       |                                                                                                                                                                                                               |               16 |             89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_1                                                                                                                                                                                       |                                                                                                                                                                                                               |               15 |             89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen_2                                                                                                                                                                                       |                                                                                                                                                                                                               |               13 |             89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/wen_4                                                                                                                                                                                     |                                                                                                                                                                                                               |               14 |             89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/wen_3                                                                                                                                                                                     |                                                                                                                                                                                                               |               14 |             89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/wen_2                                                                                                                                                                                     |                                                                                                                                                                                                               |               13 |             89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/wen_1                                                                                                                                                                                     |                                                                                                                                                                                                               |               13 |             89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/fq/wen                                                                                                                                                                                       |                                                                                                                                                                                                               |               14 |             89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/fq/wen                                                                                                                                                                                         |                                                                                                                                                                                                               |               17 |             89 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/dcache/tlb/s1_probe_reg[0]                                                                                                                                                                              |                                                                                                                                                                                                               |               20 |             96 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               12 |             96 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               12 |             96 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/rx_addr0_out                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |               12 |             96 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/Ethernet/inst/tx_addr0_out                                                                                                                                                                                                                                                 |                                                                                                                                                                                                               |               12 |             96 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               12 |             96 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               12 |             96 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                         |                                                                                                                                                                                                               |               12 |             96 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/dcache/tlb/s1_probe_reg[0]                                                                                                                                                                            |                                                                                                                                                                                                               |               18 |             96 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               12 |             96 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/Ethernet/inst/reset                                                                                                                                                                                |               40 |            101 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/do_enq__3                                                                                                                                                            |                                                                                                                                                                                                               |               13 |            102 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_3/o_data_q/ram_mask_reg_0_7_0_5_i_1__1_n_0                                                                                                                                                  |                                                                                                                                                                                                               |               13 |            104 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_2/o_data_q/ram_mask_reg_0_7_0_5_i_1__0_n_0                                                                                                                                                  |                                                                                                                                                                                                               |               13 |            104 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker_1/o_data_q/ram_mask_reg_0_7_0_5_i_1__2_n_0                                                                                                                                                  |                                                                                                                                                                                                               |               13 |            104 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_l2_wrapper/broadcast_1/TLBroadcastTracker/o_data_q/ram_mask_reg_0_7_0_5_i_1_n_0                                                                                                                                                       |                                                                                                                                                                                                               |               13 |            104 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            | riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               13 |            104 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               13 |            104 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               13 |            104 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               13 |            104 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/sfma/valid                                                                                                                                                                                       |                                                                                                                                                                                                               |               38 |            106 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/sfma/valid                                                                                                                                                                                     |                                                                                                                                                                                                               |               40 |            106 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeOut_w_deq_q/do_enq__0__0                                                                                                                                                        |                                                                                                                                                                                                               |               14 |            106 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/rem_Z0                                                                                                                                               |                                                                                                                                                                                                               |               35 |            110 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/divSqrt_1/divSqrtRecFNToRaw/divSqrtRawFN_/rem_Z0                                                                                                                                                 |                                                                                                                                                                                                               |               37 |            110 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                          |                                                                                                                                                                                                               |               14 |            112 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               14 |            112 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               14 |            112 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               14 |            112 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                               |               14 |            112 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/XADC/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                                                                                        |               29 |            116 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/nodeIn_d_q/ram_opcode_reg_0_1_0_2_i_1__9_n_0                                                                                                                                      |                                                                                                                                                                                                               |               15 |            116 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeIn_d_q/ram_source_reg_0_1_0_4_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                               |               15 |            116 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/atomics/cam_s_0_state2                                                                                                                                                                                                           |                                                                                                                                                                                                               |               59 |            117 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/maybe_full_reg_0                                                                                                                                                     |                                                                                                                                                                                                               |               15 |            118 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeIn_d_q/do_enq                                                                                                                                                                                                         |                                                                                                                                                                                                               |               15 |            118 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/enq_ptr_value_reg_0                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            118 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/enq_ptr_value_reg_1                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            118 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/enq_ptr_value_reg_7                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            118 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/enq_ptr_value_reg_2                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            118 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/enq_ptr_value_reg_3                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            118 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/enq_ptr_value_reg_4                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            118 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/enq_ptr_value_reg_5                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            118 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_sbus/coupler_to_port_named_mmio_port_axi4/axi4buf/nodeIn_r_deq_q/enq_ptr_value_reg_6                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            118 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeIn_d_q/do_enq__6                                                                                                                                                                                                  |                                                                                                                                                                                                               |               15 |            120 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/do_enq__6                                                                                                                                                                                                    |                                                                                                                                                                                                               |               15 |            120 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/sd_cmd_master0/response_0[31]_i_1_n_0                                                                                                                                                                                                                              | riscv_i/IO/SD/inst/sd_cmd_master0/reset05_out                                                                                                                                                                 |               39 |            120 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            | riscv_i/IO/SD/inst/cmd_serial_host0/response[119]_i_1_n_0                                                                                                                                                                                                                             | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |               20 |            122 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/frontend/icache/s1_valid_0                                                                                                                                                                            |                                                                                                                                                                                                               |               39 |            133 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/s1_valid_0                                                                                                                                                                              |                                                                                                                                                                                                               |               30 |            133 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/p_15_in                                                                                                                                                                                            |                                                                                                                                                                                                               |               75 |            136 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/p_15_in                                                                                                                                                                                          |                                                                                                                                                                                                               |               57 |            136 |
|  riscv_i/clk_wiz_0/inst/clk_out3                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/IO/SD/inst/sd_cmd_master0/reset0                                                                                                                                                                      |               45 |            139 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeOut_c_q/do_enq__18                                                                                                                                                                                                |                                                                                                                                                                                                               |               21 |            164 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeOut_c_q/do_enq__18                                                                                                                                                                                                  |                                                                                                                                                                                                               |               21 |            164 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/mem_ctrl_csr                                                                                                                                                                                     |                                                                                                                                                                                                               |               82 |            165 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/mem_ctrl_csr                                                                                                                                                                                       |                                                                                                                                                                                                               |               87 |            165 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_cbus/buffer/nodeOut_a_q/ram_opcode_reg_0_1_0_2_i_1__8_n_0                                                                                                                                                                             |                                                                                                                                                                                                               |               21 |            168 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/div/rf_MPORT_en                                                                                                                                                                                  |                                                                                                                                                                                                               |               22 |            176 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/div/rf_MPORT_en                                                                                                                                                                                    |                                                                                                                                                                                                               |               22 |            176 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeOut_a_q/do_enq                                                                                                                                                                                                    |                                                                                                                                                                                                               |               23 |            180 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeOut_a_q/do_enq                                                                                                                                                                                                      |                                                                                                                                                                                                               |               23 |            180 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/coupler_from_port_named_slave_port_axi4/buffer/nodeOut_a_q/do_enq                                                                                                                                                                |                                                                                                                                                                                                               |               23 |            184 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/subsystem_fbus/buffer/nodeOut_a_q/do_enq                                                                                                                                                                                                        |                                                                                                                                                                                                               |               23 |            184 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/fpuOpt/dfma/valid                                                                                                                                                                                       |                                                                                                                                                                                                               |               61 |            197 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/fpuOpt/dfma/valid                                                                                                                                                                                     |                                                                                                                                                                                                               |               63 |            197 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/buffer/nodeIn_d_q/deq_ptr_value_reg_6                                                                                                                                                                                        | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain_1/tile_reset_domain_tile/core/s2_id_reg[0]                                                                                                             |               81 |            256 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                               |               67 |            256 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/buffer/nodeIn_d_q/deq_ptr_value_reg_6                                                                                                                                                                                          | riscv_i/RocketChip/inst/rocket_system/tile_prci_domain/tile_reset_domain_tile/core/s2_id_reg[0]                                                                                                               |               78 |            256 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                               |               62 |            256 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/E[0]                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               67 |            273 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                               |               78 |            288 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/E[0]                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                            |               50 |            299 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                               |               43 |            344 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                               |               46 |            368 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                               |               48 |            384 |
|  riscv_i/clk_wiz_0/inst/clk_out4                                                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |              116 |            388 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                               |               49 |            392 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/RocketChip/inst/rocket_system/tlDM/dmOuter/dmOuter/reset_reg                                                                                                                                          |              508 |           1101 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |              934 |           3307 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                               |             2532 |           6128 |
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
=======
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                                         Clock Signal                                                        |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                             |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[0][0]                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bhandshake                                                                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_edge_r_reg_1                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                         |                2 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                            |                1 |              2 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                            |                1 |              2 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                            |                1 |              2 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              3 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                |                1 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[1]                                                                                                                                |                1 |              3 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                            |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                            |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__25_2[0]                                                                                                                            |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___76_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                               |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___76_n_0                                                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___119_n_0                                                                                                                                      |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                    |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                            |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                            |                3 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                            |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_1[0]                                                                                                                            |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                            |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                             |                3 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_4                                             |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_2[0]                                                                                                                            |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/found_edge_r_reg_1                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                    |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                   |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                      |                                                                                                                                                                                                                                         |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_5                                                                                                        |                                                                                                                                                                                                                                         |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                     | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                          |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg[1]_i_1_n_0                                                                                                                                |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/sts_flag_reg[6]_i_1_n_0                                                                                                                                                 |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                      |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/state[3]_i_1_n_0                                                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/axi_rd_done_reg_0[0]                                                                                                                                                                                                             | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                   |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_enc_i[0]_i_1_n_0                                                                                                                                                                  | riscv_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                       | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                            |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                      |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__5_n_0                                                                                                                                   | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                 | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1132]_i_1_n_0                                                                                                   |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                                                    | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                                                | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/clear                                                                                                                                                |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/tx_out_pos__0                                                                                                                                                                                                                                                     | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/tx_inp_pos[3]_i_1_n_0                                                                                                                                                                                                                                             | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                    |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/rx_state                                                                                                                                                                                                                                                          | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                              |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/rx_out_pos[2]_i_1_n_0                                                                                                                                                                                                                                             | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/rx_buf                                                                                                                                                                                                                                                            | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/instr_lui0                                                                                                                                                                                                                                  | riscv_i/picorv32_axi_0/inst/picorv32_core/is_sb_sh_sw_i_1_n_0                                                                                                                                                                           |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                                                   | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/count[3]_i_1__0_n_0                                                                                                                                   |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                   |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/axi_wr_done_reg_0[0]                                                                                                                                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                   |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                          |                1 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                      |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                          |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                      |                3 |              4 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                          |                4 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                             |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[4]_2                                                                                    |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1__1_n_0                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                           |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                           |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                           |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                            |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/gen_byte_sel_div1.byte_sel_cnt_reg[2]_1                                                                                 |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_3                                                                                                                               |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                           |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                                                   |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                    |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                              |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                   |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                         |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                            |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/ctl_lane_cnt_0                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                                               |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                 |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg[17]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                                                                                                 | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r_reg[1]_2                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                  |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                    |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                                                                                                    | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                       |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                              |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                               |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                             |                2 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                   |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                                               |                3 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/mc_cas_n_ns[0]                                                                                                  |                1 |              4 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0[0]                                                                                                                            |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                              | reset_IBUF                                                                                                                                                                                                                              |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                       | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                            |                4 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                                               |                3 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                             |                4 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                                               |                4 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                      | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                3 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                    |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/USE_RTL_ADDR.addr_q                                                                                                                  | reset_IBUF                                                                                                                                                                                                                              |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                         |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                              | reset_IBUF                                                                                                                                                                                                                              |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                            |                4 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[1]                                                                                                                                |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                                                        |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                           |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                                                 |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                                                 |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[1]                                                                                                                                |                3 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_4                                                                                                        |                                                                                                                                                                                                                                         |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/TxD_0                                                                                                                                                                                                                                                             | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_counter[4]_i_1_n_0                                                                                                                                                                                                                   | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                   |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_counter[4]_i_1_n_0                                                                                                                                                                                                                   | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                   |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr[4]_i_1_n_0                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                4 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                         | riscv_i/picorv32_axi_0/inst/picorv32_core/instr_lhu_i_1_n_0                                                                                                                                                                             |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/latched_rd[4]_i_1_n_0                                                                                                                                                                                                                       | riscv_i/picorv32_axi_0/inst/picorv32_core/trap_i_1_n_0                                                                                                                                                                                  |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr[4]_i_1__0_n_0                                                                                                                                 | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                5 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                                              |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                            |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___62_n_0                                                                                                                                       |                4 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                      | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                       | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                      | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                |                1 |              5 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                       | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                2 |              5 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                            |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                                               |                3 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__0_n_0                                                                                                                                                      |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                                                     |                                                                                                                                                                                                                                         |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                4 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                                               |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                                            |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                                 |                                                                                                                                                                                                                                         |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                                            |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                           |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                          |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0/SEQ/SEQ_COUNTER/q_int[5]_i_1__1_n_0                                                                                                                                                     |                1 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/clk_map/psr0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                        |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                                               |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___13_n_0                                                                                                                                       |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_0                                                                                                                               |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            | riscv_i/DDR/mem_reset_control_0/inst/mem_reset                                                                                                                                                                                                                                        | riscv_i/DDR/mem_reset_control_0/inst/reset_cnt[5]_i_1_n_0                                                                                                                                                                               |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                                                |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                       |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                5 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                            |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                            |                4 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                            |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                            |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                                                       |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                      |                                                                                                                                                                                                                                         |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                            |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                            |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SS[0]                                                                                     |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push_reg_0[0]                                                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                            |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[1]                                                                                                                            |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0                                         |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                4 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0                                         |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0                                        |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                4 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                                          |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                                                        |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0                                         |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0                                        |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_3                                                                                                        |                                                                                                                                                                                                                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                   |                                                                                                                                                                                                                                         |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                  |                                                                                                                                                                                                                                         |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                             |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                                |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                             |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                                                   |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                                                  |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                            |                                                                                                                                                                                                                                         |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/E[0]                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/prev_samp_r_reg[1][0]                                                                                                   |                                                                                                                                                                                                                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                          |                                                                                                                                                                                                                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                                |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_0[0]                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                             |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                       |                                                                                                                                                                                                                                         |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                             |                4 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                          | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                             |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                |                5 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_dec_val[5]_i_1_n_0                                                    |                2 |              6 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                             | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                   |                4 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                       |                                                                                                                                                                                                                                         |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                          |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb                                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                              | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                             |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[1]                                                                                                                                |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                             |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                3 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0                                         |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0                                        |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[1]                                                                                                                                |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                             |                1 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0                                        |                2 |              6 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.app_rd_data_valid_reg_0[0]                                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                3 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/cpu_state[7]_i_2_n_0                                                                                                                                                                                                                        | riscv_i/picorv32_axi_0/inst/picorv32_core/cpu_state[7]_i_1_n_0                                                                                                                                                                          |                3 |              7 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                            |                6 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |                3 |              7 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                     |                2 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                             | reset_IBUF                                                                                                                                                                                                                              |                4 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |                4 |              7 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                | riscv_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][1]                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][0]                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                               | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[10][0]                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/xon_xoff_out_1                                                                                                                                                                                                                                                    | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                5 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                                                                                                   | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][2]                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                              | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                         |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                        |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                4 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___102_n_0                                                                                                                                      |                1 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                           |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/xon_xoff_inp[7]_i_1_n_0                                                                                                                                                                                                                                           | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                    | reset_IBUF                                                                                                                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/s_axi_rdata[7]_i_2_n_0                                                                                                                                                                                                                                            | riscv_i/uart_0/inst/s_axi_rdata[7]_i_1_n_0                                                                                                                                                                                              |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/tx_rg[7]_i_1_n_0                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                 | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                               |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                        |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                              | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                         |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg                                                                                                                               |                                                                                                                                                                                                                                         |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                |                6 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                    | reset_IBUF                                                                                                                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                4 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                              | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                         |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                        |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                               | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[10][0]                                                            |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                   | reset_IBUF                                                                                                                                                                                                                              |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][5]                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][4]                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][3]                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                           |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_29[0]                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                           |                                                                                                                                                                                                                                         |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_20[0]                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                                                    |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                        |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                                                 |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                        |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                |                                                                                                                                                                                                                                         |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                4 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                    |                4 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                           |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prbs_rdlvl_done_reg[0]                                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rstdiv0_sync_r1_reg_rep__25[0]                                                                           |                3 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                           |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                           |                2 |              8 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                      | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/SR[0]                               |                2 |              8 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/burst_count_reg[8]_0[0]                                                                                                          | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                              |                2 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                                             |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/last_count_0                                                                                                                                                                                                                    | reset_IBUF                                                                                                                                                                                                                              |                4 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/axi_bridge_u/write_axi_full_u/burst_count_1                                                                                                                                                                                                                   | reset_IBUF                                                                                                                                                                                                                              |                4 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                       |                                                                                                                                                                                                                                         |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[7][6]                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                         |                3 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                             | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/burst_count_reg[8]_6[0]                                                                                                          | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                              |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/burst_count_reg[8]_5[0]                                                                                                          | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                              |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/burst_count_reg[8]_4[0]                                                                                                          | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                              |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/burst_count_reg[8]_3[0]                                                                                                          | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                              |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/burst_count_reg[8]_2[0]                                                                                                          | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                              |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                       |                                                                                                                                                                                                                                         |                4 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/burst_count_reg[8]_1[0]                                                                                                          | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                              |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/burst_count_reg[8][0]                                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                              |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                       |                                                                                                                                                                                                                                         |                2 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                                            |                3 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                   |                                                                                                                                                                                                                                         |                2 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                            |                3 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_0[0]                                                                                                                            |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/wr_req014_out                                                                                                                                                                                                                                                     | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                4 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                    |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                                                                                                          | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                4 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                        |                3 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                             |                5 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_subst_mask_reg[0]                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0                                                                                                             |                2 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                                             |                3 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                |                6 |              9 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                   |                                                                                                                                                                                                                                         |                2 |              9 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_thread_loop[0].rlast_i_reg[0][0]                                                                                                                   | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                5 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                       |                5 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                    | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]  | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                4 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__2_n_0               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                           |                5 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                           |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]  | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                5 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                2 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                           |                5 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__1_n_0               | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                           |                5 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[254]_i_1_n_0                                                       |                5 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]  | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                    | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                3 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                        |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                  | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                3 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                    | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                2 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                    | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                                                        |                2 |             10 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                     |                3 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |                5 |             10 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                |                9 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                              |                4 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                          | reset_IBUF                                                                                                                                                                                                                              |                4 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                              |                4 |             11 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                 | reset_IBUF                                                                                                                                                                                                                              |                6 |             11 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                               |                5 |             11 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[1]_1[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |                8 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                               | reset_IBUF                                                                                                                                                                                                                              |                6 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                              | reset_IBUF                                                                                                                                                                                                                              |                6 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                               | reset_IBUF                                                                                                                                                                                                                              |                6 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/ram_wr_en_0                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[11]_i_1__1_n_0                                                                                                                            |                                                                                                                                                                                                                                         |                5 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg[11]_i_1__2_n_0                                                                                                         |                                                                                                                                                                                                                                         |                4 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                  | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                                               |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                         | riscv_i/picorv32_axi_0/inst/picorv32_core/decoded_imm[31]_i_1_n_0                                                                                                                                                                       |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                        | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                5 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/ram_wr_en_1                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                          |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/empty_fwft_i_reg[0]                                                                                                               | reset_IBUF                                                                                                                                                                                                                              |                5 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                                             |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                        |                4 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                4 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_1                                                                                                                               |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_1                                                                                                                               |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]        |                3 |             12 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             12 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                             |                4 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_pop                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_pop                                                                                                                                      | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                3 |             13 |
|  riscv_i/clk_wiz_0/inst/clk_out2                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mem_reset_control_0/inst/mem_reset                                                                                                                                                                                          |                3 |             13 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                             |                7 |             14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[1][0]                                                                                                           | reset_IBUF                                                                                                                                                                                                                              |                7 |             14 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                                             |                4 |             14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[1][0]                                                                                                           | reset_IBUF                                                                                                                                                                                                                              |                7 |             14 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[1][0]                                                                                                           | reset_IBUF                                                                                                                                                                                                                              |                7 |             14 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mem_reset_control_0/inst/mem_reset                                                                                                                                                                                          |                4 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |                7 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue1                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |                6 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                              | reset_IBUF                                                                                                                                                                                                                              |                7 |             15 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/E[0]                                                                                                                              | reset_IBUF                                                                                                                                                                                                                              |                7 |             15 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                                                |                5 |             15 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                           |                4 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/wr_req0                                                                                                                                                                                                                                                           | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                              |                                                                                                                                                                                                                                         |                3 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/p_0_in__0                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_rd_en                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                         |                3 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/rd_req0                                                                                                                                                                                                                                                           | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |                5 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/uart_0/inst/rx_buf_reg_0_15_0_5_i_1_n_0                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             16 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                4 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                           |                                                                                                                                                                                                                                         |                2 |             16 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb2read_cmdfifo/                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[0]                                                                                                                                |                3 |             17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                         | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                6 |             17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_normal_area.upsizer_valid                                                                                                                                           | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                6 |             17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                                                           | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |                6 |             17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |                7 |             17 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[17]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[17].srl_nx1/shift                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                        | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                                |                4 |             18 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                4 |             18 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                            |                6 |             18 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_0                                                                                                                                |               13 |             20 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                            |                5 |             20 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[21].srl_nx1/shift                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             22 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_0                                                                                                                                |                8 |             22 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg[21]_i_1_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                7 |             22 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                         | riscv_i/picorv32_axi_0/inst/picorv32_core/trap_i_1_n_0                                                                                                                                                                                  |                8 |             23 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                                          |               16 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/axi_bridge_u/read_axi_full_u/ram_wr_en                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                3 |             24 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_0[0]                                                                                                                            |                9 |             24 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |                3 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/ram_wr_en                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             24 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                         |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/axi_adapter/xfer_done0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                         |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                   |                                                                                                                                                                                                                                         |                5 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/Q[7]                                                                                  |               15 |             25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_0[1]                                                                                                                                |                7 |             25 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                           | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |               14 |             25 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                         |                5 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             26 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |               10 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                         |                                                                                                                                                                                                                                         |                7 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               10 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                         |                5 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                         |                                                                                                                                                                                                                                         |                5 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                         |                                                                                                                                                                                                                                         |                5 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |               10 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |               10 |             26 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_0[0]                                                                                                                             |               14 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                     |                                                                                                                                                                                                                                         |                5 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               11 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               11 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/s_axil_arready_reg_reg_1[0]                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             26 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               10 |             27 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                         | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                                                   |                8 |             27 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             28 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               15 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/gen_id_queue.id_queue/valid_Write                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                9 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                6 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             28 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             28 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                |                                                                                                                                                                                                                                         |               10 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                7 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                6 |             28 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             28 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_0[0]                                                                                                                            |               14 |             29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                             |                                                                                                                                                                                                                                         |                8 |             29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I_0                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |                8 |             29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             29 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/ui_clk_sync_rst                                                                                                                                             |               14 |             29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             29 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                        | reset_IBUF                                                                                                                                                                                                                              |                9 |             29 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/oclkdelay_calib_done_r_reg_1                                             |                9 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/shift_reg[31]_i_1_n_0                                                                                                                                                                                   | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                           |                5 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |               10 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                9 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/rxfifo2xsdb_i/xsdb_rden                                                                                                                                                                                               | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                           |                6 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/shift_en                                                                                                                                                                                                | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                           |                8 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2txfifo_i/tx_fifo_dataout[31]_i_1_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                               | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[10][0]                                                            |               21 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                               | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[10][0]                                                            |               13 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               10 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/mem_wdata[31]_i_1_n_0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/reg_op1[31]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/reg_op2[31]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |               13 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_1[0]                                                                                                               | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[10][0]                                                            |               13 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |                7 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                               | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |               12 |             32 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |               20 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/empty_fwft_i_reg_0[0]                                                                                                               | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/goreg_dm.dout_i_reg[10][0]                                                            |               10 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                        |                                                                                                                                                                                                                                         |                9 |             32 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                      |                                                                                                                                                                                                                                         |                6 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/is_lui_auipc_jal_jalr_addi_add_sub0                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |                8 |             33 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/mem_addr[31]_i_1_n_0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               21 |             34 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_0[0]                                                                                                                            |               10 |             34 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axburst_reg[1][0]                                                                                                                                                   | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |               13 |             34 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1                                                                                                                                              |               10 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               11 |             34 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/uart_0/inst/reset_sync[2]                                                                                                                                                                                                       |               13 |             36 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                       |               16 |             36 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_0                                                                                                                               |               15 |             38 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_0                                                                                                                               |               11 |             39 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/instr_lui0                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               11 |             39 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                                         |                                                                                                                                                                                                                                         |                5 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                         |                5 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                         |                5 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                         |                5 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                         |                5 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                             |                                                                                                                                                                                                                                         |                5 |             40 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rst_tmp                                                             |               20 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                           |                                                                                                                                                                                                                                         |                5 |             40 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/skid_buffer[1144]_i_1_n_0                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             41 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                                                |               25 |             43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |               23 |             43 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg_0                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[6]_1                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[7]_1                                                                                                                                       |                                                                                                                                                                                                                                         |               11 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/ram_full_fb_i_reg                                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             44 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/skid_buffer[1144]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                         |               15 |             45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                           |               19 |             45 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_0[0]                                                                                                                            |               13 |             45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i[1092]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |               14 |             45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i[1092]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                         |               14 |             45 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_rd_channel/axi_rd                                                                                                                                                                                                                | reset_IBUF                                                                                                                                                                                                                              |               12 |             46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i[31]_i_1_n_0                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_payload_i[31]_i_1__0_n_0                                                                                                                       |                                                                                                                                                                                                                                         |               14 |             46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0[0]                                                                                                                     | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                   |               14 |             46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cmd_valid_wr_ch                                                                                                                                  | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                   |               14 |             46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/cmd_decode_wr_channel/E[0]                                                                                                                                                                                                                  | reset_IBUF                                                                                                                                                                                                                              |               14 |             46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in_0                                                                                                                                                                                              | riscv_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                   |               19 |             46 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                          |               17 |             47 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               10 |             47 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               15 |             47 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/tx_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg                                                                                                                                   |                                                                                                                                                                                                                                         |               17 |             48 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_0[0]                                                                                                                             |               17 |             49 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/wr_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                             | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                   |                8 |             50 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_0                                                                                                                                |               29 |             50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                                                                                             | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                   |               14 |             50 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/rd_cmd_fifo_i/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/SR[0]                                                                                                                   |               15 |             54 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                              |               20 |             59 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m03_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                              |               21 |             59 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                              |               22 |             62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/reg_next_pc                                                                                                                                                                                                                                 | riscv_i/picorv32_axi_0/inst/picorv32_core/trap_i_1_n_0                                                                                                                                                                                  |               23 |             62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                              |               24 |             62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/E[0]                                                                                                                                               | reset_IBUF                                                                                                                                                                                                                              |               20 |             62 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/m02_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                             | reset_IBUF                                                                                                                                                                                                                              |               21 |             62 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                                                     |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               29 |             63 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                                                                                                             |                                                                                                                                                                                                                                         |               16 |             63 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/count_instr                                                                                                                                                                                                                                 | riscv_i/picorv32_axi_0/inst/picorv32_core/trap_i_1_n_0                                                                                                                                                                                  |               16 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/tx_fifo_dataout[63]_i_1_n_0                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2write_cmdfifo/sel                                                                                                                                                                                                | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                           |               16 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/xsdb_drdy_i_1_n_0                                                                                                                                                                                   | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/fifo_rst_xsdb                                                                                                                                                           |               19 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/u_xsdb_fifo_interface/xsdb2read_cmdfifo/tx_fifo_dataout[63]_i_1__0_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               15 |             64 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/rd_active_r                                                                                                                                           |                                                                                                                                                                                                                                         |               17 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                                                   |               19 |             64 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                                 | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                         |               18 |             64 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                            |                                                                                                                                                                                                                                         |               12 |             64 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             64 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                         |                                                                                                                                                                                                                                         |               18 |             64 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                    |                                                                                                                                                                                                                                         |               17 |             65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                                                   |                                                                                                                                                                                                                                         |               19 |             65 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                                                                                                |                                                                                                                                                                                                                                         |               18 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[76].srl_nx1/push                                                                                                                              |                                                                                                                                                                                                                                         |               18 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_thread_loop[0].r_cmd_active_reg[0][0]                                                                                                     |                                                                                                                                                                                                                                         |               18 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_7_in                                                                                                                              | reset_IBUF                                                                                                                                                                                                                              |               11 |             66 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |               23 |             67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               21 |             67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/axi_rready_reg[0]                                                                                                                  |                                                                                                                                                                                                                                         |               13 |             67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/axi_interconnect_0/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                    |                                                                                                                                                                                                                                         |               13 |             67 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/jtag_axi_0/inst/jtag_axi_engine_u/xsdb_rst                                                                                                                                                                                      |               22 |             68 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[143].srl_nx1/push                                                                                                                                                |                                                                                                                                                                                                                                         |               18 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_2[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               19 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]_3[0]                                                                                                                                                              |                                                                                                                                                                                                                                         |               18 |             72 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/E[0]                                                                                                   |                                                                                                                                                                                                                                         |               19 |             73 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             80 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             80 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                               |                                                                                                                                                                                                                                         |               11 |             88 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/picorv32_axi_0/inst/picorv32_core/cpuregs_reg_r1_0_31_0_5_i_1_n_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               12 |             96 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_6                                         |                                                                                                                                                                                                                                         |               12 |             96 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               13 |            104 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | riscv_i/picorv32_axi_0/inst/picorv32_core/trap_i_1_n_0                                                                                                                                                                                  |               41 |            107 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                           |                                                                                                                                                                                                                                         |               14 |            112 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       | reset_IBUF                                                                                                                                                                                                                              |               96 |            190 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                        |                                                                                                                                                                                                                                         |               66 |            256 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.app_wdf_rdy_r_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                         |              111 |            256 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/E[0]                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               72 |            273 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                      |                                                                                                                                                                                                                                         |              127 |            288 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[1].inst_rd_addrb/E[0]                                                                                                             | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               85 |            299 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg |                                                                                                                                                                                                                                         |               43 |            344 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                         |               45 |            360 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            | riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                               |                                                                                                                                                                                                                                         |               48 |            384 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            | riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                        |                                                                                                                                                                                                                                         |               49 |            392 |
|  riscv_i/clk_wiz_0/inst/clk_out1                                                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              387 |           1205 |
|  riscv_i/DDR/mig_7series_0/u_riscv_mig_7series_0_0_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |             1021 |           3315 |
+-----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
>>>>>>> sd-card-picorv32


