

================================================================
== Vitis HLS Report for 'conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_446_4'
================================================================
* Date:           Fri Oct 31 13:48:26 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.446 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      291|      291|  2.910 us|  2.910 us|  291|  291|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_STATIONARY_CONV3_VITIS_LOOP_446_4  |      289|      289|         1|          1|          1|   289|       yes|
        +-----------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     114|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      21|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      21|     177|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln445_1_fu_98_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln445_fu_110_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln446_fu_171_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln448_1_fu_160_p2     |         +|   0|  0|  18|           9|           9|
    |add_ln448_fu_150_p2       |         +|   0|  0|  18|           9|           9|
    |icmp_ln445_fu_92_p2       |      icmp|   0|  0|  16|           9|           9|
    |icmp_ln446_fu_116_p2      |      icmp|   0|  0|  12|           5|           5|
    |select_ln445_1_fu_130_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln445_fu_122_p3    |    select|   0|  0|   5|           1|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 114|          53|          41|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_j_load                 |   9|          2|    5|         10|
    |i_fu_46                                 |   9|          2|    5|         10|
    |indvar_flatten19_fu_50                  |   9|          2|    9|         18|
    |j_fu_42                                 |   9|          2|    5|         10|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  63|         14|   39|         78|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+---+----+-----+-----------+
    |          Name          | FF| LUT| Bits| Const Bits|
    +------------------------+---+----+-----+-----------+
    |ap_CS_fsm               |  1|   0|    1|          0|
    |ap_done_reg             |  1|   0|    1|          0|
    |i_fu_46                 |  5|   0|    5|          0|
    |indvar_flatten19_fu_50  |  9|   0|    9|          0|
    |j_fu_42                 |  5|   0|    5|          0|
    +------------------------+---+----+-----+-----------+
    |Total                   | 21|   0|   21|          0|
    +------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_446_4|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_446_4|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_446_4|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_446_4|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_446_4|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_446_4|  return value|
|layer3_output_tile_0_address0  |  out|    9|   ap_memory|                                  layer3_output_tile_0|         array|
|layer3_output_tile_0_ce0       |  out|    1|   ap_memory|                                  layer3_output_tile_0|         array|
|layer3_output_tile_0_we0       |  out|    1|   ap_memory|                                  layer3_output_tile_0|         array|
|layer3_output_tile_0_d0        |  out|   32|   ap_memory|                                  layer3_output_tile_0|         array|
|conv3_biases_local_load        |   in|   32|     ap_none|                               conv3_biases_local_load|        scalar|
+-------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

