Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\zwzol\Documents\Code\GIT\MCHPRS-FPGA\Quartus\EBAB.qsys --block-symbol-file --output-directory=C:\Users\zwzol\Documents\Code\GIT\MCHPRS-FPGA\Quartus\EBAB --family="Cyclone V" --part=5CSEMA5F31A7
Progress: Loading Quartus/EBAB.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 23.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding EBAB [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module EBAB
Progress: Adding PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module PLL
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\zwzol\Documents\Code\GIT\MCHPRS-FPGA\Quartus\EBAB.qsys --synthesis=VERILOG --output-directory=C:\Users\zwzol\Documents\Code\GIT\MCHPRS-FPGA\Quartus\EBAB\synthesis --family="Cyclone V" --part=5CSEMA5F31A7
Progress: Loading Quartus/EBAB.qsys
Progress: Reading input file
Progress: Adding ARM_A9_HPS [altera_hps 23.1]
Progress: Parameterizing module ARM_A9_HPS
Progress: Adding EBAB [altera_up_external_bus_to_avalon_bridge 18.0]
Progress: Parameterizing module EBAB
Progress: Adding PLL [altera_up_avalon_sys_sdram_pll 18.0]
Progress: Parameterizing module PLL
Progress: Adding clk_0 [clock_source 23.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: EBAB: Generating EBAB "EBAB" for QUARTUS_SYNTH
Info: EBAB: Done "EBAB" with 1 modules, 1 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
