
buzzer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003618  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  080037b8  080037b8  000047b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003810  08003810  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003810  08003810  00004810  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003818  08003818  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003818  08003818  00004818  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800381c  0800381c  0000481c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003820  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  20000068  08003888  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08003888  00005220  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009275  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017dc  00000000  00000000  0000e30d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  0000faf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007e7  00000000  00000000  00010540  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016ba8  00000000  00000000  00010d27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b02e  00000000  00000000  000278cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eb6c  00000000  00000000  000328fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c1469  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003218  00000000  00000000  000c14ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000c46c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080037a0 	.word	0x080037a0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080037a0 	.word	0x080037a0

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <Buzzer_On>:
static void MX_GPIO_Init(void);
static void MX_TIM1_Init(void);

// Start PWM to generate a tone
void Buzzer_On(uint32_t frequency)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b086      	sub	sp, #24
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
    // Set the PWM frequency
    uint32_t timerClock = HAL_RCC_GetPCLK2Freq(); // TIM1 runs on APB2 clock
 8000578:	f001 faf0 	bl	8001b5c <HAL_RCC_GetPCLK2Freq>
 800057c:	6178      	str	r0, [r7, #20]
    uint32_t prescaler = (timerClock / 1000000) - 1; // Scale to 1 MHz
 800057e:	697b      	ldr	r3, [r7, #20]
 8000580:	4a10      	ldr	r2, [pc, #64]	@ (80005c4 <Buzzer_On+0x54>)
 8000582:	fba2 2303 	umull	r2, r3, r2, r3
 8000586:	0c9b      	lsrs	r3, r3, #18
 8000588:	3b01      	subs	r3, #1
 800058a:	613b      	str	r3, [r7, #16]
    uint32_t period = 1000000 / frequency - 1; // Calculate period for desired frequency
 800058c:	4a0e      	ldr	r2, [pc, #56]	@ (80005c8 <Buzzer_On+0x58>)
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	fbb2 f3f3 	udiv	r3, r2, r3
 8000594:	3b01      	subs	r3, #1
 8000596:	60fb      	str	r3, [r7, #12]

    htim1.Instance->PSC = prescaler;        // Set prescaler
 8000598:	4b0c      	ldr	r3, [pc, #48]	@ (80005cc <Buzzer_On+0x5c>)
 800059a:	681b      	ldr	r3, [r3, #0]
 800059c:	693a      	ldr	r2, [r7, #16]
 800059e:	629a      	str	r2, [r3, #40]	@ 0x28
    htim1.Instance->ARR = period;          // Set auto-reload value
 80005a0:	4b0a      	ldr	r3, [pc, #40]	@ (80005cc <Buzzer_On+0x5c>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	68fa      	ldr	r2, [r7, #12]
 80005a6:	62da      	str	r2, [r3, #44]	@ 0x2c
    htim1.Instance->CCR2 = period / 2;     // Set 50% duty cycle for Channel 2
 80005a8:	4b08      	ldr	r3, [pc, #32]	@ (80005cc <Buzzer_On+0x5c>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	68fa      	ldr	r2, [r7, #12]
 80005ae:	0852      	lsrs	r2, r2, #1
 80005b0:	639a      	str	r2, [r3, #56]	@ 0x38

    HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80005b2:	2104      	movs	r1, #4
 80005b4:	4805      	ldr	r0, [pc, #20]	@ (80005cc <Buzzer_On+0x5c>)
 80005b6:	f001 fb8d 	bl	8001cd4 <HAL_TIM_PWM_Start>
}
 80005ba:	bf00      	nop
 80005bc:	3718      	adds	r7, #24
 80005be:	46bd      	mov	sp, r7
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	431bde83 	.word	0x431bde83
 80005c8:	000f4240 	.word	0x000f4240
 80005cc:	20000084 	.word	0x20000084

080005d0 <Buzzer_Off>:

// Stop PWM
void Buzzer_Off(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_2);
 80005d4:	2104      	movs	r1, #4
 80005d6:	4802      	ldr	r0, [pc, #8]	@ (80005e0 <Buzzer_Off+0x10>)
 80005d8:	f001 fc2c 	bl	8001e34 <HAL_TIM_PWM_Stop>
}
 80005dc:	bf00      	nop
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	20000084 	.word	0x20000084

080005e4 <main>:

int main(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
    // Initialize HAL Library
    HAL_Init();
 80005e8:	f000 fb2e 	bl	8000c48 <HAL_Init>

    // Configure system clock
    SystemClock_Config();
 80005ec:	f000 f81a 	bl	8000624 <SystemClock_Config>

    // Initialize GPIO and TIM1
    MX_GPIO_Init();
 80005f0:	f000 f924 	bl	800083c <MX_GPIO_Init>
    MX_TIM1_Init();
 80005f4:	f000 f882 	bl	80006fc <MX_TIM1_Init>
    printf("chill guy");
 80005f8:	4809      	ldr	r0, [pc, #36]	@ (8000620 <main+0x3c>)
 80005fa:	f002 fa63 	bl	8002ac4 <iprintf>
    // Test loop
    while (1)
    {

        Buzzer_On(2000); // Generate a 2 kHz tone
 80005fe:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000602:	f7ff ffb5 	bl	8000570 <Buzzer_On>
        HAL_Delay(1000); // Keep the buzzer on for 1 second
 8000606:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800060a:	f000 fb8f 	bl	8000d2c <HAL_Delay>
        Buzzer_Off();    // Turn off the buzzer
 800060e:	f7ff ffdf 	bl	80005d0 <Buzzer_Off>
        HAL_Delay(1000); // Wait for 1 second
 8000612:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000616:	f000 fb89 	bl	8000d2c <HAL_Delay>
        Buzzer_On(2000); // Generate a 2 kHz tone
 800061a:	bf00      	nop
 800061c:	e7ef      	b.n	80005fe <main+0x1a>
 800061e:	bf00      	nop
 8000620:	080037b8 	.word	0x080037b8

08000624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b094      	sub	sp, #80	@ 0x50
 8000628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062a:	f107 0320 	add.w	r3, r7, #32
 800062e:	2230      	movs	r2, #48	@ 0x30
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f002 fa9b 	bl	8002b6e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000638:	f107 030c 	add.w	r3, r7, #12
 800063c:	2200      	movs	r2, #0
 800063e:	601a      	str	r2, [r3, #0]
 8000640:	605a      	str	r2, [r3, #4]
 8000642:	609a      	str	r2, [r3, #8]
 8000644:	60da      	str	r2, [r3, #12]
 8000646:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000648:	2300      	movs	r3, #0
 800064a:	60bb      	str	r3, [r7, #8]
 800064c:	4b29      	ldr	r3, [pc, #164]	@ (80006f4 <SystemClock_Config+0xd0>)
 800064e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000650:	4a28      	ldr	r2, [pc, #160]	@ (80006f4 <SystemClock_Config+0xd0>)
 8000652:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000656:	6413      	str	r3, [r2, #64]	@ 0x40
 8000658:	4b26      	ldr	r3, [pc, #152]	@ (80006f4 <SystemClock_Config+0xd0>)
 800065a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800065c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000660:	60bb      	str	r3, [r7, #8]
 8000662:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000664:	2300      	movs	r3, #0
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	4b23      	ldr	r3, [pc, #140]	@ (80006f8 <SystemClock_Config+0xd4>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000670:	4a21      	ldr	r2, [pc, #132]	@ (80006f8 <SystemClock_Config+0xd4>)
 8000672:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000676:	6013      	str	r3, [r2, #0]
 8000678:	4b1f      	ldr	r3, [pc, #124]	@ (80006f8 <SystemClock_Config+0xd4>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000680:	607b      	str	r3, [r7, #4]
 8000682:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000684:	2302      	movs	r3, #2
 8000686:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000688:	2301      	movs	r3, #1
 800068a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068c:	2310      	movs	r3, #16
 800068e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000690:	2302      	movs	r3, #2
 8000692:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000694:	2300      	movs	r3, #0
 8000696:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000698:	2310      	movs	r3, #16
 800069a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 800069c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80006a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006a2:	2304      	movs	r3, #4
 80006a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006a6:	2307      	movs	r3, #7
 80006a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006aa:	f107 0320 	add.w	r3, r7, #32
 80006ae:	4618      	mov	r0, r3
 80006b0:	f000 fde4 	bl	800127c <HAL_RCC_OscConfig>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80006ba:	f000 f92d 	bl	8000918 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006be:	230f      	movs	r3, #15
 80006c0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c2:	2302      	movs	r3, #2
 80006c4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006ce:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006d0:	2300      	movs	r3, #0
 80006d2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006d4:	f107 030c 	add.w	r3, r7, #12
 80006d8:	2102      	movs	r1, #2
 80006da:	4618      	mov	r0, r3
 80006dc:	f001 f846 	bl	800176c <HAL_RCC_ClockConfig>
 80006e0:	4603      	mov	r3, r0
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d001      	beq.n	80006ea <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80006e6:	f000 f917 	bl	8000918 <Error_Handler>
  }
}
 80006ea:	bf00      	nop
 80006ec:	3750      	adds	r7, #80	@ 0x50
 80006ee:	46bd      	mov	sp, r7
 80006f0:	bd80      	pop	{r7, pc}
 80006f2:	bf00      	nop
 80006f4:	40023800 	.word	0x40023800
 80006f8:	40007000 	.word	0x40007000

080006fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b096      	sub	sp, #88	@ 0x58
 8000700:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000702:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000706:	2200      	movs	r2, #0
 8000708:	601a      	str	r2, [r3, #0]
 800070a:	605a      	str	r2, [r3, #4]
 800070c:	609a      	str	r2, [r3, #8]
 800070e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000710:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800071a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800071e:	2200      	movs	r2, #0
 8000720:	601a      	str	r2, [r3, #0]
 8000722:	605a      	str	r2, [r3, #4]
 8000724:	609a      	str	r2, [r3, #8]
 8000726:	60da      	str	r2, [r3, #12]
 8000728:	611a      	str	r2, [r3, #16]
 800072a:	615a      	str	r2, [r3, #20]
 800072c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	2220      	movs	r2, #32
 8000732:	2100      	movs	r1, #0
 8000734:	4618      	mov	r0, r3
 8000736:	f002 fa1a 	bl	8002b6e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800073a:	4b3e      	ldr	r3, [pc, #248]	@ (8000834 <MX_TIM1_Init+0x138>)
 800073c:	4a3e      	ldr	r2, [pc, #248]	@ (8000838 <MX_TIM1_Init+0x13c>)
 800073e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 2;
 8000740:	4b3c      	ldr	r3, [pc, #240]	@ (8000834 <MX_TIM1_Init+0x138>)
 8000742:	2202      	movs	r2, #2
 8000744:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000746:	4b3b      	ldr	r3, [pc, #236]	@ (8000834 <MX_TIM1_Init+0x138>)
 8000748:	2200      	movs	r2, #0
 800074a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 53843;
 800074c:	4b39      	ldr	r3, [pc, #228]	@ (8000834 <MX_TIM1_Init+0x138>)
 800074e:	f24d 2253 	movw	r2, #53843	@ 0xd253
 8000752:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000754:	4b37      	ldr	r3, [pc, #220]	@ (8000834 <MX_TIM1_Init+0x138>)
 8000756:	2200      	movs	r2, #0
 8000758:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800075a:	4b36      	ldr	r3, [pc, #216]	@ (8000834 <MX_TIM1_Init+0x138>)
 800075c:	2200      	movs	r2, #0
 800075e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000760:	4b34      	ldr	r3, [pc, #208]	@ (8000834 <MX_TIM1_Init+0x138>)
 8000762:	2200      	movs	r2, #0
 8000764:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000766:	4833      	ldr	r0, [pc, #204]	@ (8000834 <MX_TIM1_Init+0x138>)
 8000768:	f001 fa0c 	bl	8001b84 <HAL_TIM_Base_Init>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000772:	f000 f8d1 	bl	8000918 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000776:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800077a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800077c:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000780:	4619      	mov	r1, r3
 8000782:	482c      	ldr	r0, [pc, #176]	@ (8000834 <MX_TIM1_Init+0x138>)
 8000784:	f001 fc7c 	bl	8002080 <HAL_TIM_ConfigClockSource>
 8000788:	4603      	mov	r3, r0
 800078a:	2b00      	cmp	r3, #0
 800078c:	d001      	beq.n	8000792 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800078e:	f000 f8c3 	bl	8000918 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000792:	4828      	ldr	r0, [pc, #160]	@ (8000834 <MX_TIM1_Init+0x138>)
 8000794:	f001 fa45 	bl	8001c22 <HAL_TIM_PWM_Init>
 8000798:	4603      	mov	r3, r0
 800079a:	2b00      	cmp	r3, #0
 800079c:	d001      	beq.n	80007a2 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800079e:	f000 f8bb 	bl	8000918 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80007a2:	2300      	movs	r3, #0
 80007a4:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80007a6:	2300      	movs	r3, #0
 80007a8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80007aa:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80007ae:	4619      	mov	r1, r3
 80007b0:	4820      	ldr	r0, [pc, #128]	@ (8000834 <MX_TIM1_Init+0x138>)
 80007b2:	f002 f805 	bl	80027c0 <HAL_TIMEx_MasterConfigSynchronization>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80007bc:	f000 f8ac 	bl	8000918 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80007c0:	2360      	movs	r3, #96	@ 0x60
 80007c2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80007c4:	2300      	movs	r3, #0
 80007c6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007c8:	2300      	movs	r3, #0
 80007ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80007cc:	2300      	movs	r3, #0
 80007ce:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007d0:	2300      	movs	r3, #0
 80007d2:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80007d4:	2300      	movs	r3, #0
 80007d6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80007d8:	2300      	movs	r3, #0
 80007da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80007dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80007e0:	2204      	movs	r2, #4
 80007e2:	4619      	mov	r1, r3
 80007e4:	4813      	ldr	r0, [pc, #76]	@ (8000834 <MX_TIM1_Init+0x138>)
 80007e6:	f001 fb89 	bl	8001efc <HAL_TIM_PWM_ConfigChannel>
 80007ea:	4603      	mov	r3, r0
 80007ec:	2b00      	cmp	r3, #0
 80007ee:	d001      	beq.n	80007f4 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 80007f0:	f000 f892 	bl	8000918 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80007f4:	2300      	movs	r3, #0
 80007f6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007fc:	2300      	movs	r3, #0
 80007fe:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000808:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800080c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800080e:	2300      	movs	r3, #0
 8000810:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	4619      	mov	r1, r3
 8000816:	4807      	ldr	r0, [pc, #28]	@ (8000834 <MX_TIM1_Init+0x138>)
 8000818:	f002 f840 	bl	800289c <HAL_TIMEx_ConfigBreakDeadTime>
 800081c:	4603      	mov	r3, r0
 800081e:	2b00      	cmp	r3, #0
 8000820:	d001      	beq.n	8000826 <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000822:	f000 f879 	bl	8000918 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000826:	4803      	ldr	r0, [pc, #12]	@ (8000834 <MX_TIM1_Init+0x138>)
 8000828:	f000 f8c6 	bl	80009b8 <HAL_TIM_MspPostInit>

}
 800082c:	bf00      	nop
 800082e:	3758      	adds	r7, #88	@ 0x58
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}
 8000834:	20000084 	.word	0x20000084
 8000838:	40010000 	.word	0x40010000

0800083c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	b08a      	sub	sp, #40	@ 0x28
 8000840:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000842:	f107 0314 	add.w	r3, r7, #20
 8000846:	2200      	movs	r2, #0
 8000848:	601a      	str	r2, [r3, #0]
 800084a:	605a      	str	r2, [r3, #4]
 800084c:	609a      	str	r2, [r3, #8]
 800084e:	60da      	str	r2, [r3, #12]
 8000850:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000852:	2300      	movs	r3, #0
 8000854:	613b      	str	r3, [r7, #16]
 8000856:	4b2d      	ldr	r3, [pc, #180]	@ (800090c <MX_GPIO_Init+0xd0>)
 8000858:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800085a:	4a2c      	ldr	r2, [pc, #176]	@ (800090c <MX_GPIO_Init+0xd0>)
 800085c:	f043 0304 	orr.w	r3, r3, #4
 8000860:	6313      	str	r3, [r2, #48]	@ 0x30
 8000862:	4b2a      	ldr	r3, [pc, #168]	@ (800090c <MX_GPIO_Init+0xd0>)
 8000864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000866:	f003 0304 	and.w	r3, r3, #4
 800086a:	613b      	str	r3, [r7, #16]
 800086c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800086e:	2300      	movs	r3, #0
 8000870:	60fb      	str	r3, [r7, #12]
 8000872:	4b26      	ldr	r3, [pc, #152]	@ (800090c <MX_GPIO_Init+0xd0>)
 8000874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000876:	4a25      	ldr	r2, [pc, #148]	@ (800090c <MX_GPIO_Init+0xd0>)
 8000878:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800087c:	6313      	str	r3, [r2, #48]	@ 0x30
 800087e:	4b23      	ldr	r3, [pc, #140]	@ (800090c <MX_GPIO_Init+0xd0>)
 8000880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000882:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000886:	60fb      	str	r3, [r7, #12]
 8000888:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800088a:	2300      	movs	r3, #0
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	4b1f      	ldr	r3, [pc, #124]	@ (800090c <MX_GPIO_Init+0xd0>)
 8000890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000892:	4a1e      	ldr	r2, [pc, #120]	@ (800090c <MX_GPIO_Init+0xd0>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6313      	str	r3, [r2, #48]	@ 0x30
 800089a:	4b1c      	ldr	r3, [pc, #112]	@ (800090c <MX_GPIO_Init+0xd0>)
 800089c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	60bb      	str	r3, [r7, #8]
 80008a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	4b18      	ldr	r3, [pc, #96]	@ (800090c <MX_GPIO_Init+0xd0>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ae:	4a17      	ldr	r2, [pc, #92]	@ (800090c <MX_GPIO_Init+0xd0>)
 80008b0:	f043 0302 	orr.w	r3, r3, #2
 80008b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008b6:	4b15      	ldr	r3, [pc, #84]	@ (800090c <MX_GPIO_Init+0xd0>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ba:	f003 0302 	and.w	r3, r3, #2
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80008c2:	2200      	movs	r2, #0
 80008c4:	2120      	movs	r1, #32
 80008c6:	4812      	ldr	r0, [pc, #72]	@ (8000910 <MX_GPIO_Init+0xd4>)
 80008c8:	f000 fcbe 	bl	8001248 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80008cc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80008d0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80008d2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80008d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d8:	2300      	movs	r3, #0
 80008da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80008dc:	f107 0314 	add.w	r3, r7, #20
 80008e0:	4619      	mov	r1, r3
 80008e2:	480c      	ldr	r0, [pc, #48]	@ (8000914 <MX_GPIO_Init+0xd8>)
 80008e4:	f000 fb2c 	bl	8000f40 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80008e8:	2320      	movs	r3, #32
 80008ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ec:	2301      	movs	r3, #1
 80008ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f0:	2300      	movs	r3, #0
 80008f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f4:	2300      	movs	r3, #0
 80008f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80008f8:	f107 0314 	add.w	r3, r7, #20
 80008fc:	4619      	mov	r1, r3
 80008fe:	4804      	ldr	r0, [pc, #16]	@ (8000910 <MX_GPIO_Init+0xd4>)
 8000900:	f000 fb1e 	bl	8000f40 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000904:	bf00      	nop
 8000906:	3728      	adds	r7, #40	@ 0x28
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40023800 	.word	0x40023800
 8000910:	40020000 	.word	0x40020000
 8000914:	40020800 	.word	0x40020800

08000918 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000918:	b480      	push	{r7}
 800091a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800091c:	b672      	cpsid	i
}
 800091e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <Error_Handler+0x8>

08000924 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000924:	b580      	push	{r7, lr}
 8000926:	b082      	sub	sp, #8
 8000928:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	607b      	str	r3, [r7, #4]
 800092e:	4b10      	ldr	r3, [pc, #64]	@ (8000970 <HAL_MspInit+0x4c>)
 8000930:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000932:	4a0f      	ldr	r2, [pc, #60]	@ (8000970 <HAL_MspInit+0x4c>)
 8000934:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000938:	6453      	str	r3, [r2, #68]	@ 0x44
 800093a:	4b0d      	ldr	r3, [pc, #52]	@ (8000970 <HAL_MspInit+0x4c>)
 800093c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800093e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000942:	607b      	str	r3, [r7, #4]
 8000944:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	603b      	str	r3, [r7, #0]
 800094a:	4b09      	ldr	r3, [pc, #36]	@ (8000970 <HAL_MspInit+0x4c>)
 800094c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800094e:	4a08      	ldr	r2, [pc, #32]	@ (8000970 <HAL_MspInit+0x4c>)
 8000950:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000954:	6413      	str	r3, [r2, #64]	@ 0x40
 8000956:	4b06      	ldr	r3, [pc, #24]	@ (8000970 <HAL_MspInit+0x4c>)
 8000958:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800095a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800095e:	603b      	str	r3, [r7, #0]
 8000960:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000962:	2007      	movs	r0, #7
 8000964:	f000 fab8 	bl	8000ed8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000968:	bf00      	nop
 800096a:	3708      	adds	r7, #8
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40023800 	.word	0x40023800

08000974 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000974:	b480      	push	{r7}
 8000976:	b085      	sub	sp, #20
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	4a0b      	ldr	r2, [pc, #44]	@ (80009b0 <HAL_TIM_Base_MspInit+0x3c>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d10d      	bne.n	80009a2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000986:	2300      	movs	r3, #0
 8000988:	60fb      	str	r3, [r7, #12]
 800098a:	4b0a      	ldr	r3, [pc, #40]	@ (80009b4 <HAL_TIM_Base_MspInit+0x40>)
 800098c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800098e:	4a09      	ldr	r2, [pc, #36]	@ (80009b4 <HAL_TIM_Base_MspInit+0x40>)
 8000990:	f043 0301 	orr.w	r3, r3, #1
 8000994:	6453      	str	r3, [r2, #68]	@ 0x44
 8000996:	4b07      	ldr	r3, [pc, #28]	@ (80009b4 <HAL_TIM_Base_MspInit+0x40>)
 8000998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800099a:	f003 0301 	and.w	r3, r3, #1
 800099e:	60fb      	str	r3, [r7, #12]
 80009a0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 80009a2:	bf00      	nop
 80009a4:	3714      	adds	r7, #20
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	40010000 	.word	0x40010000
 80009b4:	40023800 	.word	0x40023800

080009b8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b088      	sub	sp, #32
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c0:	f107 030c 	add.w	r3, r7, #12
 80009c4:	2200      	movs	r2, #0
 80009c6:	601a      	str	r2, [r3, #0]
 80009c8:	605a      	str	r2, [r3, #4]
 80009ca:	609a      	str	r2, [r3, #8]
 80009cc:	60da      	str	r2, [r3, #12]
 80009ce:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	4a12      	ldr	r2, [pc, #72]	@ (8000a20 <HAL_TIM_MspPostInit+0x68>)
 80009d6:	4293      	cmp	r3, r2
 80009d8:	d11e      	bne.n	8000a18 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80009da:	2300      	movs	r3, #0
 80009dc:	60bb      	str	r3, [r7, #8]
 80009de:	4b11      	ldr	r3, [pc, #68]	@ (8000a24 <HAL_TIM_MspPostInit+0x6c>)
 80009e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009e2:	4a10      	ldr	r2, [pc, #64]	@ (8000a24 <HAL_TIM_MspPostInit+0x6c>)
 80009e4:	f043 0301 	orr.w	r3, r3, #1
 80009e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80009ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000a24 <HAL_TIM_MspPostInit+0x6c>)
 80009ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009ee:	f003 0301 	and.w	r3, r3, #1
 80009f2:	60bb      	str	r3, [r7, #8]
 80009f4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80009f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80009fa:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009fc:	2302      	movs	r3, #2
 80009fe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a00:	2300      	movs	r3, #0
 8000a02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a04:	2300      	movs	r3, #0
 8000a06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000a08:	2301      	movs	r3, #1
 8000a0a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a0c:	f107 030c 	add.w	r3, r7, #12
 8000a10:	4619      	mov	r1, r3
 8000a12:	4805      	ldr	r0, [pc, #20]	@ (8000a28 <HAL_TIM_MspPostInit+0x70>)
 8000a14:	f000 fa94 	bl	8000f40 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000a18:	bf00      	nop
 8000a1a:	3720      	adds	r7, #32
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	40010000 	.word	0x40010000
 8000a24:	40023800 	.word	0x40023800
 8000a28:	40020000 	.word	0x40020000

08000a2c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a2c:	b480      	push	{r7}
 8000a2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a30:	bf00      	nop
 8000a32:	e7fd      	b.n	8000a30 <NMI_Handler+0x4>

08000a34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a34:	b480      	push	{r7}
 8000a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a38:	bf00      	nop
 8000a3a:	e7fd      	b.n	8000a38 <HardFault_Handler+0x4>

08000a3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a40:	bf00      	nop
 8000a42:	e7fd      	b.n	8000a40 <MemManage_Handler+0x4>

08000a44 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a48:	bf00      	nop
 8000a4a:	e7fd      	b.n	8000a48 <BusFault_Handler+0x4>

08000a4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <UsageFault_Handler+0x4>

08000a54 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a58:	bf00      	nop
 8000a5a:	46bd      	mov	sp, r7
 8000a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a60:	4770      	bx	lr

08000a62 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a62:	b480      	push	{r7}
 8000a64:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a66:	bf00      	nop
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a6e:	4770      	bx	lr

08000a70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a74:	bf00      	nop
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr

08000a7e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a7e:	b580      	push	{r7, lr}
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a82:	f000 f933 	bl	8000cec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a86:	bf00      	nop
 8000a88:	bd80      	pop	{r7, pc}

08000a8a <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	b086      	sub	sp, #24
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	60f8      	str	r0, [r7, #12]
 8000a92:	60b9      	str	r1, [r7, #8]
 8000a94:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a96:	2300      	movs	r3, #0
 8000a98:	617b      	str	r3, [r7, #20]
 8000a9a:	e00a      	b.n	8000ab2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000a9c:	f3af 8000 	nop.w
 8000aa0:	4601      	mov	r1, r0
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	1c5a      	adds	r2, r3, #1
 8000aa6:	60ba      	str	r2, [r7, #8]
 8000aa8:	b2ca      	uxtb	r2, r1
 8000aaa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000aac:	697b      	ldr	r3, [r7, #20]
 8000aae:	3301      	adds	r3, #1
 8000ab0:	617b      	str	r3, [r7, #20]
 8000ab2:	697a      	ldr	r2, [r7, #20]
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	429a      	cmp	r2, r3
 8000ab8:	dbf0      	blt.n	8000a9c <_read+0x12>
  }

  return len;
 8000aba:	687b      	ldr	r3, [r7, #4]
}
 8000abc:	4618      	mov	r0, r3
 8000abe:	3718      	adds	r7, #24
 8000ac0:	46bd      	mov	sp, r7
 8000ac2:	bd80      	pop	{r7, pc}

08000ac4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	60b9      	str	r1, [r7, #8]
 8000ace:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]
 8000ad4:	e009      	b.n	8000aea <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ad6:	68bb      	ldr	r3, [r7, #8]
 8000ad8:	1c5a      	adds	r2, r3, #1
 8000ada:	60ba      	str	r2, [r7, #8]
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae4:	697b      	ldr	r3, [r7, #20]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	617b      	str	r3, [r7, #20]
 8000aea:	697a      	ldr	r2, [r7, #20]
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	429a      	cmp	r2, r3
 8000af0:	dbf1      	blt.n	8000ad6 <_write+0x12>
  }
  return len;
 8000af2:	687b      	ldr	r3, [r7, #4]
}
 8000af4:	4618      	mov	r0, r3
 8000af6:	3718      	adds	r7, #24
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}

08000afc <_close>:

int _close(int file)
{
 8000afc:	b480      	push	{r7}
 8000afe:	b083      	sub	sp, #12
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	370c      	adds	r7, #12
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr

08000b14 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
 8000b1c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b1e:	683b      	ldr	r3, [r7, #0]
 8000b20:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000b24:	605a      	str	r2, [r3, #4]
  return 0;
 8000b26:	2300      	movs	r3, #0
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	370c      	adds	r7, #12
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <_isatty>:

int _isatty(int file)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b3c:	2301      	movs	r3, #1
}
 8000b3e:	4618      	mov	r0, r3
 8000b40:	370c      	adds	r7, #12
 8000b42:	46bd      	mov	sp, r7
 8000b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b48:	4770      	bx	lr

08000b4a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b4a:	b480      	push	{r7}
 8000b4c:	b085      	sub	sp, #20
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	60f8      	str	r0, [r7, #12]
 8000b52:	60b9      	str	r1, [r7, #8]
 8000b54:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b56:	2300      	movs	r3, #0
}
 8000b58:	4618      	mov	r0, r3
 8000b5a:	3714      	adds	r7, #20
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b62:	4770      	bx	lr

08000b64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b086      	sub	sp, #24
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b6c:	4a14      	ldr	r2, [pc, #80]	@ (8000bc0 <_sbrk+0x5c>)
 8000b6e:	4b15      	ldr	r3, [pc, #84]	@ (8000bc4 <_sbrk+0x60>)
 8000b70:	1ad3      	subs	r3, r2, r3
 8000b72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b74:	697b      	ldr	r3, [r7, #20]
 8000b76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b78:	4b13      	ldr	r3, [pc, #76]	@ (8000bc8 <_sbrk+0x64>)
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d102      	bne.n	8000b86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b80:	4b11      	ldr	r3, [pc, #68]	@ (8000bc8 <_sbrk+0x64>)
 8000b82:	4a12      	ldr	r2, [pc, #72]	@ (8000bcc <_sbrk+0x68>)
 8000b84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b86:	4b10      	ldr	r3, [pc, #64]	@ (8000bc8 <_sbrk+0x64>)
 8000b88:	681a      	ldr	r2, [r3, #0]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	4413      	add	r3, r2
 8000b8e:	693a      	ldr	r2, [r7, #16]
 8000b90:	429a      	cmp	r2, r3
 8000b92:	d207      	bcs.n	8000ba4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b94:	f002 f83a 	bl	8002c0c <__errno>
 8000b98:	4603      	mov	r3, r0
 8000b9a:	220c      	movs	r2, #12
 8000b9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b9e:	f04f 33ff 	mov.w	r3, #4294967295
 8000ba2:	e009      	b.n	8000bb8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ba4:	4b08      	ldr	r3, [pc, #32]	@ (8000bc8 <_sbrk+0x64>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000baa:	4b07      	ldr	r3, [pc, #28]	@ (8000bc8 <_sbrk+0x64>)
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4413      	add	r3, r2
 8000bb2:	4a05      	ldr	r2, [pc, #20]	@ (8000bc8 <_sbrk+0x64>)
 8000bb4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bb6:	68fb      	ldr	r3, [r7, #12]
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3718      	adds	r7, #24
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	20018000 	.word	0x20018000
 8000bc4:	00000400 	.word	0x00000400
 8000bc8:	200000cc 	.word	0x200000cc
 8000bcc:	20000220 	.word	0x20000220

08000bd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bd0:	b480      	push	{r7}
 8000bd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bd4:	4b06      	ldr	r3, [pc, #24]	@ (8000bf0 <SystemInit+0x20>)
 8000bd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000bda:	4a05      	ldr	r2, [pc, #20]	@ (8000bf0 <SystemInit+0x20>)
 8000bdc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000be0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	e000ed00 	.word	0xe000ed00

08000bf4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000bf4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000c2c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000bf8:	f7ff ffea 	bl	8000bd0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bfc:	480c      	ldr	r0, [pc, #48]	@ (8000c30 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000bfe:	490d      	ldr	r1, [pc, #52]	@ (8000c34 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c00:	4a0d      	ldr	r2, [pc, #52]	@ (8000c38 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c04:	e002      	b.n	8000c0c <LoopCopyDataInit>

08000c06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c0a:	3304      	adds	r3, #4

08000c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c10:	d3f9      	bcc.n	8000c06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c12:	4a0a      	ldr	r2, [pc, #40]	@ (8000c3c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c14:	4c0a      	ldr	r4, [pc, #40]	@ (8000c40 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c18:	e001      	b.n	8000c1e <LoopFillZerobss>

08000c1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c1c:	3204      	adds	r2, #4

08000c1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c20:	d3fb      	bcc.n	8000c1a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8000c22:	f001 fff9 	bl	8002c18 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c26:	f7ff fcdd 	bl	80005e4 <main>
  bx  lr    
 8000c2a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000c2c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000c30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c34:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000c38:	08003820 	.word	0x08003820
  ldr r2, =_sbss
 8000c3c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000c40:	20000220 	.word	0x20000220

08000c44 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c44:	e7fe      	b.n	8000c44 <ADC_IRQHandler>
	...

08000c48 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8000c88 <HAL_Init+0x40>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	4a0d      	ldr	r2, [pc, #52]	@ (8000c88 <HAL_Init+0x40>)
 8000c52:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c56:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c58:	4b0b      	ldr	r3, [pc, #44]	@ (8000c88 <HAL_Init+0x40>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c88 <HAL_Init+0x40>)
 8000c5e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c62:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c64:	4b08      	ldr	r3, [pc, #32]	@ (8000c88 <HAL_Init+0x40>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a07      	ldr	r2, [pc, #28]	@ (8000c88 <HAL_Init+0x40>)
 8000c6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000c6e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c70:	2003      	movs	r0, #3
 8000c72:	f000 f931 	bl	8000ed8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c76:	2000      	movs	r0, #0
 8000c78:	f000 f808 	bl	8000c8c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c7c:	f7ff fe52 	bl	8000924 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c80:	2300      	movs	r3, #0
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	bd80      	pop	{r7, pc}
 8000c86:	bf00      	nop
 8000c88:	40023c00 	.word	0x40023c00

08000c8c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b082      	sub	sp, #8
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c94:	4b12      	ldr	r3, [pc, #72]	@ (8000ce0 <HAL_InitTick+0x54>)
 8000c96:	681a      	ldr	r2, [r3, #0]
 8000c98:	4b12      	ldr	r3, [pc, #72]	@ (8000ce4 <HAL_InitTick+0x58>)
 8000c9a:	781b      	ldrb	r3, [r3, #0]
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ca2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000caa:	4618      	mov	r0, r3
 8000cac:	f000 f93b 	bl	8000f26 <HAL_SYSTICK_Config>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e00e      	b.n	8000cd8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	2b0f      	cmp	r3, #15
 8000cbe:	d80a      	bhi.n	8000cd6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	6879      	ldr	r1, [r7, #4]
 8000cc4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cc8:	f000 f911 	bl	8000eee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ccc:	4a06      	ldr	r2, [pc, #24]	@ (8000ce8 <HAL_InitTick+0x5c>)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	e000      	b.n	8000cd8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
}
 8000cd8:	4618      	mov	r0, r3
 8000cda:	3708      	adds	r7, #8
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000000 	.word	0x20000000
 8000ce4:	20000008 	.word	0x20000008
 8000ce8:	20000004 	.word	0x20000004

08000cec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cf0:	4b06      	ldr	r3, [pc, #24]	@ (8000d0c <HAL_IncTick+0x20>)
 8000cf2:	781b      	ldrb	r3, [r3, #0]
 8000cf4:	461a      	mov	r2, r3
 8000cf6:	4b06      	ldr	r3, [pc, #24]	@ (8000d10 <HAL_IncTick+0x24>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4413      	add	r3, r2
 8000cfc:	4a04      	ldr	r2, [pc, #16]	@ (8000d10 <HAL_IncTick+0x24>)
 8000cfe:	6013      	str	r3, [r2, #0]
}
 8000d00:	bf00      	nop
 8000d02:	46bd      	mov	sp, r7
 8000d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d08:	4770      	bx	lr
 8000d0a:	bf00      	nop
 8000d0c:	20000008 	.word	0x20000008
 8000d10:	200000d0 	.word	0x200000d0

08000d14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d14:	b480      	push	{r7}
 8000d16:	af00      	add	r7, sp, #0
  return uwTick;
 8000d18:	4b03      	ldr	r3, [pc, #12]	@ (8000d28 <HAL_GetTick+0x14>)
 8000d1a:	681b      	ldr	r3, [r3, #0]
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
 8000d26:	bf00      	nop
 8000d28:	200000d0 	.word	0x200000d0

08000d2c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b084      	sub	sp, #16
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d34:	f7ff ffee 	bl	8000d14 <HAL_GetTick>
 8000d38:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d3e:	68fb      	ldr	r3, [r7, #12]
 8000d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d44:	d005      	beq.n	8000d52 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d46:	4b0a      	ldr	r3, [pc, #40]	@ (8000d70 <HAL_Delay+0x44>)
 8000d48:	781b      	ldrb	r3, [r3, #0]
 8000d4a:	461a      	mov	r2, r3
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	4413      	add	r3, r2
 8000d50:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d52:	bf00      	nop
 8000d54:	f7ff ffde 	bl	8000d14 <HAL_GetTick>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	68bb      	ldr	r3, [r7, #8]
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	68fa      	ldr	r2, [r7, #12]
 8000d60:	429a      	cmp	r2, r3
 8000d62:	d8f7      	bhi.n	8000d54 <HAL_Delay+0x28>
  {
  }
}
 8000d64:	bf00      	nop
 8000d66:	bf00      	nop
 8000d68:	3710      	adds	r7, #16
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000008 	.word	0x20000008

08000d74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b085      	sub	sp, #20
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d7c:	687b      	ldr	r3, [r7, #4]
 8000d7e:	f003 0307 	and.w	r3, r3, #7
 8000d82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d84:	4b0c      	ldr	r3, [pc, #48]	@ (8000db8 <__NVIC_SetPriorityGrouping+0x44>)
 8000d86:	68db      	ldr	r3, [r3, #12]
 8000d88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d8a:	68ba      	ldr	r2, [r7, #8]
 8000d8c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000d90:	4013      	ands	r3, r2
 8000d92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d94:	68fb      	ldr	r3, [r7, #12]
 8000d96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d9c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000da0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000da4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000da6:	4a04      	ldr	r2, [pc, #16]	@ (8000db8 <__NVIC_SetPriorityGrouping+0x44>)
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	60d3      	str	r3, [r2, #12]
}
 8000dac:	bf00      	nop
 8000dae:	3714      	adds	r7, #20
 8000db0:	46bd      	mov	sp, r7
 8000db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db6:	4770      	bx	lr
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dc0:	4b04      	ldr	r3, [pc, #16]	@ (8000dd4 <__NVIC_GetPriorityGrouping+0x18>)
 8000dc2:	68db      	ldr	r3, [r3, #12]
 8000dc4:	0a1b      	lsrs	r3, r3, #8
 8000dc6:	f003 0307 	and.w	r3, r3, #7
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr
 8000dd4:	e000ed00 	.word	0xe000ed00

08000dd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	6039      	str	r1, [r7, #0]
 8000de2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000de4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	db0a      	blt.n	8000e02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dec:	683b      	ldr	r3, [r7, #0]
 8000dee:	b2da      	uxtb	r2, r3
 8000df0:	490c      	ldr	r1, [pc, #48]	@ (8000e24 <__NVIC_SetPriority+0x4c>)
 8000df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df6:	0112      	lsls	r2, r2, #4
 8000df8:	b2d2      	uxtb	r2, r2
 8000dfa:	440b      	add	r3, r1
 8000dfc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e00:	e00a      	b.n	8000e18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e02:	683b      	ldr	r3, [r7, #0]
 8000e04:	b2da      	uxtb	r2, r3
 8000e06:	4908      	ldr	r1, [pc, #32]	@ (8000e28 <__NVIC_SetPriority+0x50>)
 8000e08:	79fb      	ldrb	r3, [r7, #7]
 8000e0a:	f003 030f 	and.w	r3, r3, #15
 8000e0e:	3b04      	subs	r3, #4
 8000e10:	0112      	lsls	r2, r2, #4
 8000e12:	b2d2      	uxtb	r2, r2
 8000e14:	440b      	add	r3, r1
 8000e16:	761a      	strb	r2, [r3, #24]
}
 8000e18:	bf00      	nop
 8000e1a:	370c      	adds	r7, #12
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e22:	4770      	bx	lr
 8000e24:	e000e100 	.word	0xe000e100
 8000e28:	e000ed00 	.word	0xe000ed00

08000e2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b089      	sub	sp, #36	@ 0x24
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	60f8      	str	r0, [r7, #12]
 8000e34:	60b9      	str	r1, [r7, #8]
 8000e36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	f003 0307 	and.w	r3, r3, #7
 8000e3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e40:	69fb      	ldr	r3, [r7, #28]
 8000e42:	f1c3 0307 	rsb	r3, r3, #7
 8000e46:	2b04      	cmp	r3, #4
 8000e48:	bf28      	it	cs
 8000e4a:	2304      	movcs	r3, #4
 8000e4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e4e:	69fb      	ldr	r3, [r7, #28]
 8000e50:	3304      	adds	r3, #4
 8000e52:	2b06      	cmp	r3, #6
 8000e54:	d902      	bls.n	8000e5c <NVIC_EncodePriority+0x30>
 8000e56:	69fb      	ldr	r3, [r7, #28]
 8000e58:	3b03      	subs	r3, #3
 8000e5a:	e000      	b.n	8000e5e <NVIC_EncodePriority+0x32>
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e60:	f04f 32ff 	mov.w	r2, #4294967295
 8000e64:	69bb      	ldr	r3, [r7, #24]
 8000e66:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6a:	43da      	mvns	r2, r3
 8000e6c:	68bb      	ldr	r3, [r7, #8]
 8000e6e:	401a      	ands	r2, r3
 8000e70:	697b      	ldr	r3, [r7, #20]
 8000e72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e74:	f04f 31ff 	mov.w	r1, #4294967295
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e7e:	43d9      	mvns	r1, r3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e84:	4313      	orrs	r3, r2
         );
}
 8000e86:	4618      	mov	r0, r3
 8000e88:	3724      	adds	r7, #36	@ 0x24
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e90:	4770      	bx	lr
	...

08000e94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b082      	sub	sp, #8
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	3b01      	subs	r3, #1
 8000ea0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ea4:	d301      	bcc.n	8000eaa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	e00f      	b.n	8000eca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eaa:	4a0a      	ldr	r2, [pc, #40]	@ (8000ed4 <SysTick_Config+0x40>)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	3b01      	subs	r3, #1
 8000eb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000eb2:	210f      	movs	r1, #15
 8000eb4:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb8:	f7ff ff8e 	bl	8000dd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ebc:	4b05      	ldr	r3, [pc, #20]	@ (8000ed4 <SysTick_Config+0x40>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ec2:	4b04      	ldr	r3, [pc, #16]	@ (8000ed4 <SysTick_Config+0x40>)
 8000ec4:	2207      	movs	r2, #7
 8000ec6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ec8:	2300      	movs	r3, #0
}
 8000eca:	4618      	mov	r0, r3
 8000ecc:	3708      	adds	r7, #8
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	e000e010 	.word	0xe000e010

08000ed8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ee0:	6878      	ldr	r0, [r7, #4]
 8000ee2:	f7ff ff47 	bl	8000d74 <__NVIC_SetPriorityGrouping>
}
 8000ee6:	bf00      	nop
 8000ee8:	3708      	adds	r7, #8
 8000eea:	46bd      	mov	sp, r7
 8000eec:	bd80      	pop	{r7, pc}

08000eee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000eee:	b580      	push	{r7, lr}
 8000ef0:	b086      	sub	sp, #24
 8000ef2:	af00      	add	r7, sp, #0
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	60b9      	str	r1, [r7, #8]
 8000ef8:	607a      	str	r2, [r7, #4]
 8000efa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000efc:	2300      	movs	r3, #0
 8000efe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f00:	f7ff ff5c 	bl	8000dbc <__NVIC_GetPriorityGrouping>
 8000f04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f06:	687a      	ldr	r2, [r7, #4]
 8000f08:	68b9      	ldr	r1, [r7, #8]
 8000f0a:	6978      	ldr	r0, [r7, #20]
 8000f0c:	f7ff ff8e 	bl	8000e2c <NVIC_EncodePriority>
 8000f10:	4602      	mov	r2, r0
 8000f12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f16:	4611      	mov	r1, r2
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f7ff ff5d 	bl	8000dd8 <__NVIC_SetPriority>
}
 8000f1e:	bf00      	nop
 8000f20:	3718      	adds	r7, #24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}

08000f26 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f26:	b580      	push	{r7, lr}
 8000f28:	b082      	sub	sp, #8
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f2e:	6878      	ldr	r0, [r7, #4]
 8000f30:	f7ff ffb0 	bl	8000e94 <SysTick_Config>
 8000f34:	4603      	mov	r3, r0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3708      	adds	r7, #8
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
	...

08000f40 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b089      	sub	sp, #36	@ 0x24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f4a:	2300      	movs	r3, #0
 8000f4c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f52:	2300      	movs	r3, #0
 8000f54:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f56:	2300      	movs	r3, #0
 8000f58:	61fb      	str	r3, [r7, #28]
 8000f5a:	e159      	b.n	8001210 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	697a      	ldr	r2, [r7, #20]
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f70:	693a      	ldr	r2, [r7, #16]
 8000f72:	697b      	ldr	r3, [r7, #20]
 8000f74:	429a      	cmp	r2, r3
 8000f76:	f040 8148 	bne.w	800120a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f7a:	683b      	ldr	r3, [r7, #0]
 8000f7c:	685b      	ldr	r3, [r3, #4]
 8000f7e:	f003 0303 	and.w	r3, r3, #3
 8000f82:	2b01      	cmp	r3, #1
 8000f84:	d005      	beq.n	8000f92 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	685b      	ldr	r3, [r3, #4]
 8000f8a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d130      	bne.n	8000ff4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	689b      	ldr	r3, [r3, #8]
 8000f96:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f98:	69fb      	ldr	r3, [r7, #28]
 8000f9a:	005b      	lsls	r3, r3, #1
 8000f9c:	2203      	movs	r2, #3
 8000f9e:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa2:	43db      	mvns	r3, r3
 8000fa4:	69ba      	ldr	r2, [r7, #24]
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000faa:	683b      	ldr	r3, [r7, #0]
 8000fac:	68da      	ldr	r2, [r3, #12]
 8000fae:	69fb      	ldr	r3, [r7, #28]
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb6:	69ba      	ldr	r2, [r7, #24]
 8000fb8:	4313      	orrs	r3, r2
 8000fba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	69ba      	ldr	r2, [r7, #24]
 8000fc0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fc8:	2201      	movs	r2, #1
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd0:	43db      	mvns	r3, r3
 8000fd2:	69ba      	ldr	r2, [r7, #24]
 8000fd4:	4013      	ands	r3, r2
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fd8:	683b      	ldr	r3, [r7, #0]
 8000fda:	685b      	ldr	r3, [r3, #4]
 8000fdc:	091b      	lsrs	r3, r3, #4
 8000fde:	f003 0201 	and.w	r2, r3, #1
 8000fe2:	69fb      	ldr	r3, [r7, #28]
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4313      	orrs	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ff4:	683b      	ldr	r3, [r7, #0]
 8000ff6:	685b      	ldr	r3, [r3, #4]
 8000ff8:	f003 0303 	and.w	r3, r3, #3
 8000ffc:	2b03      	cmp	r3, #3
 8000ffe:	d017      	beq.n	8001030 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	68db      	ldr	r3, [r3, #12]
 8001004:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	2203      	movs	r2, #3
 800100c:	fa02 f303 	lsl.w	r3, r2, r3
 8001010:	43db      	mvns	r3, r3
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	4013      	ands	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	689a      	ldr	r2, [r3, #8]
 800101c:	69fb      	ldr	r3, [r7, #28]
 800101e:	005b      	lsls	r3, r3, #1
 8001020:	fa02 f303 	lsl.w	r3, r2, r3
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	4313      	orrs	r3, r2
 8001028:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	69ba      	ldr	r2, [r7, #24]
 800102e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	685b      	ldr	r3, [r3, #4]
 8001034:	f003 0303 	and.w	r3, r3, #3
 8001038:	2b02      	cmp	r3, #2
 800103a:	d123      	bne.n	8001084 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800103c:	69fb      	ldr	r3, [r7, #28]
 800103e:	08da      	lsrs	r2, r3, #3
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3208      	adds	r2, #8
 8001044:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001048:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800104a:	69fb      	ldr	r3, [r7, #28]
 800104c:	f003 0307 	and.w	r3, r3, #7
 8001050:	009b      	lsls	r3, r3, #2
 8001052:	220f      	movs	r2, #15
 8001054:	fa02 f303 	lsl.w	r3, r2, r3
 8001058:	43db      	mvns	r3, r3
 800105a:	69ba      	ldr	r2, [r7, #24]
 800105c:	4013      	ands	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001060:	683b      	ldr	r3, [r7, #0]
 8001062:	691a      	ldr	r2, [r3, #16]
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	f003 0307 	and.w	r3, r3, #7
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	fa02 f303 	lsl.w	r3, r2, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4313      	orrs	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001076:	69fb      	ldr	r3, [r7, #28]
 8001078:	08da      	lsrs	r2, r3, #3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	3208      	adds	r2, #8
 800107e:	69b9      	ldr	r1, [r7, #24]
 8001080:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800108a:	69fb      	ldr	r3, [r7, #28]
 800108c:	005b      	lsls	r3, r3, #1
 800108e:	2203      	movs	r2, #3
 8001090:	fa02 f303 	lsl.w	r3, r2, r3
 8001094:	43db      	mvns	r3, r3
 8001096:	69ba      	ldr	r2, [r7, #24]
 8001098:	4013      	ands	r3, r2
 800109a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f003 0203 	and.w	r2, r3, #3
 80010a4:	69fb      	ldr	r3, [r7, #28]
 80010a6:	005b      	lsls	r3, r3, #1
 80010a8:	fa02 f303 	lsl.w	r3, r2, r3
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	4313      	orrs	r3, r2
 80010b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	69ba      	ldr	r2, [r7, #24]
 80010b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010b8:	683b      	ldr	r3, [r7, #0]
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	f000 80a2 	beq.w	800120a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	60fb      	str	r3, [r7, #12]
 80010ca:	4b57      	ldr	r3, [pc, #348]	@ (8001228 <HAL_GPIO_Init+0x2e8>)
 80010cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ce:	4a56      	ldr	r2, [pc, #344]	@ (8001228 <HAL_GPIO_Init+0x2e8>)
 80010d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010d6:	4b54      	ldr	r3, [pc, #336]	@ (8001228 <HAL_GPIO_Init+0x2e8>)
 80010d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010de:	60fb      	str	r3, [r7, #12]
 80010e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010e2:	4a52      	ldr	r2, [pc, #328]	@ (800122c <HAL_GPIO_Init+0x2ec>)
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	089b      	lsrs	r3, r3, #2
 80010e8:	3302      	adds	r3, #2
 80010ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010f0:	69fb      	ldr	r3, [r7, #28]
 80010f2:	f003 0303 	and.w	r3, r3, #3
 80010f6:	009b      	lsls	r3, r3, #2
 80010f8:	220f      	movs	r2, #15
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	43db      	mvns	r3, r3
 8001100:	69ba      	ldr	r2, [r7, #24]
 8001102:	4013      	ands	r3, r2
 8001104:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	4a49      	ldr	r2, [pc, #292]	@ (8001230 <HAL_GPIO_Init+0x2f0>)
 800110a:	4293      	cmp	r3, r2
 800110c:	d019      	beq.n	8001142 <HAL_GPIO_Init+0x202>
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	4a48      	ldr	r2, [pc, #288]	@ (8001234 <HAL_GPIO_Init+0x2f4>)
 8001112:	4293      	cmp	r3, r2
 8001114:	d013      	beq.n	800113e <HAL_GPIO_Init+0x1fe>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a47      	ldr	r2, [pc, #284]	@ (8001238 <HAL_GPIO_Init+0x2f8>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d00d      	beq.n	800113a <HAL_GPIO_Init+0x1fa>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a46      	ldr	r2, [pc, #280]	@ (800123c <HAL_GPIO_Init+0x2fc>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d007      	beq.n	8001136 <HAL_GPIO_Init+0x1f6>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a45      	ldr	r2, [pc, #276]	@ (8001240 <HAL_GPIO_Init+0x300>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d101      	bne.n	8001132 <HAL_GPIO_Init+0x1f2>
 800112e:	2304      	movs	r3, #4
 8001130:	e008      	b.n	8001144 <HAL_GPIO_Init+0x204>
 8001132:	2307      	movs	r3, #7
 8001134:	e006      	b.n	8001144 <HAL_GPIO_Init+0x204>
 8001136:	2303      	movs	r3, #3
 8001138:	e004      	b.n	8001144 <HAL_GPIO_Init+0x204>
 800113a:	2302      	movs	r3, #2
 800113c:	e002      	b.n	8001144 <HAL_GPIO_Init+0x204>
 800113e:	2301      	movs	r3, #1
 8001140:	e000      	b.n	8001144 <HAL_GPIO_Init+0x204>
 8001142:	2300      	movs	r3, #0
 8001144:	69fa      	ldr	r2, [r7, #28]
 8001146:	f002 0203 	and.w	r2, r2, #3
 800114a:	0092      	lsls	r2, r2, #2
 800114c:	4093      	lsls	r3, r2
 800114e:	69ba      	ldr	r2, [r7, #24]
 8001150:	4313      	orrs	r3, r2
 8001152:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001154:	4935      	ldr	r1, [pc, #212]	@ (800122c <HAL_GPIO_Init+0x2ec>)
 8001156:	69fb      	ldr	r3, [r7, #28]
 8001158:	089b      	lsrs	r3, r3, #2
 800115a:	3302      	adds	r3, #2
 800115c:	69ba      	ldr	r2, [r7, #24]
 800115e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001162:	4b38      	ldr	r3, [pc, #224]	@ (8001244 <HAL_GPIO_Init+0x304>)
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001168:	693b      	ldr	r3, [r7, #16]
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800117a:	2b00      	cmp	r3, #0
 800117c:	d003      	beq.n	8001186 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	693b      	ldr	r3, [r7, #16]
 8001182:	4313      	orrs	r3, r2
 8001184:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001186:	4a2f      	ldr	r2, [pc, #188]	@ (8001244 <HAL_GPIO_Init+0x304>)
 8001188:	69bb      	ldr	r3, [r7, #24]
 800118a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800118c:	4b2d      	ldr	r3, [pc, #180]	@ (8001244 <HAL_GPIO_Init+0x304>)
 800118e:	68db      	ldr	r3, [r3, #12]
 8001190:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	43db      	mvns	r3, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4013      	ands	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800119c:	683b      	ldr	r3, [r7, #0]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d003      	beq.n	80011b0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	693b      	ldr	r3, [r7, #16]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011b0:	4a24      	ldr	r2, [pc, #144]	@ (8001244 <HAL_GPIO_Init+0x304>)
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011b6:	4b23      	ldr	r3, [pc, #140]	@ (8001244 <HAL_GPIO_Init+0x304>)
 80011b8:	685b      	ldr	r3, [r3, #4]
 80011ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011bc:	693b      	ldr	r3, [r7, #16]
 80011be:	43db      	mvns	r3, r3
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	4013      	ands	r3, r2
 80011c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011c6:	683b      	ldr	r3, [r7, #0]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d003      	beq.n	80011da <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	4313      	orrs	r3, r2
 80011d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80011da:	4a1a      	ldr	r2, [pc, #104]	@ (8001244 <HAL_GPIO_Init+0x304>)
 80011dc:	69bb      	ldr	r3, [r7, #24]
 80011de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011e0:	4b18      	ldr	r3, [pc, #96]	@ (8001244 <HAL_GPIO_Init+0x304>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e6:	693b      	ldr	r3, [r7, #16]
 80011e8:	43db      	mvns	r3, r3
 80011ea:	69ba      	ldr	r2, [r7, #24]
 80011ec:	4013      	ands	r3, r2
 80011ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d003      	beq.n	8001204 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80011fc:	69ba      	ldr	r2, [r7, #24]
 80011fe:	693b      	ldr	r3, [r7, #16]
 8001200:	4313      	orrs	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001204:	4a0f      	ldr	r2, [pc, #60]	@ (8001244 <HAL_GPIO_Init+0x304>)
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	3301      	adds	r3, #1
 800120e:	61fb      	str	r3, [r7, #28]
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	2b0f      	cmp	r3, #15
 8001214:	f67f aea2 	bls.w	8000f5c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001218:	bf00      	nop
 800121a:	bf00      	nop
 800121c:	3724      	adds	r7, #36	@ 0x24
 800121e:	46bd      	mov	sp, r7
 8001220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001224:	4770      	bx	lr
 8001226:	bf00      	nop
 8001228:	40023800 	.word	0x40023800
 800122c:	40013800 	.word	0x40013800
 8001230:	40020000 	.word	0x40020000
 8001234:	40020400 	.word	0x40020400
 8001238:	40020800 	.word	0x40020800
 800123c:	40020c00 	.word	0x40020c00
 8001240:	40021000 	.word	0x40021000
 8001244:	40013c00 	.word	0x40013c00

08001248 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001248:	b480      	push	{r7}
 800124a:	b083      	sub	sp, #12
 800124c:	af00      	add	r7, sp, #0
 800124e:	6078      	str	r0, [r7, #4]
 8001250:	460b      	mov	r3, r1
 8001252:	807b      	strh	r3, [r7, #2]
 8001254:	4613      	mov	r3, r2
 8001256:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001258:	787b      	ldrb	r3, [r7, #1]
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800125e:	887a      	ldrh	r2, [r7, #2]
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001264:	e003      	b.n	800126e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001266:	887b      	ldrh	r3, [r7, #2]
 8001268:	041a      	lsls	r2, r3, #16
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	619a      	str	r2, [r3, #24]
}
 800126e:	bf00      	nop
 8001270:	370c      	adds	r7, #12
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
	...

0800127c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d101      	bne.n	800128e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e267      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	2b00      	cmp	r3, #0
 8001298:	d075      	beq.n	8001386 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800129a:	4b88      	ldr	r3, [pc, #544]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 030c 	and.w	r3, r3, #12
 80012a2:	2b04      	cmp	r3, #4
 80012a4:	d00c      	beq.n	80012c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012a6:	4b85      	ldr	r3, [pc, #532]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80012ae:	2b08      	cmp	r3, #8
 80012b0:	d112      	bne.n	80012d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012b2:	4b82      	ldr	r3, [pc, #520]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80012be:	d10b      	bne.n	80012d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c0:	4b7e      	ldr	r3, [pc, #504]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d05b      	beq.n	8001384 <HAL_RCC_OscConfig+0x108>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d157      	bne.n	8001384 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e242      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012e0:	d106      	bne.n	80012f0 <HAL_RCC_OscConfig+0x74>
 80012e2:	4b76      	ldr	r3, [pc, #472]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a75      	ldr	r2, [pc, #468]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012ec:	6013      	str	r3, [r2, #0]
 80012ee:	e01d      	b.n	800132c <HAL_RCC_OscConfig+0xb0>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012f8:	d10c      	bne.n	8001314 <HAL_RCC_OscConfig+0x98>
 80012fa:	4b70      	ldr	r3, [pc, #448]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a6f      	ldr	r2, [pc, #444]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001300:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001304:	6013      	str	r3, [r2, #0]
 8001306:	4b6d      	ldr	r3, [pc, #436]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a6c      	ldr	r2, [pc, #432]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800130c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001310:	6013      	str	r3, [r2, #0]
 8001312:	e00b      	b.n	800132c <HAL_RCC_OscConfig+0xb0>
 8001314:	4b69      	ldr	r3, [pc, #420]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a68      	ldr	r2, [pc, #416]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800131a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800131e:	6013      	str	r3, [r2, #0]
 8001320:	4b66      	ldr	r3, [pc, #408]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a65      	ldr	r2, [pc, #404]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001326:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800132a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d013      	beq.n	800135c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001334:	f7ff fcee 	bl	8000d14 <HAL_GetTick>
 8001338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800133c:	f7ff fcea 	bl	8000d14 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b64      	cmp	r3, #100	@ 0x64
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e207      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134e:	4b5b      	ldr	r3, [pc, #364]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0f0      	beq.n	800133c <HAL_RCC_OscConfig+0xc0>
 800135a:	e014      	b.n	8001386 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135c:	f7ff fcda 	bl	8000d14 <HAL_GetTick>
 8001360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001362:	e008      	b.n	8001376 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001364:	f7ff fcd6 	bl	8000d14 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	2b64      	cmp	r3, #100	@ 0x64
 8001370:	d901      	bls.n	8001376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e1f3      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001376:	4b51      	ldr	r3, [pc, #324]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d1f0      	bne.n	8001364 <HAL_RCC_OscConfig+0xe8>
 8001382:	e000      	b.n	8001386 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	2b00      	cmp	r3, #0
 8001390:	d063      	beq.n	800145a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001392:	4b4a      	ldr	r3, [pc, #296]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	f003 030c 	and.w	r3, r3, #12
 800139a:	2b00      	cmp	r3, #0
 800139c:	d00b      	beq.n	80013b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800139e:	4b47      	ldr	r3, [pc, #284]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80013a6:	2b08      	cmp	r3, #8
 80013a8:	d11c      	bne.n	80013e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013aa:	4b44      	ldr	r3, [pc, #272]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d116      	bne.n	80013e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013b6:	4b41      	ldr	r3, [pc, #260]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d005      	beq.n	80013ce <HAL_RCC_OscConfig+0x152>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d001      	beq.n	80013ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e1c7      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ce:	4b3b      	ldr	r3, [pc, #236]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	691b      	ldr	r3, [r3, #16]
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	4937      	ldr	r1, [pc, #220]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013de:	4313      	orrs	r3, r2
 80013e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013e2:	e03a      	b.n	800145a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d020      	beq.n	800142e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013ec:	4b34      	ldr	r3, [pc, #208]	@ (80014c0 <HAL_RCC_OscConfig+0x244>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f2:	f7ff fc8f 	bl	8000d14 <HAL_GetTick>
 80013f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f8:	e008      	b.n	800140c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013fa:	f7ff fc8b 	bl	8000d14 <HAL_GetTick>
 80013fe:	4602      	mov	r2, r0
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	2b02      	cmp	r3, #2
 8001406:	d901      	bls.n	800140c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001408:	2303      	movs	r3, #3
 800140a:	e1a8      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800140c:	4b2b      	ldr	r3, [pc, #172]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d0f0      	beq.n	80013fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001418:	4b28      	ldr	r3, [pc, #160]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	691b      	ldr	r3, [r3, #16]
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	4925      	ldr	r1, [pc, #148]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001428:	4313      	orrs	r3, r2
 800142a:	600b      	str	r3, [r1, #0]
 800142c:	e015      	b.n	800145a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800142e:	4b24      	ldr	r3, [pc, #144]	@ (80014c0 <HAL_RCC_OscConfig+0x244>)
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001434:	f7ff fc6e 	bl	8000d14 <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800143c:	f7ff fc6a 	bl	8000d14 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e187      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144e:	4b1b      	ldr	r3, [pc, #108]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d1f0      	bne.n	800143c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0308 	and.w	r3, r3, #8
 8001462:	2b00      	cmp	r3, #0
 8001464:	d036      	beq.n	80014d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d016      	beq.n	800149c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800146e:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <HAL_RCC_OscConfig+0x248>)
 8001470:	2201      	movs	r2, #1
 8001472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001474:	f7ff fc4e 	bl	8000d14 <HAL_GetTick>
 8001478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800147a:	e008      	b.n	800148e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800147c:	f7ff fc4a 	bl	8000d14 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	2b02      	cmp	r3, #2
 8001488:	d901      	bls.n	800148e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e167      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148e:	4b0b      	ldr	r3, [pc, #44]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d0f0      	beq.n	800147c <HAL_RCC_OscConfig+0x200>
 800149a:	e01b      	b.n	80014d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800149c:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <HAL_RCC_OscConfig+0x248>)
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a2:	f7ff fc37 	bl	8000d14 <HAL_GetTick>
 80014a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a8:	e00e      	b.n	80014c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014aa:	f7ff fc33 	bl	8000d14 <HAL_GetTick>
 80014ae:	4602      	mov	r2, r0
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d907      	bls.n	80014c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e150      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
 80014bc:	40023800 	.word	0x40023800
 80014c0:	42470000 	.word	0x42470000
 80014c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014c8:	4b88      	ldr	r3, [pc, #544]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d1ea      	bne.n	80014aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	2b00      	cmp	r3, #0
 80014de:	f000 8097 	beq.w	8001610 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014e6:	4b81      	ldr	r3, [pc, #516]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10f      	bne.n	8001512 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
 80014f6:	4b7d      	ldr	r3, [pc, #500]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	4a7c      	ldr	r2, [pc, #496]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001500:	6413      	str	r3, [r2, #64]	@ 0x40
 8001502:	4b7a      	ldr	r3, [pc, #488]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800150a:	60bb      	str	r3, [r7, #8]
 800150c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800150e:	2301      	movs	r3, #1
 8001510:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001512:	4b77      	ldr	r3, [pc, #476]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800151a:	2b00      	cmp	r3, #0
 800151c:	d118      	bne.n	8001550 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800151e:	4b74      	ldr	r3, [pc, #464]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a73      	ldr	r2, [pc, #460]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001524:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001528:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800152a:	f7ff fbf3 	bl	8000d14 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001532:	f7ff fbef 	bl	8000d14 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e10c      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001544:	4b6a      	ldr	r3, [pc, #424]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800154c:	2b00      	cmp	r3, #0
 800154e:	d0f0      	beq.n	8001532 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d106      	bne.n	8001566 <HAL_RCC_OscConfig+0x2ea>
 8001558:	4b64      	ldr	r3, [pc, #400]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800155a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800155c:	4a63      	ldr	r2, [pc, #396]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800155e:	f043 0301 	orr.w	r3, r3, #1
 8001562:	6713      	str	r3, [r2, #112]	@ 0x70
 8001564:	e01c      	b.n	80015a0 <HAL_RCC_OscConfig+0x324>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2b05      	cmp	r3, #5
 800156c:	d10c      	bne.n	8001588 <HAL_RCC_OscConfig+0x30c>
 800156e:	4b5f      	ldr	r3, [pc, #380]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001572:	4a5e      	ldr	r2, [pc, #376]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001574:	f043 0304 	orr.w	r3, r3, #4
 8001578:	6713      	str	r3, [r2, #112]	@ 0x70
 800157a:	4b5c      	ldr	r3, [pc, #368]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800157c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800157e:	4a5b      	ldr	r2, [pc, #364]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6713      	str	r3, [r2, #112]	@ 0x70
 8001586:	e00b      	b.n	80015a0 <HAL_RCC_OscConfig+0x324>
 8001588:	4b58      	ldr	r3, [pc, #352]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800158a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800158c:	4a57      	ldr	r2, [pc, #348]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800158e:	f023 0301 	bic.w	r3, r3, #1
 8001592:	6713      	str	r3, [r2, #112]	@ 0x70
 8001594:	4b55      	ldr	r3, [pc, #340]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001598:	4a54      	ldr	r2, [pc, #336]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800159a:	f023 0304 	bic.w	r3, r3, #4
 800159e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d015      	beq.n	80015d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015a8:	f7ff fbb4 	bl	8000d14 <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ae:	e00a      	b.n	80015c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015b0:	f7ff fbb0 	bl	8000d14 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015be:	4293      	cmp	r3, r2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e0cb      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c6:	4b49      	ldr	r3, [pc, #292]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80015c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0ee      	beq.n	80015b0 <HAL_RCC_OscConfig+0x334>
 80015d2:	e014      	b.n	80015fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d4:	f7ff fb9e 	bl	8000d14 <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015da:	e00a      	b.n	80015f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015dc:	f7ff fb9a 	bl	8000d14 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e0b5      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015f2:	4b3e      	ldr	r3, [pc, #248]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80015f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1ee      	bne.n	80015dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80015fe:	7dfb      	ldrb	r3, [r7, #23]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d105      	bne.n	8001610 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001604:	4b39      	ldr	r3, [pc, #228]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001608:	4a38      	ldr	r2, [pc, #224]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800160a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800160e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	2b00      	cmp	r3, #0
 8001616:	f000 80a1 	beq.w	800175c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800161a:	4b34      	ldr	r3, [pc, #208]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f003 030c 	and.w	r3, r3, #12
 8001622:	2b08      	cmp	r3, #8
 8001624:	d05c      	beq.n	80016e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	2b02      	cmp	r3, #2
 800162c:	d141      	bne.n	80016b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800162e:	4b31      	ldr	r3, [pc, #196]	@ (80016f4 <HAL_RCC_OscConfig+0x478>)
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001634:	f7ff fb6e 	bl	8000d14 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800163a:	e008      	b.n	800164e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800163c:	f7ff fb6a 	bl	8000d14 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b02      	cmp	r3, #2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e087      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800164e:	4b27      	ldr	r3, [pc, #156]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1f0      	bne.n	800163c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	69da      	ldr	r2, [r3, #28]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a1b      	ldr	r3, [r3, #32]
 8001662:	431a      	orrs	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001668:	019b      	lsls	r3, r3, #6
 800166a:	431a      	orrs	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001670:	085b      	lsrs	r3, r3, #1
 8001672:	3b01      	subs	r3, #1
 8001674:	041b      	lsls	r3, r3, #16
 8001676:	431a      	orrs	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800167c:	061b      	lsls	r3, r3, #24
 800167e:	491b      	ldr	r1, [pc, #108]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001680:	4313      	orrs	r3, r2
 8001682:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001684:	4b1b      	ldr	r3, [pc, #108]	@ (80016f4 <HAL_RCC_OscConfig+0x478>)
 8001686:	2201      	movs	r2, #1
 8001688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168a:	f7ff fb43 	bl	8000d14 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001692:	f7ff fb3f 	bl	8000d14 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e05c      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a4:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0f0      	beq.n	8001692 <HAL_RCC_OscConfig+0x416>
 80016b0:	e054      	b.n	800175c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016b2:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <HAL_RCC_OscConfig+0x478>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b8:	f7ff fb2c 	bl	8000d14 <HAL_GetTick>
 80016bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016be:	e008      	b.n	80016d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c0:	f7ff fb28 	bl	8000d14 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e045      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d2:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1f0      	bne.n	80016c0 <HAL_RCC_OscConfig+0x444>
 80016de:	e03d      	b.n	800175c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d107      	bne.n	80016f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e038      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40007000 	.word	0x40007000
 80016f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001768 <HAL_RCC_OscConfig+0x4ec>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d028      	beq.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001710:	429a      	cmp	r2, r3
 8001712:	d121      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800171e:	429a      	cmp	r2, r3
 8001720:	d11a      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001728:	4013      	ands	r3, r2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800172e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001730:	4293      	cmp	r3, r2
 8001732:	d111      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800173e:	085b      	lsrs	r3, r3, #1
 8001740:	3b01      	subs	r3, #1
 8001742:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001744:	429a      	cmp	r2, r3
 8001746:	d107      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001752:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001754:	429a      	cmp	r2, r3
 8001756:	d001      	beq.n	800175c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e000      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3718      	adds	r7, #24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40023800 	.word	0x40023800

0800176c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d101      	bne.n	8001780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e0cc      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001780:	4b68      	ldr	r3, [pc, #416]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0307 	and.w	r3, r3, #7
 8001788:	683a      	ldr	r2, [r7, #0]
 800178a:	429a      	cmp	r2, r3
 800178c:	d90c      	bls.n	80017a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178e:	4b65      	ldr	r3, [pc, #404]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001796:	4b63      	ldr	r3, [pc, #396]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	683a      	ldr	r2, [r7, #0]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d001      	beq.n	80017a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e0b8      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0302 	and.w	r3, r3, #2
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d020      	beq.n	80017f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0304 	and.w	r3, r3, #4
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d005      	beq.n	80017cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017c0:	4b59      	ldr	r3, [pc, #356]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	4a58      	ldr	r2, [pc, #352]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80017ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0308 	and.w	r3, r3, #8
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017d8:	4b53      	ldr	r3, [pc, #332]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	4a52      	ldr	r2, [pc, #328]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80017e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e4:	4b50      	ldr	r3, [pc, #320]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	494d      	ldr	r1, [pc, #308]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d044      	beq.n	800188c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d107      	bne.n	800181a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180a:	4b47      	ldr	r3, [pc, #284]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d119      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e07f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	2b02      	cmp	r3, #2
 8001820:	d003      	beq.n	800182a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001826:	2b03      	cmp	r3, #3
 8001828:	d107      	bne.n	800183a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800182a:	4b3f      	ldr	r3, [pc, #252]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d109      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e06f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800183a:	4b3b      	ldr	r3, [pc, #236]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e067      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800184a:	4b37      	ldr	r3, [pc, #220]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f023 0203 	bic.w	r2, r3, #3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	4934      	ldr	r1, [pc, #208]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	4313      	orrs	r3, r2
 800185a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800185c:	f7ff fa5a 	bl	8000d14 <HAL_GetTick>
 8001860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001862:	e00a      	b.n	800187a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001864:	f7ff fa56 	bl	8000d14 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001872:	4293      	cmp	r3, r2
 8001874:	d901      	bls.n	800187a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e04f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800187a:	4b2b      	ldr	r3, [pc, #172]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 020c 	and.w	r2, r3, #12
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	429a      	cmp	r2, r3
 800188a:	d1eb      	bne.n	8001864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800188c:	4b25      	ldr	r3, [pc, #148]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0307 	and.w	r3, r3, #7
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	429a      	cmp	r2, r3
 8001898:	d20c      	bcs.n	80018b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800189a:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	b2d2      	uxtb	r2, r2
 80018a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a2:	4b20      	ldr	r3, [pc, #128]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0307 	and.w	r3, r3, #7
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d001      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e032      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d008      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c0:	4b19      	ldr	r3, [pc, #100]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	4916      	ldr	r1, [pc, #88]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d009      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018de:	4b12      	ldr	r3, [pc, #72]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	490e      	ldr	r1, [pc, #56]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018f2:	f000 f821 	bl	8001938 <HAL_RCC_GetSysClockFreq>
 80018f6:	4602      	mov	r2, r0
 80018f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	091b      	lsrs	r3, r3, #4
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	490a      	ldr	r1, [pc, #40]	@ (800192c <HAL_RCC_ClockConfig+0x1c0>)
 8001904:	5ccb      	ldrb	r3, [r1, r3]
 8001906:	fa22 f303 	lsr.w	r3, r2, r3
 800190a:	4a09      	ldr	r2, [pc, #36]	@ (8001930 <HAL_RCC_ClockConfig+0x1c4>)
 800190c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800190e:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <HAL_RCC_ClockConfig+0x1c8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff f9ba 	bl	8000c8c <HAL_InitTick>

  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40023c00 	.word	0x40023c00
 8001928:	40023800 	.word	0x40023800
 800192c:	080037c4 	.word	0x080037c4
 8001930:	20000000 	.word	0x20000000
 8001934:	20000004 	.word	0x20000004

08001938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001938:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800193c:	b094      	sub	sp, #80	@ 0x50
 800193e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001940:	2300      	movs	r3, #0
 8001942:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001944:	2300      	movs	r3, #0
 8001946:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001948:	2300      	movs	r3, #0
 800194a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800194c:	2300      	movs	r3, #0
 800194e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001950:	4b79      	ldr	r3, [pc, #484]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 030c 	and.w	r3, r3, #12
 8001958:	2b08      	cmp	r3, #8
 800195a:	d00d      	beq.n	8001978 <HAL_RCC_GetSysClockFreq+0x40>
 800195c:	2b08      	cmp	r3, #8
 800195e:	f200 80e1 	bhi.w	8001b24 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001962:	2b00      	cmp	r3, #0
 8001964:	d002      	beq.n	800196c <HAL_RCC_GetSysClockFreq+0x34>
 8001966:	2b04      	cmp	r3, #4
 8001968:	d003      	beq.n	8001972 <HAL_RCC_GetSysClockFreq+0x3a>
 800196a:	e0db      	b.n	8001b24 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800196c:	4b73      	ldr	r3, [pc, #460]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x204>)
 800196e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001970:	e0db      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001972:	4b73      	ldr	r3, [pc, #460]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0x208>)
 8001974:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001976:	e0d8      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001978:	4b6f      	ldr	r3, [pc, #444]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001980:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001982:	4b6d      	ldr	r3, [pc, #436]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d063      	beq.n	8001a56 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800198e:	4b6a      	ldr	r3, [pc, #424]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	099b      	lsrs	r3, r3, #6
 8001994:	2200      	movs	r2, #0
 8001996:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001998:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800199a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800199c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019a0:	633b      	str	r3, [r7, #48]	@ 0x30
 80019a2:	2300      	movs	r3, #0
 80019a4:	637b      	str	r3, [r7, #52]	@ 0x34
 80019a6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80019aa:	4622      	mov	r2, r4
 80019ac:	462b      	mov	r3, r5
 80019ae:	f04f 0000 	mov.w	r0, #0
 80019b2:	f04f 0100 	mov.w	r1, #0
 80019b6:	0159      	lsls	r1, r3, #5
 80019b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019bc:	0150      	lsls	r0, r2, #5
 80019be:	4602      	mov	r2, r0
 80019c0:	460b      	mov	r3, r1
 80019c2:	4621      	mov	r1, r4
 80019c4:	1a51      	subs	r1, r2, r1
 80019c6:	6139      	str	r1, [r7, #16]
 80019c8:	4629      	mov	r1, r5
 80019ca:	eb63 0301 	sbc.w	r3, r3, r1
 80019ce:	617b      	str	r3, [r7, #20]
 80019d0:	f04f 0200 	mov.w	r2, #0
 80019d4:	f04f 0300 	mov.w	r3, #0
 80019d8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019dc:	4659      	mov	r1, fp
 80019de:	018b      	lsls	r3, r1, #6
 80019e0:	4651      	mov	r1, sl
 80019e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019e6:	4651      	mov	r1, sl
 80019e8:	018a      	lsls	r2, r1, #6
 80019ea:	4651      	mov	r1, sl
 80019ec:	ebb2 0801 	subs.w	r8, r2, r1
 80019f0:	4659      	mov	r1, fp
 80019f2:	eb63 0901 	sbc.w	r9, r3, r1
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	f04f 0300 	mov.w	r3, #0
 80019fe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a02:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a06:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a0a:	4690      	mov	r8, r2
 8001a0c:	4699      	mov	r9, r3
 8001a0e:	4623      	mov	r3, r4
 8001a10:	eb18 0303 	adds.w	r3, r8, r3
 8001a14:	60bb      	str	r3, [r7, #8]
 8001a16:	462b      	mov	r3, r5
 8001a18:	eb49 0303 	adc.w	r3, r9, r3
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	f04f 0200 	mov.w	r2, #0
 8001a22:	f04f 0300 	mov.w	r3, #0
 8001a26:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a2a:	4629      	mov	r1, r5
 8001a2c:	024b      	lsls	r3, r1, #9
 8001a2e:	4621      	mov	r1, r4
 8001a30:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a34:	4621      	mov	r1, r4
 8001a36:	024a      	lsls	r2, r1, #9
 8001a38:	4610      	mov	r0, r2
 8001a3a:	4619      	mov	r1, r3
 8001a3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a3e:	2200      	movs	r2, #0
 8001a40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a44:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a48:	f7fe fc1a 	bl	8000280 <__aeabi_uldivmod>
 8001a4c:	4602      	mov	r2, r0
 8001a4e:	460b      	mov	r3, r1
 8001a50:	4613      	mov	r3, r2
 8001a52:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a54:	e058      	b.n	8001b08 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a56:	4b38      	ldr	r3, [pc, #224]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	099b      	lsrs	r3, r3, #6
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	4618      	mov	r0, r3
 8001a60:	4611      	mov	r1, r2
 8001a62:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a66:	623b      	str	r3, [r7, #32]
 8001a68:	2300      	movs	r3, #0
 8001a6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a6c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a70:	4642      	mov	r2, r8
 8001a72:	464b      	mov	r3, r9
 8001a74:	f04f 0000 	mov.w	r0, #0
 8001a78:	f04f 0100 	mov.w	r1, #0
 8001a7c:	0159      	lsls	r1, r3, #5
 8001a7e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a82:	0150      	lsls	r0, r2, #5
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4641      	mov	r1, r8
 8001a8a:	ebb2 0a01 	subs.w	sl, r2, r1
 8001a8e:	4649      	mov	r1, r9
 8001a90:	eb63 0b01 	sbc.w	fp, r3, r1
 8001a94:	f04f 0200 	mov.w	r2, #0
 8001a98:	f04f 0300 	mov.w	r3, #0
 8001a9c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001aa0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001aa4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001aa8:	ebb2 040a 	subs.w	r4, r2, sl
 8001aac:	eb63 050b 	sbc.w	r5, r3, fp
 8001ab0:	f04f 0200 	mov.w	r2, #0
 8001ab4:	f04f 0300 	mov.w	r3, #0
 8001ab8:	00eb      	lsls	r3, r5, #3
 8001aba:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001abe:	00e2      	lsls	r2, r4, #3
 8001ac0:	4614      	mov	r4, r2
 8001ac2:	461d      	mov	r5, r3
 8001ac4:	4643      	mov	r3, r8
 8001ac6:	18e3      	adds	r3, r4, r3
 8001ac8:	603b      	str	r3, [r7, #0]
 8001aca:	464b      	mov	r3, r9
 8001acc:	eb45 0303 	adc.w	r3, r5, r3
 8001ad0:	607b      	str	r3, [r7, #4]
 8001ad2:	f04f 0200 	mov.w	r2, #0
 8001ad6:	f04f 0300 	mov.w	r3, #0
 8001ada:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001ade:	4629      	mov	r1, r5
 8001ae0:	028b      	lsls	r3, r1, #10
 8001ae2:	4621      	mov	r1, r4
 8001ae4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ae8:	4621      	mov	r1, r4
 8001aea:	028a      	lsls	r2, r1, #10
 8001aec:	4610      	mov	r0, r2
 8001aee:	4619      	mov	r1, r3
 8001af0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001af2:	2200      	movs	r2, #0
 8001af4:	61bb      	str	r3, [r7, #24]
 8001af6:	61fa      	str	r2, [r7, #28]
 8001af8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001afc:	f7fe fbc0 	bl	8000280 <__aeabi_uldivmod>
 8001b00:	4602      	mov	r2, r0
 8001b02:	460b      	mov	r3, r1
 8001b04:	4613      	mov	r3, r2
 8001b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b08:	4b0b      	ldr	r3, [pc, #44]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	0c1b      	lsrs	r3, r3, #16
 8001b0e:	f003 0303 	and.w	r3, r3, #3
 8001b12:	3301      	adds	r3, #1
 8001b14:	005b      	lsls	r3, r3, #1
 8001b16:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001b18:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b20:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b22:	e002      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b24:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x204>)
 8001b26:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b2a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	3750      	adds	r7, #80	@ 0x50
 8001b30:	46bd      	mov	sp, r7
 8001b32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b36:	bf00      	nop
 8001b38:	40023800 	.word	0x40023800
 8001b3c:	00f42400 	.word	0x00f42400
 8001b40:	007a1200 	.word	0x007a1200

08001b44 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b48:	4b03      	ldr	r3, [pc, #12]	@ (8001b58 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
}
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr
 8001b56:	bf00      	nop
 8001b58:	20000000 	.word	0x20000000

08001b5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b60:	f7ff fff0 	bl	8001b44 <HAL_RCC_GetHCLKFreq>
 8001b64:	4602      	mov	r2, r0
 8001b66:	4b05      	ldr	r3, [pc, #20]	@ (8001b7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	0b5b      	lsrs	r3, r3, #13
 8001b6c:	f003 0307 	and.w	r3, r3, #7
 8001b70:	4903      	ldr	r1, [pc, #12]	@ (8001b80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b72:	5ccb      	ldrb	r3, [r1, r3]
 8001b74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	bd80      	pop	{r7, pc}
 8001b7c:	40023800 	.word	0x40023800
 8001b80:	080037d4 	.word	0x080037d4

08001b84 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d101      	bne.n	8001b96 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001b92:	2301      	movs	r3, #1
 8001b94:	e041      	b.n	8001c1a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b9c:	b2db      	uxtb	r3, r3
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d106      	bne.n	8001bb0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001baa:	6878      	ldr	r0, [r7, #4]
 8001bac:	f7fe fee2 	bl	8000974 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2202      	movs	r2, #2
 8001bb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	681a      	ldr	r2, [r3, #0]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	3304      	adds	r3, #4
 8001bc0:	4619      	mov	r1, r3
 8001bc2:	4610      	mov	r0, r2
 8001bc4:	f000 fb24 	bl	8002210 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	2201      	movs	r2, #1
 8001bdc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2201      	movs	r2, #1
 8001be4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2201      	movs	r2, #1
 8001bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	2201      	movs	r2, #1
 8001bf4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	2201      	movs	r2, #1
 8001c04:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2201      	movs	r2, #1
 8001c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001c18:	2300      	movs	r3, #0
}
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b082      	sub	sp, #8
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d101      	bne.n	8001c34 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8001c30:	2301      	movs	r3, #1
 8001c32:	e041      	b.n	8001cb8 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d106      	bne.n	8001c4e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2200      	movs	r2, #0
 8001c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 f839 	bl	8001cc0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	2202      	movs	r2, #2
 8001c52:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681a      	ldr	r2, [r3, #0]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	3304      	adds	r3, #4
 8001c5e:	4619      	mov	r1, r3
 8001c60:	4610      	mov	r0, r2
 8001c62:	f000 fad5 	bl	8002210 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2201      	movs	r2, #1
 8001c6a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	2201      	movs	r2, #1
 8001c72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	2201      	movs	r2, #1
 8001c7a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2201      	movs	r2, #1
 8001c82:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	2201      	movs	r2, #1
 8001c92:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2201      	movs	r2, #1
 8001c9a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001cb6:	2300      	movs	r3, #0
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8001cc8:	bf00      	nop
 8001cca:	370c      	adds	r7, #12
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd2:	4770      	bx	lr

08001cd4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
 8001cdc:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d109      	bne.n	8001cf8 <HAL_TIM_PWM_Start+0x24>
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8001cea:	b2db      	uxtb	r3, r3
 8001cec:	2b01      	cmp	r3, #1
 8001cee:	bf14      	ite	ne
 8001cf0:	2301      	movne	r3, #1
 8001cf2:	2300      	moveq	r3, #0
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	e022      	b.n	8001d3e <HAL_TIM_PWM_Start+0x6a>
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	2b04      	cmp	r3, #4
 8001cfc:	d109      	bne.n	8001d12 <HAL_TIM_PWM_Start+0x3e>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	bf14      	ite	ne
 8001d0a:	2301      	movne	r3, #1
 8001d0c:	2300      	moveq	r3, #0
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	e015      	b.n	8001d3e <HAL_TIM_PWM_Start+0x6a>
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	2b08      	cmp	r3, #8
 8001d16:	d109      	bne.n	8001d2c <HAL_TIM_PWM_Start+0x58>
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	bf14      	ite	ne
 8001d24:	2301      	movne	r3, #1
 8001d26:	2300      	moveq	r3, #0
 8001d28:	b2db      	uxtb	r3, r3
 8001d2a:	e008      	b.n	8001d3e <HAL_TIM_PWM_Start+0x6a>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	bf14      	ite	ne
 8001d38:	2301      	movne	r3, #1
 8001d3a:	2300      	moveq	r3, #0
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8001d42:	2301      	movs	r3, #1
 8001d44:	e068      	b.n	8001e18 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d104      	bne.n	8001d56 <HAL_TIM_PWM_Start+0x82>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2202      	movs	r2, #2
 8001d50:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001d54:	e013      	b.n	8001d7e <HAL_TIM_PWM_Start+0xaa>
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	2b04      	cmp	r3, #4
 8001d5a:	d104      	bne.n	8001d66 <HAL_TIM_PWM_Start+0x92>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2202      	movs	r2, #2
 8001d60:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001d64:	e00b      	b.n	8001d7e <HAL_TIM_PWM_Start+0xaa>
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	2b08      	cmp	r3, #8
 8001d6a:	d104      	bne.n	8001d76 <HAL_TIM_PWM_Start+0xa2>
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	2202      	movs	r2, #2
 8001d70:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001d74:	e003      	b.n	8001d7e <HAL_TIM_PWM_Start+0xaa>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2202      	movs	r2, #2
 8001d7a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	2201      	movs	r2, #1
 8001d84:	6839      	ldr	r1, [r7, #0]
 8001d86:	4618      	mov	r0, r3
 8001d88:	f000 fcf4 	bl	8002774 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a23      	ldr	r2, [pc, #140]	@ (8001e20 <HAL_TIM_PWM_Start+0x14c>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d107      	bne.n	8001da6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001da4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	4a1d      	ldr	r2, [pc, #116]	@ (8001e20 <HAL_TIM_PWM_Start+0x14c>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d018      	beq.n	8001de2 <HAL_TIM_PWM_Start+0x10e>
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001db8:	d013      	beq.n	8001de2 <HAL_TIM_PWM_Start+0x10e>
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4a19      	ldr	r2, [pc, #100]	@ (8001e24 <HAL_TIM_PWM_Start+0x150>)
 8001dc0:	4293      	cmp	r3, r2
 8001dc2:	d00e      	beq.n	8001de2 <HAL_TIM_PWM_Start+0x10e>
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	4a17      	ldr	r2, [pc, #92]	@ (8001e28 <HAL_TIM_PWM_Start+0x154>)
 8001dca:	4293      	cmp	r3, r2
 8001dcc:	d009      	beq.n	8001de2 <HAL_TIM_PWM_Start+0x10e>
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	4a16      	ldr	r2, [pc, #88]	@ (8001e2c <HAL_TIM_PWM_Start+0x158>)
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d004      	beq.n	8001de2 <HAL_TIM_PWM_Start+0x10e>
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	4a14      	ldr	r2, [pc, #80]	@ (8001e30 <HAL_TIM_PWM_Start+0x15c>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d111      	bne.n	8001e06 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	2b06      	cmp	r3, #6
 8001df2:	d010      	beq.n	8001e16 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	681a      	ldr	r2, [r3, #0]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f042 0201 	orr.w	r2, r2, #1
 8001e02:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001e04:	e007      	b.n	8001e16 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	681a      	ldr	r2, [r3, #0]
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	f042 0201 	orr.w	r2, r2, #1
 8001e14:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001e16:	2300      	movs	r3, #0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3710      	adds	r7, #16
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40010000 	.word	0x40010000
 8001e24:	40000400 	.word	0x40000400
 8001e28:	40000800 	.word	0x40000800
 8001e2c:	40000c00 	.word	0x40000c00
 8001e30:	40014000 	.word	0x40014000

08001e34 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b082      	sub	sp, #8
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
 8001e3c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	2200      	movs	r2, #0
 8001e44:	6839      	ldr	r1, [r7, #0]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f000 fc94 	bl	8002774 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a29      	ldr	r2, [pc, #164]	@ (8001ef8 <HAL_TIM_PWM_Stop+0xc4>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d117      	bne.n	8001e86 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	6a1a      	ldr	r2, [r3, #32]
 8001e5c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001e60:	4013      	ands	r3, r2
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d10f      	bne.n	8001e86 <HAL_TIM_PWM_Stop+0x52>
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	6a1a      	ldr	r2, [r3, #32]
 8001e6c:	f240 4344 	movw	r3, #1092	@ 0x444
 8001e70:	4013      	ands	r3, r2
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d107      	bne.n	8001e86 <HAL_TIM_PWM_Stop+0x52>
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001e84:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	6a1a      	ldr	r2, [r3, #32]
 8001e8c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8001e90:	4013      	ands	r3, r2
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d10f      	bne.n	8001eb6 <HAL_TIM_PWM_Stop+0x82>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	6a1a      	ldr	r2, [r3, #32]
 8001e9c:	f240 4344 	movw	r3, #1092	@ 0x444
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d107      	bne.n	8001eb6 <HAL_TIM_PWM_Stop+0x82>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	681a      	ldr	r2, [r3, #0]
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	f022 0201 	bic.w	r2, r2, #1
 8001eb4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d104      	bne.n	8001ec6 <HAL_TIM_PWM_Stop+0x92>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	2201      	movs	r2, #1
 8001ec0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001ec4:	e013      	b.n	8001eee <HAL_TIM_PWM_Stop+0xba>
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	2b04      	cmp	r3, #4
 8001eca:	d104      	bne.n	8001ed6 <HAL_TIM_PWM_Stop+0xa2>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2201      	movs	r2, #1
 8001ed0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001ed4:	e00b      	b.n	8001eee <HAL_TIM_PWM_Stop+0xba>
 8001ed6:	683b      	ldr	r3, [r7, #0]
 8001ed8:	2b08      	cmp	r3, #8
 8001eda:	d104      	bne.n	8001ee6 <HAL_TIM_PWM_Stop+0xb2>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	2201      	movs	r2, #1
 8001ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001ee4:	e003      	b.n	8001eee <HAL_TIM_PWM_Stop+0xba>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2201      	movs	r2, #1
 8001eea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8001eee:	2300      	movs	r3, #0
}
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	3708      	adds	r7, #8
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	bd80      	pop	{r7, pc}
 8001ef8:	40010000 	.word	0x40010000

08001efc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b086      	sub	sp, #24
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	60f8      	str	r0, [r7, #12]
 8001f04:	60b9      	str	r1, [r7, #8]
 8001f06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d101      	bne.n	8001f1a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8001f16:	2302      	movs	r3, #2
 8001f18:	e0ae      	b.n	8002078 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8001f1a:	68fb      	ldr	r3, [r7, #12]
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2b0c      	cmp	r3, #12
 8001f26:	f200 809f 	bhi.w	8002068 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8001f2a:	a201      	add	r2, pc, #4	@ (adr r2, 8001f30 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8001f2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f30:	08001f65 	.word	0x08001f65
 8001f34:	08002069 	.word	0x08002069
 8001f38:	08002069 	.word	0x08002069
 8001f3c:	08002069 	.word	0x08002069
 8001f40:	08001fa5 	.word	0x08001fa5
 8001f44:	08002069 	.word	0x08002069
 8001f48:	08002069 	.word	0x08002069
 8001f4c:	08002069 	.word	0x08002069
 8001f50:	08001fe7 	.word	0x08001fe7
 8001f54:	08002069 	.word	0x08002069
 8001f58:	08002069 	.word	0x08002069
 8001f5c:	08002069 	.word	0x08002069
 8001f60:	08002027 	.word	0x08002027
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	68b9      	ldr	r1, [r7, #8]
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	f000 f9dc 	bl	8002328 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	699a      	ldr	r2, [r3, #24]
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	f042 0208 	orr.w	r2, r2, #8
 8001f7e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8001f80:	68fb      	ldr	r3, [r7, #12]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	699a      	ldr	r2, [r3, #24]
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	f022 0204 	bic.w	r2, r2, #4
 8001f8e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	6999      	ldr	r1, [r3, #24]
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	691a      	ldr	r2, [r3, #16]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	430a      	orrs	r2, r1
 8001fa0:	619a      	str	r2, [r3, #24]
      break;
 8001fa2:	e064      	b.n	800206e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	68b9      	ldr	r1, [r7, #8]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f000 fa22 	bl	80023f4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	699a      	ldr	r2, [r3, #24]
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001fbe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	699a      	ldr	r2, [r3, #24]
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001fce:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	6999      	ldr	r1, [r3, #24]
 8001fd6:	68bb      	ldr	r3, [r7, #8]
 8001fd8:	691b      	ldr	r3, [r3, #16]
 8001fda:	021a      	lsls	r2, r3, #8
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	619a      	str	r2, [r3, #24]
      break;
 8001fe4:	e043      	b.n	800206e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	68b9      	ldr	r1, [r7, #8]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f000 fa6d 	bl	80024cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	69da      	ldr	r2, [r3, #28]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f042 0208 	orr.w	r2, r2, #8
 8002000:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	69da      	ldr	r2, [r3, #28]
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	f022 0204 	bic.w	r2, r2, #4
 8002010:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	69d9      	ldr	r1, [r3, #28]
 8002018:	68bb      	ldr	r3, [r7, #8]
 800201a:	691a      	ldr	r2, [r3, #16]
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	430a      	orrs	r2, r1
 8002022:	61da      	str	r2, [r3, #28]
      break;
 8002024:	e023      	b.n	800206e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002026:	68fb      	ldr	r3, [r7, #12]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68b9      	ldr	r1, [r7, #8]
 800202c:	4618      	mov	r0, r3
 800202e:	f000 fab7 	bl	80025a0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	69da      	ldr	r2, [r3, #28]
 8002038:	68fb      	ldr	r3, [r7, #12]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002040:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	69da      	ldr	r2, [r3, #28]
 8002048:	68fb      	ldr	r3, [r7, #12]
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002050:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	69d9      	ldr	r1, [r3, #28]
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	021a      	lsls	r2, r3, #8
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	430a      	orrs	r2, r1
 8002064:	61da      	str	r2, [r3, #28]
      break;
 8002066:	e002      	b.n	800206e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002068:	2301      	movs	r3, #1
 800206a:	75fb      	strb	r3, [r7, #23]
      break;
 800206c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	2200      	movs	r2, #0
 8002072:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002076:	7dfb      	ldrb	r3, [r7, #23]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3718      	adds	r7, #24
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800208a:	2300      	movs	r3, #0
 800208c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002094:	2b01      	cmp	r3, #1
 8002096:	d101      	bne.n	800209c <HAL_TIM_ConfigClockSource+0x1c>
 8002098:	2302      	movs	r3, #2
 800209a:	e0b4      	b.n	8002206 <HAL_TIM_ConfigClockSource+0x186>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2202      	movs	r2, #2
 80020a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689b      	ldr	r3, [r3, #8]
 80020b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80020b4:	68bb      	ldr	r3, [r7, #8]
 80020b6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80020ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80020c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	68ba      	ldr	r2, [r7, #8]
 80020ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020d4:	d03e      	beq.n	8002154 <HAL_TIM_ConfigClockSource+0xd4>
 80020d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020da:	f200 8087 	bhi.w	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 80020de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020e2:	f000 8086 	beq.w	80021f2 <HAL_TIM_ConfigClockSource+0x172>
 80020e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020ea:	d87f      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 80020ec:	2b70      	cmp	r3, #112	@ 0x70
 80020ee:	d01a      	beq.n	8002126 <HAL_TIM_ConfigClockSource+0xa6>
 80020f0:	2b70      	cmp	r3, #112	@ 0x70
 80020f2:	d87b      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 80020f4:	2b60      	cmp	r3, #96	@ 0x60
 80020f6:	d050      	beq.n	800219a <HAL_TIM_ConfigClockSource+0x11a>
 80020f8:	2b60      	cmp	r3, #96	@ 0x60
 80020fa:	d877      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 80020fc:	2b50      	cmp	r3, #80	@ 0x50
 80020fe:	d03c      	beq.n	800217a <HAL_TIM_ConfigClockSource+0xfa>
 8002100:	2b50      	cmp	r3, #80	@ 0x50
 8002102:	d873      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 8002104:	2b40      	cmp	r3, #64	@ 0x40
 8002106:	d058      	beq.n	80021ba <HAL_TIM_ConfigClockSource+0x13a>
 8002108:	2b40      	cmp	r3, #64	@ 0x40
 800210a:	d86f      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 800210c:	2b30      	cmp	r3, #48	@ 0x30
 800210e:	d064      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x15a>
 8002110:	2b30      	cmp	r3, #48	@ 0x30
 8002112:	d86b      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 8002114:	2b20      	cmp	r3, #32
 8002116:	d060      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x15a>
 8002118:	2b20      	cmp	r3, #32
 800211a:	d867      	bhi.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
 800211c:	2b00      	cmp	r3, #0
 800211e:	d05c      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x15a>
 8002120:	2b10      	cmp	r3, #16
 8002122:	d05a      	beq.n	80021da <HAL_TIM_ConfigClockSource+0x15a>
 8002124:	e062      	b.n	80021ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800212a:	683b      	ldr	r3, [r7, #0]
 800212c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002136:	f000 fafd 	bl	8002734 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002142:	68bb      	ldr	r3, [r7, #8]
 8002144:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002148:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	609a      	str	r2, [r3, #8]
      break;
 8002152:	e04f      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002164:	f000 fae6 	bl	8002734 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	689a      	ldr	r2, [r3, #8]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002176:	609a      	str	r2, [r3, #8]
      break;
 8002178:	e03c      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002186:	461a      	mov	r2, r3
 8002188:	f000 fa5a 	bl	8002640 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	2150      	movs	r1, #80	@ 0x50
 8002192:	4618      	mov	r0, r3
 8002194:	f000 fab3 	bl	80026fe <TIM_ITRx_SetConfig>
      break;
 8002198:	e02c      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800219e:	683b      	ldr	r3, [r7, #0]
 80021a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80021a6:	461a      	mov	r2, r3
 80021a8:	f000 fa79 	bl	800269e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2160      	movs	r1, #96	@ 0x60
 80021b2:	4618      	mov	r0, r3
 80021b4:	f000 faa3 	bl	80026fe <TIM_ITRx_SetConfig>
      break;
 80021b8:	e01c      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80021c6:	461a      	mov	r2, r3
 80021c8:	f000 fa3a 	bl	8002640 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2140      	movs	r1, #64	@ 0x40
 80021d2:	4618      	mov	r0, r3
 80021d4:	f000 fa93 	bl	80026fe <TIM_ITRx_SetConfig>
      break;
 80021d8:	e00c      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4619      	mov	r1, r3
 80021e4:	4610      	mov	r0, r2
 80021e6:	f000 fa8a 	bl	80026fe <TIM_ITRx_SetConfig>
      break;
 80021ea:	e003      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80021ec:	2301      	movs	r3, #1
 80021ee:	73fb      	strb	r3, [r7, #15]
      break;
 80021f0:	e000      	b.n	80021f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80021f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2201      	movs	r2, #1
 80021f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	2200      	movs	r2, #0
 8002200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002204:	7bfb      	ldrb	r3, [r7, #15]
}
 8002206:	4618      	mov	r0, r3
 8002208:	3710      	adds	r7, #16
 800220a:	46bd      	mov	sp, r7
 800220c:	bd80      	pop	{r7, pc}
	...

08002210 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	4a3a      	ldr	r2, [pc, #232]	@ (800230c <TIM_Base_SetConfig+0xfc>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d00f      	beq.n	8002248 <TIM_Base_SetConfig+0x38>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800222e:	d00b      	beq.n	8002248 <TIM_Base_SetConfig+0x38>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	4a37      	ldr	r2, [pc, #220]	@ (8002310 <TIM_Base_SetConfig+0x100>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d007      	beq.n	8002248 <TIM_Base_SetConfig+0x38>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a36      	ldr	r2, [pc, #216]	@ (8002314 <TIM_Base_SetConfig+0x104>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d003      	beq.n	8002248 <TIM_Base_SetConfig+0x38>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a35      	ldr	r2, [pc, #212]	@ (8002318 <TIM_Base_SetConfig+0x108>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d108      	bne.n	800225a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800224e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	68fa      	ldr	r2, [r7, #12]
 8002256:	4313      	orrs	r3, r2
 8002258:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	4a2b      	ldr	r2, [pc, #172]	@ (800230c <TIM_Base_SetConfig+0xfc>)
 800225e:	4293      	cmp	r3, r2
 8002260:	d01b      	beq.n	800229a <TIM_Base_SetConfig+0x8a>
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002268:	d017      	beq.n	800229a <TIM_Base_SetConfig+0x8a>
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a28      	ldr	r2, [pc, #160]	@ (8002310 <TIM_Base_SetConfig+0x100>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d013      	beq.n	800229a <TIM_Base_SetConfig+0x8a>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	4a27      	ldr	r2, [pc, #156]	@ (8002314 <TIM_Base_SetConfig+0x104>)
 8002276:	4293      	cmp	r3, r2
 8002278:	d00f      	beq.n	800229a <TIM_Base_SetConfig+0x8a>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a26      	ldr	r2, [pc, #152]	@ (8002318 <TIM_Base_SetConfig+0x108>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d00b      	beq.n	800229a <TIM_Base_SetConfig+0x8a>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a25      	ldr	r2, [pc, #148]	@ (800231c <TIM_Base_SetConfig+0x10c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d007      	beq.n	800229a <TIM_Base_SetConfig+0x8a>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a24      	ldr	r2, [pc, #144]	@ (8002320 <TIM_Base_SetConfig+0x110>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d003      	beq.n	800229a <TIM_Base_SetConfig+0x8a>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a23      	ldr	r2, [pc, #140]	@ (8002324 <TIM_Base_SetConfig+0x114>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d108      	bne.n	80022ac <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80022a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022a2:	683b      	ldr	r3, [r7, #0]
 80022a4:	68db      	ldr	r3, [r3, #12]
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	4313      	orrs	r3, r2
 80022aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	689a      	ldr	r2, [r3, #8]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681a      	ldr	r2, [r3, #0]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	4a0e      	ldr	r2, [pc, #56]	@ (800230c <TIM_Base_SetConfig+0xfc>)
 80022d4:	4293      	cmp	r3, r2
 80022d6:	d103      	bne.n	80022e0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	691a      	ldr	r2, [r3, #16]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2201      	movs	r2, #1
 80022e4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	691b      	ldr	r3, [r3, #16]
 80022ea:	f003 0301 	and.w	r3, r3, #1
 80022ee:	2b01      	cmp	r3, #1
 80022f0:	d105      	bne.n	80022fe <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	691b      	ldr	r3, [r3, #16]
 80022f6:	f023 0201 	bic.w	r2, r3, #1
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	611a      	str	r2, [r3, #16]
  }
}
 80022fe:	bf00      	nop
 8002300:	3714      	adds	r7, #20
 8002302:	46bd      	mov	sp, r7
 8002304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002308:	4770      	bx	lr
 800230a:	bf00      	nop
 800230c:	40010000 	.word	0x40010000
 8002310:	40000400 	.word	0x40000400
 8002314:	40000800 	.word	0x40000800
 8002318:	40000c00 	.word	0x40000c00
 800231c:	40014000 	.word	0x40014000
 8002320:	40014400 	.word	0x40014400
 8002324:	40014800 	.word	0x40014800

08002328 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002328:	b480      	push	{r7}
 800232a:	b087      	sub	sp, #28
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
 8002330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	6a1b      	ldr	r3, [r3, #32]
 8002336:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a1b      	ldr	r3, [r3, #32]
 800233c:	f023 0201 	bic.w	r2, r3, #1
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	685b      	ldr	r3, [r3, #4]
 8002348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	699b      	ldr	r3, [r3, #24]
 800234e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002356:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	f023 0303 	bic.w	r3, r3, #3
 800235e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002360:	683b      	ldr	r3, [r7, #0]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	68fa      	ldr	r2, [r7, #12]
 8002366:	4313      	orrs	r3, r2
 8002368:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800236a:	697b      	ldr	r3, [r7, #20]
 800236c:	f023 0302 	bic.w	r3, r3, #2
 8002370:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	697a      	ldr	r2, [r7, #20]
 8002378:	4313      	orrs	r3, r2
 800237a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	4a1c      	ldr	r2, [pc, #112]	@ (80023f0 <TIM_OC1_SetConfig+0xc8>)
 8002380:	4293      	cmp	r3, r2
 8002382:	d10c      	bne.n	800239e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	f023 0308 	bic.w	r3, r3, #8
 800238a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	68db      	ldr	r3, [r3, #12]
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	4313      	orrs	r3, r2
 8002394:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002396:	697b      	ldr	r3, [r7, #20]
 8002398:	f023 0304 	bic.w	r3, r3, #4
 800239c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a13      	ldr	r2, [pc, #76]	@ (80023f0 <TIM_OC1_SetConfig+0xc8>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d111      	bne.n	80023ca <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80023a6:	693b      	ldr	r3, [r7, #16]
 80023a8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80023ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80023b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80023b6:	683b      	ldr	r3, [r7, #0]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	693a      	ldr	r2, [r7, #16]
 80023bc:	4313      	orrs	r3, r2
 80023be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80023c0:	683b      	ldr	r3, [r7, #0]
 80023c2:	699b      	ldr	r3, [r3, #24]
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	693a      	ldr	r2, [r7, #16]
 80023ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	68fa      	ldr	r2, [r7, #12]
 80023d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80023d6:	683b      	ldr	r3, [r7, #0]
 80023d8:	685a      	ldr	r2, [r3, #4]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	697a      	ldr	r2, [r7, #20]
 80023e2:	621a      	str	r2, [r3, #32]
}
 80023e4:	bf00      	nop
 80023e6:	371c      	adds	r7, #28
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	40010000 	.word	0x40010000

080023f4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80023f4:	b480      	push	{r7}
 80023f6:	b087      	sub	sp, #28
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	6a1b      	ldr	r3, [r3, #32]
 8002402:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	6a1b      	ldr	r3, [r3, #32]
 8002408:	f023 0210 	bic.w	r2, r3, #16
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	699b      	ldr	r3, [r3, #24]
 800241a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002422:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800242a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	021b      	lsls	r3, r3, #8
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	4313      	orrs	r3, r2
 8002436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	f023 0320 	bic.w	r3, r3, #32
 800243e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	689b      	ldr	r3, [r3, #8]
 8002444:	011b      	lsls	r3, r3, #4
 8002446:	697a      	ldr	r2, [r7, #20]
 8002448:	4313      	orrs	r3, r2
 800244a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	4a1e      	ldr	r2, [pc, #120]	@ (80024c8 <TIM_OC2_SetConfig+0xd4>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d10d      	bne.n	8002470 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002454:	697b      	ldr	r3, [r7, #20]
 8002456:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800245a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	011b      	lsls	r3, r3, #4
 8002462:	697a      	ldr	r2, [r7, #20]
 8002464:	4313      	orrs	r3, r2
 8002466:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002468:	697b      	ldr	r3, [r7, #20]
 800246a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800246e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	4a15      	ldr	r2, [pc, #84]	@ (80024c8 <TIM_OC2_SetConfig+0xd4>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d113      	bne.n	80024a0 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002478:	693b      	ldr	r3, [r7, #16]
 800247a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800247e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002480:	693b      	ldr	r3, [r7, #16]
 8002482:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002486:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002488:	683b      	ldr	r3, [r7, #0]
 800248a:	695b      	ldr	r3, [r3, #20]
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	693a      	ldr	r2, [r7, #16]
 8002490:	4313      	orrs	r3, r2
 8002492:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002494:	683b      	ldr	r3, [r7, #0]
 8002496:	699b      	ldr	r3, [r3, #24]
 8002498:	009b      	lsls	r3, r3, #2
 800249a:	693a      	ldr	r2, [r7, #16]
 800249c:	4313      	orrs	r3, r2
 800249e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	693a      	ldr	r2, [r7, #16]
 80024a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	68fa      	ldr	r2, [r7, #12]
 80024aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	685a      	ldr	r2, [r3, #4]
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	697a      	ldr	r2, [r7, #20]
 80024b8:	621a      	str	r2, [r3, #32]
}
 80024ba:	bf00      	nop
 80024bc:	371c      	adds	r7, #28
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	40010000 	.word	0x40010000

080024cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b087      	sub	sp, #28
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	6a1b      	ldr	r3, [r3, #32]
 80024da:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a1b      	ldr	r3, [r3, #32]
 80024e0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69db      	ldr	r3, [r3, #28]
 80024f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	f023 0303 	bic.w	r3, r3, #3
 8002502:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	68fa      	ldr	r2, [r7, #12]
 800250a:	4313      	orrs	r3, r2
 800250c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002514:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	689b      	ldr	r3, [r3, #8]
 800251a:	021b      	lsls	r3, r3, #8
 800251c:	697a      	ldr	r2, [r7, #20]
 800251e:	4313      	orrs	r3, r2
 8002520:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a1d      	ldr	r2, [pc, #116]	@ (800259c <TIM_OC3_SetConfig+0xd0>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d10d      	bne.n	8002546 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800252a:	697b      	ldr	r3, [r7, #20]
 800252c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002530:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	021b      	lsls	r3, r3, #8
 8002538:	697a      	ldr	r2, [r7, #20]
 800253a:	4313      	orrs	r3, r2
 800253c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002544:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	4a14      	ldr	r2, [pc, #80]	@ (800259c <TIM_OC3_SetConfig+0xd0>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d113      	bne.n	8002576 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800254e:	693b      	ldr	r3, [r7, #16]
 8002550:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002554:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800255c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	695b      	ldr	r3, [r3, #20]
 8002562:	011b      	lsls	r3, r3, #4
 8002564:	693a      	ldr	r2, [r7, #16]
 8002566:	4313      	orrs	r3, r2
 8002568:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	699b      	ldr	r3, [r3, #24]
 800256e:	011b      	lsls	r3, r3, #4
 8002570:	693a      	ldr	r2, [r7, #16]
 8002572:	4313      	orrs	r3, r2
 8002574:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	685a      	ldr	r2, [r3, #4]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	697a      	ldr	r2, [r7, #20]
 800258e:	621a      	str	r2, [r3, #32]
}
 8002590:	bf00      	nop
 8002592:	371c      	adds	r7, #28
 8002594:	46bd      	mov	sp, r7
 8002596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259a:	4770      	bx	lr
 800259c:	40010000 	.word	0x40010000

080025a0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80025a0:	b480      	push	{r7}
 80025a2:	b087      	sub	sp, #28
 80025a4:	af00      	add	r7, sp, #0
 80025a6:	6078      	str	r0, [r7, #4]
 80025a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a1b      	ldr	r3, [r3, #32]
 80025ae:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a1b      	ldr	r3, [r3, #32]
 80025b4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	69db      	ldr	r3, [r3, #28]
 80025c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80025ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80025d6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	021b      	lsls	r3, r3, #8
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	4313      	orrs	r3, r2
 80025e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80025ea:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80025ec:	683b      	ldr	r3, [r7, #0]
 80025ee:	689b      	ldr	r3, [r3, #8]
 80025f0:	031b      	lsls	r3, r3, #12
 80025f2:	693a      	ldr	r2, [r7, #16]
 80025f4:	4313      	orrs	r3, r2
 80025f6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4a10      	ldr	r2, [pc, #64]	@ (800263c <TIM_OC4_SetConfig+0x9c>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d109      	bne.n	8002614 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002606:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	695b      	ldr	r3, [r3, #20]
 800260c:	019b      	lsls	r3, r3, #6
 800260e:	697a      	ldr	r2, [r7, #20]
 8002610:	4313      	orrs	r3, r2
 8002612:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	697a      	ldr	r2, [r7, #20]
 8002618:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	68fa      	ldr	r2, [r7, #12]
 800261e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	685a      	ldr	r2, [r3, #4]
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	693a      	ldr	r2, [r7, #16]
 800262c:	621a      	str	r2, [r3, #32]
}
 800262e:	bf00      	nop
 8002630:	371c      	adds	r7, #28
 8002632:	46bd      	mov	sp, r7
 8002634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002638:	4770      	bx	lr
 800263a:	bf00      	nop
 800263c:	40010000 	.word	0x40010000

08002640 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002640:	b480      	push	{r7}
 8002642:	b087      	sub	sp, #28
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	6a1b      	ldr	r3, [r3, #32]
 8002650:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	6a1b      	ldr	r3, [r3, #32]
 8002656:	f023 0201 	bic.w	r2, r3, #1
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	699b      	ldr	r3, [r3, #24]
 8002662:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002664:	693b      	ldr	r3, [r7, #16]
 8002666:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800266a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	011b      	lsls	r3, r3, #4
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	4313      	orrs	r3, r2
 8002674:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002676:	697b      	ldr	r3, [r7, #20]
 8002678:	f023 030a 	bic.w	r3, r3, #10
 800267c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800267e:	697a      	ldr	r2, [r7, #20]
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	4313      	orrs	r3, r2
 8002684:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	693a      	ldr	r2, [r7, #16]
 800268a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800268c:	68fb      	ldr	r3, [r7, #12]
 800268e:	697a      	ldr	r2, [r7, #20]
 8002690:	621a      	str	r2, [r3, #32]
}
 8002692:	bf00      	nop
 8002694:	371c      	adds	r7, #28
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr

0800269e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800269e:	b480      	push	{r7}
 80026a0:	b087      	sub	sp, #28
 80026a2:	af00      	add	r7, sp, #0
 80026a4:	60f8      	str	r0, [r7, #12]
 80026a6:	60b9      	str	r1, [r7, #8]
 80026a8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6a1b      	ldr	r3, [r3, #32]
 80026b4:	f023 0210 	bic.w	r2, r3, #16
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	699b      	ldr	r3, [r3, #24]
 80026c0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80026c8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	031b      	lsls	r3, r3, #12
 80026ce:	693a      	ldr	r2, [r7, #16]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80026da:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	011b      	lsls	r3, r3, #4
 80026e0:	697a      	ldr	r2, [r7, #20]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	693a      	ldr	r2, [r7, #16]
 80026ea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	697a      	ldr	r2, [r7, #20]
 80026f0:	621a      	str	r2, [r3, #32]
}
 80026f2:	bf00      	nop
 80026f4:	371c      	adds	r7, #28
 80026f6:	46bd      	mov	sp, r7
 80026f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fc:	4770      	bx	lr

080026fe <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026fe:	b480      	push	{r7}
 8002700:	b085      	sub	sp, #20
 8002702:	af00      	add	r7, sp, #0
 8002704:	6078      	str	r0, [r7, #4]
 8002706:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	689b      	ldr	r3, [r3, #8]
 800270c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002714:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002716:	683a      	ldr	r2, [r7, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	4313      	orrs	r3, r2
 800271c:	f043 0307 	orr.w	r3, r3, #7
 8002720:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	68fa      	ldr	r2, [r7, #12]
 8002726:	609a      	str	r2, [r3, #8]
}
 8002728:	bf00      	nop
 800272a:	3714      	adds	r7, #20
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002734:	b480      	push	{r7}
 8002736:	b087      	sub	sp, #28
 8002738:	af00      	add	r7, sp, #0
 800273a:	60f8      	str	r0, [r7, #12]
 800273c:	60b9      	str	r1, [r7, #8]
 800273e:	607a      	str	r2, [r7, #4]
 8002740:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800274e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	021a      	lsls	r2, r3, #8
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	431a      	orrs	r2, r3
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	4313      	orrs	r3, r2
 800275c:	697a      	ldr	r2, [r7, #20]
 800275e:	4313      	orrs	r3, r2
 8002760:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	697a      	ldr	r2, [r7, #20]
 8002766:	609a      	str	r2, [r3, #8]
}
 8002768:	bf00      	nop
 800276a:	371c      	adds	r7, #28
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr

08002774 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002774:	b480      	push	{r7}
 8002776:	b087      	sub	sp, #28
 8002778:	af00      	add	r7, sp, #0
 800277a:	60f8      	str	r0, [r7, #12]
 800277c:	60b9      	str	r1, [r7, #8]
 800277e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002780:	68bb      	ldr	r3, [r7, #8]
 8002782:	f003 031f 	and.w	r3, r3, #31
 8002786:	2201      	movs	r2, #1
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800278e:	68fb      	ldr	r3, [r7, #12]
 8002790:	6a1a      	ldr	r2, [r3, #32]
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	43db      	mvns	r3, r3
 8002796:	401a      	ands	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	6a1a      	ldr	r2, [r3, #32]
 80027a0:	68bb      	ldr	r3, [r7, #8]
 80027a2:	f003 031f 	and.w	r3, r3, #31
 80027a6:	6879      	ldr	r1, [r7, #4]
 80027a8:	fa01 f303 	lsl.w	r3, r1, r3
 80027ac:	431a      	orrs	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	621a      	str	r2, [r3, #32]
}
 80027b2:	bf00      	nop
 80027b4:	371c      	adds	r7, #28
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
	...

080027c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
 80027c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80027d0:	2b01      	cmp	r3, #1
 80027d2:	d101      	bne.n	80027d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80027d4:	2302      	movs	r3, #2
 80027d6:	e050      	b.n	800287a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2202      	movs	r2, #2
 80027e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	689b      	ldr	r3, [r3, #8]
 80027f6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027fe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	68fa      	ldr	r2, [r7, #12]
 8002806:	4313      	orrs	r3, r2
 8002808:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	68fa      	ldr	r2, [r7, #12]
 8002810:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a1c      	ldr	r2, [pc, #112]	@ (8002888 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d018      	beq.n	800284e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002824:	d013      	beq.n	800284e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	4a18      	ldr	r2, [pc, #96]	@ (800288c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800282c:	4293      	cmp	r3, r2
 800282e:	d00e      	beq.n	800284e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a16      	ldr	r2, [pc, #88]	@ (8002890 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d009      	beq.n	800284e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	4a15      	ldr	r2, [pc, #84]	@ (8002894 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8002840:	4293      	cmp	r3, r2
 8002842:	d004      	beq.n	800284e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a13      	ldr	r2, [pc, #76]	@ (8002898 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d10c      	bne.n	8002868 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002854:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	68ba      	ldr	r2, [r7, #8]
 800285c:	4313      	orrs	r3, r2
 800285e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	68ba      	ldr	r2, [r7, #8]
 8002866:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2201      	movs	r2, #1
 800286c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	2200      	movs	r2, #0
 8002874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002878:	2300      	movs	r3, #0
}
 800287a:	4618      	mov	r0, r3
 800287c:	3714      	adds	r7, #20
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	40010000 	.word	0x40010000
 800288c:	40000400 	.word	0x40000400
 8002890:	40000800 	.word	0x40000800
 8002894:	40000c00 	.word	0x40000c00
 8002898:	40014000 	.word	0x40014000

0800289c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800289c:	b480      	push	{r7}
 800289e:	b085      	sub	sp, #20
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80028a6:	2300      	movs	r3, #0
 80028a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80028b0:	2b01      	cmp	r3, #1
 80028b2:	d101      	bne.n	80028b8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80028b4:	2302      	movs	r3, #2
 80028b6:	e03d      	b.n	8002934 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2201      	movs	r2, #1
 80028bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	68db      	ldr	r3, [r3, #12]
 80028ca:	4313      	orrs	r3, r2
 80028cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80028d4:	683b      	ldr	r3, [r7, #0]
 80028d6:	689b      	ldr	r3, [r3, #8]
 80028d8:	4313      	orrs	r3, r2
 80028da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80028e2:	683b      	ldr	r3, [r7, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	4313      	orrs	r3, r2
 80028e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	691b      	ldr	r3, [r3, #16]
 8002902:	4313      	orrs	r3, r2
 8002904:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	695b      	ldr	r3, [r3, #20]
 8002910:	4313      	orrs	r3, r2
 8002912:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800291a:	683b      	ldr	r3, [r7, #0]
 800291c:	69db      	ldr	r3, [r3, #28]
 800291e:	4313      	orrs	r3, r2
 8002920:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002932:	2300      	movs	r3, #0
}
 8002934:	4618      	mov	r0, r3
 8002936:	3714      	adds	r7, #20
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <std>:
 8002940:	2300      	movs	r3, #0
 8002942:	b510      	push	{r4, lr}
 8002944:	4604      	mov	r4, r0
 8002946:	e9c0 3300 	strd	r3, r3, [r0]
 800294a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800294e:	6083      	str	r3, [r0, #8]
 8002950:	8181      	strh	r1, [r0, #12]
 8002952:	6643      	str	r3, [r0, #100]	@ 0x64
 8002954:	81c2      	strh	r2, [r0, #14]
 8002956:	6183      	str	r3, [r0, #24]
 8002958:	4619      	mov	r1, r3
 800295a:	2208      	movs	r2, #8
 800295c:	305c      	adds	r0, #92	@ 0x5c
 800295e:	f000 f906 	bl	8002b6e <memset>
 8002962:	4b0d      	ldr	r3, [pc, #52]	@ (8002998 <std+0x58>)
 8002964:	6263      	str	r3, [r4, #36]	@ 0x24
 8002966:	4b0d      	ldr	r3, [pc, #52]	@ (800299c <std+0x5c>)
 8002968:	62a3      	str	r3, [r4, #40]	@ 0x28
 800296a:	4b0d      	ldr	r3, [pc, #52]	@ (80029a0 <std+0x60>)
 800296c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800296e:	4b0d      	ldr	r3, [pc, #52]	@ (80029a4 <std+0x64>)
 8002970:	6323      	str	r3, [r4, #48]	@ 0x30
 8002972:	4b0d      	ldr	r3, [pc, #52]	@ (80029a8 <std+0x68>)
 8002974:	6224      	str	r4, [r4, #32]
 8002976:	429c      	cmp	r4, r3
 8002978:	d006      	beq.n	8002988 <std+0x48>
 800297a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800297e:	4294      	cmp	r4, r2
 8002980:	d002      	beq.n	8002988 <std+0x48>
 8002982:	33d0      	adds	r3, #208	@ 0xd0
 8002984:	429c      	cmp	r4, r3
 8002986:	d105      	bne.n	8002994 <std+0x54>
 8002988:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800298c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002990:	f000 b966 	b.w	8002c60 <__retarget_lock_init_recursive>
 8002994:	bd10      	pop	{r4, pc}
 8002996:	bf00      	nop
 8002998:	08002ae9 	.word	0x08002ae9
 800299c:	08002b0b 	.word	0x08002b0b
 80029a0:	08002b43 	.word	0x08002b43
 80029a4:	08002b67 	.word	0x08002b67
 80029a8:	200000d4 	.word	0x200000d4

080029ac <stdio_exit_handler>:
 80029ac:	4a02      	ldr	r2, [pc, #8]	@ (80029b8 <stdio_exit_handler+0xc>)
 80029ae:	4903      	ldr	r1, [pc, #12]	@ (80029bc <stdio_exit_handler+0x10>)
 80029b0:	4803      	ldr	r0, [pc, #12]	@ (80029c0 <stdio_exit_handler+0x14>)
 80029b2:	f000 b869 	b.w	8002a88 <_fwalk_sglue>
 80029b6:	bf00      	nop
 80029b8:	2000000c 	.word	0x2000000c
 80029bc:	08003501 	.word	0x08003501
 80029c0:	2000001c 	.word	0x2000001c

080029c4 <cleanup_stdio>:
 80029c4:	6841      	ldr	r1, [r0, #4]
 80029c6:	4b0c      	ldr	r3, [pc, #48]	@ (80029f8 <cleanup_stdio+0x34>)
 80029c8:	4299      	cmp	r1, r3
 80029ca:	b510      	push	{r4, lr}
 80029cc:	4604      	mov	r4, r0
 80029ce:	d001      	beq.n	80029d4 <cleanup_stdio+0x10>
 80029d0:	f000 fd96 	bl	8003500 <_fflush_r>
 80029d4:	68a1      	ldr	r1, [r4, #8]
 80029d6:	4b09      	ldr	r3, [pc, #36]	@ (80029fc <cleanup_stdio+0x38>)
 80029d8:	4299      	cmp	r1, r3
 80029da:	d002      	beq.n	80029e2 <cleanup_stdio+0x1e>
 80029dc:	4620      	mov	r0, r4
 80029de:	f000 fd8f 	bl	8003500 <_fflush_r>
 80029e2:	68e1      	ldr	r1, [r4, #12]
 80029e4:	4b06      	ldr	r3, [pc, #24]	@ (8002a00 <cleanup_stdio+0x3c>)
 80029e6:	4299      	cmp	r1, r3
 80029e8:	d004      	beq.n	80029f4 <cleanup_stdio+0x30>
 80029ea:	4620      	mov	r0, r4
 80029ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80029f0:	f000 bd86 	b.w	8003500 <_fflush_r>
 80029f4:	bd10      	pop	{r4, pc}
 80029f6:	bf00      	nop
 80029f8:	200000d4 	.word	0x200000d4
 80029fc:	2000013c 	.word	0x2000013c
 8002a00:	200001a4 	.word	0x200001a4

08002a04 <global_stdio_init.part.0>:
 8002a04:	b510      	push	{r4, lr}
 8002a06:	4b0b      	ldr	r3, [pc, #44]	@ (8002a34 <global_stdio_init.part.0+0x30>)
 8002a08:	4c0b      	ldr	r4, [pc, #44]	@ (8002a38 <global_stdio_init.part.0+0x34>)
 8002a0a:	4a0c      	ldr	r2, [pc, #48]	@ (8002a3c <global_stdio_init.part.0+0x38>)
 8002a0c:	601a      	str	r2, [r3, #0]
 8002a0e:	4620      	mov	r0, r4
 8002a10:	2200      	movs	r2, #0
 8002a12:	2104      	movs	r1, #4
 8002a14:	f7ff ff94 	bl	8002940 <std>
 8002a18:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002a1c:	2201      	movs	r2, #1
 8002a1e:	2109      	movs	r1, #9
 8002a20:	f7ff ff8e 	bl	8002940 <std>
 8002a24:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002a28:	2202      	movs	r2, #2
 8002a2a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a2e:	2112      	movs	r1, #18
 8002a30:	f7ff bf86 	b.w	8002940 <std>
 8002a34:	2000020c 	.word	0x2000020c
 8002a38:	200000d4 	.word	0x200000d4
 8002a3c:	080029ad 	.word	0x080029ad

08002a40 <__sfp_lock_acquire>:
 8002a40:	4801      	ldr	r0, [pc, #4]	@ (8002a48 <__sfp_lock_acquire+0x8>)
 8002a42:	f000 b90e 	b.w	8002c62 <__retarget_lock_acquire_recursive>
 8002a46:	bf00      	nop
 8002a48:	20000215 	.word	0x20000215

08002a4c <__sfp_lock_release>:
 8002a4c:	4801      	ldr	r0, [pc, #4]	@ (8002a54 <__sfp_lock_release+0x8>)
 8002a4e:	f000 b909 	b.w	8002c64 <__retarget_lock_release_recursive>
 8002a52:	bf00      	nop
 8002a54:	20000215 	.word	0x20000215

08002a58 <__sinit>:
 8002a58:	b510      	push	{r4, lr}
 8002a5a:	4604      	mov	r4, r0
 8002a5c:	f7ff fff0 	bl	8002a40 <__sfp_lock_acquire>
 8002a60:	6a23      	ldr	r3, [r4, #32]
 8002a62:	b11b      	cbz	r3, 8002a6c <__sinit+0x14>
 8002a64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002a68:	f7ff bff0 	b.w	8002a4c <__sfp_lock_release>
 8002a6c:	4b04      	ldr	r3, [pc, #16]	@ (8002a80 <__sinit+0x28>)
 8002a6e:	6223      	str	r3, [r4, #32]
 8002a70:	4b04      	ldr	r3, [pc, #16]	@ (8002a84 <__sinit+0x2c>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d1f5      	bne.n	8002a64 <__sinit+0xc>
 8002a78:	f7ff ffc4 	bl	8002a04 <global_stdio_init.part.0>
 8002a7c:	e7f2      	b.n	8002a64 <__sinit+0xc>
 8002a7e:	bf00      	nop
 8002a80:	080029c5 	.word	0x080029c5
 8002a84:	2000020c 	.word	0x2000020c

08002a88 <_fwalk_sglue>:
 8002a88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002a8c:	4607      	mov	r7, r0
 8002a8e:	4688      	mov	r8, r1
 8002a90:	4614      	mov	r4, r2
 8002a92:	2600      	movs	r6, #0
 8002a94:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002a98:	f1b9 0901 	subs.w	r9, r9, #1
 8002a9c:	d505      	bpl.n	8002aaa <_fwalk_sglue+0x22>
 8002a9e:	6824      	ldr	r4, [r4, #0]
 8002aa0:	2c00      	cmp	r4, #0
 8002aa2:	d1f7      	bne.n	8002a94 <_fwalk_sglue+0xc>
 8002aa4:	4630      	mov	r0, r6
 8002aa6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002aaa:	89ab      	ldrh	r3, [r5, #12]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d907      	bls.n	8002ac0 <_fwalk_sglue+0x38>
 8002ab0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002ab4:	3301      	adds	r3, #1
 8002ab6:	d003      	beq.n	8002ac0 <_fwalk_sglue+0x38>
 8002ab8:	4629      	mov	r1, r5
 8002aba:	4638      	mov	r0, r7
 8002abc:	47c0      	blx	r8
 8002abe:	4306      	orrs	r6, r0
 8002ac0:	3568      	adds	r5, #104	@ 0x68
 8002ac2:	e7e9      	b.n	8002a98 <_fwalk_sglue+0x10>

08002ac4 <iprintf>:
 8002ac4:	b40f      	push	{r0, r1, r2, r3}
 8002ac6:	b507      	push	{r0, r1, r2, lr}
 8002ac8:	4906      	ldr	r1, [pc, #24]	@ (8002ae4 <iprintf+0x20>)
 8002aca:	ab04      	add	r3, sp, #16
 8002acc:	6808      	ldr	r0, [r1, #0]
 8002ace:	f853 2b04 	ldr.w	r2, [r3], #4
 8002ad2:	6881      	ldr	r1, [r0, #8]
 8002ad4:	9301      	str	r3, [sp, #4]
 8002ad6:	f000 f9e9 	bl	8002eac <_vfiprintf_r>
 8002ada:	b003      	add	sp, #12
 8002adc:	f85d eb04 	ldr.w	lr, [sp], #4
 8002ae0:	b004      	add	sp, #16
 8002ae2:	4770      	bx	lr
 8002ae4:	20000018 	.word	0x20000018

08002ae8 <__sread>:
 8002ae8:	b510      	push	{r4, lr}
 8002aea:	460c      	mov	r4, r1
 8002aec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002af0:	f000 f868 	bl	8002bc4 <_read_r>
 8002af4:	2800      	cmp	r0, #0
 8002af6:	bfab      	itete	ge
 8002af8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002afa:	89a3      	ldrhlt	r3, [r4, #12]
 8002afc:	181b      	addge	r3, r3, r0
 8002afe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002b02:	bfac      	ite	ge
 8002b04:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002b06:	81a3      	strhlt	r3, [r4, #12]
 8002b08:	bd10      	pop	{r4, pc}

08002b0a <__swrite>:
 8002b0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b0e:	461f      	mov	r7, r3
 8002b10:	898b      	ldrh	r3, [r1, #12]
 8002b12:	05db      	lsls	r3, r3, #23
 8002b14:	4605      	mov	r5, r0
 8002b16:	460c      	mov	r4, r1
 8002b18:	4616      	mov	r6, r2
 8002b1a:	d505      	bpl.n	8002b28 <__swrite+0x1e>
 8002b1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b20:	2302      	movs	r3, #2
 8002b22:	2200      	movs	r2, #0
 8002b24:	f000 f83c 	bl	8002ba0 <_lseek_r>
 8002b28:	89a3      	ldrh	r3, [r4, #12]
 8002b2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002b2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002b32:	81a3      	strh	r3, [r4, #12]
 8002b34:	4632      	mov	r2, r6
 8002b36:	463b      	mov	r3, r7
 8002b38:	4628      	mov	r0, r5
 8002b3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002b3e:	f000 b853 	b.w	8002be8 <_write_r>

08002b42 <__sseek>:
 8002b42:	b510      	push	{r4, lr}
 8002b44:	460c      	mov	r4, r1
 8002b46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b4a:	f000 f829 	bl	8002ba0 <_lseek_r>
 8002b4e:	1c43      	adds	r3, r0, #1
 8002b50:	89a3      	ldrh	r3, [r4, #12]
 8002b52:	bf15      	itete	ne
 8002b54:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002b56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002b5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002b5e:	81a3      	strheq	r3, [r4, #12]
 8002b60:	bf18      	it	ne
 8002b62:	81a3      	strhne	r3, [r4, #12]
 8002b64:	bd10      	pop	{r4, pc}

08002b66 <__sclose>:
 8002b66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002b6a:	f000 b809 	b.w	8002b80 <_close_r>

08002b6e <memset>:
 8002b6e:	4402      	add	r2, r0
 8002b70:	4603      	mov	r3, r0
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d100      	bne.n	8002b78 <memset+0xa>
 8002b76:	4770      	bx	lr
 8002b78:	f803 1b01 	strb.w	r1, [r3], #1
 8002b7c:	e7f9      	b.n	8002b72 <memset+0x4>
	...

08002b80 <_close_r>:
 8002b80:	b538      	push	{r3, r4, r5, lr}
 8002b82:	4d06      	ldr	r5, [pc, #24]	@ (8002b9c <_close_r+0x1c>)
 8002b84:	2300      	movs	r3, #0
 8002b86:	4604      	mov	r4, r0
 8002b88:	4608      	mov	r0, r1
 8002b8a:	602b      	str	r3, [r5, #0]
 8002b8c:	f7fd ffb6 	bl	8000afc <_close>
 8002b90:	1c43      	adds	r3, r0, #1
 8002b92:	d102      	bne.n	8002b9a <_close_r+0x1a>
 8002b94:	682b      	ldr	r3, [r5, #0]
 8002b96:	b103      	cbz	r3, 8002b9a <_close_r+0x1a>
 8002b98:	6023      	str	r3, [r4, #0]
 8002b9a:	bd38      	pop	{r3, r4, r5, pc}
 8002b9c:	20000210 	.word	0x20000210

08002ba0 <_lseek_r>:
 8002ba0:	b538      	push	{r3, r4, r5, lr}
 8002ba2:	4d07      	ldr	r5, [pc, #28]	@ (8002bc0 <_lseek_r+0x20>)
 8002ba4:	4604      	mov	r4, r0
 8002ba6:	4608      	mov	r0, r1
 8002ba8:	4611      	mov	r1, r2
 8002baa:	2200      	movs	r2, #0
 8002bac:	602a      	str	r2, [r5, #0]
 8002bae:	461a      	mov	r2, r3
 8002bb0:	f7fd ffcb 	bl	8000b4a <_lseek>
 8002bb4:	1c43      	adds	r3, r0, #1
 8002bb6:	d102      	bne.n	8002bbe <_lseek_r+0x1e>
 8002bb8:	682b      	ldr	r3, [r5, #0]
 8002bba:	b103      	cbz	r3, 8002bbe <_lseek_r+0x1e>
 8002bbc:	6023      	str	r3, [r4, #0]
 8002bbe:	bd38      	pop	{r3, r4, r5, pc}
 8002bc0:	20000210 	.word	0x20000210

08002bc4 <_read_r>:
 8002bc4:	b538      	push	{r3, r4, r5, lr}
 8002bc6:	4d07      	ldr	r5, [pc, #28]	@ (8002be4 <_read_r+0x20>)
 8002bc8:	4604      	mov	r4, r0
 8002bca:	4608      	mov	r0, r1
 8002bcc:	4611      	mov	r1, r2
 8002bce:	2200      	movs	r2, #0
 8002bd0:	602a      	str	r2, [r5, #0]
 8002bd2:	461a      	mov	r2, r3
 8002bd4:	f7fd ff59 	bl	8000a8a <_read>
 8002bd8:	1c43      	adds	r3, r0, #1
 8002bda:	d102      	bne.n	8002be2 <_read_r+0x1e>
 8002bdc:	682b      	ldr	r3, [r5, #0]
 8002bde:	b103      	cbz	r3, 8002be2 <_read_r+0x1e>
 8002be0:	6023      	str	r3, [r4, #0]
 8002be2:	bd38      	pop	{r3, r4, r5, pc}
 8002be4:	20000210 	.word	0x20000210

08002be8 <_write_r>:
 8002be8:	b538      	push	{r3, r4, r5, lr}
 8002bea:	4d07      	ldr	r5, [pc, #28]	@ (8002c08 <_write_r+0x20>)
 8002bec:	4604      	mov	r4, r0
 8002bee:	4608      	mov	r0, r1
 8002bf0:	4611      	mov	r1, r2
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	602a      	str	r2, [r5, #0]
 8002bf6:	461a      	mov	r2, r3
 8002bf8:	f7fd ff64 	bl	8000ac4 <_write>
 8002bfc:	1c43      	adds	r3, r0, #1
 8002bfe:	d102      	bne.n	8002c06 <_write_r+0x1e>
 8002c00:	682b      	ldr	r3, [r5, #0]
 8002c02:	b103      	cbz	r3, 8002c06 <_write_r+0x1e>
 8002c04:	6023      	str	r3, [r4, #0]
 8002c06:	bd38      	pop	{r3, r4, r5, pc}
 8002c08:	20000210 	.word	0x20000210

08002c0c <__errno>:
 8002c0c:	4b01      	ldr	r3, [pc, #4]	@ (8002c14 <__errno+0x8>)
 8002c0e:	6818      	ldr	r0, [r3, #0]
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	20000018 	.word	0x20000018

08002c18 <__libc_init_array>:
 8002c18:	b570      	push	{r4, r5, r6, lr}
 8002c1a:	4d0d      	ldr	r5, [pc, #52]	@ (8002c50 <__libc_init_array+0x38>)
 8002c1c:	4c0d      	ldr	r4, [pc, #52]	@ (8002c54 <__libc_init_array+0x3c>)
 8002c1e:	1b64      	subs	r4, r4, r5
 8002c20:	10a4      	asrs	r4, r4, #2
 8002c22:	2600      	movs	r6, #0
 8002c24:	42a6      	cmp	r6, r4
 8002c26:	d109      	bne.n	8002c3c <__libc_init_array+0x24>
 8002c28:	4d0b      	ldr	r5, [pc, #44]	@ (8002c58 <__libc_init_array+0x40>)
 8002c2a:	4c0c      	ldr	r4, [pc, #48]	@ (8002c5c <__libc_init_array+0x44>)
 8002c2c:	f000 fdb8 	bl	80037a0 <_init>
 8002c30:	1b64      	subs	r4, r4, r5
 8002c32:	10a4      	asrs	r4, r4, #2
 8002c34:	2600      	movs	r6, #0
 8002c36:	42a6      	cmp	r6, r4
 8002c38:	d105      	bne.n	8002c46 <__libc_init_array+0x2e>
 8002c3a:	bd70      	pop	{r4, r5, r6, pc}
 8002c3c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c40:	4798      	blx	r3
 8002c42:	3601      	adds	r6, #1
 8002c44:	e7ee      	b.n	8002c24 <__libc_init_array+0xc>
 8002c46:	f855 3b04 	ldr.w	r3, [r5], #4
 8002c4a:	4798      	blx	r3
 8002c4c:	3601      	adds	r6, #1
 8002c4e:	e7f2      	b.n	8002c36 <__libc_init_array+0x1e>
 8002c50:	08003818 	.word	0x08003818
 8002c54:	08003818 	.word	0x08003818
 8002c58:	08003818 	.word	0x08003818
 8002c5c:	0800381c 	.word	0x0800381c

08002c60 <__retarget_lock_init_recursive>:
 8002c60:	4770      	bx	lr

08002c62 <__retarget_lock_acquire_recursive>:
 8002c62:	4770      	bx	lr

08002c64 <__retarget_lock_release_recursive>:
 8002c64:	4770      	bx	lr
	...

08002c68 <_free_r>:
 8002c68:	b538      	push	{r3, r4, r5, lr}
 8002c6a:	4605      	mov	r5, r0
 8002c6c:	2900      	cmp	r1, #0
 8002c6e:	d041      	beq.n	8002cf4 <_free_r+0x8c>
 8002c70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002c74:	1f0c      	subs	r4, r1, #4
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	bfb8      	it	lt
 8002c7a:	18e4      	addlt	r4, r4, r3
 8002c7c:	f000 f8e0 	bl	8002e40 <__malloc_lock>
 8002c80:	4a1d      	ldr	r2, [pc, #116]	@ (8002cf8 <_free_r+0x90>)
 8002c82:	6813      	ldr	r3, [r2, #0]
 8002c84:	b933      	cbnz	r3, 8002c94 <_free_r+0x2c>
 8002c86:	6063      	str	r3, [r4, #4]
 8002c88:	6014      	str	r4, [r2, #0]
 8002c8a:	4628      	mov	r0, r5
 8002c8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002c90:	f000 b8dc 	b.w	8002e4c <__malloc_unlock>
 8002c94:	42a3      	cmp	r3, r4
 8002c96:	d908      	bls.n	8002caa <_free_r+0x42>
 8002c98:	6820      	ldr	r0, [r4, #0]
 8002c9a:	1821      	adds	r1, r4, r0
 8002c9c:	428b      	cmp	r3, r1
 8002c9e:	bf01      	itttt	eq
 8002ca0:	6819      	ldreq	r1, [r3, #0]
 8002ca2:	685b      	ldreq	r3, [r3, #4]
 8002ca4:	1809      	addeq	r1, r1, r0
 8002ca6:	6021      	streq	r1, [r4, #0]
 8002ca8:	e7ed      	b.n	8002c86 <_free_r+0x1e>
 8002caa:	461a      	mov	r2, r3
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	b10b      	cbz	r3, 8002cb4 <_free_r+0x4c>
 8002cb0:	42a3      	cmp	r3, r4
 8002cb2:	d9fa      	bls.n	8002caa <_free_r+0x42>
 8002cb4:	6811      	ldr	r1, [r2, #0]
 8002cb6:	1850      	adds	r0, r2, r1
 8002cb8:	42a0      	cmp	r0, r4
 8002cba:	d10b      	bne.n	8002cd4 <_free_r+0x6c>
 8002cbc:	6820      	ldr	r0, [r4, #0]
 8002cbe:	4401      	add	r1, r0
 8002cc0:	1850      	adds	r0, r2, r1
 8002cc2:	4283      	cmp	r3, r0
 8002cc4:	6011      	str	r1, [r2, #0]
 8002cc6:	d1e0      	bne.n	8002c8a <_free_r+0x22>
 8002cc8:	6818      	ldr	r0, [r3, #0]
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	6053      	str	r3, [r2, #4]
 8002cce:	4408      	add	r0, r1
 8002cd0:	6010      	str	r0, [r2, #0]
 8002cd2:	e7da      	b.n	8002c8a <_free_r+0x22>
 8002cd4:	d902      	bls.n	8002cdc <_free_r+0x74>
 8002cd6:	230c      	movs	r3, #12
 8002cd8:	602b      	str	r3, [r5, #0]
 8002cda:	e7d6      	b.n	8002c8a <_free_r+0x22>
 8002cdc:	6820      	ldr	r0, [r4, #0]
 8002cde:	1821      	adds	r1, r4, r0
 8002ce0:	428b      	cmp	r3, r1
 8002ce2:	bf04      	itt	eq
 8002ce4:	6819      	ldreq	r1, [r3, #0]
 8002ce6:	685b      	ldreq	r3, [r3, #4]
 8002ce8:	6063      	str	r3, [r4, #4]
 8002cea:	bf04      	itt	eq
 8002cec:	1809      	addeq	r1, r1, r0
 8002cee:	6021      	streq	r1, [r4, #0]
 8002cf0:	6054      	str	r4, [r2, #4]
 8002cf2:	e7ca      	b.n	8002c8a <_free_r+0x22>
 8002cf4:	bd38      	pop	{r3, r4, r5, pc}
 8002cf6:	bf00      	nop
 8002cf8:	2000021c 	.word	0x2000021c

08002cfc <sbrk_aligned>:
 8002cfc:	b570      	push	{r4, r5, r6, lr}
 8002cfe:	4e0f      	ldr	r6, [pc, #60]	@ (8002d3c <sbrk_aligned+0x40>)
 8002d00:	460c      	mov	r4, r1
 8002d02:	6831      	ldr	r1, [r6, #0]
 8002d04:	4605      	mov	r5, r0
 8002d06:	b911      	cbnz	r1, 8002d0e <sbrk_aligned+0x12>
 8002d08:	f000 fcb6 	bl	8003678 <_sbrk_r>
 8002d0c:	6030      	str	r0, [r6, #0]
 8002d0e:	4621      	mov	r1, r4
 8002d10:	4628      	mov	r0, r5
 8002d12:	f000 fcb1 	bl	8003678 <_sbrk_r>
 8002d16:	1c43      	adds	r3, r0, #1
 8002d18:	d103      	bne.n	8002d22 <sbrk_aligned+0x26>
 8002d1a:	f04f 34ff 	mov.w	r4, #4294967295
 8002d1e:	4620      	mov	r0, r4
 8002d20:	bd70      	pop	{r4, r5, r6, pc}
 8002d22:	1cc4      	adds	r4, r0, #3
 8002d24:	f024 0403 	bic.w	r4, r4, #3
 8002d28:	42a0      	cmp	r0, r4
 8002d2a:	d0f8      	beq.n	8002d1e <sbrk_aligned+0x22>
 8002d2c:	1a21      	subs	r1, r4, r0
 8002d2e:	4628      	mov	r0, r5
 8002d30:	f000 fca2 	bl	8003678 <_sbrk_r>
 8002d34:	3001      	adds	r0, #1
 8002d36:	d1f2      	bne.n	8002d1e <sbrk_aligned+0x22>
 8002d38:	e7ef      	b.n	8002d1a <sbrk_aligned+0x1e>
 8002d3a:	bf00      	nop
 8002d3c:	20000218 	.word	0x20000218

08002d40 <_malloc_r>:
 8002d40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002d44:	1ccd      	adds	r5, r1, #3
 8002d46:	f025 0503 	bic.w	r5, r5, #3
 8002d4a:	3508      	adds	r5, #8
 8002d4c:	2d0c      	cmp	r5, #12
 8002d4e:	bf38      	it	cc
 8002d50:	250c      	movcc	r5, #12
 8002d52:	2d00      	cmp	r5, #0
 8002d54:	4606      	mov	r6, r0
 8002d56:	db01      	blt.n	8002d5c <_malloc_r+0x1c>
 8002d58:	42a9      	cmp	r1, r5
 8002d5a:	d904      	bls.n	8002d66 <_malloc_r+0x26>
 8002d5c:	230c      	movs	r3, #12
 8002d5e:	6033      	str	r3, [r6, #0]
 8002d60:	2000      	movs	r0, #0
 8002d62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002d66:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002e3c <_malloc_r+0xfc>
 8002d6a:	f000 f869 	bl	8002e40 <__malloc_lock>
 8002d6e:	f8d8 3000 	ldr.w	r3, [r8]
 8002d72:	461c      	mov	r4, r3
 8002d74:	bb44      	cbnz	r4, 8002dc8 <_malloc_r+0x88>
 8002d76:	4629      	mov	r1, r5
 8002d78:	4630      	mov	r0, r6
 8002d7a:	f7ff ffbf 	bl	8002cfc <sbrk_aligned>
 8002d7e:	1c43      	adds	r3, r0, #1
 8002d80:	4604      	mov	r4, r0
 8002d82:	d158      	bne.n	8002e36 <_malloc_r+0xf6>
 8002d84:	f8d8 4000 	ldr.w	r4, [r8]
 8002d88:	4627      	mov	r7, r4
 8002d8a:	2f00      	cmp	r7, #0
 8002d8c:	d143      	bne.n	8002e16 <_malloc_r+0xd6>
 8002d8e:	2c00      	cmp	r4, #0
 8002d90:	d04b      	beq.n	8002e2a <_malloc_r+0xea>
 8002d92:	6823      	ldr	r3, [r4, #0]
 8002d94:	4639      	mov	r1, r7
 8002d96:	4630      	mov	r0, r6
 8002d98:	eb04 0903 	add.w	r9, r4, r3
 8002d9c:	f000 fc6c 	bl	8003678 <_sbrk_r>
 8002da0:	4581      	cmp	r9, r0
 8002da2:	d142      	bne.n	8002e2a <_malloc_r+0xea>
 8002da4:	6821      	ldr	r1, [r4, #0]
 8002da6:	1a6d      	subs	r5, r5, r1
 8002da8:	4629      	mov	r1, r5
 8002daa:	4630      	mov	r0, r6
 8002dac:	f7ff ffa6 	bl	8002cfc <sbrk_aligned>
 8002db0:	3001      	adds	r0, #1
 8002db2:	d03a      	beq.n	8002e2a <_malloc_r+0xea>
 8002db4:	6823      	ldr	r3, [r4, #0]
 8002db6:	442b      	add	r3, r5
 8002db8:	6023      	str	r3, [r4, #0]
 8002dba:	f8d8 3000 	ldr.w	r3, [r8]
 8002dbe:	685a      	ldr	r2, [r3, #4]
 8002dc0:	bb62      	cbnz	r2, 8002e1c <_malloc_r+0xdc>
 8002dc2:	f8c8 7000 	str.w	r7, [r8]
 8002dc6:	e00f      	b.n	8002de8 <_malloc_r+0xa8>
 8002dc8:	6822      	ldr	r2, [r4, #0]
 8002dca:	1b52      	subs	r2, r2, r5
 8002dcc:	d420      	bmi.n	8002e10 <_malloc_r+0xd0>
 8002dce:	2a0b      	cmp	r2, #11
 8002dd0:	d917      	bls.n	8002e02 <_malloc_r+0xc2>
 8002dd2:	1961      	adds	r1, r4, r5
 8002dd4:	42a3      	cmp	r3, r4
 8002dd6:	6025      	str	r5, [r4, #0]
 8002dd8:	bf18      	it	ne
 8002dda:	6059      	strne	r1, [r3, #4]
 8002ddc:	6863      	ldr	r3, [r4, #4]
 8002dde:	bf08      	it	eq
 8002de0:	f8c8 1000 	streq.w	r1, [r8]
 8002de4:	5162      	str	r2, [r4, r5]
 8002de6:	604b      	str	r3, [r1, #4]
 8002de8:	4630      	mov	r0, r6
 8002dea:	f000 f82f 	bl	8002e4c <__malloc_unlock>
 8002dee:	f104 000b 	add.w	r0, r4, #11
 8002df2:	1d23      	adds	r3, r4, #4
 8002df4:	f020 0007 	bic.w	r0, r0, #7
 8002df8:	1ac2      	subs	r2, r0, r3
 8002dfa:	bf1c      	itt	ne
 8002dfc:	1a1b      	subne	r3, r3, r0
 8002dfe:	50a3      	strne	r3, [r4, r2]
 8002e00:	e7af      	b.n	8002d62 <_malloc_r+0x22>
 8002e02:	6862      	ldr	r2, [r4, #4]
 8002e04:	42a3      	cmp	r3, r4
 8002e06:	bf0c      	ite	eq
 8002e08:	f8c8 2000 	streq.w	r2, [r8]
 8002e0c:	605a      	strne	r2, [r3, #4]
 8002e0e:	e7eb      	b.n	8002de8 <_malloc_r+0xa8>
 8002e10:	4623      	mov	r3, r4
 8002e12:	6864      	ldr	r4, [r4, #4]
 8002e14:	e7ae      	b.n	8002d74 <_malloc_r+0x34>
 8002e16:	463c      	mov	r4, r7
 8002e18:	687f      	ldr	r7, [r7, #4]
 8002e1a:	e7b6      	b.n	8002d8a <_malloc_r+0x4a>
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	42a3      	cmp	r3, r4
 8002e22:	d1fb      	bne.n	8002e1c <_malloc_r+0xdc>
 8002e24:	2300      	movs	r3, #0
 8002e26:	6053      	str	r3, [r2, #4]
 8002e28:	e7de      	b.n	8002de8 <_malloc_r+0xa8>
 8002e2a:	230c      	movs	r3, #12
 8002e2c:	6033      	str	r3, [r6, #0]
 8002e2e:	4630      	mov	r0, r6
 8002e30:	f000 f80c 	bl	8002e4c <__malloc_unlock>
 8002e34:	e794      	b.n	8002d60 <_malloc_r+0x20>
 8002e36:	6005      	str	r5, [r0, #0]
 8002e38:	e7d6      	b.n	8002de8 <_malloc_r+0xa8>
 8002e3a:	bf00      	nop
 8002e3c:	2000021c 	.word	0x2000021c

08002e40 <__malloc_lock>:
 8002e40:	4801      	ldr	r0, [pc, #4]	@ (8002e48 <__malloc_lock+0x8>)
 8002e42:	f7ff bf0e 	b.w	8002c62 <__retarget_lock_acquire_recursive>
 8002e46:	bf00      	nop
 8002e48:	20000214 	.word	0x20000214

08002e4c <__malloc_unlock>:
 8002e4c:	4801      	ldr	r0, [pc, #4]	@ (8002e54 <__malloc_unlock+0x8>)
 8002e4e:	f7ff bf09 	b.w	8002c64 <__retarget_lock_release_recursive>
 8002e52:	bf00      	nop
 8002e54:	20000214 	.word	0x20000214

08002e58 <__sfputc_r>:
 8002e58:	6893      	ldr	r3, [r2, #8]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	b410      	push	{r4}
 8002e60:	6093      	str	r3, [r2, #8]
 8002e62:	da08      	bge.n	8002e76 <__sfputc_r+0x1e>
 8002e64:	6994      	ldr	r4, [r2, #24]
 8002e66:	42a3      	cmp	r3, r4
 8002e68:	db01      	blt.n	8002e6e <__sfputc_r+0x16>
 8002e6a:	290a      	cmp	r1, #10
 8002e6c:	d103      	bne.n	8002e76 <__sfputc_r+0x1e>
 8002e6e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e72:	f000 bb6d 	b.w	8003550 <__swbuf_r>
 8002e76:	6813      	ldr	r3, [r2, #0]
 8002e78:	1c58      	adds	r0, r3, #1
 8002e7a:	6010      	str	r0, [r2, #0]
 8002e7c:	7019      	strb	r1, [r3, #0]
 8002e7e:	4608      	mov	r0, r1
 8002e80:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e84:	4770      	bx	lr

08002e86 <__sfputs_r>:
 8002e86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e88:	4606      	mov	r6, r0
 8002e8a:	460f      	mov	r7, r1
 8002e8c:	4614      	mov	r4, r2
 8002e8e:	18d5      	adds	r5, r2, r3
 8002e90:	42ac      	cmp	r4, r5
 8002e92:	d101      	bne.n	8002e98 <__sfputs_r+0x12>
 8002e94:	2000      	movs	r0, #0
 8002e96:	e007      	b.n	8002ea8 <__sfputs_r+0x22>
 8002e98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e9c:	463a      	mov	r2, r7
 8002e9e:	4630      	mov	r0, r6
 8002ea0:	f7ff ffda 	bl	8002e58 <__sfputc_r>
 8002ea4:	1c43      	adds	r3, r0, #1
 8002ea6:	d1f3      	bne.n	8002e90 <__sfputs_r+0xa>
 8002ea8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002eac <_vfiprintf_r>:
 8002eac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002eb0:	460d      	mov	r5, r1
 8002eb2:	b09d      	sub	sp, #116	@ 0x74
 8002eb4:	4614      	mov	r4, r2
 8002eb6:	4698      	mov	r8, r3
 8002eb8:	4606      	mov	r6, r0
 8002eba:	b118      	cbz	r0, 8002ec4 <_vfiprintf_r+0x18>
 8002ebc:	6a03      	ldr	r3, [r0, #32]
 8002ebe:	b90b      	cbnz	r3, 8002ec4 <_vfiprintf_r+0x18>
 8002ec0:	f7ff fdca 	bl	8002a58 <__sinit>
 8002ec4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002ec6:	07d9      	lsls	r1, r3, #31
 8002ec8:	d405      	bmi.n	8002ed6 <_vfiprintf_r+0x2a>
 8002eca:	89ab      	ldrh	r3, [r5, #12]
 8002ecc:	059a      	lsls	r2, r3, #22
 8002ece:	d402      	bmi.n	8002ed6 <_vfiprintf_r+0x2a>
 8002ed0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002ed2:	f7ff fec6 	bl	8002c62 <__retarget_lock_acquire_recursive>
 8002ed6:	89ab      	ldrh	r3, [r5, #12]
 8002ed8:	071b      	lsls	r3, r3, #28
 8002eda:	d501      	bpl.n	8002ee0 <_vfiprintf_r+0x34>
 8002edc:	692b      	ldr	r3, [r5, #16]
 8002ede:	b99b      	cbnz	r3, 8002f08 <_vfiprintf_r+0x5c>
 8002ee0:	4629      	mov	r1, r5
 8002ee2:	4630      	mov	r0, r6
 8002ee4:	f000 fb72 	bl	80035cc <__swsetup_r>
 8002ee8:	b170      	cbz	r0, 8002f08 <_vfiprintf_r+0x5c>
 8002eea:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8002eec:	07dc      	lsls	r4, r3, #31
 8002eee:	d504      	bpl.n	8002efa <_vfiprintf_r+0x4e>
 8002ef0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ef4:	b01d      	add	sp, #116	@ 0x74
 8002ef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002efa:	89ab      	ldrh	r3, [r5, #12]
 8002efc:	0598      	lsls	r0, r3, #22
 8002efe:	d4f7      	bmi.n	8002ef0 <_vfiprintf_r+0x44>
 8002f00:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8002f02:	f7ff feaf 	bl	8002c64 <__retarget_lock_release_recursive>
 8002f06:	e7f3      	b.n	8002ef0 <_vfiprintf_r+0x44>
 8002f08:	2300      	movs	r3, #0
 8002f0a:	9309      	str	r3, [sp, #36]	@ 0x24
 8002f0c:	2320      	movs	r3, #32
 8002f0e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002f12:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f16:	2330      	movs	r3, #48	@ 0x30
 8002f18:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80030c8 <_vfiprintf_r+0x21c>
 8002f1c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002f20:	f04f 0901 	mov.w	r9, #1
 8002f24:	4623      	mov	r3, r4
 8002f26:	469a      	mov	sl, r3
 8002f28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f2c:	b10a      	cbz	r2, 8002f32 <_vfiprintf_r+0x86>
 8002f2e:	2a25      	cmp	r2, #37	@ 0x25
 8002f30:	d1f9      	bne.n	8002f26 <_vfiprintf_r+0x7a>
 8002f32:	ebba 0b04 	subs.w	fp, sl, r4
 8002f36:	d00b      	beq.n	8002f50 <_vfiprintf_r+0xa4>
 8002f38:	465b      	mov	r3, fp
 8002f3a:	4622      	mov	r2, r4
 8002f3c:	4629      	mov	r1, r5
 8002f3e:	4630      	mov	r0, r6
 8002f40:	f7ff ffa1 	bl	8002e86 <__sfputs_r>
 8002f44:	3001      	adds	r0, #1
 8002f46:	f000 80a7 	beq.w	8003098 <_vfiprintf_r+0x1ec>
 8002f4a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002f4c:	445a      	add	r2, fp
 8002f4e:	9209      	str	r2, [sp, #36]	@ 0x24
 8002f50:	f89a 3000 	ldrb.w	r3, [sl]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f000 809f 	beq.w	8003098 <_vfiprintf_r+0x1ec>
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f64:	f10a 0a01 	add.w	sl, sl, #1
 8002f68:	9304      	str	r3, [sp, #16]
 8002f6a:	9307      	str	r3, [sp, #28]
 8002f6c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002f70:	931a      	str	r3, [sp, #104]	@ 0x68
 8002f72:	4654      	mov	r4, sl
 8002f74:	2205      	movs	r2, #5
 8002f76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f7a:	4853      	ldr	r0, [pc, #332]	@ (80030c8 <_vfiprintf_r+0x21c>)
 8002f7c:	f7fd f930 	bl	80001e0 <memchr>
 8002f80:	9a04      	ldr	r2, [sp, #16]
 8002f82:	b9d8      	cbnz	r0, 8002fbc <_vfiprintf_r+0x110>
 8002f84:	06d1      	lsls	r1, r2, #27
 8002f86:	bf44      	itt	mi
 8002f88:	2320      	movmi	r3, #32
 8002f8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002f8e:	0713      	lsls	r3, r2, #28
 8002f90:	bf44      	itt	mi
 8002f92:	232b      	movmi	r3, #43	@ 0x2b
 8002f94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002f98:	f89a 3000 	ldrb.w	r3, [sl]
 8002f9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8002f9e:	d015      	beq.n	8002fcc <_vfiprintf_r+0x120>
 8002fa0:	9a07      	ldr	r2, [sp, #28]
 8002fa2:	4654      	mov	r4, sl
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	f04f 0c0a 	mov.w	ip, #10
 8002faa:	4621      	mov	r1, r4
 8002fac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002fb0:	3b30      	subs	r3, #48	@ 0x30
 8002fb2:	2b09      	cmp	r3, #9
 8002fb4:	d94b      	bls.n	800304e <_vfiprintf_r+0x1a2>
 8002fb6:	b1b0      	cbz	r0, 8002fe6 <_vfiprintf_r+0x13a>
 8002fb8:	9207      	str	r2, [sp, #28]
 8002fba:	e014      	b.n	8002fe6 <_vfiprintf_r+0x13a>
 8002fbc:	eba0 0308 	sub.w	r3, r0, r8
 8002fc0:	fa09 f303 	lsl.w	r3, r9, r3
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	9304      	str	r3, [sp, #16]
 8002fc8:	46a2      	mov	sl, r4
 8002fca:	e7d2      	b.n	8002f72 <_vfiprintf_r+0xc6>
 8002fcc:	9b03      	ldr	r3, [sp, #12]
 8002fce:	1d19      	adds	r1, r3, #4
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	9103      	str	r1, [sp, #12]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	bfbb      	ittet	lt
 8002fd8:	425b      	neglt	r3, r3
 8002fda:	f042 0202 	orrlt.w	r2, r2, #2
 8002fde:	9307      	strge	r3, [sp, #28]
 8002fe0:	9307      	strlt	r3, [sp, #28]
 8002fe2:	bfb8      	it	lt
 8002fe4:	9204      	strlt	r2, [sp, #16]
 8002fe6:	7823      	ldrb	r3, [r4, #0]
 8002fe8:	2b2e      	cmp	r3, #46	@ 0x2e
 8002fea:	d10a      	bne.n	8003002 <_vfiprintf_r+0x156>
 8002fec:	7863      	ldrb	r3, [r4, #1]
 8002fee:	2b2a      	cmp	r3, #42	@ 0x2a
 8002ff0:	d132      	bne.n	8003058 <_vfiprintf_r+0x1ac>
 8002ff2:	9b03      	ldr	r3, [sp, #12]
 8002ff4:	1d1a      	adds	r2, r3, #4
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	9203      	str	r2, [sp, #12]
 8002ffa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002ffe:	3402      	adds	r4, #2
 8003000:	9305      	str	r3, [sp, #20]
 8003002:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80030d8 <_vfiprintf_r+0x22c>
 8003006:	7821      	ldrb	r1, [r4, #0]
 8003008:	2203      	movs	r2, #3
 800300a:	4650      	mov	r0, sl
 800300c:	f7fd f8e8 	bl	80001e0 <memchr>
 8003010:	b138      	cbz	r0, 8003022 <_vfiprintf_r+0x176>
 8003012:	9b04      	ldr	r3, [sp, #16]
 8003014:	eba0 000a 	sub.w	r0, r0, sl
 8003018:	2240      	movs	r2, #64	@ 0x40
 800301a:	4082      	lsls	r2, r0
 800301c:	4313      	orrs	r3, r2
 800301e:	3401      	adds	r4, #1
 8003020:	9304      	str	r3, [sp, #16]
 8003022:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003026:	4829      	ldr	r0, [pc, #164]	@ (80030cc <_vfiprintf_r+0x220>)
 8003028:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800302c:	2206      	movs	r2, #6
 800302e:	f7fd f8d7 	bl	80001e0 <memchr>
 8003032:	2800      	cmp	r0, #0
 8003034:	d03f      	beq.n	80030b6 <_vfiprintf_r+0x20a>
 8003036:	4b26      	ldr	r3, [pc, #152]	@ (80030d0 <_vfiprintf_r+0x224>)
 8003038:	bb1b      	cbnz	r3, 8003082 <_vfiprintf_r+0x1d6>
 800303a:	9b03      	ldr	r3, [sp, #12]
 800303c:	3307      	adds	r3, #7
 800303e:	f023 0307 	bic.w	r3, r3, #7
 8003042:	3308      	adds	r3, #8
 8003044:	9303      	str	r3, [sp, #12]
 8003046:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003048:	443b      	add	r3, r7
 800304a:	9309      	str	r3, [sp, #36]	@ 0x24
 800304c:	e76a      	b.n	8002f24 <_vfiprintf_r+0x78>
 800304e:	fb0c 3202 	mla	r2, ip, r2, r3
 8003052:	460c      	mov	r4, r1
 8003054:	2001      	movs	r0, #1
 8003056:	e7a8      	b.n	8002faa <_vfiprintf_r+0xfe>
 8003058:	2300      	movs	r3, #0
 800305a:	3401      	adds	r4, #1
 800305c:	9305      	str	r3, [sp, #20]
 800305e:	4619      	mov	r1, r3
 8003060:	f04f 0c0a 	mov.w	ip, #10
 8003064:	4620      	mov	r0, r4
 8003066:	f810 2b01 	ldrb.w	r2, [r0], #1
 800306a:	3a30      	subs	r2, #48	@ 0x30
 800306c:	2a09      	cmp	r2, #9
 800306e:	d903      	bls.n	8003078 <_vfiprintf_r+0x1cc>
 8003070:	2b00      	cmp	r3, #0
 8003072:	d0c6      	beq.n	8003002 <_vfiprintf_r+0x156>
 8003074:	9105      	str	r1, [sp, #20]
 8003076:	e7c4      	b.n	8003002 <_vfiprintf_r+0x156>
 8003078:	fb0c 2101 	mla	r1, ip, r1, r2
 800307c:	4604      	mov	r4, r0
 800307e:	2301      	movs	r3, #1
 8003080:	e7f0      	b.n	8003064 <_vfiprintf_r+0x1b8>
 8003082:	ab03      	add	r3, sp, #12
 8003084:	9300      	str	r3, [sp, #0]
 8003086:	462a      	mov	r2, r5
 8003088:	4b12      	ldr	r3, [pc, #72]	@ (80030d4 <_vfiprintf_r+0x228>)
 800308a:	a904      	add	r1, sp, #16
 800308c:	4630      	mov	r0, r6
 800308e:	f3af 8000 	nop.w
 8003092:	4607      	mov	r7, r0
 8003094:	1c78      	adds	r0, r7, #1
 8003096:	d1d6      	bne.n	8003046 <_vfiprintf_r+0x19a>
 8003098:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800309a:	07d9      	lsls	r1, r3, #31
 800309c:	d405      	bmi.n	80030aa <_vfiprintf_r+0x1fe>
 800309e:	89ab      	ldrh	r3, [r5, #12]
 80030a0:	059a      	lsls	r2, r3, #22
 80030a2:	d402      	bmi.n	80030aa <_vfiprintf_r+0x1fe>
 80030a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80030a6:	f7ff fddd 	bl	8002c64 <__retarget_lock_release_recursive>
 80030aa:	89ab      	ldrh	r3, [r5, #12]
 80030ac:	065b      	lsls	r3, r3, #25
 80030ae:	f53f af1f 	bmi.w	8002ef0 <_vfiprintf_r+0x44>
 80030b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80030b4:	e71e      	b.n	8002ef4 <_vfiprintf_r+0x48>
 80030b6:	ab03      	add	r3, sp, #12
 80030b8:	9300      	str	r3, [sp, #0]
 80030ba:	462a      	mov	r2, r5
 80030bc:	4b05      	ldr	r3, [pc, #20]	@ (80030d4 <_vfiprintf_r+0x228>)
 80030be:	a904      	add	r1, sp, #16
 80030c0:	4630      	mov	r0, r6
 80030c2:	f000 f879 	bl	80031b8 <_printf_i>
 80030c6:	e7e4      	b.n	8003092 <_vfiprintf_r+0x1e6>
 80030c8:	080037dc 	.word	0x080037dc
 80030cc:	080037e6 	.word	0x080037e6
 80030d0:	00000000 	.word	0x00000000
 80030d4:	08002e87 	.word	0x08002e87
 80030d8:	080037e2 	.word	0x080037e2

080030dc <_printf_common>:
 80030dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030e0:	4616      	mov	r6, r2
 80030e2:	4698      	mov	r8, r3
 80030e4:	688a      	ldr	r2, [r1, #8]
 80030e6:	690b      	ldr	r3, [r1, #16]
 80030e8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80030ec:	4293      	cmp	r3, r2
 80030ee:	bfb8      	it	lt
 80030f0:	4613      	movlt	r3, r2
 80030f2:	6033      	str	r3, [r6, #0]
 80030f4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80030f8:	4607      	mov	r7, r0
 80030fa:	460c      	mov	r4, r1
 80030fc:	b10a      	cbz	r2, 8003102 <_printf_common+0x26>
 80030fe:	3301      	adds	r3, #1
 8003100:	6033      	str	r3, [r6, #0]
 8003102:	6823      	ldr	r3, [r4, #0]
 8003104:	0699      	lsls	r1, r3, #26
 8003106:	bf42      	ittt	mi
 8003108:	6833      	ldrmi	r3, [r6, #0]
 800310a:	3302      	addmi	r3, #2
 800310c:	6033      	strmi	r3, [r6, #0]
 800310e:	6825      	ldr	r5, [r4, #0]
 8003110:	f015 0506 	ands.w	r5, r5, #6
 8003114:	d106      	bne.n	8003124 <_printf_common+0x48>
 8003116:	f104 0a19 	add.w	sl, r4, #25
 800311a:	68e3      	ldr	r3, [r4, #12]
 800311c:	6832      	ldr	r2, [r6, #0]
 800311e:	1a9b      	subs	r3, r3, r2
 8003120:	42ab      	cmp	r3, r5
 8003122:	dc26      	bgt.n	8003172 <_printf_common+0x96>
 8003124:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003128:	6822      	ldr	r2, [r4, #0]
 800312a:	3b00      	subs	r3, #0
 800312c:	bf18      	it	ne
 800312e:	2301      	movne	r3, #1
 8003130:	0692      	lsls	r2, r2, #26
 8003132:	d42b      	bmi.n	800318c <_printf_common+0xb0>
 8003134:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003138:	4641      	mov	r1, r8
 800313a:	4638      	mov	r0, r7
 800313c:	47c8      	blx	r9
 800313e:	3001      	adds	r0, #1
 8003140:	d01e      	beq.n	8003180 <_printf_common+0xa4>
 8003142:	6823      	ldr	r3, [r4, #0]
 8003144:	6922      	ldr	r2, [r4, #16]
 8003146:	f003 0306 	and.w	r3, r3, #6
 800314a:	2b04      	cmp	r3, #4
 800314c:	bf02      	ittt	eq
 800314e:	68e5      	ldreq	r5, [r4, #12]
 8003150:	6833      	ldreq	r3, [r6, #0]
 8003152:	1aed      	subeq	r5, r5, r3
 8003154:	68a3      	ldr	r3, [r4, #8]
 8003156:	bf0c      	ite	eq
 8003158:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800315c:	2500      	movne	r5, #0
 800315e:	4293      	cmp	r3, r2
 8003160:	bfc4      	itt	gt
 8003162:	1a9b      	subgt	r3, r3, r2
 8003164:	18ed      	addgt	r5, r5, r3
 8003166:	2600      	movs	r6, #0
 8003168:	341a      	adds	r4, #26
 800316a:	42b5      	cmp	r5, r6
 800316c:	d11a      	bne.n	80031a4 <_printf_common+0xc8>
 800316e:	2000      	movs	r0, #0
 8003170:	e008      	b.n	8003184 <_printf_common+0xa8>
 8003172:	2301      	movs	r3, #1
 8003174:	4652      	mov	r2, sl
 8003176:	4641      	mov	r1, r8
 8003178:	4638      	mov	r0, r7
 800317a:	47c8      	blx	r9
 800317c:	3001      	adds	r0, #1
 800317e:	d103      	bne.n	8003188 <_printf_common+0xac>
 8003180:	f04f 30ff 	mov.w	r0, #4294967295
 8003184:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003188:	3501      	adds	r5, #1
 800318a:	e7c6      	b.n	800311a <_printf_common+0x3e>
 800318c:	18e1      	adds	r1, r4, r3
 800318e:	1c5a      	adds	r2, r3, #1
 8003190:	2030      	movs	r0, #48	@ 0x30
 8003192:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003196:	4422      	add	r2, r4
 8003198:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800319c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80031a0:	3302      	adds	r3, #2
 80031a2:	e7c7      	b.n	8003134 <_printf_common+0x58>
 80031a4:	2301      	movs	r3, #1
 80031a6:	4622      	mov	r2, r4
 80031a8:	4641      	mov	r1, r8
 80031aa:	4638      	mov	r0, r7
 80031ac:	47c8      	blx	r9
 80031ae:	3001      	adds	r0, #1
 80031b0:	d0e6      	beq.n	8003180 <_printf_common+0xa4>
 80031b2:	3601      	adds	r6, #1
 80031b4:	e7d9      	b.n	800316a <_printf_common+0x8e>
	...

080031b8 <_printf_i>:
 80031b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031bc:	7e0f      	ldrb	r7, [r1, #24]
 80031be:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80031c0:	2f78      	cmp	r7, #120	@ 0x78
 80031c2:	4691      	mov	r9, r2
 80031c4:	4680      	mov	r8, r0
 80031c6:	460c      	mov	r4, r1
 80031c8:	469a      	mov	sl, r3
 80031ca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80031ce:	d807      	bhi.n	80031e0 <_printf_i+0x28>
 80031d0:	2f62      	cmp	r7, #98	@ 0x62
 80031d2:	d80a      	bhi.n	80031ea <_printf_i+0x32>
 80031d4:	2f00      	cmp	r7, #0
 80031d6:	f000 80d2 	beq.w	800337e <_printf_i+0x1c6>
 80031da:	2f58      	cmp	r7, #88	@ 0x58
 80031dc:	f000 80b9 	beq.w	8003352 <_printf_i+0x19a>
 80031e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80031e4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80031e8:	e03a      	b.n	8003260 <_printf_i+0xa8>
 80031ea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80031ee:	2b15      	cmp	r3, #21
 80031f0:	d8f6      	bhi.n	80031e0 <_printf_i+0x28>
 80031f2:	a101      	add	r1, pc, #4	@ (adr r1, 80031f8 <_printf_i+0x40>)
 80031f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80031f8:	08003251 	.word	0x08003251
 80031fc:	08003265 	.word	0x08003265
 8003200:	080031e1 	.word	0x080031e1
 8003204:	080031e1 	.word	0x080031e1
 8003208:	080031e1 	.word	0x080031e1
 800320c:	080031e1 	.word	0x080031e1
 8003210:	08003265 	.word	0x08003265
 8003214:	080031e1 	.word	0x080031e1
 8003218:	080031e1 	.word	0x080031e1
 800321c:	080031e1 	.word	0x080031e1
 8003220:	080031e1 	.word	0x080031e1
 8003224:	08003365 	.word	0x08003365
 8003228:	0800328f 	.word	0x0800328f
 800322c:	0800331f 	.word	0x0800331f
 8003230:	080031e1 	.word	0x080031e1
 8003234:	080031e1 	.word	0x080031e1
 8003238:	08003387 	.word	0x08003387
 800323c:	080031e1 	.word	0x080031e1
 8003240:	0800328f 	.word	0x0800328f
 8003244:	080031e1 	.word	0x080031e1
 8003248:	080031e1 	.word	0x080031e1
 800324c:	08003327 	.word	0x08003327
 8003250:	6833      	ldr	r3, [r6, #0]
 8003252:	1d1a      	adds	r2, r3, #4
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	6032      	str	r2, [r6, #0]
 8003258:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800325c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003260:	2301      	movs	r3, #1
 8003262:	e09d      	b.n	80033a0 <_printf_i+0x1e8>
 8003264:	6833      	ldr	r3, [r6, #0]
 8003266:	6820      	ldr	r0, [r4, #0]
 8003268:	1d19      	adds	r1, r3, #4
 800326a:	6031      	str	r1, [r6, #0]
 800326c:	0606      	lsls	r6, r0, #24
 800326e:	d501      	bpl.n	8003274 <_printf_i+0xbc>
 8003270:	681d      	ldr	r5, [r3, #0]
 8003272:	e003      	b.n	800327c <_printf_i+0xc4>
 8003274:	0645      	lsls	r5, r0, #25
 8003276:	d5fb      	bpl.n	8003270 <_printf_i+0xb8>
 8003278:	f9b3 5000 	ldrsh.w	r5, [r3]
 800327c:	2d00      	cmp	r5, #0
 800327e:	da03      	bge.n	8003288 <_printf_i+0xd0>
 8003280:	232d      	movs	r3, #45	@ 0x2d
 8003282:	426d      	negs	r5, r5
 8003284:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003288:	4859      	ldr	r0, [pc, #356]	@ (80033f0 <_printf_i+0x238>)
 800328a:	230a      	movs	r3, #10
 800328c:	e011      	b.n	80032b2 <_printf_i+0xfa>
 800328e:	6821      	ldr	r1, [r4, #0]
 8003290:	6833      	ldr	r3, [r6, #0]
 8003292:	0608      	lsls	r0, r1, #24
 8003294:	f853 5b04 	ldr.w	r5, [r3], #4
 8003298:	d402      	bmi.n	80032a0 <_printf_i+0xe8>
 800329a:	0649      	lsls	r1, r1, #25
 800329c:	bf48      	it	mi
 800329e:	b2ad      	uxthmi	r5, r5
 80032a0:	2f6f      	cmp	r7, #111	@ 0x6f
 80032a2:	4853      	ldr	r0, [pc, #332]	@ (80033f0 <_printf_i+0x238>)
 80032a4:	6033      	str	r3, [r6, #0]
 80032a6:	bf14      	ite	ne
 80032a8:	230a      	movne	r3, #10
 80032aa:	2308      	moveq	r3, #8
 80032ac:	2100      	movs	r1, #0
 80032ae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80032b2:	6866      	ldr	r6, [r4, #4]
 80032b4:	60a6      	str	r6, [r4, #8]
 80032b6:	2e00      	cmp	r6, #0
 80032b8:	bfa2      	ittt	ge
 80032ba:	6821      	ldrge	r1, [r4, #0]
 80032bc:	f021 0104 	bicge.w	r1, r1, #4
 80032c0:	6021      	strge	r1, [r4, #0]
 80032c2:	b90d      	cbnz	r5, 80032c8 <_printf_i+0x110>
 80032c4:	2e00      	cmp	r6, #0
 80032c6:	d04b      	beq.n	8003360 <_printf_i+0x1a8>
 80032c8:	4616      	mov	r6, r2
 80032ca:	fbb5 f1f3 	udiv	r1, r5, r3
 80032ce:	fb03 5711 	mls	r7, r3, r1, r5
 80032d2:	5dc7      	ldrb	r7, [r0, r7]
 80032d4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80032d8:	462f      	mov	r7, r5
 80032da:	42bb      	cmp	r3, r7
 80032dc:	460d      	mov	r5, r1
 80032de:	d9f4      	bls.n	80032ca <_printf_i+0x112>
 80032e0:	2b08      	cmp	r3, #8
 80032e2:	d10b      	bne.n	80032fc <_printf_i+0x144>
 80032e4:	6823      	ldr	r3, [r4, #0]
 80032e6:	07df      	lsls	r7, r3, #31
 80032e8:	d508      	bpl.n	80032fc <_printf_i+0x144>
 80032ea:	6923      	ldr	r3, [r4, #16]
 80032ec:	6861      	ldr	r1, [r4, #4]
 80032ee:	4299      	cmp	r1, r3
 80032f0:	bfde      	ittt	le
 80032f2:	2330      	movle	r3, #48	@ 0x30
 80032f4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80032f8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80032fc:	1b92      	subs	r2, r2, r6
 80032fe:	6122      	str	r2, [r4, #16]
 8003300:	f8cd a000 	str.w	sl, [sp]
 8003304:	464b      	mov	r3, r9
 8003306:	aa03      	add	r2, sp, #12
 8003308:	4621      	mov	r1, r4
 800330a:	4640      	mov	r0, r8
 800330c:	f7ff fee6 	bl	80030dc <_printf_common>
 8003310:	3001      	adds	r0, #1
 8003312:	d14a      	bne.n	80033aa <_printf_i+0x1f2>
 8003314:	f04f 30ff 	mov.w	r0, #4294967295
 8003318:	b004      	add	sp, #16
 800331a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800331e:	6823      	ldr	r3, [r4, #0]
 8003320:	f043 0320 	orr.w	r3, r3, #32
 8003324:	6023      	str	r3, [r4, #0]
 8003326:	4833      	ldr	r0, [pc, #204]	@ (80033f4 <_printf_i+0x23c>)
 8003328:	2778      	movs	r7, #120	@ 0x78
 800332a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800332e:	6823      	ldr	r3, [r4, #0]
 8003330:	6831      	ldr	r1, [r6, #0]
 8003332:	061f      	lsls	r7, r3, #24
 8003334:	f851 5b04 	ldr.w	r5, [r1], #4
 8003338:	d402      	bmi.n	8003340 <_printf_i+0x188>
 800333a:	065f      	lsls	r7, r3, #25
 800333c:	bf48      	it	mi
 800333e:	b2ad      	uxthmi	r5, r5
 8003340:	6031      	str	r1, [r6, #0]
 8003342:	07d9      	lsls	r1, r3, #31
 8003344:	bf44      	itt	mi
 8003346:	f043 0320 	orrmi.w	r3, r3, #32
 800334a:	6023      	strmi	r3, [r4, #0]
 800334c:	b11d      	cbz	r5, 8003356 <_printf_i+0x19e>
 800334e:	2310      	movs	r3, #16
 8003350:	e7ac      	b.n	80032ac <_printf_i+0xf4>
 8003352:	4827      	ldr	r0, [pc, #156]	@ (80033f0 <_printf_i+0x238>)
 8003354:	e7e9      	b.n	800332a <_printf_i+0x172>
 8003356:	6823      	ldr	r3, [r4, #0]
 8003358:	f023 0320 	bic.w	r3, r3, #32
 800335c:	6023      	str	r3, [r4, #0]
 800335e:	e7f6      	b.n	800334e <_printf_i+0x196>
 8003360:	4616      	mov	r6, r2
 8003362:	e7bd      	b.n	80032e0 <_printf_i+0x128>
 8003364:	6833      	ldr	r3, [r6, #0]
 8003366:	6825      	ldr	r5, [r4, #0]
 8003368:	6961      	ldr	r1, [r4, #20]
 800336a:	1d18      	adds	r0, r3, #4
 800336c:	6030      	str	r0, [r6, #0]
 800336e:	062e      	lsls	r6, r5, #24
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	d501      	bpl.n	8003378 <_printf_i+0x1c0>
 8003374:	6019      	str	r1, [r3, #0]
 8003376:	e002      	b.n	800337e <_printf_i+0x1c6>
 8003378:	0668      	lsls	r0, r5, #25
 800337a:	d5fb      	bpl.n	8003374 <_printf_i+0x1bc>
 800337c:	8019      	strh	r1, [r3, #0]
 800337e:	2300      	movs	r3, #0
 8003380:	6123      	str	r3, [r4, #16]
 8003382:	4616      	mov	r6, r2
 8003384:	e7bc      	b.n	8003300 <_printf_i+0x148>
 8003386:	6833      	ldr	r3, [r6, #0]
 8003388:	1d1a      	adds	r2, r3, #4
 800338a:	6032      	str	r2, [r6, #0]
 800338c:	681e      	ldr	r6, [r3, #0]
 800338e:	6862      	ldr	r2, [r4, #4]
 8003390:	2100      	movs	r1, #0
 8003392:	4630      	mov	r0, r6
 8003394:	f7fc ff24 	bl	80001e0 <memchr>
 8003398:	b108      	cbz	r0, 800339e <_printf_i+0x1e6>
 800339a:	1b80      	subs	r0, r0, r6
 800339c:	6060      	str	r0, [r4, #4]
 800339e:	6863      	ldr	r3, [r4, #4]
 80033a0:	6123      	str	r3, [r4, #16]
 80033a2:	2300      	movs	r3, #0
 80033a4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80033a8:	e7aa      	b.n	8003300 <_printf_i+0x148>
 80033aa:	6923      	ldr	r3, [r4, #16]
 80033ac:	4632      	mov	r2, r6
 80033ae:	4649      	mov	r1, r9
 80033b0:	4640      	mov	r0, r8
 80033b2:	47d0      	blx	sl
 80033b4:	3001      	adds	r0, #1
 80033b6:	d0ad      	beq.n	8003314 <_printf_i+0x15c>
 80033b8:	6823      	ldr	r3, [r4, #0]
 80033ba:	079b      	lsls	r3, r3, #30
 80033bc:	d413      	bmi.n	80033e6 <_printf_i+0x22e>
 80033be:	68e0      	ldr	r0, [r4, #12]
 80033c0:	9b03      	ldr	r3, [sp, #12]
 80033c2:	4298      	cmp	r0, r3
 80033c4:	bfb8      	it	lt
 80033c6:	4618      	movlt	r0, r3
 80033c8:	e7a6      	b.n	8003318 <_printf_i+0x160>
 80033ca:	2301      	movs	r3, #1
 80033cc:	4632      	mov	r2, r6
 80033ce:	4649      	mov	r1, r9
 80033d0:	4640      	mov	r0, r8
 80033d2:	47d0      	blx	sl
 80033d4:	3001      	adds	r0, #1
 80033d6:	d09d      	beq.n	8003314 <_printf_i+0x15c>
 80033d8:	3501      	adds	r5, #1
 80033da:	68e3      	ldr	r3, [r4, #12]
 80033dc:	9903      	ldr	r1, [sp, #12]
 80033de:	1a5b      	subs	r3, r3, r1
 80033e0:	42ab      	cmp	r3, r5
 80033e2:	dcf2      	bgt.n	80033ca <_printf_i+0x212>
 80033e4:	e7eb      	b.n	80033be <_printf_i+0x206>
 80033e6:	2500      	movs	r5, #0
 80033e8:	f104 0619 	add.w	r6, r4, #25
 80033ec:	e7f5      	b.n	80033da <_printf_i+0x222>
 80033ee:	bf00      	nop
 80033f0:	080037ed 	.word	0x080037ed
 80033f4:	080037fe 	.word	0x080037fe

080033f8 <__sflush_r>:
 80033f8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80033fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003400:	0716      	lsls	r6, r2, #28
 8003402:	4605      	mov	r5, r0
 8003404:	460c      	mov	r4, r1
 8003406:	d454      	bmi.n	80034b2 <__sflush_r+0xba>
 8003408:	684b      	ldr	r3, [r1, #4]
 800340a:	2b00      	cmp	r3, #0
 800340c:	dc02      	bgt.n	8003414 <__sflush_r+0x1c>
 800340e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003410:	2b00      	cmp	r3, #0
 8003412:	dd48      	ble.n	80034a6 <__sflush_r+0xae>
 8003414:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003416:	2e00      	cmp	r6, #0
 8003418:	d045      	beq.n	80034a6 <__sflush_r+0xae>
 800341a:	2300      	movs	r3, #0
 800341c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003420:	682f      	ldr	r7, [r5, #0]
 8003422:	6a21      	ldr	r1, [r4, #32]
 8003424:	602b      	str	r3, [r5, #0]
 8003426:	d030      	beq.n	800348a <__sflush_r+0x92>
 8003428:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800342a:	89a3      	ldrh	r3, [r4, #12]
 800342c:	0759      	lsls	r1, r3, #29
 800342e:	d505      	bpl.n	800343c <__sflush_r+0x44>
 8003430:	6863      	ldr	r3, [r4, #4]
 8003432:	1ad2      	subs	r2, r2, r3
 8003434:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003436:	b10b      	cbz	r3, 800343c <__sflush_r+0x44>
 8003438:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800343a:	1ad2      	subs	r2, r2, r3
 800343c:	2300      	movs	r3, #0
 800343e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003440:	6a21      	ldr	r1, [r4, #32]
 8003442:	4628      	mov	r0, r5
 8003444:	47b0      	blx	r6
 8003446:	1c43      	adds	r3, r0, #1
 8003448:	89a3      	ldrh	r3, [r4, #12]
 800344a:	d106      	bne.n	800345a <__sflush_r+0x62>
 800344c:	6829      	ldr	r1, [r5, #0]
 800344e:	291d      	cmp	r1, #29
 8003450:	d82b      	bhi.n	80034aa <__sflush_r+0xb2>
 8003452:	4a2a      	ldr	r2, [pc, #168]	@ (80034fc <__sflush_r+0x104>)
 8003454:	410a      	asrs	r2, r1
 8003456:	07d6      	lsls	r6, r2, #31
 8003458:	d427      	bmi.n	80034aa <__sflush_r+0xb2>
 800345a:	2200      	movs	r2, #0
 800345c:	6062      	str	r2, [r4, #4]
 800345e:	04d9      	lsls	r1, r3, #19
 8003460:	6922      	ldr	r2, [r4, #16]
 8003462:	6022      	str	r2, [r4, #0]
 8003464:	d504      	bpl.n	8003470 <__sflush_r+0x78>
 8003466:	1c42      	adds	r2, r0, #1
 8003468:	d101      	bne.n	800346e <__sflush_r+0x76>
 800346a:	682b      	ldr	r3, [r5, #0]
 800346c:	b903      	cbnz	r3, 8003470 <__sflush_r+0x78>
 800346e:	6560      	str	r0, [r4, #84]	@ 0x54
 8003470:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003472:	602f      	str	r7, [r5, #0]
 8003474:	b1b9      	cbz	r1, 80034a6 <__sflush_r+0xae>
 8003476:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800347a:	4299      	cmp	r1, r3
 800347c:	d002      	beq.n	8003484 <__sflush_r+0x8c>
 800347e:	4628      	mov	r0, r5
 8003480:	f7ff fbf2 	bl	8002c68 <_free_r>
 8003484:	2300      	movs	r3, #0
 8003486:	6363      	str	r3, [r4, #52]	@ 0x34
 8003488:	e00d      	b.n	80034a6 <__sflush_r+0xae>
 800348a:	2301      	movs	r3, #1
 800348c:	4628      	mov	r0, r5
 800348e:	47b0      	blx	r6
 8003490:	4602      	mov	r2, r0
 8003492:	1c50      	adds	r0, r2, #1
 8003494:	d1c9      	bne.n	800342a <__sflush_r+0x32>
 8003496:	682b      	ldr	r3, [r5, #0]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d0c6      	beq.n	800342a <__sflush_r+0x32>
 800349c:	2b1d      	cmp	r3, #29
 800349e:	d001      	beq.n	80034a4 <__sflush_r+0xac>
 80034a0:	2b16      	cmp	r3, #22
 80034a2:	d11e      	bne.n	80034e2 <__sflush_r+0xea>
 80034a4:	602f      	str	r7, [r5, #0]
 80034a6:	2000      	movs	r0, #0
 80034a8:	e022      	b.n	80034f0 <__sflush_r+0xf8>
 80034aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034ae:	b21b      	sxth	r3, r3
 80034b0:	e01b      	b.n	80034ea <__sflush_r+0xf2>
 80034b2:	690f      	ldr	r7, [r1, #16]
 80034b4:	2f00      	cmp	r7, #0
 80034b6:	d0f6      	beq.n	80034a6 <__sflush_r+0xae>
 80034b8:	0793      	lsls	r3, r2, #30
 80034ba:	680e      	ldr	r6, [r1, #0]
 80034bc:	bf08      	it	eq
 80034be:	694b      	ldreq	r3, [r1, #20]
 80034c0:	600f      	str	r7, [r1, #0]
 80034c2:	bf18      	it	ne
 80034c4:	2300      	movne	r3, #0
 80034c6:	eba6 0807 	sub.w	r8, r6, r7
 80034ca:	608b      	str	r3, [r1, #8]
 80034cc:	f1b8 0f00 	cmp.w	r8, #0
 80034d0:	dde9      	ble.n	80034a6 <__sflush_r+0xae>
 80034d2:	6a21      	ldr	r1, [r4, #32]
 80034d4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80034d6:	4643      	mov	r3, r8
 80034d8:	463a      	mov	r2, r7
 80034da:	4628      	mov	r0, r5
 80034dc:	47b0      	blx	r6
 80034de:	2800      	cmp	r0, #0
 80034e0:	dc08      	bgt.n	80034f4 <__sflush_r+0xfc>
 80034e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80034e6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80034ea:	81a3      	strh	r3, [r4, #12]
 80034ec:	f04f 30ff 	mov.w	r0, #4294967295
 80034f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80034f4:	4407      	add	r7, r0
 80034f6:	eba8 0800 	sub.w	r8, r8, r0
 80034fa:	e7e7      	b.n	80034cc <__sflush_r+0xd4>
 80034fc:	dfbffffe 	.word	0xdfbffffe

08003500 <_fflush_r>:
 8003500:	b538      	push	{r3, r4, r5, lr}
 8003502:	690b      	ldr	r3, [r1, #16]
 8003504:	4605      	mov	r5, r0
 8003506:	460c      	mov	r4, r1
 8003508:	b913      	cbnz	r3, 8003510 <_fflush_r+0x10>
 800350a:	2500      	movs	r5, #0
 800350c:	4628      	mov	r0, r5
 800350e:	bd38      	pop	{r3, r4, r5, pc}
 8003510:	b118      	cbz	r0, 800351a <_fflush_r+0x1a>
 8003512:	6a03      	ldr	r3, [r0, #32]
 8003514:	b90b      	cbnz	r3, 800351a <_fflush_r+0x1a>
 8003516:	f7ff fa9f 	bl	8002a58 <__sinit>
 800351a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d0f3      	beq.n	800350a <_fflush_r+0xa>
 8003522:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003524:	07d0      	lsls	r0, r2, #31
 8003526:	d404      	bmi.n	8003532 <_fflush_r+0x32>
 8003528:	0599      	lsls	r1, r3, #22
 800352a:	d402      	bmi.n	8003532 <_fflush_r+0x32>
 800352c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800352e:	f7ff fb98 	bl	8002c62 <__retarget_lock_acquire_recursive>
 8003532:	4628      	mov	r0, r5
 8003534:	4621      	mov	r1, r4
 8003536:	f7ff ff5f 	bl	80033f8 <__sflush_r>
 800353a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800353c:	07da      	lsls	r2, r3, #31
 800353e:	4605      	mov	r5, r0
 8003540:	d4e4      	bmi.n	800350c <_fflush_r+0xc>
 8003542:	89a3      	ldrh	r3, [r4, #12]
 8003544:	059b      	lsls	r3, r3, #22
 8003546:	d4e1      	bmi.n	800350c <_fflush_r+0xc>
 8003548:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800354a:	f7ff fb8b 	bl	8002c64 <__retarget_lock_release_recursive>
 800354e:	e7dd      	b.n	800350c <_fflush_r+0xc>

08003550 <__swbuf_r>:
 8003550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003552:	460e      	mov	r6, r1
 8003554:	4614      	mov	r4, r2
 8003556:	4605      	mov	r5, r0
 8003558:	b118      	cbz	r0, 8003562 <__swbuf_r+0x12>
 800355a:	6a03      	ldr	r3, [r0, #32]
 800355c:	b90b      	cbnz	r3, 8003562 <__swbuf_r+0x12>
 800355e:	f7ff fa7b 	bl	8002a58 <__sinit>
 8003562:	69a3      	ldr	r3, [r4, #24]
 8003564:	60a3      	str	r3, [r4, #8]
 8003566:	89a3      	ldrh	r3, [r4, #12]
 8003568:	071a      	lsls	r2, r3, #28
 800356a:	d501      	bpl.n	8003570 <__swbuf_r+0x20>
 800356c:	6923      	ldr	r3, [r4, #16]
 800356e:	b943      	cbnz	r3, 8003582 <__swbuf_r+0x32>
 8003570:	4621      	mov	r1, r4
 8003572:	4628      	mov	r0, r5
 8003574:	f000 f82a 	bl	80035cc <__swsetup_r>
 8003578:	b118      	cbz	r0, 8003582 <__swbuf_r+0x32>
 800357a:	f04f 37ff 	mov.w	r7, #4294967295
 800357e:	4638      	mov	r0, r7
 8003580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003582:	6823      	ldr	r3, [r4, #0]
 8003584:	6922      	ldr	r2, [r4, #16]
 8003586:	1a98      	subs	r0, r3, r2
 8003588:	6963      	ldr	r3, [r4, #20]
 800358a:	b2f6      	uxtb	r6, r6
 800358c:	4283      	cmp	r3, r0
 800358e:	4637      	mov	r7, r6
 8003590:	dc05      	bgt.n	800359e <__swbuf_r+0x4e>
 8003592:	4621      	mov	r1, r4
 8003594:	4628      	mov	r0, r5
 8003596:	f7ff ffb3 	bl	8003500 <_fflush_r>
 800359a:	2800      	cmp	r0, #0
 800359c:	d1ed      	bne.n	800357a <__swbuf_r+0x2a>
 800359e:	68a3      	ldr	r3, [r4, #8]
 80035a0:	3b01      	subs	r3, #1
 80035a2:	60a3      	str	r3, [r4, #8]
 80035a4:	6823      	ldr	r3, [r4, #0]
 80035a6:	1c5a      	adds	r2, r3, #1
 80035a8:	6022      	str	r2, [r4, #0]
 80035aa:	701e      	strb	r6, [r3, #0]
 80035ac:	6962      	ldr	r2, [r4, #20]
 80035ae:	1c43      	adds	r3, r0, #1
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d004      	beq.n	80035be <__swbuf_r+0x6e>
 80035b4:	89a3      	ldrh	r3, [r4, #12]
 80035b6:	07db      	lsls	r3, r3, #31
 80035b8:	d5e1      	bpl.n	800357e <__swbuf_r+0x2e>
 80035ba:	2e0a      	cmp	r6, #10
 80035bc:	d1df      	bne.n	800357e <__swbuf_r+0x2e>
 80035be:	4621      	mov	r1, r4
 80035c0:	4628      	mov	r0, r5
 80035c2:	f7ff ff9d 	bl	8003500 <_fflush_r>
 80035c6:	2800      	cmp	r0, #0
 80035c8:	d0d9      	beq.n	800357e <__swbuf_r+0x2e>
 80035ca:	e7d6      	b.n	800357a <__swbuf_r+0x2a>

080035cc <__swsetup_r>:
 80035cc:	b538      	push	{r3, r4, r5, lr}
 80035ce:	4b29      	ldr	r3, [pc, #164]	@ (8003674 <__swsetup_r+0xa8>)
 80035d0:	4605      	mov	r5, r0
 80035d2:	6818      	ldr	r0, [r3, #0]
 80035d4:	460c      	mov	r4, r1
 80035d6:	b118      	cbz	r0, 80035e0 <__swsetup_r+0x14>
 80035d8:	6a03      	ldr	r3, [r0, #32]
 80035da:	b90b      	cbnz	r3, 80035e0 <__swsetup_r+0x14>
 80035dc:	f7ff fa3c 	bl	8002a58 <__sinit>
 80035e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80035e4:	0719      	lsls	r1, r3, #28
 80035e6:	d422      	bmi.n	800362e <__swsetup_r+0x62>
 80035e8:	06da      	lsls	r2, r3, #27
 80035ea:	d407      	bmi.n	80035fc <__swsetup_r+0x30>
 80035ec:	2209      	movs	r2, #9
 80035ee:	602a      	str	r2, [r5, #0]
 80035f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035f4:	81a3      	strh	r3, [r4, #12]
 80035f6:	f04f 30ff 	mov.w	r0, #4294967295
 80035fa:	e033      	b.n	8003664 <__swsetup_r+0x98>
 80035fc:	0758      	lsls	r0, r3, #29
 80035fe:	d512      	bpl.n	8003626 <__swsetup_r+0x5a>
 8003600:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8003602:	b141      	cbz	r1, 8003616 <__swsetup_r+0x4a>
 8003604:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8003608:	4299      	cmp	r1, r3
 800360a:	d002      	beq.n	8003612 <__swsetup_r+0x46>
 800360c:	4628      	mov	r0, r5
 800360e:	f7ff fb2b 	bl	8002c68 <_free_r>
 8003612:	2300      	movs	r3, #0
 8003614:	6363      	str	r3, [r4, #52]	@ 0x34
 8003616:	89a3      	ldrh	r3, [r4, #12]
 8003618:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800361c:	81a3      	strh	r3, [r4, #12]
 800361e:	2300      	movs	r3, #0
 8003620:	6063      	str	r3, [r4, #4]
 8003622:	6923      	ldr	r3, [r4, #16]
 8003624:	6023      	str	r3, [r4, #0]
 8003626:	89a3      	ldrh	r3, [r4, #12]
 8003628:	f043 0308 	orr.w	r3, r3, #8
 800362c:	81a3      	strh	r3, [r4, #12]
 800362e:	6923      	ldr	r3, [r4, #16]
 8003630:	b94b      	cbnz	r3, 8003646 <__swsetup_r+0x7a>
 8003632:	89a3      	ldrh	r3, [r4, #12]
 8003634:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8003638:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800363c:	d003      	beq.n	8003646 <__swsetup_r+0x7a>
 800363e:	4621      	mov	r1, r4
 8003640:	4628      	mov	r0, r5
 8003642:	f000 f84f 	bl	80036e4 <__smakebuf_r>
 8003646:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800364a:	f013 0201 	ands.w	r2, r3, #1
 800364e:	d00a      	beq.n	8003666 <__swsetup_r+0x9a>
 8003650:	2200      	movs	r2, #0
 8003652:	60a2      	str	r2, [r4, #8]
 8003654:	6962      	ldr	r2, [r4, #20]
 8003656:	4252      	negs	r2, r2
 8003658:	61a2      	str	r2, [r4, #24]
 800365a:	6922      	ldr	r2, [r4, #16]
 800365c:	b942      	cbnz	r2, 8003670 <__swsetup_r+0xa4>
 800365e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8003662:	d1c5      	bne.n	80035f0 <__swsetup_r+0x24>
 8003664:	bd38      	pop	{r3, r4, r5, pc}
 8003666:	0799      	lsls	r1, r3, #30
 8003668:	bf58      	it	pl
 800366a:	6962      	ldrpl	r2, [r4, #20]
 800366c:	60a2      	str	r2, [r4, #8]
 800366e:	e7f4      	b.n	800365a <__swsetup_r+0x8e>
 8003670:	2000      	movs	r0, #0
 8003672:	e7f7      	b.n	8003664 <__swsetup_r+0x98>
 8003674:	20000018 	.word	0x20000018

08003678 <_sbrk_r>:
 8003678:	b538      	push	{r3, r4, r5, lr}
 800367a:	4d06      	ldr	r5, [pc, #24]	@ (8003694 <_sbrk_r+0x1c>)
 800367c:	2300      	movs	r3, #0
 800367e:	4604      	mov	r4, r0
 8003680:	4608      	mov	r0, r1
 8003682:	602b      	str	r3, [r5, #0]
 8003684:	f7fd fa6e 	bl	8000b64 <_sbrk>
 8003688:	1c43      	adds	r3, r0, #1
 800368a:	d102      	bne.n	8003692 <_sbrk_r+0x1a>
 800368c:	682b      	ldr	r3, [r5, #0]
 800368e:	b103      	cbz	r3, 8003692 <_sbrk_r+0x1a>
 8003690:	6023      	str	r3, [r4, #0]
 8003692:	bd38      	pop	{r3, r4, r5, pc}
 8003694:	20000210 	.word	0x20000210

08003698 <__swhatbuf_r>:
 8003698:	b570      	push	{r4, r5, r6, lr}
 800369a:	460c      	mov	r4, r1
 800369c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80036a0:	2900      	cmp	r1, #0
 80036a2:	b096      	sub	sp, #88	@ 0x58
 80036a4:	4615      	mov	r5, r2
 80036a6:	461e      	mov	r6, r3
 80036a8:	da0d      	bge.n	80036c6 <__swhatbuf_r+0x2e>
 80036aa:	89a3      	ldrh	r3, [r4, #12]
 80036ac:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80036b0:	f04f 0100 	mov.w	r1, #0
 80036b4:	bf14      	ite	ne
 80036b6:	2340      	movne	r3, #64	@ 0x40
 80036b8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80036bc:	2000      	movs	r0, #0
 80036be:	6031      	str	r1, [r6, #0]
 80036c0:	602b      	str	r3, [r5, #0]
 80036c2:	b016      	add	sp, #88	@ 0x58
 80036c4:	bd70      	pop	{r4, r5, r6, pc}
 80036c6:	466a      	mov	r2, sp
 80036c8:	f000 f848 	bl	800375c <_fstat_r>
 80036cc:	2800      	cmp	r0, #0
 80036ce:	dbec      	blt.n	80036aa <__swhatbuf_r+0x12>
 80036d0:	9901      	ldr	r1, [sp, #4]
 80036d2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80036d6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80036da:	4259      	negs	r1, r3
 80036dc:	4159      	adcs	r1, r3
 80036de:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80036e2:	e7eb      	b.n	80036bc <__swhatbuf_r+0x24>

080036e4 <__smakebuf_r>:
 80036e4:	898b      	ldrh	r3, [r1, #12]
 80036e6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036e8:	079d      	lsls	r5, r3, #30
 80036ea:	4606      	mov	r6, r0
 80036ec:	460c      	mov	r4, r1
 80036ee:	d507      	bpl.n	8003700 <__smakebuf_r+0x1c>
 80036f0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80036f4:	6023      	str	r3, [r4, #0]
 80036f6:	6123      	str	r3, [r4, #16]
 80036f8:	2301      	movs	r3, #1
 80036fa:	6163      	str	r3, [r4, #20]
 80036fc:	b003      	add	sp, #12
 80036fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003700:	ab01      	add	r3, sp, #4
 8003702:	466a      	mov	r2, sp
 8003704:	f7ff ffc8 	bl	8003698 <__swhatbuf_r>
 8003708:	9f00      	ldr	r7, [sp, #0]
 800370a:	4605      	mov	r5, r0
 800370c:	4639      	mov	r1, r7
 800370e:	4630      	mov	r0, r6
 8003710:	f7ff fb16 	bl	8002d40 <_malloc_r>
 8003714:	b948      	cbnz	r0, 800372a <__smakebuf_r+0x46>
 8003716:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800371a:	059a      	lsls	r2, r3, #22
 800371c:	d4ee      	bmi.n	80036fc <__smakebuf_r+0x18>
 800371e:	f023 0303 	bic.w	r3, r3, #3
 8003722:	f043 0302 	orr.w	r3, r3, #2
 8003726:	81a3      	strh	r3, [r4, #12]
 8003728:	e7e2      	b.n	80036f0 <__smakebuf_r+0xc>
 800372a:	89a3      	ldrh	r3, [r4, #12]
 800372c:	6020      	str	r0, [r4, #0]
 800372e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003732:	81a3      	strh	r3, [r4, #12]
 8003734:	9b01      	ldr	r3, [sp, #4]
 8003736:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800373a:	b15b      	cbz	r3, 8003754 <__smakebuf_r+0x70>
 800373c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003740:	4630      	mov	r0, r6
 8003742:	f000 f81d 	bl	8003780 <_isatty_r>
 8003746:	b128      	cbz	r0, 8003754 <__smakebuf_r+0x70>
 8003748:	89a3      	ldrh	r3, [r4, #12]
 800374a:	f023 0303 	bic.w	r3, r3, #3
 800374e:	f043 0301 	orr.w	r3, r3, #1
 8003752:	81a3      	strh	r3, [r4, #12]
 8003754:	89a3      	ldrh	r3, [r4, #12]
 8003756:	431d      	orrs	r5, r3
 8003758:	81a5      	strh	r5, [r4, #12]
 800375a:	e7cf      	b.n	80036fc <__smakebuf_r+0x18>

0800375c <_fstat_r>:
 800375c:	b538      	push	{r3, r4, r5, lr}
 800375e:	4d07      	ldr	r5, [pc, #28]	@ (800377c <_fstat_r+0x20>)
 8003760:	2300      	movs	r3, #0
 8003762:	4604      	mov	r4, r0
 8003764:	4608      	mov	r0, r1
 8003766:	4611      	mov	r1, r2
 8003768:	602b      	str	r3, [r5, #0]
 800376a:	f7fd f9d3 	bl	8000b14 <_fstat>
 800376e:	1c43      	adds	r3, r0, #1
 8003770:	d102      	bne.n	8003778 <_fstat_r+0x1c>
 8003772:	682b      	ldr	r3, [r5, #0]
 8003774:	b103      	cbz	r3, 8003778 <_fstat_r+0x1c>
 8003776:	6023      	str	r3, [r4, #0]
 8003778:	bd38      	pop	{r3, r4, r5, pc}
 800377a:	bf00      	nop
 800377c:	20000210 	.word	0x20000210

08003780 <_isatty_r>:
 8003780:	b538      	push	{r3, r4, r5, lr}
 8003782:	4d06      	ldr	r5, [pc, #24]	@ (800379c <_isatty_r+0x1c>)
 8003784:	2300      	movs	r3, #0
 8003786:	4604      	mov	r4, r0
 8003788:	4608      	mov	r0, r1
 800378a:	602b      	str	r3, [r5, #0]
 800378c:	f7fd f9d2 	bl	8000b34 <_isatty>
 8003790:	1c43      	adds	r3, r0, #1
 8003792:	d102      	bne.n	800379a <_isatty_r+0x1a>
 8003794:	682b      	ldr	r3, [r5, #0]
 8003796:	b103      	cbz	r3, 800379a <_isatty_r+0x1a>
 8003798:	6023      	str	r3, [r4, #0]
 800379a:	bd38      	pop	{r3, r4, r5, pc}
 800379c:	20000210 	.word	0x20000210

080037a0 <_init>:
 80037a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037a2:	bf00      	nop
 80037a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037a6:	bc08      	pop	{r3}
 80037a8:	469e      	mov	lr, r3
 80037aa:	4770      	bx	lr

080037ac <_fini>:
 80037ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037ae:	bf00      	nop
 80037b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80037b2:	bc08      	pop	{r3}
 80037b4:	469e      	mov	lr, r3
 80037b6:	4770      	bx	lr
