INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/HP/Desktop/Sem 7/Seminar/Updated DIW FPGA/Updated DIW FPGA.srcs/sources_1/new/Eight_Bit_DCT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_Bit_DCT
INFO: [VRFC 10-2458] undeclared symbol m_axis_result_tready, assumed default net type wire [C:/Users/HP/Desktop/Sem 7/Seminar/Updated DIW FPGA/Updated DIW FPGA.srcs/sources_1/new/Eight_Bit_DCT.sv:35]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/HP/Desktop/Sem 7/Seminar/Updated DIW FPGA/Updated DIW FPGA.srcs/sources_1/new/Eight_x_Eight_DCT.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_x_Eight_DCT
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/HP/Desktop/Sem 7/Seminar/Updated DIW FPGA/Updated DIW FPGA.srcs/sim_1/new/Eight_x_Eight_DCT_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Eight_x_Eight_DCT_tb
