LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY Tarea4 IS
 PORT( SW : IN STD_LOGIC_VECTOR(2 DOWNTO 0);
		 HEX0 : OUT STD_LOGIC_VECTOR(6 DOWNTO 0));
END Tarea4;

ARCHITECTURE Structure OF Tarea4 IS
BEGIN
	
END Structure; 