Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto b00e1b8b0c4a4a169364327d9be69cf7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot SD_tb_behav xil_defaultlib.SD_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'start' is not connected on this instance [D:/Dismas/ITB/SemesterVIII/TA2/intelight/intelight.srcs/sim_1/new/SD_tb.v:24]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debit_decoder
Compiling module xil_defaultlib.r_shift
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.multiply
Compiling module xil_defaultlib.mux2to1_32bit
Compiling module xil_defaultlib.SD
Compiling module xil_defaultlib.SD_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot SD_tb_behav
