INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/github/ltang_fpga/v3_fpga/flash_led/flash_led.srcs/sources_1/new/top_flash_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_flash_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/github/ltang_fpga/v3_fpga/flash_led/flash_led.srcs/sim_1/new/tb_top_flash_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_flash_led
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/work/github/ltang_fpga/v3_fpga/flash_led/flash_led.srcs/sim_1/new/tb_top_flash_led.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work/github/ltang_fpga/v3_fpga/flash_led/flash_led.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
