

================================================================
== Vivado HLS Report for 'div2'
================================================================
* Date:           Fri Aug 31 12:02:39 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vivado_hls_float_div
* Solution:       div2
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.50|     1.983|        0.31|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       -|       -|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      3|     199|     149|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      44|
|Register         |        -|      -|       8|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      3|     207|     193|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |div2_fmul_32ns_32bkb_U1  |div2_fmul_32ns_32bkb  |        0|      3|  199|  149|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      3|  199|  149|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  44|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+
    |Total      |  44|          9|    1|          9|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-----------+---+----+-----+-----------+
    |    Name   | FF| LUT| Bits| Const Bits|
    +-----------+---+----+-----+-----------+
    |ap_CS_fsm  |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+
    |Total      |  8|   0|    8|          0|
    +-----------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     div2     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     div2     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     div2     | return value |
|ap_done    | out |    1| ap_ctrl_hs |     div2     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     div2     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     div2     | return value |
|ap_return  | out |   32| ap_ctrl_hs |     div2     | return value |
|a          |  in |   32|   ap_none  |       a      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.98>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%a_read = call float @_ssdm_op_Read.ap_auto.float(float %a) nounwind"   --->   Operation 9 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [8/8] (1.98ns)   --->   "%tmp = fmul float %a_read, 5.000000e-01" [test.cpp:3]   --->   Operation 10 'fmul' 'tmp' <Predicate = true> <Delay = 1.98> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 7> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 11 [7/8] (1.98ns)   --->   "%tmp = fmul float %a_read, 5.000000e-01" [test.cpp:3]   --->   Operation 11 'fmul' 'tmp' <Predicate = true> <Delay = 1.98> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 7> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.98>
ST_3 : Operation 12 [6/8] (1.98ns)   --->   "%tmp = fmul float %a_read, 5.000000e-01" [test.cpp:3]   --->   Operation 12 'fmul' 'tmp' <Predicate = true> <Delay = 1.98> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 7> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.98>
ST_4 : Operation 13 [5/8] (1.98ns)   --->   "%tmp = fmul float %a_read, 5.000000e-01" [test.cpp:3]   --->   Operation 13 'fmul' 'tmp' <Predicate = true> <Delay = 1.98> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 7> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.98>
ST_5 : Operation 14 [4/8] (1.98ns)   --->   "%tmp = fmul float %a_read, 5.000000e-01" [test.cpp:3]   --->   Operation 14 'fmul' 'tmp' <Predicate = true> <Delay = 1.98> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 7> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.98>
ST_6 : Operation 15 [3/8] (1.98ns)   --->   "%tmp = fmul float %a_read, 5.000000e-01" [test.cpp:3]   --->   Operation 15 'fmul' 'tmp' <Predicate = true> <Delay = 1.98> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 7> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.98>
ST_7 : Operation 16 [2/8] (1.98ns)   --->   "%tmp = fmul float %a_read, 5.000000e-01" [test.cpp:3]   --->   Operation 16 'fmul' 'tmp' <Predicate = true> <Delay = 1.98> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 7> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.98>
ST_8 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %a) nounwind, !map !8"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !14"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @div2_str) nounwind"   --->   Operation 19 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 20 [1/8] (1.98ns)   --->   "%tmp = fmul float %a_read, 5.000000e-01" [test.cpp:3]   --->   Operation 20 'fmul' 'tmp' <Predicate = true> <Delay = 1.98> <Core = "FMul">   --->   Core 100 'FMul' <Latency = 7> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "ret float %tmp" [test.cpp:3]   --->   Operation 21 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read      (read         ) [ 001111111]
StgValue_17 (specbitsmap  ) [ 000000000]
StgValue_18 (specbitsmap  ) [ 000000000]
StgValue_19 (spectopmodule) [ 000000000]
tmp         (fmul         ) [ 000000000]
StgValue_21 (ret          ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="div2_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="a_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="grp_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="0" index="1" bw="32" slack="0"/>
<pin id="23" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="26" class="1005" name="a_read_reg_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="1"/>
<pin id="28" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="2" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="24"><net_src comp="14" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="25"><net_src comp="4" pin="0"/><net_sink comp="20" pin=1"/></net>

<net id="29"><net_src comp="14" pin="2"/><net_sink comp="26" pin=0"/></net>

<net id="30"><net_src comp="26" pin="1"/><net_sink comp="20" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: div2 : a | {1 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		StgValue_21 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   fmul   |     grp_fu_20     |    3    |   199   |   149   |
|----------|-------------------|---------|---------|---------|
|   read   | a_read_read_fu_14 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    3    |   199   |   149   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|a_read_reg_26|   32   |
+-------------+--------+
|    Total    |   32   |
+-------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_20 |  p0  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   64   ||  1.061  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   199  |   149  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   32   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    1   |   231  |   158  |
+-----------+--------+--------+--------+--------+
