# 16-bit signed Booth Multiplier
This particular implementation is a 16x16 bit Booth Multiplier with Wallace adder tree written in Verilog. It is released subject to the terms of the MIT License which can be found in this distribution of the Verilog code in a file called LICENSE.

# Booth Algorithm and Encoding




# Wallace Adder tree
