<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Mark6: src/extern/PF_RING-4.7.0/drivers/intel/ixgbe/ixgbe-3.1.15-FlowDirector-NoTNAPI/src/ixgbe_dcb_82598.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.4 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div id="top">
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Mark6</div>
   <div id="projectbrief">Mark6 VLBI data acquisition software.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_249616ead0532db7c581c28062f7a49e.html">src</a>      </li>
      <li class="navelem"><a class="el" href="dir_99a38eff05bc1388efa7bcbb456e2008.html">extern</a>      </li>
      <li class="navelem"><a class="el" href="dir_53c688ba8854e22dd560901b085b7a24.html">PF_RING-4.7.0</a>      </li>
      <li class="navelem"><a class="el" href="dir_08abce4056e40422ca54188a7ad15713.html">drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_0aa32237f90cad5b43b1dfe5d6b3443b.html">intel</a>      </li>
      <li class="navelem"><a class="el" href="dir_aa6459e1e92664bab04094557f6624be.html">ixgbe</a>      </li>
      <li class="navelem"><a class="el" href="dir_841ccacdd8dc0779375a2d0bee41ab9a.html">ixgbe-3.1.15-FlowDirector-NoTNAPI</a>      </li>
      <li class="navelem"><a class="el" href="dir_48709381b9d94a6f6b2ce25044cf89fa.html">src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">ixgbe_dcb_82598.c</div>  </div>
</div>
<div class="contents">
<div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*******************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  Intel 10 Gigabit PCI Express Linux driver</span>
<a name="l00004"></a>00004 <span class="comment">  Copyright(c) 1999 - 2010 Intel Corporation.</span>
<a name="l00005"></a>00005 <span class="comment"></span>
<a name="l00006"></a>00006 <span class="comment">  This program is free software; you can redistribute it and/or modify it</span>
<a name="l00007"></a>00007 <span class="comment">  under the terms and conditions of the GNU General Public License,</span>
<a name="l00008"></a>00008 <span class="comment">  version 2, as published by the Free Software Foundation.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<a name="l00011"></a>00011 <span class="comment">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<a name="l00012"></a>00012 <span class="comment">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<a name="l00013"></a>00013 <span class="comment">  more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">  You should have received a copy of the GNU General Public License along with</span>
<a name="l00016"></a>00016 <span class="comment">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<a name="l00017"></a>00017 <span class="comment">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>
<a name="l00018"></a>00018 <span class="comment"></span>
<a name="l00019"></a>00019 <span class="comment">  The full GNU General Public License is included in this distribution in</span>
<a name="l00020"></a>00020 <span class="comment">  the file called &quot;COPYING&quot;.</span>
<a name="l00021"></a>00021 <span class="comment"></span>
<a name="l00022"></a>00022 <span class="comment">  Contact Information:</span>
<a name="l00023"></a>00023 <span class="comment">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<a name="l00024"></a>00024 <span class="comment">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>
<a name="l00025"></a>00025 <span class="comment"></span>
<a name="l00026"></a>00026 <span class="comment">*******************************************************************************/</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 
<a name="l00029"></a>00029 <span class="preprocessor">#include &quot;ixgbe_type.h&quot;</span>
<a name="l00030"></a>00030 <span class="preprocessor">#include &quot;ixgbe_dcb.h&quot;</span>
<a name="l00031"></a>00031 <span class="preprocessor">#include &quot;ixgbe_dcb_82598.h&quot;</span>
<a name="l00032"></a>00032 
<a name="l00041"></a>00041 s32 ixgbe_dcb_get_tc_stats_82598(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00042"></a>00042                                  <span class="keyword">struct</span> <a class="code" href="structixgbe__hw__stats.html">ixgbe_hw_stats</a> *stats,
<a name="l00043"></a>00043                                  u8 tc_count)
<a name="l00044"></a>00044 {
<a name="l00045"></a>00045     <span class="keywordtype">int</span> tc;
<a name="l00046"></a>00046 
<a name="l00047"></a>00047     <span class="keywordflow">if</span> (tc_count &gt; MAX_TRAFFIC_CLASS)
<a name="l00048"></a>00048         <span class="keywordflow">return</span> DCB_ERR_PARAM;
<a name="l00049"></a>00049     <span class="comment">/* Statistics pertaining to each traffic class */</span>
<a name="l00050"></a>00050     <span class="keywordflow">for</span> (tc = 0; tc &lt; tc_count; tc++) {
<a name="l00051"></a>00051         <span class="comment">/* Transmitted Packets */</span>
<a name="l00052"></a>00052         stats-&gt;qptc[tc] += IXGBE_READ_REG(hw, IXGBE_QPTC(tc));
<a name="l00053"></a>00053         <span class="comment">/* Transmitted Bytes */</span>
<a name="l00054"></a>00054         stats-&gt;qbtc[tc] += IXGBE_READ_REG(hw, IXGBE_QBTC(tc));
<a name="l00055"></a>00055         <span class="comment">/* Received Packets */</span>
<a name="l00056"></a>00056         stats-&gt;qprc[tc] += IXGBE_READ_REG(hw, IXGBE_QPRC(tc));
<a name="l00057"></a>00057         <span class="comment">/* Received Bytes */</span>
<a name="l00058"></a>00058         stats-&gt;qbrc[tc] += IXGBE_READ_REG(hw, IXGBE_QBRC(tc));
<a name="l00059"></a>00059 
<a name="l00060"></a>00060 <span class="preprocessor">#if 0</span>
<a name="l00061"></a>00061 <span class="preprocessor"></span>        <span class="comment">/* Can we get rid of these??  Consequently, getting rid</span>
<a name="l00062"></a>00062 <span class="comment">         * of the tc_stats structure.</span>
<a name="l00063"></a>00063 <span class="comment">         */</span>
<a name="l00064"></a>00064         tc_stats_array[up]-&gt;in_overflow_discards = 0;
<a name="l00065"></a>00065         tc_stats_array[up]-&gt;out_overflow_discards = 0;
<a name="l00066"></a>00066 <span class="preprocessor">#endif</span>
<a name="l00067"></a>00067 <span class="preprocessor"></span>    }
<a name="l00068"></a>00068 
<a name="l00069"></a>00069     <span class="keywordflow">return</span> 0;
<a name="l00070"></a>00070 }
<a name="l00071"></a>00071 
<a name="l00080"></a>00080 s32 ixgbe_dcb_get_pfc_stats_82598(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00081"></a>00081                                   <span class="keyword">struct</span> <a class="code" href="structixgbe__hw__stats.html">ixgbe_hw_stats</a> *stats,
<a name="l00082"></a>00082                                   u8 tc_count)
<a name="l00083"></a>00083 {
<a name="l00084"></a>00084     <span class="keywordtype">int</span> tc;
<a name="l00085"></a>00085 
<a name="l00086"></a>00086     <span class="keywordflow">if</span> (tc_count &gt; MAX_TRAFFIC_CLASS)
<a name="l00087"></a>00087         <span class="keywordflow">return</span> DCB_ERR_PARAM;
<a name="l00088"></a>00088     <span class="keywordflow">for</span> (tc = 0; tc &lt; tc_count; tc++) {
<a name="l00089"></a>00089         <span class="comment">/* Priority XOFF Transmitted */</span>
<a name="l00090"></a>00090         stats-&gt;pxofftxc[tc] += IXGBE_READ_REG(hw, IXGBE_PXOFFTXC(tc));
<a name="l00091"></a>00091         <span class="comment">/* Priority XOFF Received */</span>
<a name="l00092"></a>00092         stats-&gt;pxoffrxc[tc] += IXGBE_READ_REG(hw, IXGBE_PXOFFRXC(tc));
<a name="l00093"></a>00093     }
<a name="l00094"></a>00094 
<a name="l00095"></a>00095     <span class="keywordflow">return</span> 0;
<a name="l00096"></a>00096 }
<a name="l00097"></a>00097 
<a name="l00105"></a>00105 s32 ixgbe_dcb_config_packet_buffers_82598(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00106"></a>00106                                           <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00107"></a>00107 {
<a name="l00108"></a>00108     s32 ret_val = 0;
<a name="l00109"></a>00109     u32 value = IXGBE_RXPBSIZE_64KB;
<a name="l00110"></a>00110     u8  i = 0;
<a name="l00111"></a>00111 
<a name="l00112"></a>00112     <span class="comment">/* Setup Rx packet buffer sizes */</span>
<a name="l00113"></a>00113     <span class="keywordflow">switch</span> (dcb_config-&gt;rx_pba_cfg) {
<a name="l00114"></a>00114     <span class="keywordflow">case</span> pba_80_48:
<a name="l00115"></a>00115         <span class="comment">/* Setup the first four at 80KB */</span>
<a name="l00116"></a>00116         value = IXGBE_RXPBSIZE_80KB;
<a name="l00117"></a>00117         <span class="keywordflow">for</span> (; i &lt; 4; i++)
<a name="l00118"></a>00118             IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), value);
<a name="l00119"></a>00119         <span class="comment">/* Setup the last four at 48KB...don&#39;t re-init i */</span>
<a name="l00120"></a>00120         value = IXGBE_RXPBSIZE_48KB;
<a name="l00121"></a>00121         <span class="comment">/* Fall Through */</span>
<a name="l00122"></a>00122     <span class="keywordflow">case</span> pba_equal:
<a name="l00123"></a>00123     <span class="keywordflow">default</span>:
<a name="l00124"></a>00124         <span class="keywordflow">for</span> (; i &lt; IXGBE_MAX_PACKET_BUFFERS; i++)
<a name="l00125"></a>00125             IXGBE_WRITE_REG(hw, IXGBE_RXPBSIZE(i), value);
<a name="l00126"></a>00126 
<a name="l00127"></a>00127         <span class="comment">/* Setup Tx packet buffer sizes */</span>
<a name="l00128"></a>00128         <span class="keywordflow">for</span> (i = 0; i &lt; IXGBE_MAX_PACKET_BUFFERS; i++) {
<a name="l00129"></a>00129             IXGBE_WRITE_REG(hw, IXGBE_TXPBSIZE(i),
<a name="l00130"></a>00130                             IXGBE_TXPBSIZE_40KB);
<a name="l00131"></a>00131         }
<a name="l00132"></a>00132         <span class="keywordflow">break</span>;
<a name="l00133"></a>00133     }
<a name="l00134"></a>00134 
<a name="l00135"></a>00135     <span class="keywordflow">return</span> ret_val;
<a name="l00136"></a>00136 }
<a name="l00137"></a>00137 
<a name="l00145"></a>00145 s32 ixgbe_dcb_config_rx_arbiter_82598(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00146"></a>00146                                       <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00147"></a>00147 {
<a name="l00148"></a>00148     <span class="keyword">struct </span><a class="code" href="structtc__bw__alloc.html">tc_bw_alloc</a>    *p;
<a name="l00149"></a>00149     u32    reg           = 0;
<a name="l00150"></a>00150     u32    credit_refill = 0;
<a name="l00151"></a>00151     u32    credit_max    = 0;
<a name="l00152"></a>00152     u8     i             = 0;
<a name="l00153"></a>00153 
<a name="l00154"></a>00154     reg = IXGBE_READ_REG(hw, IXGBE_RUPPBMR) | IXGBE_RUPPBMR_MQA;
<a name="l00155"></a>00155     IXGBE_WRITE_REG(hw, IXGBE_RUPPBMR, reg);
<a name="l00156"></a>00156 
<a name="l00157"></a>00157     reg = IXGBE_READ_REG(hw, IXGBE_RMCS);
<a name="l00158"></a>00158     <span class="comment">/* Enable Arbiter */</span>
<a name="l00159"></a>00159     reg &amp;= ~IXGBE_RMCS_ARBDIS;
<a name="l00160"></a>00160     <span class="comment">/* Enable Receive Recycle within the BWG */</span>
<a name="l00161"></a>00161     reg |= IXGBE_RMCS_RRM;
<a name="l00162"></a>00162     <span class="comment">/* Enable Deficit Fixed Priority arbitration*/</span>
<a name="l00163"></a>00163     reg |= IXGBE_RMCS_DFP;
<a name="l00164"></a>00164 
<a name="l00165"></a>00165     IXGBE_WRITE_REG(hw, IXGBE_RMCS, reg);
<a name="l00166"></a>00166 
<a name="l00167"></a>00167     <span class="comment">/* Configure traffic class credits and priority */</span>
<a name="l00168"></a>00168     <span class="keywordflow">for</span> (i = 0; i &lt; MAX_TRAFFIC_CLASS; i++) {
<a name="l00169"></a>00169         p = &amp;dcb_config-&gt;tc_config[i].path[DCB_RX_CONFIG];
<a name="l00170"></a>00170         credit_refill = p-&gt;data_credits_refill;
<a name="l00171"></a>00171         credit_max    = p-&gt;data_credits_max;
<a name="l00172"></a>00172 
<a name="l00173"></a>00173         reg = credit_refill | (credit_max &lt;&lt; IXGBE_RT2CR_MCL_SHIFT);
<a name="l00174"></a>00174 
<a name="l00175"></a>00175         <span class="keywordflow">if</span> (p-&gt;prio_type == prio_link)
<a name="l00176"></a>00176             reg |= IXGBE_RT2CR_LSP;
<a name="l00177"></a>00177 
<a name="l00178"></a>00178         IXGBE_WRITE_REG(hw, IXGBE_RT2CR(i), reg);
<a name="l00179"></a>00179     }
<a name="l00180"></a>00180 
<a name="l00181"></a>00181     reg = IXGBE_READ_REG(hw, IXGBE_RDRXCTL);
<a name="l00182"></a>00182     reg |= IXGBE_RDRXCTL_RDMTS_1_2;
<a name="l00183"></a>00183     reg |= IXGBE_RDRXCTL_MPBEN;
<a name="l00184"></a>00184     reg |= IXGBE_RDRXCTL_MCEN;
<a name="l00185"></a>00185     IXGBE_WRITE_REG(hw, IXGBE_RDRXCTL, reg);
<a name="l00186"></a>00186 
<a name="l00187"></a>00187     reg = IXGBE_READ_REG(hw, IXGBE_RXCTRL);
<a name="l00188"></a>00188     <span class="comment">/* Make sure there is enough descriptors before arbitration */</span>
<a name="l00189"></a>00189     reg &amp;= ~IXGBE_RXCTRL_DMBYPS;
<a name="l00190"></a>00190     IXGBE_WRITE_REG(hw, IXGBE_RXCTRL, reg);
<a name="l00191"></a>00191 
<a name="l00192"></a>00192     <span class="keywordflow">return</span> 0;
<a name="l00193"></a>00193 }
<a name="l00194"></a>00194 
<a name="l00202"></a>00202 s32 ixgbe_dcb_config_tx_desc_arbiter_82598(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00203"></a>00203                                            <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00204"></a>00204 {
<a name="l00205"></a>00205     <span class="keyword">struct </span><a class="code" href="structtc__bw__alloc.html">tc_bw_alloc</a> *p;
<a name="l00206"></a>00206     u32    reg, max_credits;
<a name="l00207"></a>00207     u8     i;
<a name="l00208"></a>00208 
<a name="l00209"></a>00209     reg = IXGBE_READ_REG(hw, IXGBE_DPMCS);
<a name="l00210"></a>00210 
<a name="l00211"></a>00211     <span class="comment">/* Enable arbiter */</span>
<a name="l00212"></a>00212     reg &amp;= ~IXGBE_DPMCS_ARBDIS;
<a name="l00213"></a>00213     <span class="keywordflow">if</span> (!(dcb_config-&gt;round_robin_enable)) {
<a name="l00214"></a>00214         <span class="comment">/* Enable DFP and Recycle mode */</span>
<a name="l00215"></a>00215         reg |= (IXGBE_DPMCS_TDPAC | IXGBE_DPMCS_TRM);
<a name="l00216"></a>00216     }
<a name="l00217"></a>00217     reg |= IXGBE_DPMCS_TSOEF;
<a name="l00218"></a>00218     <span class="comment">/* Configure Max TSO packet size 34KB including payload and headers */</span>
<a name="l00219"></a>00219     reg |= (0x4 &lt;&lt; IXGBE_DPMCS_MTSOS_SHIFT);
<a name="l00220"></a>00220 
<a name="l00221"></a>00221     IXGBE_WRITE_REG(hw, IXGBE_DPMCS, reg);
<a name="l00222"></a>00222 
<a name="l00223"></a>00223     <span class="comment">/* Configure traffic class credits and priority */</span>
<a name="l00224"></a>00224     <span class="keywordflow">for</span> (i = 0; i &lt; MAX_TRAFFIC_CLASS; i++) {
<a name="l00225"></a>00225         p = &amp;dcb_config-&gt;tc_config[i].path[DCB_TX_CONFIG];
<a name="l00226"></a>00226         max_credits = dcb_config-&gt;tc_config[i].desc_credits_max;
<a name="l00227"></a>00227         reg = max_credits &lt;&lt; IXGBE_TDTQ2TCCR_MCL_SHIFT;
<a name="l00228"></a>00228         reg |= p-&gt;data_credits_refill;
<a name="l00229"></a>00229         reg |= (u32)(p-&gt;bwg_id) &lt;&lt; IXGBE_TDTQ2TCCR_BWG_SHIFT;
<a name="l00230"></a>00230 
<a name="l00231"></a>00231         <span class="keywordflow">if</span> (p-&gt;prio_type == prio_group)
<a name="l00232"></a>00232             reg |= IXGBE_TDTQ2TCCR_GSP;
<a name="l00233"></a>00233 
<a name="l00234"></a>00234         <span class="keywordflow">if</span> (p-&gt;prio_type == prio_link)
<a name="l00235"></a>00235             reg |= IXGBE_TDTQ2TCCR_LSP;
<a name="l00236"></a>00236 
<a name="l00237"></a>00237         IXGBE_WRITE_REG(hw, IXGBE_TDTQ2TCCR(i), reg);
<a name="l00238"></a>00238     }
<a name="l00239"></a>00239 
<a name="l00240"></a>00240     <span class="keywordflow">return</span> 0;
<a name="l00241"></a>00241 }
<a name="l00242"></a>00242 
<a name="l00250"></a>00250 s32 ixgbe_dcb_config_tx_data_arbiter_82598(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00251"></a>00251                                            <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00252"></a>00252 {
<a name="l00253"></a>00253     <span class="keyword">struct </span><a class="code" href="structtc__bw__alloc.html">tc_bw_alloc</a> *p;
<a name="l00254"></a>00254     u32 reg;
<a name="l00255"></a>00255     u8 i;
<a name="l00256"></a>00256 
<a name="l00257"></a>00257     reg = IXGBE_READ_REG(hw, IXGBE_PDPMCS);
<a name="l00258"></a>00258     <span class="comment">/* Enable Data Plane Arbiter */</span>
<a name="l00259"></a>00259     reg &amp;= ~IXGBE_PDPMCS_ARBDIS;
<a name="l00260"></a>00260     <span class="comment">/* Enable DFP and Transmit Recycle Mode */</span>
<a name="l00261"></a>00261     reg |= (IXGBE_PDPMCS_TPPAC | IXGBE_PDPMCS_TRM);
<a name="l00262"></a>00262 
<a name="l00263"></a>00263     IXGBE_WRITE_REG(hw, IXGBE_PDPMCS, reg);
<a name="l00264"></a>00264 
<a name="l00265"></a>00265     <span class="comment">/* Configure traffic class credits and priority */</span>
<a name="l00266"></a>00266     <span class="keywordflow">for</span> (i = 0; i &lt; MAX_TRAFFIC_CLASS; i++) {
<a name="l00267"></a>00267         p = &amp;dcb_config-&gt;tc_config[i].path[DCB_TX_CONFIG];
<a name="l00268"></a>00268         reg = p-&gt;data_credits_refill;
<a name="l00269"></a>00269         reg |= (u32)(p-&gt;data_credits_max) &lt;&lt; IXGBE_TDPT2TCCR_MCL_SHIFT;
<a name="l00270"></a>00270         reg |= (u32)(p-&gt;bwg_id) &lt;&lt; IXGBE_TDPT2TCCR_BWG_SHIFT;
<a name="l00271"></a>00271 
<a name="l00272"></a>00272         <span class="keywordflow">if</span> (p-&gt;prio_type == prio_group)
<a name="l00273"></a>00273             reg |= IXGBE_TDPT2TCCR_GSP;
<a name="l00274"></a>00274 
<a name="l00275"></a>00275         <span class="keywordflow">if</span> (p-&gt;prio_type == prio_link)
<a name="l00276"></a>00276             reg |= IXGBE_TDPT2TCCR_LSP;
<a name="l00277"></a>00277 
<a name="l00278"></a>00278         IXGBE_WRITE_REG(hw, IXGBE_TDPT2TCCR(i), reg);
<a name="l00279"></a>00279     }
<a name="l00280"></a>00280 
<a name="l00281"></a>00281     <span class="comment">/* Enable Tx packet buffer division */</span>
<a name="l00282"></a>00282     reg = IXGBE_READ_REG(hw, IXGBE_DTXCTL);
<a name="l00283"></a>00283     reg |= IXGBE_DTXCTL_ENDBUBD;
<a name="l00284"></a>00284     IXGBE_WRITE_REG(hw, IXGBE_DTXCTL, reg);
<a name="l00285"></a>00285 
<a name="l00286"></a>00286     <span class="keywordflow">return</span> 0;
<a name="l00287"></a>00287 }
<a name="l00288"></a>00288 
<a name="l00296"></a>00296 s32 ixgbe_dcb_config_pfc_82598(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00297"></a>00297                                <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00298"></a>00298 {
<a name="l00299"></a>00299     u32 reg, rx_pba_size;
<a name="l00300"></a>00300     u8  i;
<a name="l00301"></a>00301 
<a name="l00302"></a>00302     <span class="keywordflow">if</span> (!dcb_config-&gt;pfc_mode_enable)
<a name="l00303"></a>00303         <span class="keywordflow">goto</span> out;
<a name="l00304"></a>00304 
<a name="l00305"></a>00305     <span class="comment">/* Enable Transmit Priority Flow Control */</span>
<a name="l00306"></a>00306     reg = IXGBE_READ_REG(hw, IXGBE_RMCS);
<a name="l00307"></a>00307     reg &amp;= ~IXGBE_RMCS_TFCE_802_3X;
<a name="l00308"></a>00308     <span class="comment">/* correct the reporting of our flow control status */</span>
<a name="l00309"></a>00309     reg |= IXGBE_RMCS_TFCE_PRIORITY;
<a name="l00310"></a>00310     IXGBE_WRITE_REG(hw, IXGBE_RMCS, reg);
<a name="l00311"></a>00311 
<a name="l00312"></a>00312     <span class="comment">/* Enable Receive Priority Flow Control */</span>
<a name="l00313"></a>00313     reg = IXGBE_READ_REG(hw, IXGBE_FCTRL);
<a name="l00314"></a>00314     reg &amp;= ~IXGBE_FCTRL_RFCE;
<a name="l00315"></a>00315     reg |= IXGBE_FCTRL_RPFCE;
<a name="l00316"></a>00316     IXGBE_WRITE_REG(hw, IXGBE_FCTRL, reg);
<a name="l00317"></a>00317 
<a name="l00318"></a>00318     <span class="comment">/*</span>
<a name="l00319"></a>00319 <span class="comment">     * Configure flow control thresholds and enable priority flow control</span>
<a name="l00320"></a>00320 <span class="comment">     * for each traffic class.</span>
<a name="l00321"></a>00321 <span class="comment">     */</span>
<a name="l00322"></a>00322     <span class="keywordflow">for</span> (i = 0; i &lt; MAX_TRAFFIC_CLASS; i++) {
<a name="l00323"></a>00323         rx_pba_size = IXGBE_READ_REG(hw, IXGBE_RXPBSIZE(i));
<a name="l00324"></a>00324         rx_pba_size &gt;&gt;= IXGBE_RXPBSIZE_SHIFT;
<a name="l00325"></a>00325         reg = (rx_pba_size - hw-&gt;fc.low_water) &lt;&lt; 10;
<a name="l00326"></a>00326 
<a name="l00327"></a>00327         <span class="keywordflow">if</span> (dcb_config-&gt;tc_config[i].dcb_pfc == pfc_enabled_tx ||
<a name="l00328"></a>00328             dcb_config-&gt;tc_config[i].dcb_pfc == pfc_enabled_full)
<a name="l00329"></a>00329             reg |= IXGBE_FCRTL_XONE;
<a name="l00330"></a>00330 
<a name="l00331"></a>00331         IXGBE_WRITE_REG(hw, IXGBE_FCRTL(i), reg);
<a name="l00332"></a>00332 
<a name="l00333"></a>00333         reg = (rx_pba_size - hw-&gt;fc.high_water) &lt;&lt; 10;
<a name="l00334"></a>00334         <span class="keywordflow">if</span> (dcb_config-&gt;tc_config[i].dcb_pfc == pfc_enabled_tx ||
<a name="l00335"></a>00335             dcb_config-&gt;tc_config[i].dcb_pfc == pfc_enabled_full)
<a name="l00336"></a>00336             reg |= IXGBE_FCRTH_FCEN;
<a name="l00337"></a>00337 
<a name="l00338"></a>00338         IXGBE_WRITE_REG(hw, IXGBE_FCRTH(i), reg);
<a name="l00339"></a>00339     }
<a name="l00340"></a>00340 
<a name="l00341"></a>00341     <span class="comment">/* Configure pause time */</span>
<a name="l00342"></a>00342     <span class="keywordflow">for</span> (i = 0; i &lt; (MAX_TRAFFIC_CLASS &gt;&gt; 1); i++)
<a name="l00343"></a>00343         IXGBE_WRITE_REG(hw, IXGBE_FCTTV(i), 0x68006800);
<a name="l00344"></a>00344 
<a name="l00345"></a>00345     <span class="comment">/* Configure flow control refresh threshold value */</span>
<a name="l00346"></a>00346     IXGBE_WRITE_REG(hw, IXGBE_FCRTV, 0x3400);
<a name="l00347"></a>00347 
<a name="l00348"></a>00348 out:
<a name="l00349"></a>00349     <span class="keywordflow">return</span> 0;
<a name="l00350"></a>00350 }
<a name="l00351"></a>00351 
<a name="l00359"></a>00359 s32 ixgbe_dcb_config_tc_stats_82598(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw)
<a name="l00360"></a>00360 {
<a name="l00361"></a>00361     u32 reg = 0;
<a name="l00362"></a>00362     u8  i   = 0;
<a name="l00363"></a>00363     u8  j   = 0;
<a name="l00364"></a>00364 
<a name="l00365"></a>00365     <span class="comment">/* Receive Queues stats setting -  8 queues per statistics reg */</span>
<a name="l00366"></a>00366     <span class="keywordflow">for</span> (i = 0, j = 0; i &lt; 15 &amp;&amp; j &lt; 8; i = i + 2, j++) {
<a name="l00367"></a>00367         reg = IXGBE_READ_REG(hw, IXGBE_RQSMR(i));
<a name="l00368"></a>00368         reg |= ((0x1010101) * j);
<a name="l00369"></a>00369         IXGBE_WRITE_REG(hw, IXGBE_RQSMR(i), reg);
<a name="l00370"></a>00370         reg = IXGBE_READ_REG(hw, IXGBE_RQSMR(i + 1));
<a name="l00371"></a>00371         reg |= ((0x1010101) * j);
<a name="l00372"></a>00372         IXGBE_WRITE_REG(hw, IXGBE_RQSMR(i + 1), reg);
<a name="l00373"></a>00373     }
<a name="l00374"></a>00374     <span class="comment">/* Transmit Queues stats setting -  4 queues per statistics reg*/</span>
<a name="l00375"></a>00375     <span class="keywordflow">for</span> (i = 0; i &lt; 8; i++) {
<a name="l00376"></a>00376         reg = IXGBE_READ_REG(hw, IXGBE_TQSMR(i));
<a name="l00377"></a>00377         reg |= ((0x1010101) * i);
<a name="l00378"></a>00378         IXGBE_WRITE_REG(hw, IXGBE_TQSMR(i), reg);
<a name="l00379"></a>00379     }
<a name="l00380"></a>00380 
<a name="l00381"></a>00381     <span class="keywordflow">return</span> 0;
<a name="l00382"></a>00382 }
<a name="l00383"></a>00383 
<a name="l00391"></a>00391 s32 ixgbe_dcb_hw_config_82598(<span class="keyword">struct</span> <a class="code" href="structixgbe__hw.html">ixgbe_hw</a> *hw,
<a name="l00392"></a>00392                               <span class="keyword">struct</span> <a class="code" href="structixgbe__dcb__config.html">ixgbe_dcb_config</a> *dcb_config)
<a name="l00393"></a>00393 {
<a name="l00394"></a>00394 
<a name="l00395"></a>00395     ixgbe_dcb_config_packet_buffers_82598(hw, dcb_config);
<a name="l00396"></a>00396     ixgbe_dcb_config_rx_arbiter_82598(hw, dcb_config);
<a name="l00397"></a>00397     ixgbe_dcb_config_tx_desc_arbiter_82598(hw, dcb_config);
<a name="l00398"></a>00398     ixgbe_dcb_config_tx_data_arbiter_82598(hw, dcb_config);
<a name="l00399"></a>00399     ixgbe_dcb_config_pfc_82598(hw, dcb_config);
<a name="l00400"></a>00400     ixgbe_dcb_config_tc_stats_82598(hw);
<a name="l00401"></a>00401 
<a name="l00402"></a>00402 
<a name="l00403"></a>00403     <span class="keywordflow">return</span> 0;
<a name="l00404"></a>00404 }
</pre></div></div>
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Wed Sep 28 2011 14:20:27 for Mark6 by&#160;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.4 </small></address>
</body>
</html>
