
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.163441                       # Number of seconds simulated
sim_ticks                                163441907000                       # Number of ticks simulated
final_tick                               163441907000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 366332                       # Simulator instruction rate (inst/s)
host_op_rate                                   366332                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              165105277                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648632                       # Number of bytes of host memory used
host_seconds                                   989.92                       # Real time elapsed on the host
sim_insts                                   362642261                       # Number of instructions simulated
sim_ops                                     362642290                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 163441907000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           43200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           17216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              60416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43200                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              269                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 944                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             264314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             105334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                369648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        264314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           264314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            264314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            105334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               369648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         945                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        234                       # Number of write requests accepted
system.mem_ctrls.readBursts                       945                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      234                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  58752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   13568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   60480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                14976                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     27                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     3                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                46                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                47                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                55                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                48                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               53                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               83                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  163441896500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   945                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  234                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          235                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    296.034042                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.359306                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.452644                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           75     31.91%     31.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           62     26.38%     58.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31     13.19%     71.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      9.36%     80.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           10      4.25%     85.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      4.25%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      2.12%     91.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            4      1.70%     93.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           16      6.80%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          235                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           13                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      70.076923                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.057374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.945190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             6     46.15%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4     30.76%     76.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             1      7.69%     84.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      7.69%     92.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-495            1      7.69%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            13                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           13                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.307692                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.292570                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.751067                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               11     84.61%     84.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2     15.38%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            13                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     17553000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                34765500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4590000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19120.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37870.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.99                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      708                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     176                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                76.19                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  138627562.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.93                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1178100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   603405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4319700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 746460                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         10448880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             10200720                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               668640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        34929600                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        14290560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      39195164460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            39272550525                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.284460                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         163417808500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1177000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       4420000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 163303980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     37214750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      18501500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN     76613750                       # Time in different power states
system.mem_ctrls_1.actEnergy                   578340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   288420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2234820                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 360180                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         5531760.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy              7855170                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               495360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        16460460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy         7627200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      39209287980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            39250719690                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.150891                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         163423373500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1030000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2340000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 163367430500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     19861250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      15139250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     36106000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 163441907000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                80624172                       # Number of BP lookups
system.cpu.branchPred.condPredicted          73549764                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           9336108                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             52930639                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                47624321                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.974959                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         5060653                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            4535401                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           525252                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted       103603                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    163441907000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        326883815                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           53777979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      408264662                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    80624172                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           52159722                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     263716474                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                18672680                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  50821887                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                883783                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          326830809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.249162                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.045724                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 68447207     20.94%     20.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                173886131     53.20%     74.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 33412554     10.22%     84.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 36786191     11.25%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 14298726      4.37%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            326830809                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.246644                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.248959                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 67194761                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2731096                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 250596251                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1006089                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                5302612                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             46067665                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred               4203125                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              395890946                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               6348669                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                5302612                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 75493084                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1786240                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6211                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 243190193                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1052469                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              388948841                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     1                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     16                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 925598                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    611                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           297596413                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             491232958                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        491232904                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                54                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             280380870                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 17215543                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              41184                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           2123                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2343825                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             59927988                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16088846                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            623786                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              209                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  377814852                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1573                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 372928318                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2978                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15174134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7793781                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1453                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     326830809                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.141043                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.009373                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            89396868     27.35%     27.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           148318632     45.38%     72.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            53655588     16.41%     89.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            24540374      7.50%     96.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10919347      3.34%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       326830809                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                      19    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                63      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             290024685     77.76%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              9396227      2.51%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   129      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   6      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  19      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   6      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             57467926     15.40%     95.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16039226      4.30%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead              14      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             15      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::total              372928318                       # Type of FU issued
system.cpu.iq.rate                           1.140858                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                          19                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1072690318                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         392990688                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    368261875                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                 124                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 80                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           58                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              372928212                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      62                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           181784                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      4113241                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          211                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       419008                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           108                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                5302612                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1785808                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   412                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           377816425                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           4353786                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              59927988                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             16088846                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1532                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   388                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            211                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        4820107                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       755780                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              5575887                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             368864154                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              56692289                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           4064164                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     72664035                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 71068450                       # Number of branches executed
system.cpu.iew.exec_stores                   15971746                       # Number of stores executed
system.cpu.iew.exec_rate                     1.128425                       # Inst execution rate
system.cpu.iew.wb_sent                      368635083                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     368261933                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 150735754                       # num instructions producing a value
system.cpu.iew.wb_consumers                 175103235                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.126583                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.860839                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        15174136                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             120                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           5302380                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    319743059                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.134167                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.287939                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    129949962     40.64%     40.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    104820090     32.78%     73.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     25891871      8.09%     81.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     30286086      9.47%     90.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     28795050      9.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%     99.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    319743059                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            362642261                       # Number of instructions committed
system.cpu.commit.committedOps              362642290                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       71484585                       # Number of memory references committed
system.cpu.commit.loads                      55814747                       # Number of loads committed
system.cpu.commit.membars                          29                       # Number of memory barriers committed
system.cpu.commit.branches                   68882661                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         54                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 360652732                       # Number of committed integer instructions.
system.cpu.commit.function_calls              6369635                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass           35      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        281761319     77.69%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         9396219      2.59%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              103      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             16      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              5      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             2      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.28% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        55814737     15.39%     95.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       15669823      4.32%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           10      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           15      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::total         362642290                       # Class of committed instruction
system.cpu.commit.bw_lim_events              28795050                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    668764084                       # The number of ROB reads
system.cpu.rob.rob_writes                   762720622                       # The number of ROB writes
system.cpu.timesIdled                             486                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           53006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   362642261                       # Number of Instructions Simulated
system.cpu.committedOps                     362642290                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.901394                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.901394                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.109391                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.109391                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                465492797                       # number of integer regfile reads
system.cpu.int_regfile_writes               283626635                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        45                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       35                       # number of floating regfile writes
system.cpu.misc_regfile_reads                      49                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     29                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 163441907000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           221.987543                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            71900062                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               268                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          268283.813432                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            229000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   221.987543                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.216784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.216784                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.259765                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         143802242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        143802242                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 163441907000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     56230817                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        56230817                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     15668920                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15668920                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           29                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           29                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           28                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      71899737                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         71899737                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     71899737                       # number of overall hits
system.cpu.dcache.overall_hits::total        71899737                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          300                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           300                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          890                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          890                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         1190                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1190                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         1190                       # number of overall misses
system.cpu.dcache.overall_misses::total          1190                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     18192000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     18192000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     44157468                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     44157468                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       244500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     62349468                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     62349468                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     62349468                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     62349468                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     56231117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     56231117                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     15669810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15669810                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           32                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           28                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     71900927                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     71900927                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     71900927                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     71900927                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000056                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.093750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.093750                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data        60640                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        60640                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49615.132584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49615.132584                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        81500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        81500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52394.510924                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52394.510924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52394.510924                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52394.510924                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1231                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                43                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.627906                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          177                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          177                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          746                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          746                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          923                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          923                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          923                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          123                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          123                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          144                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          267                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          267                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      8546000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8546000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      9097000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      9097000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       147000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     17643000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17643000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     17643000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17643000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062500                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69479.674796                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69479.674796                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63173.611111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63173.611111                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        73500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66078.651685                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66078.651685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66078.651685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66078.651685                       # average overall mshr miss latency
system.cpu.dcache.replacements                      2                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 163441907000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           335.975246                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            50821723                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               675                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          75291.441481                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   335.975246                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.656201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.656201                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          212                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         101644449                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        101644449                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 163441907000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     50821048                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        50821048                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      50821048                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         50821048                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     50821048                       # number of overall hits
system.cpu.icache.overall_hits::total        50821048                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          839                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           839                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          839                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            839                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          839                       # number of overall misses
system.cpu.icache.overall_misses::total           839                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     55830500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55830500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     55830500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55830500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     55830500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55830500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     50821887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     50821887                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     50821887                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     50821887                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     50821887                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     50821887                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66544.100119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66544.100119                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66544.100119                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66544.100119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66544.100119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66544.100119                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          231                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    57.750000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          234                       # number of writebacks
system.cpu.icache.writebacks::total               234                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          162                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          162                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          162                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          162                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          162                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     46627500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     46627500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     46627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     46627500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     46627500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     46627500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68873.707533                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68873.707533                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68873.707533                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68873.707533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68873.707533                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68873.707533                       # average overall mshr miss latency
system.cpu.icache.replacements                    234                       # number of replacements
system.membus.snoop_filter.tot_requests          1181                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 163441907000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                799                       # Transaction distribution
system.membus.trans_dist::WritebackClean          234                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               144                       # Transaction distribution
system.membus.trans_dist::ReadExResp              144                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            676                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           125                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1585                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          539                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2124                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        58176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        17152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   75328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               945                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     945    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 945                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2312000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3582999                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1427750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
