
BLDC-Driver-f446.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009a74  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013bb8  08009c48  08009c48  00019c48  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801d800  0801d800  00030204  2**0
                  CONTENTS
  4 .ARM          00000008  0801d800  0801d800  0002d800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801d808  0801d808  00030204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801d808  0801d808  0002d808  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801d80c  0801d80c  0002d80c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000204  20000000  0801d810  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000438  20000204  0801da14  00030204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000063c  0801da14  0003063c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001398f  00000000  00000000  00030234  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002cae  00000000  00000000  00043bc3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001178  00000000  00000000  00046878  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ff0  00000000  00000000  000479f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   00008f28  00000000  00000000  000489e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000057ab  00000000  00000000  00051908  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  000570b3  2**0
                  CONTENTS, READONLY
 19 .debug_frame  000053bc  00000000  00000000  00057130  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000204 	.word	0x20000204
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009c2c 	.word	0x08009c2c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000208 	.word	0x20000208
 800020c:	08009c2c 	.word	0x08009c2c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000f8c:	4b0e      	ldr	r3, [pc, #56]	; (8000fc8 <HAL_Init+0x40>)
 8000f8e:	681b      	ldr	r3, [r3, #0]
 8000f90:	4a0d      	ldr	r2, [pc, #52]	; (8000fc8 <HAL_Init+0x40>)
 8000f92:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000f96:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f98:	4b0b      	ldr	r3, [pc, #44]	; (8000fc8 <HAL_Init+0x40>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a0a      	ldr	r2, [pc, #40]	; (8000fc8 <HAL_Init+0x40>)
 8000f9e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000fa2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fa4:	4b08      	ldr	r3, [pc, #32]	; (8000fc8 <HAL_Init+0x40>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4a07      	ldr	r2, [pc, #28]	; (8000fc8 <HAL_Init+0x40>)
 8000faa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fae:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fb0:	2003      	movs	r0, #3
 8000fb2:	f000 fe4d 	bl	8001c50 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f000 f808 	bl	8000fcc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fbc:	f006 f9ee 	bl	800739c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fc0:	2300      	movs	r3, #0
}
 8000fc2:	4618      	mov	r0, r3
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40023c00 	.word	0x40023c00

08000fcc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b082      	sub	sp, #8
 8000fd0:	af00      	add	r7, sp, #0
 8000fd2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fd4:	4b12      	ldr	r3, [pc, #72]	; (8001020 <HAL_InitTick+0x54>)
 8000fd6:	681a      	ldr	r2, [r3, #0]
 8000fd8:	4b12      	ldr	r3, [pc, #72]	; (8001024 <HAL_InitTick+0x58>)
 8000fda:	781b      	ldrb	r3, [r3, #0]
 8000fdc:	4619      	mov	r1, r3
 8000fde:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000fe2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fe6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fea:	4618      	mov	r0, r3
 8000fec:	f000 fe65 	bl	8001cba <HAL_SYSTICK_Config>
 8000ff0:	4603      	mov	r3, r0
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d001      	beq.n	8000ffa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ff6:	2301      	movs	r3, #1
 8000ff8:	e00e      	b.n	8001018 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	2b0f      	cmp	r3, #15
 8000ffe:	d80a      	bhi.n	8001016 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001000:	2200      	movs	r2, #0
 8001002:	6879      	ldr	r1, [r7, #4]
 8001004:	f04f 30ff 	mov.w	r0, #4294967295
 8001008:	f000 fe2d 	bl	8001c66 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800100c:	4a06      	ldr	r2, [pc, #24]	; (8001028 <HAL_InitTick+0x5c>)
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001012:	2300      	movs	r3, #0
 8001014:	e000      	b.n	8001018 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001016:	2301      	movs	r3, #1
}
 8001018:	4618      	mov	r0, r3
 800101a:	3708      	adds	r7, #8
 800101c:	46bd      	mov	sp, r7
 800101e:	bd80      	pop	{r7, pc}
 8001020:	2000002c 	.word	0x2000002c
 8001024:	20000004 	.word	0x20000004
 8001028:	20000000 	.word	0x20000000

0800102c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800102c:	b480      	push	{r7}
 800102e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001030:	4b06      	ldr	r3, [pc, #24]	; (800104c <HAL_IncTick+0x20>)
 8001032:	781b      	ldrb	r3, [r3, #0]
 8001034:	461a      	mov	r2, r3
 8001036:	4b06      	ldr	r3, [pc, #24]	; (8001050 <HAL_IncTick+0x24>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4413      	add	r3, r2
 800103c:	4a04      	ldr	r2, [pc, #16]	; (8001050 <HAL_IncTick+0x24>)
 800103e:	6013      	str	r3, [r2, #0]
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop
 800104c:	20000004 	.word	0x20000004
 8001050:	2000033c 	.word	0x2000033c

08001054 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001054:	b480      	push	{r7}
 8001056:	af00      	add	r7, sp, #0
  return uwTick;
 8001058:	4b03      	ldr	r3, [pc, #12]	; (8001068 <HAL_GetTick+0x14>)
 800105a:	681b      	ldr	r3, [r3, #0]
}
 800105c:	4618      	mov	r0, r3
 800105e:	46bd      	mov	sp, r7
 8001060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001064:	4770      	bx	lr
 8001066:	bf00      	nop
 8001068:	2000033c 	.word	0x2000033c

0800106c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001074:	f7ff ffee 	bl	8001054 <HAL_GetTick>
 8001078:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001084:	d005      	beq.n	8001092 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001086:	4b09      	ldr	r3, [pc, #36]	; (80010ac <HAL_Delay+0x40>)
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	461a      	mov	r2, r3
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	4413      	add	r3, r2
 8001090:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001092:	bf00      	nop
 8001094:	f7ff ffde 	bl	8001054 <HAL_GetTick>
 8001098:	4602      	mov	r2, r0
 800109a:	68bb      	ldr	r3, [r7, #8]
 800109c:	1ad3      	subs	r3, r2, r3
 800109e:	68fa      	ldr	r2, [r7, #12]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	d8f7      	bhi.n	8001094 <HAL_Delay+0x28>
  {
  }
}
 80010a4:	bf00      	nop
 80010a6:	3710      	adds	r7, #16
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	20000004 	.word	0x20000004

080010b0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b084      	sub	sp, #16
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80010b8:	2300      	movs	r3, #0
 80010ba:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d101      	bne.n	80010c6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80010c2:	2301      	movs	r3, #1
 80010c4:	e033      	b.n	800112e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d109      	bne.n	80010e2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80010ce:	6878      	ldr	r0, [r7, #4]
 80010d0:	f004 faac 	bl	800562c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	2200      	movs	r2, #0
 80010d8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	2200      	movs	r2, #0
 80010de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f003 0310 	and.w	r3, r3, #16
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d118      	bne.n	8001120 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010f2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80010f6:	f023 0302 	bic.w	r3, r3, #2
 80010fa:	f043 0202 	orr.w	r2, r3, #2
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f000 fa5a 	bl	80015bc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2200      	movs	r2, #0
 800110c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001112:	f023 0303 	bic.w	r3, r3, #3
 8001116:	f043 0201 	orr.w	r2, r3, #1
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	641a      	str	r2, [r3, #64]	; 0x40
 800111e:	e001      	b.n	8001124 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001120:	2301      	movs	r3, #1
 8001122:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	2200      	movs	r2, #0
 8001128:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800112c:	7bfb      	ldrb	r3, [r7, #15]
}
 800112e:	4618      	mov	r0, r3
 8001130:	3710      	adds	r7, #16
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
	...

08001138 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b086      	sub	sp, #24
 800113c:	af00      	add	r7, sp, #0
 800113e:	60f8      	str	r0, [r7, #12]
 8001140:	60b9      	str	r1, [r7, #8]
 8001142:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8001144:	2300      	movs	r3, #0
 8001146:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001148:	68fb      	ldr	r3, [r7, #12]
 800114a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800114e:	2b01      	cmp	r3, #1
 8001150:	d101      	bne.n	8001156 <HAL_ADC_Start_DMA+0x1e>
 8001152:	2302      	movs	r3, #2
 8001154:	e0cc      	b.n	80012f0 <HAL_ADC_Start_DMA+0x1b8>
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	2201      	movs	r2, #1
 800115a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	689b      	ldr	r3, [r3, #8]
 8001164:	f003 0301 	and.w	r3, r3, #1
 8001168:	2b01      	cmp	r3, #1
 800116a:	d018      	beq.n	800119e <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	689a      	ldr	r2, [r3, #8]
 8001172:	68fb      	ldr	r3, [r7, #12]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f042 0201 	orr.w	r2, r2, #1
 800117a:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800117c:	4b5e      	ldr	r3, [pc, #376]	; (80012f8 <HAL_ADC_Start_DMA+0x1c0>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a5e      	ldr	r2, [pc, #376]	; (80012fc <HAL_ADC_Start_DMA+0x1c4>)
 8001182:	fba2 2303 	umull	r2, r3, r2, r3
 8001186:	0c9a      	lsrs	r2, r3, #18
 8001188:	4613      	mov	r3, r2
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	4413      	add	r3, r2
 800118e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001190:	e002      	b.n	8001198 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8001192:	693b      	ldr	r3, [r7, #16]
 8001194:	3b01      	subs	r3, #1
 8001196:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8001198:	693b      	ldr	r3, [r7, #16]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d1f9      	bne.n	8001192 <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800119e:	68fb      	ldr	r3, [r7, #12]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	689b      	ldr	r3, [r3, #8]
 80011a4:	f003 0301 	and.w	r3, r3, #1
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	f040 80a0 	bne.w	80012ee <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80011ae:	68fb      	ldr	r3, [r7, #12]
 80011b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80011b6:	f023 0301 	bic.w	r3, r3, #1
 80011ba:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80011be:	68fb      	ldr	r3, [r7, #12]
 80011c0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011c2:	68fb      	ldr	r3, [r7, #12]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d007      	beq.n	80011e0 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80011d8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80011dc:	68fb      	ldr	r3, [r7, #12]
 80011de:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80011e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80011ec:	d106      	bne.n	80011fc <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80011ee:	68fb      	ldr	r3, [r7, #12]
 80011f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011f2:	f023 0206 	bic.w	r2, r3, #6
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	645a      	str	r2, [r3, #68]	; 0x44
 80011fa:	e002      	b.n	8001202 <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	2200      	movs	r2, #0
 8001200:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2200      	movs	r2, #0
 8001206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800120a:	4b3d      	ldr	r3, [pc, #244]	; (8001300 <HAL_ADC_Start_DMA+0x1c8>)
 800120c:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001212:	4a3c      	ldr	r2, [pc, #240]	; (8001304 <HAL_ADC_Start_DMA+0x1cc>)
 8001214:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001216:	68fb      	ldr	r3, [r7, #12]
 8001218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800121a:	4a3b      	ldr	r2, [pc, #236]	; (8001308 <HAL_ADC_Start_DMA+0x1d0>)
 800121c:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001222:	4a3a      	ldr	r2, [pc, #232]	; (800130c <HAL_ADC_Start_DMA+0x1d4>)
 8001224:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8001226:	68fb      	ldr	r3, [r7, #12]
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800122e:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	685a      	ldr	r2, [r3, #4]
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 800123e:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	689a      	ldr	r2, [r3, #8]
 8001246:	68fb      	ldr	r3, [r7, #12]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800124e:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001254:	68fb      	ldr	r3, [r7, #12]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	334c      	adds	r3, #76	; 0x4c
 800125a:	4619      	mov	r1, r3
 800125c:	68ba      	ldr	r2, [r7, #8]
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	f000 fde6 	bl	8001e30 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f003 031f 	and.w	r3, r3, #31
 800126c:	2b00      	cmp	r3, #0
 800126e:	d12a      	bne.n	80012c6 <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a26      	ldr	r2, [pc, #152]	; (8001310 <HAL_ADC_Start_DMA+0x1d8>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d015      	beq.n	80012a6 <HAL_ADC_Start_DMA+0x16e>
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	4a25      	ldr	r2, [pc, #148]	; (8001314 <HAL_ADC_Start_DMA+0x1dc>)
 8001280:	4293      	cmp	r3, r2
 8001282:	d105      	bne.n	8001290 <HAL_ADC_Start_DMA+0x158>
 8001284:	4b1e      	ldr	r3, [pc, #120]	; (8001300 <HAL_ADC_Start_DMA+0x1c8>)
 8001286:	685b      	ldr	r3, [r3, #4]
 8001288:	f003 031f 	and.w	r3, r3, #31
 800128c:	2b00      	cmp	r3, #0
 800128e:	d00a      	beq.n	80012a6 <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	4a20      	ldr	r2, [pc, #128]	; (8001318 <HAL_ADC_Start_DMA+0x1e0>)
 8001296:	4293      	cmp	r3, r2
 8001298:	d129      	bne.n	80012ee <HAL_ADC_Start_DMA+0x1b6>
 800129a:	4b19      	ldr	r3, [pc, #100]	; (8001300 <HAL_ADC_Start_DMA+0x1c8>)
 800129c:	685b      	ldr	r3, [r3, #4]
 800129e:	f003 031f 	and.w	r3, r3, #31
 80012a2:	2b0f      	cmp	r3, #15
 80012a4:	d823      	bhi.n	80012ee <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	689b      	ldr	r3, [r3, #8]
 80012ac:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d11c      	bne.n	80012ee <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012b4:	68fb      	ldr	r3, [r7, #12]
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	689a      	ldr	r2, [r3, #8]
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012c2:	609a      	str	r2, [r3, #8]
 80012c4:	e013      	b.n	80012ee <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	4a11      	ldr	r2, [pc, #68]	; (8001310 <HAL_ADC_Start_DMA+0x1d8>)
 80012cc:	4293      	cmp	r3, r2
 80012ce:	d10e      	bne.n	80012ee <HAL_ADC_Start_DMA+0x1b6>
 80012d0:	68fb      	ldr	r3, [r7, #12]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	689b      	ldr	r3, [r3, #8]
 80012d6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d107      	bne.n	80012ee <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80012de:	68fb      	ldr	r3, [r7, #12]
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	689a      	ldr	r2, [r3, #8]
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80012ec:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 80012ee:	2300      	movs	r3, #0
}
 80012f0:	4618      	mov	r0, r3
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	2000002c 	.word	0x2000002c
 80012fc:	431bde83 	.word	0x431bde83
 8001300:	40012300 	.word	0x40012300
 8001304:	080017b5 	.word	0x080017b5
 8001308:	0800186f 	.word	0x0800186f
 800130c:	0800188b 	.word	0x0800188b
 8001310:	40012000 	.word	0x40012000
 8001314:	40012100 	.word	0x40012100
 8001318:	40012200 	.word	0x40012200

0800131c <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132e:	4770      	bx	lr

08001330 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001330:	b480      	push	{r7}
 8001332:	b083      	sub	sp, #12
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001342:	4770      	bx	lr

08001344 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 800134c:	bf00      	nop
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001358:	b480      	push	{r7}
 800135a:	b085      	sub	sp, #20
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8001362:	2300      	movs	r3, #0
 8001364:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800136c:	2b01      	cmp	r3, #1
 800136e:	d101      	bne.n	8001374 <HAL_ADC_ConfigChannel+0x1c>
 8001370:	2302      	movs	r3, #2
 8001372:	e113      	b.n	800159c <HAL_ADC_ConfigChannel+0x244>
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2201      	movs	r2, #1
 8001378:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 800137c:	683b      	ldr	r3, [r7, #0]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2b09      	cmp	r3, #9
 8001382:	d925      	bls.n	80013d0 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	68d9      	ldr	r1, [r3, #12]
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	b29b      	uxth	r3, r3
 8001390:	461a      	mov	r2, r3
 8001392:	4613      	mov	r3, r2
 8001394:	005b      	lsls	r3, r3, #1
 8001396:	4413      	add	r3, r2
 8001398:	3b1e      	subs	r3, #30
 800139a:	2207      	movs	r2, #7
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	43da      	mvns	r2, r3
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	400a      	ands	r2, r1
 80013a8:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	68d9      	ldr	r1, [r3, #12]
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	689a      	ldr	r2, [r3, #8]
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	b29b      	uxth	r3, r3
 80013ba:	4618      	mov	r0, r3
 80013bc:	4603      	mov	r3, r0
 80013be:	005b      	lsls	r3, r3, #1
 80013c0:	4403      	add	r3, r0
 80013c2:	3b1e      	subs	r3, #30
 80013c4:	409a      	lsls	r2, r3
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	430a      	orrs	r2, r1
 80013cc:	60da      	str	r2, [r3, #12]
 80013ce:	e022      	b.n	8001416 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	6919      	ldr	r1, [r3, #16]
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	b29b      	uxth	r3, r3
 80013dc:	461a      	mov	r2, r3
 80013de:	4613      	mov	r3, r2
 80013e0:	005b      	lsls	r3, r3, #1
 80013e2:	4413      	add	r3, r2
 80013e4:	2207      	movs	r2, #7
 80013e6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ea:	43da      	mvns	r2, r3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	400a      	ands	r2, r1
 80013f2:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	6919      	ldr	r1, [r3, #16]
 80013fa:	683b      	ldr	r3, [r7, #0]
 80013fc:	689a      	ldr	r2, [r3, #8]
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	b29b      	uxth	r3, r3
 8001404:	4618      	mov	r0, r3
 8001406:	4603      	mov	r3, r0
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	4403      	add	r3, r0
 800140c:	409a      	lsls	r2, r3
 800140e:	687b      	ldr	r3, [r7, #4]
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	430a      	orrs	r2, r1
 8001414:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	685b      	ldr	r3, [r3, #4]
 800141a:	2b06      	cmp	r3, #6
 800141c:	d824      	bhi.n	8001468 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001424:	683b      	ldr	r3, [r7, #0]
 8001426:	685a      	ldr	r2, [r3, #4]
 8001428:	4613      	mov	r3, r2
 800142a:	009b      	lsls	r3, r3, #2
 800142c:	4413      	add	r3, r2
 800142e:	3b05      	subs	r3, #5
 8001430:	221f      	movs	r2, #31
 8001432:	fa02 f303 	lsl.w	r3, r2, r3
 8001436:	43da      	mvns	r2, r3
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	400a      	ands	r2, r1
 800143e:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001446:	683b      	ldr	r3, [r7, #0]
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	b29b      	uxth	r3, r3
 800144c:	4618      	mov	r0, r3
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	685a      	ldr	r2, [r3, #4]
 8001452:	4613      	mov	r3, r2
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	4413      	add	r3, r2
 8001458:	3b05      	subs	r3, #5
 800145a:	fa00 f203 	lsl.w	r2, r0, r3
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	430a      	orrs	r2, r1
 8001464:	635a      	str	r2, [r3, #52]	; 0x34
 8001466:	e04c      	b.n	8001502 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001468:	683b      	ldr	r3, [r7, #0]
 800146a:	685b      	ldr	r3, [r3, #4]
 800146c:	2b0c      	cmp	r3, #12
 800146e:	d824      	bhi.n	80014ba <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685a      	ldr	r2, [r3, #4]
 800147a:	4613      	mov	r3, r2
 800147c:	009b      	lsls	r3, r3, #2
 800147e:	4413      	add	r3, r2
 8001480:	3b23      	subs	r3, #35	; 0x23
 8001482:	221f      	movs	r2, #31
 8001484:	fa02 f303 	lsl.w	r3, r2, r3
 8001488:	43da      	mvns	r2, r3
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	400a      	ands	r2, r1
 8001490:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001498:	683b      	ldr	r3, [r7, #0]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	b29b      	uxth	r3, r3
 800149e:	4618      	mov	r0, r3
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685a      	ldr	r2, [r3, #4]
 80014a4:	4613      	mov	r3, r2
 80014a6:	009b      	lsls	r3, r3, #2
 80014a8:	4413      	add	r3, r2
 80014aa:	3b23      	subs	r3, #35	; 0x23
 80014ac:	fa00 f203 	lsl.w	r2, r0, r3
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	430a      	orrs	r2, r1
 80014b6:	631a      	str	r2, [r3, #48]	; 0x30
 80014b8:	e023      	b.n	8001502 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	685a      	ldr	r2, [r3, #4]
 80014c4:	4613      	mov	r3, r2
 80014c6:	009b      	lsls	r3, r3, #2
 80014c8:	4413      	add	r3, r2
 80014ca:	3b41      	subs	r3, #65	; 0x41
 80014cc:	221f      	movs	r2, #31
 80014ce:	fa02 f303 	lsl.w	r3, r2, r3
 80014d2:	43da      	mvns	r2, r3
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	400a      	ands	r2, r1
 80014da:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	b29b      	uxth	r3, r3
 80014e8:	4618      	mov	r0, r3
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	685a      	ldr	r2, [r3, #4]
 80014ee:	4613      	mov	r3, r2
 80014f0:	009b      	lsls	r3, r3, #2
 80014f2:	4413      	add	r3, r2
 80014f4:	3b41      	subs	r3, #65	; 0x41
 80014f6:	fa00 f203 	lsl.w	r2, r0, r3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	430a      	orrs	r2, r1
 8001500:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001502:	4b29      	ldr	r3, [pc, #164]	; (80015a8 <HAL_ADC_ConfigChannel+0x250>)
 8001504:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a28      	ldr	r2, [pc, #160]	; (80015ac <HAL_ADC_ConfigChannel+0x254>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d10f      	bne.n	8001530 <HAL_ADC_ConfigChannel+0x1d8>
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	2b12      	cmp	r3, #18
 8001516:	d10b      	bne.n	8001530 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001524:	68fb      	ldr	r3, [r7, #12]
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a1d      	ldr	r2, [pc, #116]	; (80015ac <HAL_ADC_ConfigChannel+0x254>)
 8001536:	4293      	cmp	r3, r2
 8001538:	d12b      	bne.n	8001592 <HAL_ADC_ConfigChannel+0x23a>
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a1c      	ldr	r2, [pc, #112]	; (80015b0 <HAL_ADC_ConfigChannel+0x258>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d003      	beq.n	800154c <HAL_ADC_ConfigChannel+0x1f4>
 8001544:	683b      	ldr	r3, [r7, #0]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	2b11      	cmp	r3, #17
 800154a:	d122      	bne.n	8001592 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001554:	68fb      	ldr	r3, [r7, #12]
 8001556:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001558:	68fb      	ldr	r3, [r7, #12]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	4a11      	ldr	r2, [pc, #68]	; (80015b0 <HAL_ADC_ConfigChannel+0x258>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d111      	bne.n	8001592 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800156e:	4b11      	ldr	r3, [pc, #68]	; (80015b4 <HAL_ADC_ConfigChannel+0x25c>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a11      	ldr	r2, [pc, #68]	; (80015b8 <HAL_ADC_ConfigChannel+0x260>)
 8001574:	fba2 2303 	umull	r2, r3, r2, r3
 8001578:	0c9a      	lsrs	r2, r3, #18
 800157a:	4613      	mov	r3, r2
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8001584:	e002      	b.n	800158c <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001586:	68bb      	ldr	r3, [r7, #8]
 8001588:	3b01      	subs	r3, #1
 800158a:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	2b00      	cmp	r3, #0
 8001590:	d1f9      	bne.n	8001586 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2200      	movs	r2, #0
 8001596:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800159a:	2300      	movs	r3, #0
}
 800159c:	4618      	mov	r0, r3
 800159e:	3714      	adds	r7, #20
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr
 80015a8:	40012300 	.word	0x40012300
 80015ac:	40012000 	.word	0x40012000
 80015b0:	10000012 	.word	0x10000012
 80015b4:	2000002c 	.word	0x2000002c
 80015b8:	431bde83 	.word	0x431bde83

080015bc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015bc:	b480      	push	{r7}
 80015be:	b085      	sub	sp, #20
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80015c4:	4b79      	ldr	r3, [pc, #484]	; (80017ac <ADC_Init+0x1f0>)
 80015c6:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	685b      	ldr	r3, [r3, #4]
 80015cc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80015d4:	68fb      	ldr	r3, [r7, #12]
 80015d6:	685a      	ldr	r2, [r3, #4]
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	431a      	orrs	r2, r3
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	685a      	ldr	r2, [r3, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80015f0:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	6859      	ldr	r1, [r3, #4]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	691b      	ldr	r3, [r3, #16]
 80015fc:	021a      	lsls	r2, r3, #8
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	681b      	ldr	r3, [r3, #0]
 8001602:	430a      	orrs	r2, r1
 8001604:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	685a      	ldr	r2, [r3, #4]
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001614:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	6859      	ldr	r1, [r3, #4]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689a      	ldr	r2, [r3, #8]
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	430a      	orrs	r2, r1
 8001626:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	689a      	ldr	r2, [r3, #8]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001636:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	6899      	ldr	r1, [r3, #8]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	68da      	ldr	r2, [r3, #12]
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	430a      	orrs	r2, r1
 8001648:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800164e:	4a58      	ldr	r2, [pc, #352]	; (80017b0 <ADC_Init+0x1f4>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d022      	beq.n	800169a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	689a      	ldr	r2, [r3, #8]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001662:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	6899      	ldr	r1, [r3, #8]
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	430a      	orrs	r2, r1
 8001674:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	689a      	ldr	r2, [r3, #8]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001684:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	6899      	ldr	r1, [r3, #8]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	430a      	orrs	r2, r1
 8001696:	609a      	str	r2, [r3, #8]
 8001698:	e00f      	b.n	80016ba <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	689a      	ldr	r2, [r3, #8]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80016a8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	689a      	ldr	r2, [r3, #8]
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80016b8:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	689a      	ldr	r2, [r3, #8]
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	681b      	ldr	r3, [r3, #0]
 80016c4:	f022 0202 	bic.w	r2, r2, #2
 80016c8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	6899      	ldr	r1, [r3, #8]
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	7e1b      	ldrb	r3, [r3, #24]
 80016d4:	005a      	lsls	r2, r3, #1
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	430a      	orrs	r2, r1
 80016dc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d01b      	beq.n	8001720 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	685a      	ldr	r2, [r3, #4]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80016f6:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	685a      	ldr	r2, [r3, #4]
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001706:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6859      	ldr	r1, [r3, #4]
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001712:	3b01      	subs	r3, #1
 8001714:	035a      	lsls	r2, r3, #13
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	430a      	orrs	r2, r1
 800171c:	605a      	str	r2, [r3, #4]
 800171e:	e007      	b.n	8001730 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	685a      	ldr	r2, [r3, #4]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800172e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800173e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	69db      	ldr	r3, [r3, #28]
 800174a:	3b01      	subs	r3, #1
 800174c:	051a      	lsls	r2, r3, #20
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	430a      	orrs	r2, r1
 8001754:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	689a      	ldr	r2, [r3, #8]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001764:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	6899      	ldr	r1, [r3, #8]
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001772:	025a      	lsls	r2, r3, #9
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	430a      	orrs	r2, r1
 800177a:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	689a      	ldr	r2, [r3, #8]
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800178a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	6899      	ldr	r1, [r3, #8]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	695b      	ldr	r3, [r3, #20]
 8001796:	029a      	lsls	r2, r3, #10
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	430a      	orrs	r2, r1
 800179e:	609a      	str	r2, [r3, #8]
}
 80017a0:	bf00      	nop
 80017a2:	3714      	adds	r7, #20
 80017a4:	46bd      	mov	sp, r7
 80017a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017aa:	4770      	bx	lr
 80017ac:	40012300 	.word	0x40012300
 80017b0:	0f000001 	.word	0x0f000001

080017b4 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80017c0:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80017c2:	68fb      	ldr	r3, [r7, #12]
 80017c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d13c      	bne.n	8001848 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80017da:	68fb      	ldr	r3, [r7, #12]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	689b      	ldr	r3, [r3, #8]
 80017e0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d12b      	bne.n	8001840 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d127      	bne.n	8001840 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017f6:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d006      	beq.n	800180c <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80017fe:	68fb      	ldr	r3, [r7, #12]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	689b      	ldr	r3, [r3, #8]
 8001804:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8001808:	2b00      	cmp	r3, #0
 800180a:	d119      	bne.n	8001840 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	685a      	ldr	r2, [r3, #4]
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f022 0220 	bic.w	r2, r2, #32
 800181a:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001820:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001830:	2b00      	cmp	r3, #0
 8001832:	d105      	bne.n	8001840 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001838:	f043 0201 	orr.w	r2, r3, #1
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001840:	68f8      	ldr	r0, [r7, #12]
 8001842:	f7ff fd6b 	bl	800131c <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001846:	e00e      	b.n	8001866 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001848:	68fb      	ldr	r3, [r7, #12]
 800184a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184c:	f003 0310 	and.w	r3, r3, #16
 8001850:	2b00      	cmp	r3, #0
 8001852:	d003      	beq.n	800185c <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8001854:	68f8      	ldr	r0, [r7, #12]
 8001856:	f7ff fd75 	bl	8001344 <HAL_ADC_ErrorCallback>
}
 800185a:	e004      	b.n	8001866 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001862:	6878      	ldr	r0, [r7, #4]
 8001864:	4798      	blx	r3
}
 8001866:	bf00      	nop
 8001868:	3710      	adds	r7, #16
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}

0800186e <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800186e:	b580      	push	{r7, lr}
 8001870:	b084      	sub	sp, #16
 8001872:	af00      	add	r7, sp, #0
 8001874:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800187a:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800187c:	68f8      	ldr	r0, [r7, #12]
 800187e:	f7ff fd57 	bl	8001330 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001882:	bf00      	nop
 8001884:	3710      	adds	r7, #16
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}

0800188a <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800188a:	b580      	push	{r7, lr}
 800188c:	b084      	sub	sp, #16
 800188e:	af00      	add	r7, sp, #0
 8001890:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001896:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8001898:	68fb      	ldr	r3, [r7, #12]
 800189a:	2240      	movs	r2, #64	; 0x40
 800189c:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80018a2:	f043 0204 	orr.w	r2, r3, #4
 80018a6:	68fb      	ldr	r3, [r7, #12]
 80018a8:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80018aa:	68f8      	ldr	r0, [r7, #12]
 80018ac:	f7ff fd4a 	bl	8001344 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80018b0:	bf00      	nop
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b084      	sub	sp, #16
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d101      	bne.n	80018ca <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80018c6:	2301      	movs	r3, #1
 80018c8:	e0ed      	b.n	8001aa6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d102      	bne.n	80018dc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80018d6:	6878      	ldr	r0, [r7, #4]
 80018d8:	f004 f81e 	bl	8005918 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	681a      	ldr	r2, [r3, #0]
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f022 0202 	bic.w	r2, r2, #2
 80018ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80018ec:	f7ff fbb2 	bl	8001054 <HAL_GetTick>
 80018f0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80018f2:	e012      	b.n	800191a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80018f4:	f7ff fbae 	bl	8001054 <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	2b0a      	cmp	r3, #10
 8001900:	d90b      	bls.n	800191a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001906:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	2205      	movs	r2, #5
 8001912:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001916:	2301      	movs	r3, #1
 8001918:	e0c5      	b.n	8001aa6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f003 0302 	and.w	r3, r3, #2
 8001924:	2b00      	cmp	r3, #0
 8001926:	d1e5      	bne.n	80018f4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	681a      	ldr	r2, [r3, #0]
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	f042 0201 	orr.w	r2, r2, #1
 8001936:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001938:	f7ff fb8c 	bl	8001054 <HAL_GetTick>
 800193c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800193e:	e012      	b.n	8001966 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001940:	f7ff fb88 	bl	8001054 <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	2b0a      	cmp	r3, #10
 800194c:	d90b      	bls.n	8001966 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001952:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	2205      	movs	r2, #5
 800195e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001962:	2301      	movs	r3, #1
 8001964:	e09f      	b.n	8001aa6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	685b      	ldr	r3, [r3, #4]
 800196c:	f003 0301 	and.w	r3, r3, #1
 8001970:	2b00      	cmp	r3, #0
 8001972:	d0e5      	beq.n	8001940 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	7e1b      	ldrb	r3, [r3, #24]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d108      	bne.n	800198e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	681a      	ldr	r2, [r3, #0]
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800198a:	601a      	str	r2, [r3, #0]
 800198c:	e007      	b.n	800199e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800199c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	7e5b      	ldrb	r3, [r3, #25]
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d108      	bne.n	80019b8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	e007      	b.n	80019c8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80019c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	7e9b      	ldrb	r3, [r3, #26]
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d108      	bne.n	80019e2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f042 0220 	orr.w	r2, r2, #32
 80019de:	601a      	str	r2, [r3, #0]
 80019e0:	e007      	b.n	80019f2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 0220 	bic.w	r2, r2, #32
 80019f0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	7edb      	ldrb	r3, [r3, #27]
 80019f6:	2b01      	cmp	r3, #1
 80019f8:	d108      	bne.n	8001a0c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	f022 0210 	bic.w	r2, r2, #16
 8001a08:	601a      	str	r2, [r3, #0]
 8001a0a:	e007      	b.n	8001a1c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	681a      	ldr	r2, [r3, #0]
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f042 0210 	orr.w	r2, r2, #16
 8001a1a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	7f1b      	ldrb	r3, [r3, #28]
 8001a20:	2b01      	cmp	r3, #1
 8001a22:	d108      	bne.n	8001a36 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	681a      	ldr	r2, [r3, #0]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f042 0208 	orr.w	r2, r2, #8
 8001a32:	601a      	str	r2, [r3, #0]
 8001a34:	e007      	b.n	8001a46 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	681a      	ldr	r2, [r3, #0]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f022 0208 	bic.w	r2, r2, #8
 8001a44:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	7f5b      	ldrb	r3, [r3, #29]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d108      	bne.n	8001a60 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f042 0204 	orr.w	r2, r2, #4
 8001a5c:	601a      	str	r2, [r3, #0]
 8001a5e:	e007      	b.n	8001a70 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	681a      	ldr	r2, [r3, #0]
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	f022 0204 	bic.w	r2, r2, #4
 8001a6e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	689a      	ldr	r2, [r3, #8]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	68db      	ldr	r3, [r3, #12]
 8001a78:	431a      	orrs	r2, r3
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	695b      	ldr	r3, [r3, #20]
 8001a84:	ea42 0103 	orr.w	r1, r2, r3
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	685b      	ldr	r3, [r3, #4]
 8001a8c:	1e5a      	subs	r2, r3, #1
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	430a      	orrs	r2, r1
 8001a94:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001aa4:	2300      	movs	r3, #0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3710      	adds	r7, #16
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}
	...

08001ab0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b085      	sub	sp, #20
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ac0:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001ac6:	68ba      	ldr	r2, [r7, #8]
 8001ac8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001acc:	4013      	ands	r3, r2
 8001ace:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001ad8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001adc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001ae0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ae2:	4a04      	ldr	r2, [pc, #16]	; (8001af4 <__NVIC_SetPriorityGrouping+0x44>)
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	60d3      	str	r3, [r2, #12]
}
 8001ae8:	bf00      	nop
 8001aea:	3714      	adds	r7, #20
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr
 8001af4:	e000ed00 	.word	0xe000ed00

08001af8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001afc:	4b04      	ldr	r3, [pc, #16]	; (8001b10 <__NVIC_GetPriorityGrouping+0x18>)
 8001afe:	68db      	ldr	r3, [r3, #12]
 8001b00:	0a1b      	lsrs	r3, r3, #8
 8001b02:	f003 0307 	and.w	r3, r3, #7
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	46bd      	mov	sp, r7
 8001b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0e:	4770      	bx	lr
 8001b10:	e000ed00 	.word	0xe000ed00

08001b14 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	db0b      	blt.n	8001b3e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b26:	79fb      	ldrb	r3, [r7, #7]
 8001b28:	f003 021f 	and.w	r2, r3, #31
 8001b2c:	4907      	ldr	r1, [pc, #28]	; (8001b4c <__NVIC_EnableIRQ+0x38>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	095b      	lsrs	r3, r3, #5
 8001b34:	2001      	movs	r0, #1
 8001b36:	fa00 f202 	lsl.w	r2, r0, r2
 8001b3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b3e:	bf00      	nop
 8001b40:	370c      	adds	r7, #12
 8001b42:	46bd      	mov	sp, r7
 8001b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b48:	4770      	bx	lr
 8001b4a:	bf00      	nop
 8001b4c:	e000e100 	.word	0xe000e100

08001b50 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b083      	sub	sp, #12
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	4603      	mov	r3, r0
 8001b58:	6039      	str	r1, [r7, #0]
 8001b5a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	db0a      	blt.n	8001b7a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b64:	683b      	ldr	r3, [r7, #0]
 8001b66:	b2da      	uxtb	r2, r3
 8001b68:	490c      	ldr	r1, [pc, #48]	; (8001b9c <__NVIC_SetPriority+0x4c>)
 8001b6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6e:	0112      	lsls	r2, r2, #4
 8001b70:	b2d2      	uxtb	r2, r2
 8001b72:	440b      	add	r3, r1
 8001b74:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b78:	e00a      	b.n	8001b90 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	b2da      	uxtb	r2, r3
 8001b7e:	4908      	ldr	r1, [pc, #32]	; (8001ba0 <__NVIC_SetPriority+0x50>)
 8001b80:	79fb      	ldrb	r3, [r7, #7]
 8001b82:	f003 030f 	and.w	r3, r3, #15
 8001b86:	3b04      	subs	r3, #4
 8001b88:	0112      	lsls	r2, r2, #4
 8001b8a:	b2d2      	uxtb	r2, r2
 8001b8c:	440b      	add	r3, r1
 8001b8e:	761a      	strb	r2, [r3, #24]
}
 8001b90:	bf00      	nop
 8001b92:	370c      	adds	r7, #12
 8001b94:	46bd      	mov	sp, r7
 8001b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9a:	4770      	bx	lr
 8001b9c:	e000e100 	.word	0xe000e100
 8001ba0:	e000ed00 	.word	0xe000ed00

08001ba4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba4:	b480      	push	{r7}
 8001ba6:	b089      	sub	sp, #36	; 0x24
 8001ba8:	af00      	add	r7, sp, #0
 8001baa:	60f8      	str	r0, [r7, #12]
 8001bac:	60b9      	str	r1, [r7, #8]
 8001bae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	f003 0307 	and.w	r3, r3, #7
 8001bb6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bb8:	69fb      	ldr	r3, [r7, #28]
 8001bba:	f1c3 0307 	rsb	r3, r3, #7
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	bf28      	it	cs
 8001bc2:	2304      	movcs	r3, #4
 8001bc4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	3304      	adds	r3, #4
 8001bca:	2b06      	cmp	r3, #6
 8001bcc:	d902      	bls.n	8001bd4 <NVIC_EncodePriority+0x30>
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	3b03      	subs	r3, #3
 8001bd2:	e000      	b.n	8001bd6 <NVIC_EncodePriority+0x32>
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8001bdc:	69bb      	ldr	r3, [r7, #24]
 8001bde:	fa02 f303 	lsl.w	r3, r2, r3
 8001be2:	43da      	mvns	r2, r3
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	401a      	ands	r2, r3
 8001be8:	697b      	ldr	r3, [r7, #20]
 8001bea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bec:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf0:	697b      	ldr	r3, [r7, #20]
 8001bf2:	fa01 f303 	lsl.w	r3, r1, r3
 8001bf6:	43d9      	mvns	r1, r3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bfc:	4313      	orrs	r3, r2
         );
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3724      	adds	r7, #36	; 0x24
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
	...

08001c0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3b01      	subs	r3, #1
 8001c18:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c1c:	d301      	bcc.n	8001c22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e00f      	b.n	8001c42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c22:	4a0a      	ldr	r2, [pc, #40]	; (8001c4c <SysTick_Config+0x40>)
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	3b01      	subs	r3, #1
 8001c28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c2a:	210f      	movs	r1, #15
 8001c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c30:	f7ff ff8e 	bl	8001b50 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c34:	4b05      	ldr	r3, [pc, #20]	; (8001c4c <SysTick_Config+0x40>)
 8001c36:	2200      	movs	r2, #0
 8001c38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c3a:	4b04      	ldr	r3, [pc, #16]	; (8001c4c <SysTick_Config+0x40>)
 8001c3c:	2207      	movs	r2, #7
 8001c3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	e000e010 	.word	0xe000e010

08001c50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c58:	6878      	ldr	r0, [r7, #4]
 8001c5a:	f7ff ff29 	bl	8001ab0 <__NVIC_SetPriorityGrouping>
}
 8001c5e:	bf00      	nop
 8001c60:	3708      	adds	r7, #8
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}

08001c66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c66:	b580      	push	{r7, lr}
 8001c68:	b086      	sub	sp, #24
 8001c6a:	af00      	add	r7, sp, #0
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	60b9      	str	r1, [r7, #8]
 8001c70:	607a      	str	r2, [r7, #4]
 8001c72:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c74:	2300      	movs	r3, #0
 8001c76:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c78:	f7ff ff3e 	bl	8001af8 <__NVIC_GetPriorityGrouping>
 8001c7c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c7e:	687a      	ldr	r2, [r7, #4]
 8001c80:	68b9      	ldr	r1, [r7, #8]
 8001c82:	6978      	ldr	r0, [r7, #20]
 8001c84:	f7ff ff8e 	bl	8001ba4 <NVIC_EncodePriority>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c8e:	4611      	mov	r1, r2
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ff5d 	bl	8001b50 <__NVIC_SetPriority>
}
 8001c96:	bf00      	nop
 8001c98:	3718      	adds	r7, #24
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b082      	sub	sp, #8
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cac:	4618      	mov	r0, r3
 8001cae:	f7ff ff31 	bl	8001b14 <__NVIC_EnableIRQ>
}
 8001cb2:	bf00      	nop
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}

08001cba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cba:	b580      	push	{r7, lr}
 8001cbc:	b082      	sub	sp, #8
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7ff ffa2 	bl	8001c0c <SysTick_Config>
 8001cc8:	4603      	mov	r3, r0
}
 8001cca:	4618      	mov	r0, r3
 8001ccc:	3708      	adds	r7, #8
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
	...

08001cd4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b086      	sub	sp, #24
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001ce0:	f7ff f9b8 	bl	8001054 <HAL_GetTick>
 8001ce4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d101      	bne.n	8001cf0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001cec:	2301      	movs	r3, #1
 8001cee:	e099      	b.n	8001e24 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	2202      	movs	r2, #2
 8001cfc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	f022 0201 	bic.w	r2, r2, #1
 8001d0e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d10:	e00f      	b.n	8001d32 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001d12:	f7ff f99f 	bl	8001054 <HAL_GetTick>
 8001d16:	4602      	mov	r2, r0
 8001d18:	693b      	ldr	r3, [r7, #16]
 8001d1a:	1ad3      	subs	r3, r2, r3
 8001d1c:	2b05      	cmp	r3, #5
 8001d1e:	d908      	bls.n	8001d32 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	2220      	movs	r2, #32
 8001d24:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	2203      	movs	r2, #3
 8001d2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001d2e:	2303      	movs	r3, #3
 8001d30:	e078      	b.n	8001e24 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f003 0301 	and.w	r3, r3, #1
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d1e8      	bne.n	8001d12 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001d48:	697a      	ldr	r2, [r7, #20]
 8001d4a:	4b38      	ldr	r3, [pc, #224]	; (8001e2c <HAL_DMA_Init+0x158>)
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685a      	ldr	r2, [r3, #4]
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d5e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	691b      	ldr	r3, [r3, #16]
 8001d64:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d6a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	699b      	ldr	r3, [r3, #24]
 8001d70:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d76:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	6a1b      	ldr	r3, [r3, #32]
 8001d7c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001d7e:	697a      	ldr	r2, [r7, #20]
 8001d80:	4313      	orrs	r3, r2
 8001d82:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d88:	2b04      	cmp	r3, #4
 8001d8a:	d107      	bne.n	8001d9c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d94:	4313      	orrs	r3, r2
 8001d96:	697a      	ldr	r2, [r7, #20]
 8001d98:	4313      	orrs	r3, r2
 8001d9a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	697a      	ldr	r2, [r7, #20]
 8001da2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	695b      	ldr	r3, [r3, #20]
 8001daa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	f023 0307 	bic.w	r3, r3, #7
 8001db2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001db8:	697a      	ldr	r2, [r7, #20]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	d117      	bne.n	8001df6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dca:	697a      	ldr	r2, [r7, #20]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d00e      	beq.n	8001df6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001dd8:	6878      	ldr	r0, [r7, #4]
 8001dda:	f000 fa99 	bl	8002310 <DMA_CheckFifoParam>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d008      	beq.n	8001df6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	2240      	movs	r2, #64	; 0x40
 8001de8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	2201      	movs	r2, #1
 8001dee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8001df2:	2301      	movs	r3, #1
 8001df4:	e016      	b.n	8001e24 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	697a      	ldr	r2, [r7, #20]
 8001dfc:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001dfe:	6878      	ldr	r0, [r7, #4]
 8001e00:	f000 fa50 	bl	80022a4 <DMA_CalcBaseAndBitshift>
 8001e04:	4603      	mov	r3, r0
 8001e06:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e0c:	223f      	movs	r2, #63	; 0x3f
 8001e0e:	409a      	lsls	r2, r3
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	2200      	movs	r2, #0
 8001e18:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8001e22:	2300      	movs	r3, #0
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	3718      	adds	r7, #24
 8001e28:	46bd      	mov	sp, r7
 8001e2a:	bd80      	pop	{r7, pc}
 8001e2c:	f010803f 	.word	0xf010803f

08001e30 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b086      	sub	sp, #24
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	60f8      	str	r0, [r7, #12]
 8001e38:	60b9      	str	r1, [r7, #8]
 8001e3a:	607a      	str	r2, [r7, #4]
 8001e3c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e46:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001e4e:	2b01      	cmp	r3, #1
 8001e50:	d101      	bne.n	8001e56 <HAL_DMA_Start_IT+0x26>
 8001e52:	2302      	movs	r3, #2
 8001e54:	e048      	b.n	8001ee8 <HAL_DMA_Start_IT+0xb8>
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	2201      	movs	r2, #1
 8001e5a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001e64:	b2db      	uxtb	r3, r3
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d137      	bne.n	8001eda <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	2202      	movs	r2, #2
 8001e6e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	2200      	movs	r2, #0
 8001e76:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001e78:	683b      	ldr	r3, [r7, #0]
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	68b9      	ldr	r1, [r7, #8]
 8001e7e:	68f8      	ldr	r0, [r7, #12]
 8001e80:	f000 f9e2 	bl	8002248 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e88:	223f      	movs	r2, #63	; 0x3f
 8001e8a:	409a      	lsls	r2, r3
 8001e8c:	693b      	ldr	r3, [r7, #16]
 8001e8e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	681a      	ldr	r2, [r3, #0]
 8001e96:	68fb      	ldr	r3, [r7, #12]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f042 0216 	orr.w	r2, r2, #22
 8001e9e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	695a      	ldr	r2, [r3, #20]
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001eae:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001eb0:	68fb      	ldr	r3, [r7, #12]
 8001eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d007      	beq.n	8001ec8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f042 0208 	orr.w	r2, r2, #8
 8001ec6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	681a      	ldr	r2, [r3, #0]
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f042 0201 	orr.w	r2, r2, #1
 8001ed6:	601a      	str	r2, [r3, #0]
 8001ed8:	e005      	b.n	8001ee6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8001ee2:	2302      	movs	r3, #2
 8001ee4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8001ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8001ee8:	4618      	mov	r0, r3
 8001eea:	3718      	adds	r7, #24
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}

08001ef0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ef0:	b480      	push	{r7}
 8001ef2:	b083      	sub	sp, #12
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001efe:	b2db      	uxtb	r3, r3
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d004      	beq.n	8001f0e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	2280      	movs	r2, #128	; 0x80
 8001f08:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e00c      	b.n	8001f28 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	2205      	movs	r2, #5
 8001f12:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f022 0201 	bic.w	r2, r2, #1
 8001f24:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001f26:	2300      	movs	r3, #0
}
 8001f28:	4618      	mov	r0, r3
 8001f2a:	370c      	adds	r7, #12
 8001f2c:	46bd      	mov	sp, r7
 8001f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f32:	4770      	bx	lr

08001f34 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b086      	sub	sp, #24
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001f3c:	2300      	movs	r3, #0
 8001f3e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001f40:	4b92      	ldr	r3, [pc, #584]	; (800218c <HAL_DMA_IRQHandler+0x258>)
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a92      	ldr	r2, [pc, #584]	; (8002190 <HAL_DMA_IRQHandler+0x25c>)
 8001f46:	fba2 2303 	umull	r2, r3, r2, r3
 8001f4a:	0a9b      	lsrs	r3, r3, #10
 8001f4c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f52:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001f54:	693b      	ldr	r3, [r7, #16]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f5e:	2208      	movs	r2, #8
 8001f60:	409a      	lsls	r2, r3
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	4013      	ands	r3, r2
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d01a      	beq.n	8001fa0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f003 0304 	and.w	r3, r3, #4
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d013      	beq.n	8001fa0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681a      	ldr	r2, [r3, #0]
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	f022 0204 	bic.w	r2, r2, #4
 8001f86:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001f8c:	2208      	movs	r2, #8
 8001f8e:	409a      	lsls	r2, r3
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f98:	f043 0201 	orr.w	r2, r3, #1
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fa4:	2201      	movs	r2, #1
 8001fa6:	409a      	lsls	r2, r3
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d012      	beq.n	8001fd6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	695b      	ldr	r3, [r3, #20]
 8001fb6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d00b      	beq.n	8001fd6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fc2:	2201      	movs	r2, #1
 8001fc4:	409a      	lsls	r2, r3
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fce:	f043 0202 	orr.w	r2, r3, #2
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fda:	2204      	movs	r2, #4
 8001fdc:	409a      	lsls	r2, r3
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	4013      	ands	r3, r2
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d012      	beq.n	800200c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	681b      	ldr	r3, [r3, #0]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f003 0302 	and.w	r3, r3, #2
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d00b      	beq.n	800200c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ff8:	2204      	movs	r2, #4
 8001ffa:	409a      	lsls	r2, r3
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002004:	f043 0204 	orr.w	r2, r3, #4
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002010:	2210      	movs	r2, #16
 8002012:	409a      	lsls	r2, r3
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	4013      	ands	r3, r2
 8002018:	2b00      	cmp	r3, #0
 800201a:	d043      	beq.n	80020a4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	f003 0308 	and.w	r3, r3, #8
 8002026:	2b00      	cmp	r3, #0
 8002028:	d03c      	beq.n	80020a4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800202e:	2210      	movs	r2, #16
 8002030:	409a      	lsls	r2, r3
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002040:	2b00      	cmp	r3, #0
 8002042:	d018      	beq.n	8002076 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800204e:	2b00      	cmp	r3, #0
 8002050:	d108      	bne.n	8002064 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002056:	2b00      	cmp	r3, #0
 8002058:	d024      	beq.n	80020a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	4798      	blx	r3
 8002062:	e01f      	b.n	80020a4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002068:	2b00      	cmp	r3, #0
 800206a:	d01b      	beq.n	80020a4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002070:	6878      	ldr	r0, [r7, #4]
 8002072:	4798      	blx	r3
 8002074:	e016      	b.n	80020a4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002080:	2b00      	cmp	r3, #0
 8002082:	d107      	bne.n	8002094 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f022 0208 	bic.w	r2, r2, #8
 8002092:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002098:	2b00      	cmp	r3, #0
 800209a:	d003      	beq.n	80020a4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020a8:	2220      	movs	r2, #32
 80020aa:	409a      	lsls	r2, r3
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	4013      	ands	r3, r2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	f000 808e 	beq.w	80021d2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f003 0310 	and.w	r3, r3, #16
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	f000 8086 	beq.w	80021d2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020ca:	2220      	movs	r2, #32
 80020cc:	409a      	lsls	r2, r3
 80020ce:	693b      	ldr	r3, [r7, #16]
 80020d0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	2b05      	cmp	r3, #5
 80020dc:	d136      	bne.n	800214c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	f022 0216 	bic.w	r2, r2, #22
 80020ec:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	695a      	ldr	r2, [r3, #20]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80020fc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002102:	2b00      	cmp	r3, #0
 8002104:	d103      	bne.n	800210e <HAL_DMA_IRQHandler+0x1da>
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800210a:	2b00      	cmp	r3, #0
 800210c:	d007      	beq.n	800211e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f022 0208 	bic.w	r2, r2, #8
 800211c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002122:	223f      	movs	r2, #63	; 0x3f
 8002124:	409a      	lsls	r2, r3
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2201      	movs	r2, #1
 8002136:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800213e:	2b00      	cmp	r3, #0
 8002140:	d07d      	beq.n	800223e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002146:	6878      	ldr	r0, [r7, #4]
 8002148:	4798      	blx	r3
        }
        return;
 800214a:	e078      	b.n	800223e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002156:	2b00      	cmp	r3, #0
 8002158:	d01c      	beq.n	8002194 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002164:	2b00      	cmp	r3, #0
 8002166:	d108      	bne.n	800217a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800216c:	2b00      	cmp	r3, #0
 800216e:	d030      	beq.n	80021d2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	4798      	blx	r3
 8002178:	e02b      	b.n	80021d2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800217e:	2b00      	cmp	r3, #0
 8002180:	d027      	beq.n	80021d2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002186:	6878      	ldr	r0, [r7, #4]
 8002188:	4798      	blx	r3
 800218a:	e022      	b.n	80021d2 <HAL_DMA_IRQHandler+0x29e>
 800218c:	2000002c 	.word	0x2000002c
 8002190:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d10f      	bne.n	80021c2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	681a      	ldr	r2, [r3, #0]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f022 0210 	bic.w	r2, r2, #16
 80021b0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	2201      	movs	r2, #1
 80021be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d003      	beq.n	80021d2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d032      	beq.n	8002240 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021de:	f003 0301 	and.w	r3, r3, #1
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d022      	beq.n	800222c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2205      	movs	r2, #5
 80021ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 0201 	bic.w	r2, r2, #1
 80021fc:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	3301      	adds	r3, #1
 8002202:	60bb      	str	r3, [r7, #8]
 8002204:	697a      	ldr	r2, [r7, #20]
 8002206:	429a      	cmp	r2, r3
 8002208:	d307      	bcc.n	800221a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	f003 0301 	and.w	r3, r3, #1
 8002214:	2b00      	cmp	r3, #0
 8002216:	d1f2      	bne.n	80021fe <HAL_DMA_IRQHandler+0x2ca>
 8002218:	e000      	b.n	800221c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800221a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2200      	movs	r2, #0
 8002220:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2201      	movs	r2, #1
 8002228:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002230:	2b00      	cmp	r3, #0
 8002232:	d005      	beq.n	8002240 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002238:	6878      	ldr	r0, [r7, #4]
 800223a:	4798      	blx	r3
 800223c:	e000      	b.n	8002240 <HAL_DMA_IRQHandler+0x30c>
        return;
 800223e:	bf00      	nop
    }
  }
}
 8002240:	3718      	adds	r7, #24
 8002242:	46bd      	mov	sp, r7
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop

08002248 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	60f8      	str	r0, [r7, #12]
 8002250:	60b9      	str	r1, [r7, #8]
 8002252:	607a      	str	r2, [r7, #4]
 8002254:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002264:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	683a      	ldr	r2, [r7, #0]
 800226c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	2b40      	cmp	r3, #64	; 0x40
 8002274:	d108      	bne.n	8002288 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	687a      	ldr	r2, [r7, #4]
 800227c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	68ba      	ldr	r2, [r7, #8]
 8002284:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002286:	e007      	b.n	8002298 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	68ba      	ldr	r2, [r7, #8]
 800228e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	687a      	ldr	r2, [r7, #4]
 8002296:	60da      	str	r2, [r3, #12]
}
 8002298:	bf00      	nop
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b085      	sub	sp, #20
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	3b10      	subs	r3, #16
 80022b4:	4a14      	ldr	r2, [pc, #80]	; (8002308 <DMA_CalcBaseAndBitshift+0x64>)
 80022b6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ba:	091b      	lsrs	r3, r3, #4
 80022bc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80022be:	4a13      	ldr	r2, [pc, #76]	; (800230c <DMA_CalcBaseAndBitshift+0x68>)
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	4413      	add	r3, r2
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2b03      	cmp	r3, #3
 80022d0:	d909      	bls.n	80022e6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80022da:	f023 0303 	bic.w	r3, r3, #3
 80022de:	1d1a      	adds	r2, r3, #4
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	659a      	str	r2, [r3, #88]	; 0x58
 80022e4:	e007      	b.n	80022f6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80022ee:	f023 0303 	bic.w	r3, r3, #3
 80022f2:	687a      	ldr	r2, [r7, #4]
 80022f4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80022fa:	4618      	mov	r0, r3
 80022fc:	3714      	adds	r7, #20
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
 8002306:	bf00      	nop
 8002308:	aaaaaaab 	.word	0xaaaaaaab
 800230c:	08009c58 	.word	0x08009c58

08002310 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002310:	b480      	push	{r7}
 8002312:	b085      	sub	sp, #20
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002318:	2300      	movs	r3, #0
 800231a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002320:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	699b      	ldr	r3, [r3, #24]
 8002326:	2b00      	cmp	r3, #0
 8002328:	d11f      	bne.n	800236a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	2b03      	cmp	r3, #3
 800232e:	d855      	bhi.n	80023dc <DMA_CheckFifoParam+0xcc>
 8002330:	a201      	add	r2, pc, #4	; (adr r2, 8002338 <DMA_CheckFifoParam+0x28>)
 8002332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002336:	bf00      	nop
 8002338:	08002349 	.word	0x08002349
 800233c:	0800235b 	.word	0x0800235b
 8002340:	08002349 	.word	0x08002349
 8002344:	080023dd 	.word	0x080023dd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800234c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d045      	beq.n	80023e0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002358:	e042      	b.n	80023e0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800235e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002362:	d13f      	bne.n	80023e4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8002364:	2301      	movs	r3, #1
 8002366:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002368:	e03c      	b.n	80023e4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002372:	d121      	bne.n	80023b8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	2b03      	cmp	r3, #3
 8002378:	d836      	bhi.n	80023e8 <DMA_CheckFifoParam+0xd8>
 800237a:	a201      	add	r2, pc, #4	; (adr r2, 8002380 <DMA_CheckFifoParam+0x70>)
 800237c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002380:	08002391 	.word	0x08002391
 8002384:	08002397 	.word	0x08002397
 8002388:	08002391 	.word	0x08002391
 800238c:	080023a9 	.word	0x080023a9
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002390:	2301      	movs	r3, #1
 8002392:	73fb      	strb	r3, [r7, #15]
      break;
 8002394:	e02f      	b.n	80023f6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800239a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800239e:	2b00      	cmp	r3, #0
 80023a0:	d024      	beq.n	80023ec <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80023a2:	2301      	movs	r3, #1
 80023a4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80023a6:	e021      	b.n	80023ec <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ac:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80023b0:	d11e      	bne.n	80023f0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80023b6:	e01b      	b.n	80023f0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80023b8:	68bb      	ldr	r3, [r7, #8]
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d902      	bls.n	80023c4 <DMA_CheckFifoParam+0xb4>
 80023be:	2b03      	cmp	r3, #3
 80023c0:	d003      	beq.n	80023ca <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80023c2:	e018      	b.n	80023f6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	73fb      	strb	r3, [r7, #15]
      break;
 80023c8:	e015      	b.n	80023f6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023ce:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00e      	beq.n	80023f4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	73fb      	strb	r3, [r7, #15]
      break;
 80023da:	e00b      	b.n	80023f4 <DMA_CheckFifoParam+0xe4>
      break;
 80023dc:	bf00      	nop
 80023de:	e00a      	b.n	80023f6 <DMA_CheckFifoParam+0xe6>
      break;
 80023e0:	bf00      	nop
 80023e2:	e008      	b.n	80023f6 <DMA_CheckFifoParam+0xe6>
      break;
 80023e4:	bf00      	nop
 80023e6:	e006      	b.n	80023f6 <DMA_CheckFifoParam+0xe6>
      break;
 80023e8:	bf00      	nop
 80023ea:	e004      	b.n	80023f6 <DMA_CheckFifoParam+0xe6>
      break;
 80023ec:	bf00      	nop
 80023ee:	e002      	b.n	80023f6 <DMA_CheckFifoParam+0xe6>
      break;   
 80023f0:	bf00      	nop
 80023f2:	e000      	b.n	80023f6 <DMA_CheckFifoParam+0xe6>
      break;
 80023f4:	bf00      	nop
    }
  } 
  
  return status; 
 80023f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr

08002404 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002404:	b480      	push	{r7}
 8002406:	b089      	sub	sp, #36	; 0x24
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
 800240c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800240e:	2300      	movs	r3, #0
 8002410:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002412:	2300      	movs	r3, #0
 8002414:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002416:	2300      	movs	r3, #0
 8002418:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800241a:	2300      	movs	r3, #0
 800241c:	61fb      	str	r3, [r7, #28]
 800241e:	e165      	b.n	80026ec <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002420:	2201      	movs	r2, #1
 8002422:	69fb      	ldr	r3, [r7, #28]
 8002424:	fa02 f303 	lsl.w	r3, r2, r3
 8002428:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800242a:	683b      	ldr	r3, [r7, #0]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	697a      	ldr	r2, [r7, #20]
 8002430:	4013      	ands	r3, r2
 8002432:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	429a      	cmp	r2, r3
 800243a:	f040 8154 	bne.w	80026e6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800243e:	683b      	ldr	r3, [r7, #0]
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	2b02      	cmp	r3, #2
 8002444:	d003      	beq.n	800244e <HAL_GPIO_Init+0x4a>
 8002446:	683b      	ldr	r3, [r7, #0]
 8002448:	685b      	ldr	r3, [r3, #4]
 800244a:	2b12      	cmp	r3, #18
 800244c:	d123      	bne.n	8002496 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800244e:	69fb      	ldr	r3, [r7, #28]
 8002450:	08da      	lsrs	r2, r3, #3
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	3208      	adds	r2, #8
 8002456:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800245a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	f003 0307 	and.w	r3, r3, #7
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	220f      	movs	r2, #15
 8002466:	fa02 f303 	lsl.w	r3, r2, r3
 800246a:	43db      	mvns	r3, r3
 800246c:	69ba      	ldr	r2, [r7, #24]
 800246e:	4013      	ands	r3, r2
 8002470:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	691a      	ldr	r2, [r3, #16]
 8002476:	69fb      	ldr	r3, [r7, #28]
 8002478:	f003 0307 	and.w	r3, r3, #7
 800247c:	009b      	lsls	r3, r3, #2
 800247e:	fa02 f303 	lsl.w	r3, r2, r3
 8002482:	69ba      	ldr	r2, [r7, #24]
 8002484:	4313      	orrs	r3, r2
 8002486:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002488:	69fb      	ldr	r3, [r7, #28]
 800248a:	08da      	lsrs	r2, r3, #3
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	3208      	adds	r2, #8
 8002490:	69b9      	ldr	r1, [r7, #24]
 8002492:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	005b      	lsls	r3, r3, #1
 80024a0:	2203      	movs	r2, #3
 80024a2:	fa02 f303 	lsl.w	r3, r2, r3
 80024a6:	43db      	mvns	r3, r3
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	4013      	ands	r3, r2
 80024ac:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f003 0203 	and.w	r2, r3, #3
 80024b6:	69fb      	ldr	r3, [r7, #28]
 80024b8:	005b      	lsls	r3, r3, #1
 80024ba:	fa02 f303 	lsl.w	r3, r2, r3
 80024be:	69ba      	ldr	r2, [r7, #24]
 80024c0:	4313      	orrs	r3, r2
 80024c2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	69ba      	ldr	r2, [r7, #24]
 80024c8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	2b01      	cmp	r3, #1
 80024d0:	d00b      	beq.n	80024ea <HAL_GPIO_Init+0xe6>
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	685b      	ldr	r3, [r3, #4]
 80024d6:	2b02      	cmp	r3, #2
 80024d8:	d007      	beq.n	80024ea <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80024de:	2b11      	cmp	r3, #17
 80024e0:	d003      	beq.n	80024ea <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	2b12      	cmp	r3, #18
 80024e8:	d130      	bne.n	800254c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	689b      	ldr	r3, [r3, #8]
 80024ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	005b      	lsls	r3, r3, #1
 80024f4:	2203      	movs	r2, #3
 80024f6:	fa02 f303 	lsl.w	r3, r2, r3
 80024fa:	43db      	mvns	r3, r3
 80024fc:	69ba      	ldr	r2, [r7, #24]
 80024fe:	4013      	ands	r3, r2
 8002500:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002502:	683b      	ldr	r3, [r7, #0]
 8002504:	68da      	ldr	r2, [r3, #12]
 8002506:	69fb      	ldr	r3, [r7, #28]
 8002508:	005b      	lsls	r3, r3, #1
 800250a:	fa02 f303 	lsl.w	r3, r2, r3
 800250e:	69ba      	ldr	r2, [r7, #24]
 8002510:	4313      	orrs	r3, r2
 8002512:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	69ba      	ldr	r2, [r7, #24]
 8002518:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002520:	2201      	movs	r2, #1
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	43db      	mvns	r3, r3
 800252a:	69ba      	ldr	r2, [r7, #24]
 800252c:	4013      	ands	r3, r2
 800252e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	685b      	ldr	r3, [r3, #4]
 8002534:	091b      	lsrs	r3, r3, #4
 8002536:	f003 0201 	and.w	r2, r3, #1
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	fa02 f303 	lsl.w	r3, r2, r3
 8002540:	69ba      	ldr	r2, [r7, #24]
 8002542:	4313      	orrs	r3, r2
 8002544:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	68db      	ldr	r3, [r3, #12]
 8002550:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002552:	69fb      	ldr	r3, [r7, #28]
 8002554:	005b      	lsls	r3, r3, #1
 8002556:	2203      	movs	r2, #3
 8002558:	fa02 f303 	lsl.w	r3, r2, r3
 800255c:	43db      	mvns	r3, r3
 800255e:	69ba      	ldr	r2, [r7, #24]
 8002560:	4013      	ands	r3, r2
 8002562:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	689a      	ldr	r2, [r3, #8]
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	005b      	lsls	r3, r3, #1
 800256c:	fa02 f303 	lsl.w	r3, r2, r3
 8002570:	69ba      	ldr	r2, [r7, #24]
 8002572:	4313      	orrs	r3, r2
 8002574:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	69ba      	ldr	r2, [r7, #24]
 800257a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800257c:	683b      	ldr	r3, [r7, #0]
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002584:	2b00      	cmp	r3, #0
 8002586:	f000 80ae 	beq.w	80026e6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800258a:	2300      	movs	r3, #0
 800258c:	60fb      	str	r3, [r7, #12]
 800258e:	4b5c      	ldr	r3, [pc, #368]	; (8002700 <HAL_GPIO_Init+0x2fc>)
 8002590:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002592:	4a5b      	ldr	r2, [pc, #364]	; (8002700 <HAL_GPIO_Init+0x2fc>)
 8002594:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002598:	6453      	str	r3, [r2, #68]	; 0x44
 800259a:	4b59      	ldr	r3, [pc, #356]	; (8002700 <HAL_GPIO_Init+0x2fc>)
 800259c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800259e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025a2:	60fb      	str	r3, [r7, #12]
 80025a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80025a6:	4a57      	ldr	r2, [pc, #348]	; (8002704 <HAL_GPIO_Init+0x300>)
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	089b      	lsrs	r3, r3, #2
 80025ac:	3302      	adds	r3, #2
 80025ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	f003 0303 	and.w	r3, r3, #3
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	220f      	movs	r2, #15
 80025be:	fa02 f303 	lsl.w	r3, r2, r3
 80025c2:	43db      	mvns	r3, r3
 80025c4:	69ba      	ldr	r2, [r7, #24]
 80025c6:	4013      	ands	r3, r2
 80025c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a4e      	ldr	r2, [pc, #312]	; (8002708 <HAL_GPIO_Init+0x304>)
 80025ce:	4293      	cmp	r3, r2
 80025d0:	d025      	beq.n	800261e <HAL_GPIO_Init+0x21a>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	4a4d      	ldr	r2, [pc, #308]	; (800270c <HAL_GPIO_Init+0x308>)
 80025d6:	4293      	cmp	r3, r2
 80025d8:	d01f      	beq.n	800261a <HAL_GPIO_Init+0x216>
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	4a4c      	ldr	r2, [pc, #304]	; (8002710 <HAL_GPIO_Init+0x30c>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d019      	beq.n	8002616 <HAL_GPIO_Init+0x212>
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	4a4b      	ldr	r2, [pc, #300]	; (8002714 <HAL_GPIO_Init+0x310>)
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d013      	beq.n	8002612 <HAL_GPIO_Init+0x20e>
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	4a4a      	ldr	r2, [pc, #296]	; (8002718 <HAL_GPIO_Init+0x314>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d00d      	beq.n	800260e <HAL_GPIO_Init+0x20a>
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	4a49      	ldr	r2, [pc, #292]	; (800271c <HAL_GPIO_Init+0x318>)
 80025f6:	4293      	cmp	r3, r2
 80025f8:	d007      	beq.n	800260a <HAL_GPIO_Init+0x206>
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	4a48      	ldr	r2, [pc, #288]	; (8002720 <HAL_GPIO_Init+0x31c>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d101      	bne.n	8002606 <HAL_GPIO_Init+0x202>
 8002602:	2306      	movs	r3, #6
 8002604:	e00c      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 8002606:	2307      	movs	r3, #7
 8002608:	e00a      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 800260a:	2305      	movs	r3, #5
 800260c:	e008      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 800260e:	2304      	movs	r3, #4
 8002610:	e006      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 8002612:	2303      	movs	r3, #3
 8002614:	e004      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 8002616:	2302      	movs	r3, #2
 8002618:	e002      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 800261a:	2301      	movs	r3, #1
 800261c:	e000      	b.n	8002620 <HAL_GPIO_Init+0x21c>
 800261e:	2300      	movs	r3, #0
 8002620:	69fa      	ldr	r2, [r7, #28]
 8002622:	f002 0203 	and.w	r2, r2, #3
 8002626:	0092      	lsls	r2, r2, #2
 8002628:	4093      	lsls	r3, r2
 800262a:	69ba      	ldr	r2, [r7, #24]
 800262c:	4313      	orrs	r3, r2
 800262e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002630:	4934      	ldr	r1, [pc, #208]	; (8002704 <HAL_GPIO_Init+0x300>)
 8002632:	69fb      	ldr	r3, [r7, #28]
 8002634:	089b      	lsrs	r3, r3, #2
 8002636:	3302      	adds	r3, #2
 8002638:	69ba      	ldr	r2, [r7, #24]
 800263a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800263e:	4b39      	ldr	r3, [pc, #228]	; (8002724 <HAL_GPIO_Init+0x320>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	43db      	mvns	r3, r3
 8002648:	69ba      	ldr	r2, [r7, #24]
 800264a:	4013      	ands	r3, r2
 800264c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d003      	beq.n	8002662 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	4313      	orrs	r3, r2
 8002660:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002662:	4a30      	ldr	r2, [pc, #192]	; (8002724 <HAL_GPIO_Init+0x320>)
 8002664:	69bb      	ldr	r3, [r7, #24]
 8002666:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002668:	4b2e      	ldr	r3, [pc, #184]	; (8002724 <HAL_GPIO_Init+0x320>)
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	43db      	mvns	r3, r3
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	4013      	ands	r3, r2
 8002676:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002680:	2b00      	cmp	r3, #0
 8002682:	d003      	beq.n	800268c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002684:	69ba      	ldr	r2, [r7, #24]
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	4313      	orrs	r3, r2
 800268a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800268c:	4a25      	ldr	r2, [pc, #148]	; (8002724 <HAL_GPIO_Init+0x320>)
 800268e:	69bb      	ldr	r3, [r7, #24]
 8002690:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002692:	4b24      	ldr	r3, [pc, #144]	; (8002724 <HAL_GPIO_Init+0x320>)
 8002694:	689b      	ldr	r3, [r3, #8]
 8002696:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	43db      	mvns	r3, r3
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	4013      	ands	r3, r2
 80026a0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685b      	ldr	r3, [r3, #4]
 80026a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d003      	beq.n	80026b6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80026ae:	69ba      	ldr	r2, [r7, #24]
 80026b0:	693b      	ldr	r3, [r7, #16]
 80026b2:	4313      	orrs	r3, r2
 80026b4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80026b6:	4a1b      	ldr	r2, [pc, #108]	; (8002724 <HAL_GPIO_Init+0x320>)
 80026b8:	69bb      	ldr	r3, [r7, #24]
 80026ba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80026bc:	4b19      	ldr	r3, [pc, #100]	; (8002724 <HAL_GPIO_Init+0x320>)
 80026be:	68db      	ldr	r3, [r3, #12]
 80026c0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80026c2:	693b      	ldr	r3, [r7, #16]
 80026c4:	43db      	mvns	r3, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
 80026d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d003      	beq.n	80026e0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	693b      	ldr	r3, [r7, #16]
 80026dc:	4313      	orrs	r3, r2
 80026de:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80026e0:	4a10      	ldr	r2, [pc, #64]	; (8002724 <HAL_GPIO_Init+0x320>)
 80026e2:	69bb      	ldr	r3, [r7, #24]
 80026e4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3301      	adds	r3, #1
 80026ea:	61fb      	str	r3, [r7, #28]
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	2b0f      	cmp	r3, #15
 80026f0:	f67f ae96 	bls.w	8002420 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80026f4:	bf00      	nop
 80026f6:	3724      	adds	r7, #36	; 0x24
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr
 8002700:	40023800 	.word	0x40023800
 8002704:	40013800 	.word	0x40013800
 8002708:	40020000 	.word	0x40020000
 800270c:	40020400 	.word	0x40020400
 8002710:	40020800 	.word	0x40020800
 8002714:	40020c00 	.word	0x40020c00
 8002718:	40021000 	.word	0x40021000
 800271c:	40021400 	.word	0x40021400
 8002720:	40021800 	.word	0x40021800
 8002724:	40013c00 	.word	0x40013c00

08002728 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
 8002730:	460b      	mov	r3, r1
 8002732:	807b      	strh	r3, [r7, #2]
 8002734:	4613      	mov	r3, r2
 8002736:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002738:	787b      	ldrb	r3, [r7, #1]
 800273a:	2b00      	cmp	r3, #0
 800273c:	d003      	beq.n	8002746 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800273e:	887a      	ldrh	r2, [r7, #2]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002744:	e003      	b.n	800274e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002746:	887b      	ldrh	r3, [r7, #2]
 8002748:	041a      	lsls	r2, r3, #16
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	619a      	str	r2, [r3, #24]
}
 800274e:	bf00      	nop
 8002750:	370c      	adds	r7, #12
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr

0800275a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800275a:	b480      	push	{r7}
 800275c:	b083      	sub	sp, #12
 800275e:	af00      	add	r7, sp, #0
 8002760:	6078      	str	r0, [r7, #4]
 8002762:	460b      	mov	r3, r1
 8002764:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	695a      	ldr	r2, [r3, #20]
 800276a:	887b      	ldrh	r3, [r7, #2]
 800276c:	401a      	ands	r2, r3
 800276e:	887b      	ldrh	r3, [r7, #2]
 8002770:	429a      	cmp	r2, r3
 8002772:	d104      	bne.n	800277e <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8002774:	887b      	ldrh	r3, [r7, #2]
 8002776:	041a      	lsls	r2, r3, #16
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 800277c:	e002      	b.n	8002784 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 800277e:	887a      	ldrh	r2, [r7, #2]
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	619a      	str	r2, [r3, #24]
}
 8002784:	bf00      	nop
 8002786:	370c      	adds	r7, #12
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr

08002790 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b084      	sub	sp, #16
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2b00      	cmp	r3, #0
 800279e:	d101      	bne.n	80027a4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80027a0:	2301      	movs	r3, #1
 80027a2:	e0ca      	b.n	800293a <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80027a4:	4b67      	ldr	r3, [pc, #412]	; (8002944 <HAL_RCC_ClockConfig+0x1b4>)
 80027a6:	681b      	ldr	r3, [r3, #0]
 80027a8:	f003 030f 	and.w	r3, r3, #15
 80027ac:	683a      	ldr	r2, [r7, #0]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d90c      	bls.n	80027cc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027b2:	4b64      	ldr	r3, [pc, #400]	; (8002944 <HAL_RCC_ClockConfig+0x1b4>)
 80027b4:	683a      	ldr	r2, [r7, #0]
 80027b6:	b2d2      	uxtb	r2, r2
 80027b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80027ba:	4b62      	ldr	r3, [pc, #392]	; (8002944 <HAL_RCC_ClockConfig+0x1b4>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f003 030f 	and.w	r3, r3, #15
 80027c2:	683a      	ldr	r2, [r7, #0]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d001      	beq.n	80027cc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	e0b6      	b.n	800293a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f003 0302 	and.w	r3, r3, #2
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d020      	beq.n	800281a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	f003 0304 	and.w	r3, r3, #4
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d005      	beq.n	80027f0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80027e4:	4b58      	ldr	r3, [pc, #352]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 80027e6:	689b      	ldr	r3, [r3, #8]
 80027e8:	4a57      	ldr	r2, [pc, #348]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 80027ea:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80027ee:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f003 0308 	and.w	r3, r3, #8
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d005      	beq.n	8002808 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80027fc:	4b52      	ldr	r3, [pc, #328]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 80027fe:	689b      	ldr	r3, [r3, #8]
 8002800:	4a51      	ldr	r2, [pc, #324]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 8002802:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002806:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002808:	4b4f      	ldr	r3, [pc, #316]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	494c      	ldr	r1, [pc, #304]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 8002816:	4313      	orrs	r3, r2
 8002818:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f003 0301 	and.w	r3, r3, #1
 8002822:	2b00      	cmp	r3, #0
 8002824:	d044      	beq.n	80028b0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	2b01      	cmp	r3, #1
 800282c:	d107      	bne.n	800283e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800282e:	4b46      	ldr	r3, [pc, #280]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d119      	bne.n	800286e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800283a:	2301      	movs	r3, #1
 800283c:	e07d      	b.n	800293a <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	2b02      	cmp	r3, #2
 8002844:	d003      	beq.n	800284e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800284a:	2b03      	cmp	r3, #3
 800284c:	d107      	bne.n	800285e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800284e:	4b3e      	ldr	r3, [pc, #248]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002856:	2b00      	cmp	r3, #0
 8002858:	d109      	bne.n	800286e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800285a:	2301      	movs	r3, #1
 800285c:	e06d      	b.n	800293a <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800285e:	4b3a      	ldr	r3, [pc, #232]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f003 0302 	and.w	r3, r3, #2
 8002866:	2b00      	cmp	r3, #0
 8002868:	d101      	bne.n	800286e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e065      	b.n	800293a <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800286e:	4b36      	ldr	r3, [pc, #216]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 8002870:	689b      	ldr	r3, [r3, #8]
 8002872:	f023 0203 	bic.w	r2, r3, #3
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	685b      	ldr	r3, [r3, #4]
 800287a:	4933      	ldr	r1, [pc, #204]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 800287c:	4313      	orrs	r3, r2
 800287e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002880:	f7fe fbe8 	bl	8001054 <HAL_GetTick>
 8002884:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002886:	e00a      	b.n	800289e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002888:	f7fe fbe4 	bl	8001054 <HAL_GetTick>
 800288c:	4602      	mov	r2, r0
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	f241 3288 	movw	r2, #5000	; 0x1388
 8002896:	4293      	cmp	r3, r2
 8002898:	d901      	bls.n	800289e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800289a:	2303      	movs	r3, #3
 800289c:	e04d      	b.n	800293a <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800289e:	4b2a      	ldr	r3, [pc, #168]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f003 020c 	and.w	r2, r3, #12
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	009b      	lsls	r3, r3, #2
 80028ac:	429a      	cmp	r2, r3
 80028ae:	d1eb      	bne.n	8002888 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80028b0:	4b24      	ldr	r3, [pc, #144]	; (8002944 <HAL_RCC_ClockConfig+0x1b4>)
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f003 030f 	and.w	r3, r3, #15
 80028b8:	683a      	ldr	r2, [r7, #0]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d20c      	bcs.n	80028d8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028be:	4b21      	ldr	r3, [pc, #132]	; (8002944 <HAL_RCC_ClockConfig+0x1b4>)
 80028c0:	683a      	ldr	r2, [r7, #0]
 80028c2:	b2d2      	uxtb	r2, r2
 80028c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028c6:	4b1f      	ldr	r3, [pc, #124]	; (8002944 <HAL_RCC_ClockConfig+0x1b4>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f003 030f 	and.w	r3, r3, #15
 80028ce:	683a      	ldr	r2, [r7, #0]
 80028d0:	429a      	cmp	r2, r3
 80028d2:	d001      	beq.n	80028d8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e030      	b.n	800293a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0304 	and.w	r3, r3, #4
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d008      	beq.n	80028f6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80028e4:	4b18      	ldr	r3, [pc, #96]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 80028e6:	689b      	ldr	r3, [r3, #8]
 80028e8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	4915      	ldr	r1, [pc, #84]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 80028f2:	4313      	orrs	r3, r2
 80028f4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f003 0308 	and.w	r3, r3, #8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d009      	beq.n	8002916 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002902:	4b11      	ldr	r3, [pc, #68]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	691b      	ldr	r3, [r3, #16]
 800290e:	00db      	lsls	r3, r3, #3
 8002910:	490d      	ldr	r1, [pc, #52]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 8002912:	4313      	orrs	r3, r2
 8002914:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002916:	f000 f851 	bl	80029bc <HAL_RCC_GetSysClockFreq>
 800291a:	4601      	mov	r1, r0
 800291c:	4b0a      	ldr	r3, [pc, #40]	; (8002948 <HAL_RCC_ClockConfig+0x1b8>)
 800291e:	689b      	ldr	r3, [r3, #8]
 8002920:	091b      	lsrs	r3, r3, #4
 8002922:	f003 030f 	and.w	r3, r3, #15
 8002926:	4a09      	ldr	r2, [pc, #36]	; (800294c <HAL_RCC_ClockConfig+0x1bc>)
 8002928:	5cd3      	ldrb	r3, [r2, r3]
 800292a:	fa21 f303 	lsr.w	r3, r1, r3
 800292e:	4a08      	ldr	r2, [pc, #32]	; (8002950 <HAL_RCC_ClockConfig+0x1c0>)
 8002930:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8002932:	2000      	movs	r0, #0
 8002934:	f7fe fb4a 	bl	8000fcc <HAL_InitTick>

  return HAL_OK;
 8002938:	2300      	movs	r3, #0
}
 800293a:	4618      	mov	r0, r3
 800293c:	3710      	adds	r7, #16
 800293e:	46bd      	mov	sp, r7
 8002940:	bd80      	pop	{r7, pc}
 8002942:	bf00      	nop
 8002944:	40023c00 	.word	0x40023c00
 8002948:	40023800 	.word	0x40023800
 800294c:	0801d518 	.word	0x0801d518
 8002950:	2000002c 	.word	0x2000002c

08002954 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002958:	4b03      	ldr	r3, [pc, #12]	; (8002968 <HAL_RCC_GetHCLKFreq+0x14>)
 800295a:	681b      	ldr	r3, [r3, #0]
}
 800295c:	4618      	mov	r0, r3
 800295e:	46bd      	mov	sp, r7
 8002960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002964:	4770      	bx	lr
 8002966:	bf00      	nop
 8002968:	2000002c 	.word	0x2000002c

0800296c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002970:	f7ff fff0 	bl	8002954 <HAL_RCC_GetHCLKFreq>
 8002974:	4601      	mov	r1, r0
 8002976:	4b05      	ldr	r3, [pc, #20]	; (800298c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	0a9b      	lsrs	r3, r3, #10
 800297c:	f003 0307 	and.w	r3, r3, #7
 8002980:	4a03      	ldr	r2, [pc, #12]	; (8002990 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002982:	5cd3      	ldrb	r3, [r2, r3]
 8002984:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002988:	4618      	mov	r0, r3
 800298a:	bd80      	pop	{r7, pc}
 800298c:	40023800 	.word	0x40023800
 8002990:	0801d528 	.word	0x0801d528

08002994 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002998:	f7ff ffdc 	bl	8002954 <HAL_RCC_GetHCLKFreq>
 800299c:	4601      	mov	r1, r0
 800299e:	4b05      	ldr	r3, [pc, #20]	; (80029b4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029a0:	689b      	ldr	r3, [r3, #8]
 80029a2:	0b5b      	lsrs	r3, r3, #13
 80029a4:	f003 0307 	and.w	r3, r3, #7
 80029a8:	4a03      	ldr	r2, [pc, #12]	; (80029b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029aa:	5cd3      	ldrb	r3, [r2, r3]
 80029ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	bd80      	pop	{r7, pc}
 80029b4:	40023800 	.word	0x40023800
 80029b8:	0801d528 	.word	0x0801d528

080029bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80029be:	b087      	sub	sp, #28
 80029c0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80029c2:	2300      	movs	r3, #0
 80029c4:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 80029c6:	2300      	movs	r3, #0
 80029c8:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 80029ce:	2300      	movs	r3, #0
 80029d0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80029d2:	2300      	movs	r3, #0
 80029d4:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80029d6:	4bc6      	ldr	r3, [pc, #792]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x334>)
 80029d8:	689b      	ldr	r3, [r3, #8]
 80029da:	f003 030c 	and.w	r3, r3, #12
 80029de:	2b0c      	cmp	r3, #12
 80029e0:	f200 817e 	bhi.w	8002ce0 <HAL_RCC_GetSysClockFreq+0x324>
 80029e4:	a201      	add	r2, pc, #4	; (adr r2, 80029ec <HAL_RCC_GetSysClockFreq+0x30>)
 80029e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029ea:	bf00      	nop
 80029ec:	08002a21 	.word	0x08002a21
 80029f0:	08002ce1 	.word	0x08002ce1
 80029f4:	08002ce1 	.word	0x08002ce1
 80029f8:	08002ce1 	.word	0x08002ce1
 80029fc:	08002a27 	.word	0x08002a27
 8002a00:	08002ce1 	.word	0x08002ce1
 8002a04:	08002ce1 	.word	0x08002ce1
 8002a08:	08002ce1 	.word	0x08002ce1
 8002a0c:	08002a2d 	.word	0x08002a2d
 8002a10:	08002ce1 	.word	0x08002ce1
 8002a14:	08002ce1 	.word	0x08002ce1
 8002a18:	08002ce1 	.word	0x08002ce1
 8002a1c:	08002b89 	.word	0x08002b89
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a20:	4bb4      	ldr	r3, [pc, #720]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x338>)
 8002a22:	613b      	str	r3, [r7, #16]
       break;
 8002a24:	e15f      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a26:	4bb4      	ldr	r3, [pc, #720]	; (8002cf8 <HAL_RCC_GetSysClockFreq+0x33c>)
 8002a28:	613b      	str	r3, [r7, #16]
      break;
 8002a2a:	e15c      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a2c:	4bb0      	ldr	r3, [pc, #704]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x334>)
 8002a2e:	685b      	ldr	r3, [r3, #4]
 8002a30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002a34:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002a36:	4bae      	ldr	r3, [pc, #696]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x334>)
 8002a38:	685b      	ldr	r3, [r3, #4]
 8002a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d04a      	beq.n	8002ad8 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a42:	4bab      	ldr	r3, [pc, #684]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x334>)
 8002a44:	685b      	ldr	r3, [r3, #4]
 8002a46:	099b      	lsrs	r3, r3, #6
 8002a48:	f04f 0400 	mov.w	r4, #0
 8002a4c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002a50:	f04f 0200 	mov.w	r2, #0
 8002a54:	ea03 0501 	and.w	r5, r3, r1
 8002a58:	ea04 0602 	and.w	r6, r4, r2
 8002a5c:	4629      	mov	r1, r5
 8002a5e:	4632      	mov	r2, r6
 8002a60:	f04f 0300 	mov.w	r3, #0
 8002a64:	f04f 0400 	mov.w	r4, #0
 8002a68:	0154      	lsls	r4, r2, #5
 8002a6a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002a6e:	014b      	lsls	r3, r1, #5
 8002a70:	4619      	mov	r1, r3
 8002a72:	4622      	mov	r2, r4
 8002a74:	1b49      	subs	r1, r1, r5
 8002a76:	eb62 0206 	sbc.w	r2, r2, r6
 8002a7a:	f04f 0300 	mov.w	r3, #0
 8002a7e:	f04f 0400 	mov.w	r4, #0
 8002a82:	0194      	lsls	r4, r2, #6
 8002a84:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002a88:	018b      	lsls	r3, r1, #6
 8002a8a:	1a5b      	subs	r3, r3, r1
 8002a8c:	eb64 0402 	sbc.w	r4, r4, r2
 8002a90:	f04f 0100 	mov.w	r1, #0
 8002a94:	f04f 0200 	mov.w	r2, #0
 8002a98:	00e2      	lsls	r2, r4, #3
 8002a9a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002a9e:	00d9      	lsls	r1, r3, #3
 8002aa0:	460b      	mov	r3, r1
 8002aa2:	4614      	mov	r4, r2
 8002aa4:	195b      	adds	r3, r3, r5
 8002aa6:	eb44 0406 	adc.w	r4, r4, r6
 8002aaa:	f04f 0100 	mov.w	r1, #0
 8002aae:	f04f 0200 	mov.w	r2, #0
 8002ab2:	0262      	lsls	r2, r4, #9
 8002ab4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002ab8:	0259      	lsls	r1, r3, #9
 8002aba:	460b      	mov	r3, r1
 8002abc:	4614      	mov	r4, r2
 8002abe:	4618      	mov	r0, r3
 8002ac0:	4621      	mov	r1, r4
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	f04f 0400 	mov.w	r4, #0
 8002ac8:	461a      	mov	r2, r3
 8002aca:	4623      	mov	r3, r4
 8002acc:	f7fe f8dc 	bl	8000c88 <__aeabi_uldivmod>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	460c      	mov	r4, r1
 8002ad4:	617b      	str	r3, [r7, #20]
 8002ad6:	e049      	b.n	8002b6c <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002ad8:	4b85      	ldr	r3, [pc, #532]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x334>)
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	099b      	lsrs	r3, r3, #6
 8002ade:	f04f 0400 	mov.w	r4, #0
 8002ae2:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002ae6:	f04f 0200 	mov.w	r2, #0
 8002aea:	ea03 0501 	and.w	r5, r3, r1
 8002aee:	ea04 0602 	and.w	r6, r4, r2
 8002af2:	4629      	mov	r1, r5
 8002af4:	4632      	mov	r2, r6
 8002af6:	f04f 0300 	mov.w	r3, #0
 8002afa:	f04f 0400 	mov.w	r4, #0
 8002afe:	0154      	lsls	r4, r2, #5
 8002b00:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002b04:	014b      	lsls	r3, r1, #5
 8002b06:	4619      	mov	r1, r3
 8002b08:	4622      	mov	r2, r4
 8002b0a:	1b49      	subs	r1, r1, r5
 8002b0c:	eb62 0206 	sbc.w	r2, r2, r6
 8002b10:	f04f 0300 	mov.w	r3, #0
 8002b14:	f04f 0400 	mov.w	r4, #0
 8002b18:	0194      	lsls	r4, r2, #6
 8002b1a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002b1e:	018b      	lsls	r3, r1, #6
 8002b20:	1a5b      	subs	r3, r3, r1
 8002b22:	eb64 0402 	sbc.w	r4, r4, r2
 8002b26:	f04f 0100 	mov.w	r1, #0
 8002b2a:	f04f 0200 	mov.w	r2, #0
 8002b2e:	00e2      	lsls	r2, r4, #3
 8002b30:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002b34:	00d9      	lsls	r1, r3, #3
 8002b36:	460b      	mov	r3, r1
 8002b38:	4614      	mov	r4, r2
 8002b3a:	195b      	adds	r3, r3, r5
 8002b3c:	eb44 0406 	adc.w	r4, r4, r6
 8002b40:	f04f 0100 	mov.w	r1, #0
 8002b44:	f04f 0200 	mov.w	r2, #0
 8002b48:	02a2      	lsls	r2, r4, #10
 8002b4a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002b4e:	0299      	lsls	r1, r3, #10
 8002b50:	460b      	mov	r3, r1
 8002b52:	4614      	mov	r4, r2
 8002b54:	4618      	mov	r0, r3
 8002b56:	4621      	mov	r1, r4
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	f04f 0400 	mov.w	r4, #0
 8002b5e:	461a      	mov	r2, r3
 8002b60:	4623      	mov	r3, r4
 8002b62:	f7fe f891 	bl	8000c88 <__aeabi_uldivmod>
 8002b66:	4603      	mov	r3, r0
 8002b68:	460c      	mov	r4, r1
 8002b6a:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002b6c:	4b60      	ldr	r3, [pc, #384]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x334>)
 8002b6e:	685b      	ldr	r3, [r3, #4]
 8002b70:	0c1b      	lsrs	r3, r3, #16
 8002b72:	f003 0303 	and.w	r3, r3, #3
 8002b76:	3301      	adds	r3, #1
 8002b78:	005b      	lsls	r3, r3, #1
 8002b7a:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8002b7c:	697a      	ldr	r2, [r7, #20]
 8002b7e:	68bb      	ldr	r3, [r7, #8]
 8002b80:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b84:	613b      	str	r3, [r7, #16]
      break;
 8002b86:	e0ae      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002b88:	4b59      	ldr	r3, [pc, #356]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x334>)
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002b90:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002b92:	4b57      	ldr	r3, [pc, #348]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x334>)
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d04a      	beq.n	8002c34 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b9e:	4b54      	ldr	r3, [pc, #336]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x334>)
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	099b      	lsrs	r3, r3, #6
 8002ba4:	f04f 0400 	mov.w	r4, #0
 8002ba8:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002bac:	f04f 0200 	mov.w	r2, #0
 8002bb0:	ea03 0501 	and.w	r5, r3, r1
 8002bb4:	ea04 0602 	and.w	r6, r4, r2
 8002bb8:	4629      	mov	r1, r5
 8002bba:	4632      	mov	r2, r6
 8002bbc:	f04f 0300 	mov.w	r3, #0
 8002bc0:	f04f 0400 	mov.w	r4, #0
 8002bc4:	0154      	lsls	r4, r2, #5
 8002bc6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002bca:	014b      	lsls	r3, r1, #5
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4622      	mov	r2, r4
 8002bd0:	1b49      	subs	r1, r1, r5
 8002bd2:	eb62 0206 	sbc.w	r2, r2, r6
 8002bd6:	f04f 0300 	mov.w	r3, #0
 8002bda:	f04f 0400 	mov.w	r4, #0
 8002bde:	0194      	lsls	r4, r2, #6
 8002be0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002be4:	018b      	lsls	r3, r1, #6
 8002be6:	1a5b      	subs	r3, r3, r1
 8002be8:	eb64 0402 	sbc.w	r4, r4, r2
 8002bec:	f04f 0100 	mov.w	r1, #0
 8002bf0:	f04f 0200 	mov.w	r2, #0
 8002bf4:	00e2      	lsls	r2, r4, #3
 8002bf6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002bfa:	00d9      	lsls	r1, r3, #3
 8002bfc:	460b      	mov	r3, r1
 8002bfe:	4614      	mov	r4, r2
 8002c00:	195b      	adds	r3, r3, r5
 8002c02:	eb44 0406 	adc.w	r4, r4, r6
 8002c06:	f04f 0100 	mov.w	r1, #0
 8002c0a:	f04f 0200 	mov.w	r2, #0
 8002c0e:	0262      	lsls	r2, r4, #9
 8002c10:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002c14:	0259      	lsls	r1, r3, #9
 8002c16:	460b      	mov	r3, r1
 8002c18:	4614      	mov	r4, r2
 8002c1a:	4618      	mov	r0, r3
 8002c1c:	4621      	mov	r1, r4
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	f04f 0400 	mov.w	r4, #0
 8002c24:	461a      	mov	r2, r3
 8002c26:	4623      	mov	r3, r4
 8002c28:	f7fe f82e 	bl	8000c88 <__aeabi_uldivmod>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	460c      	mov	r4, r1
 8002c30:	617b      	str	r3, [r7, #20]
 8002c32:	e049      	b.n	8002cc8 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c34:	4b2e      	ldr	r3, [pc, #184]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x334>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	099b      	lsrs	r3, r3, #6
 8002c3a:	f04f 0400 	mov.w	r4, #0
 8002c3e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c42:	f04f 0200 	mov.w	r2, #0
 8002c46:	ea03 0501 	and.w	r5, r3, r1
 8002c4a:	ea04 0602 	and.w	r6, r4, r2
 8002c4e:	4629      	mov	r1, r5
 8002c50:	4632      	mov	r2, r6
 8002c52:	f04f 0300 	mov.w	r3, #0
 8002c56:	f04f 0400 	mov.w	r4, #0
 8002c5a:	0154      	lsls	r4, r2, #5
 8002c5c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002c60:	014b      	lsls	r3, r1, #5
 8002c62:	4619      	mov	r1, r3
 8002c64:	4622      	mov	r2, r4
 8002c66:	1b49      	subs	r1, r1, r5
 8002c68:	eb62 0206 	sbc.w	r2, r2, r6
 8002c6c:	f04f 0300 	mov.w	r3, #0
 8002c70:	f04f 0400 	mov.w	r4, #0
 8002c74:	0194      	lsls	r4, r2, #6
 8002c76:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002c7a:	018b      	lsls	r3, r1, #6
 8002c7c:	1a5b      	subs	r3, r3, r1
 8002c7e:	eb64 0402 	sbc.w	r4, r4, r2
 8002c82:	f04f 0100 	mov.w	r1, #0
 8002c86:	f04f 0200 	mov.w	r2, #0
 8002c8a:	00e2      	lsls	r2, r4, #3
 8002c8c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002c90:	00d9      	lsls	r1, r3, #3
 8002c92:	460b      	mov	r3, r1
 8002c94:	4614      	mov	r4, r2
 8002c96:	195b      	adds	r3, r3, r5
 8002c98:	eb44 0406 	adc.w	r4, r4, r6
 8002c9c:	f04f 0100 	mov.w	r1, #0
 8002ca0:	f04f 0200 	mov.w	r2, #0
 8002ca4:	02a2      	lsls	r2, r4, #10
 8002ca6:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002caa:	0299      	lsls	r1, r3, #10
 8002cac:	460b      	mov	r3, r1
 8002cae:	4614      	mov	r4, r2
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	4621      	mov	r1, r4
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f04f 0400 	mov.w	r4, #0
 8002cba:	461a      	mov	r2, r3
 8002cbc:	4623      	mov	r3, r4
 8002cbe:	f7fd ffe3 	bl	8000c88 <__aeabi_uldivmod>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	460c      	mov	r4, r1
 8002cc6:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002cc8:	4b09      	ldr	r3, [pc, #36]	; (8002cf0 <HAL_RCC_GetSysClockFreq+0x334>)
 8002cca:	685b      	ldr	r3, [r3, #4]
 8002ccc:	0f1b      	lsrs	r3, r3, #28
 8002cce:	f003 0307 	and.w	r3, r3, #7
 8002cd2:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002cdc:	613b      	str	r3, [r7, #16]
      break;
 8002cde:	e002      	b.n	8002ce6 <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ce0:	4b04      	ldr	r3, [pc, #16]	; (8002cf4 <HAL_RCC_GetSysClockFreq+0x338>)
 8002ce2:	613b      	str	r3, [r7, #16]
      break;
 8002ce4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ce6:	693b      	ldr	r3, [r7, #16]
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	371c      	adds	r7, #28
 8002cec:	46bd      	mov	sp, r7
 8002cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002cf0:	40023800 	.word	0x40023800
 8002cf4:	00f42400 	.word	0x00f42400
 8002cf8:	007a1200 	.word	0x007a1200

08002cfc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002d04:	2300      	movs	r3, #0
 8002d06:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	f000 8083 	beq.w	8002e1c <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002d16:	4b95      	ldr	r3, [pc, #596]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002d18:	689b      	ldr	r3, [r3, #8]
 8002d1a:	f003 030c 	and.w	r3, r3, #12
 8002d1e:	2b04      	cmp	r3, #4
 8002d20:	d019      	beq.n	8002d56 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d22:	4b92      	ldr	r3, [pc, #584]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8002d2a:	2b08      	cmp	r3, #8
 8002d2c:	d106      	bne.n	8002d3c <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d2e:	4b8f      	ldr	r3, [pc, #572]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002d30:	685b      	ldr	r3, [r3, #4]
 8002d32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d36:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d3a:	d00c      	beq.n	8002d56 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d3c:	4b8b      	ldr	r3, [pc, #556]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8002d44:	2b0c      	cmp	r3, #12
 8002d46:	d112      	bne.n	8002d6e <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002d48:	4b88      	ldr	r3, [pc, #544]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002d4a:	685b      	ldr	r3, [r3, #4]
 8002d4c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002d50:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d54:	d10b      	bne.n	8002d6e <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d56:	4b85      	ldr	r3, [pc, #532]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d05b      	beq.n	8002e1a <HAL_RCC_OscConfig+0x11e>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d157      	bne.n	8002e1a <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e216      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d76:	d106      	bne.n	8002d86 <HAL_RCC_OscConfig+0x8a>
 8002d78:	4b7c      	ldr	r3, [pc, #496]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	4a7b      	ldr	r2, [pc, #492]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002d7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d82:	6013      	str	r3, [r2, #0]
 8002d84:	e01d      	b.n	8002dc2 <HAL_RCC_OscConfig+0xc6>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d8e:	d10c      	bne.n	8002daa <HAL_RCC_OscConfig+0xae>
 8002d90:	4b76      	ldr	r3, [pc, #472]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a75      	ldr	r2, [pc, #468]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002d96:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d9a:	6013      	str	r3, [r2, #0]
 8002d9c:	4b73      	ldr	r3, [pc, #460]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a72      	ldr	r2, [pc, #456]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002da2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002da6:	6013      	str	r3, [r2, #0]
 8002da8:	e00b      	b.n	8002dc2 <HAL_RCC_OscConfig+0xc6>
 8002daa:	4b70      	ldr	r3, [pc, #448]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a6f      	ldr	r2, [pc, #444]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002db0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002db4:	6013      	str	r3, [r2, #0]
 8002db6:	4b6d      	ldr	r3, [pc, #436]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a6c      	ldr	r2, [pc, #432]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002dbc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002dc0:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d013      	beq.n	8002df2 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dca:	f7fe f943 	bl	8001054 <HAL_GetTick>
 8002dce:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dd2:	f7fe f93f 	bl	8001054 <HAL_GetTick>
 8002dd6:	4602      	mov	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b64      	cmp	r3, #100	; 0x64
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e1db      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002de4:	4b61      	ldr	r3, [pc, #388]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d0f0      	beq.n	8002dd2 <HAL_RCC_OscConfig+0xd6>
 8002df0:	e014      	b.n	8002e1c <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df2:	f7fe f92f 	bl	8001054 <HAL_GetTick>
 8002df6:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002df8:	e008      	b.n	8002e0c <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002dfa:	f7fe f92b 	bl	8001054 <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b64      	cmp	r3, #100	; 0x64
 8002e06:	d901      	bls.n	8002e0c <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8002e08:	2303      	movs	r3, #3
 8002e0a:	e1c7      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002e0c:	4b57      	ldr	r3, [pc, #348]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d1f0      	bne.n	8002dfa <HAL_RCC_OscConfig+0xfe>
 8002e18:	e000      	b.n	8002e1c <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e1a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0302 	and.w	r3, r3, #2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d06f      	beq.n	8002f08 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002e28:	4b50      	ldr	r3, [pc, #320]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	f003 030c 	and.w	r3, r3, #12
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d017      	beq.n	8002e64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e34:	4b4d      	ldr	r3, [pc, #308]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8002e3c:	2b08      	cmp	r3, #8
 8002e3e:	d105      	bne.n	8002e4c <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e40:	4b4a      	ldr	r3, [pc, #296]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002e42:	685b      	ldr	r3, [r3, #4]
 8002e44:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d00b      	beq.n	8002e64 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e4c:	4b47      	ldr	r3, [pc, #284]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8002e54:	2b0c      	cmp	r3, #12
 8002e56:	d11c      	bne.n	8002e92 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002e58:	4b44      	ldr	r3, [pc, #272]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d116      	bne.n	8002e92 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e64:	4b41      	ldr	r3, [pc, #260]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	f003 0302 	and.w	r3, r3, #2
 8002e6c:	2b00      	cmp	r3, #0
 8002e6e:	d005      	beq.n	8002e7c <HAL_RCC_OscConfig+0x180>
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d001      	beq.n	8002e7c <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8002e78:	2301      	movs	r3, #1
 8002e7a:	e18f      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e7c:	4b3b      	ldr	r3, [pc, #236]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	691b      	ldr	r3, [r3, #16]
 8002e88:	00db      	lsls	r3, r3, #3
 8002e8a:	4938      	ldr	r1, [pc, #224]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002e8c:	4313      	orrs	r3, r2
 8002e8e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e90:	e03a      	b.n	8002f08 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	68db      	ldr	r3, [r3, #12]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d020      	beq.n	8002edc <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e9a:	4b35      	ldr	r3, [pc, #212]	; (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002e9c:	2201      	movs	r2, #1
 8002e9e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea0:	f7fe f8d8 	bl	8001054 <HAL_GetTick>
 8002ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ea6:	e008      	b.n	8002eba <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002ea8:	f7fe f8d4 	bl	8001054 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b02      	cmp	r3, #2
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e170      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002eba:	4b2c      	ldr	r3, [pc, #176]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0302 	and.w	r3, r3, #2
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d0f0      	beq.n	8002ea8 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ec6:	4b29      	ldr	r3, [pc, #164]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	691b      	ldr	r3, [r3, #16]
 8002ed2:	00db      	lsls	r3, r3, #3
 8002ed4:	4925      	ldr	r1, [pc, #148]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	600b      	str	r3, [r1, #0]
 8002eda:	e015      	b.n	8002f08 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002edc:	4b24      	ldr	r3, [pc, #144]	; (8002f70 <HAL_RCC_OscConfig+0x274>)
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee2:	f7fe f8b7 	bl	8001054 <HAL_GetTick>
 8002ee6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002ee8:	e008      	b.n	8002efc <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002eea:	f7fe f8b3 	bl	8001054 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d901      	bls.n	8002efc <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	e14f      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002efc:	4b1b      	ldr	r3, [pc, #108]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f003 0302 	and.w	r3, r3, #2
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d1f0      	bne.n	8002eea <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f003 0308 	and.w	r3, r3, #8
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d037      	beq.n	8002f84 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	695b      	ldr	r3, [r3, #20]
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d016      	beq.n	8002f4a <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002f1c:	4b15      	ldr	r3, [pc, #84]	; (8002f74 <HAL_RCC_OscConfig+0x278>)
 8002f1e:	2201      	movs	r2, #1
 8002f20:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f22:	f7fe f897 	bl	8001054 <HAL_GetTick>
 8002f26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f28:	e008      	b.n	8002f3c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f2a:	f7fe f893 	bl	8001054 <HAL_GetTick>
 8002f2e:	4602      	mov	r2, r0
 8002f30:	693b      	ldr	r3, [r7, #16]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d901      	bls.n	8002f3c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002f38:	2303      	movs	r3, #3
 8002f3a:	e12f      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002f3c:	4b0b      	ldr	r3, [pc, #44]	; (8002f6c <HAL_RCC_OscConfig+0x270>)
 8002f3e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f40:	f003 0302 	and.w	r3, r3, #2
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d0f0      	beq.n	8002f2a <HAL_RCC_OscConfig+0x22e>
 8002f48:	e01c      	b.n	8002f84 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002f4a:	4b0a      	ldr	r3, [pc, #40]	; (8002f74 <HAL_RCC_OscConfig+0x278>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f50:	f7fe f880 	bl	8001054 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f56:	e00f      	b.n	8002f78 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002f58:	f7fe f87c 	bl	8001054 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d908      	bls.n	8002f78 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e118      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
 8002f6a:	bf00      	nop
 8002f6c:	40023800 	.word	0x40023800
 8002f70:	42470000 	.word	0x42470000
 8002f74:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f78:	4b8a      	ldr	r3, [pc, #552]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 8002f7a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f7c:	f003 0302 	and.w	r3, r3, #2
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1e9      	bne.n	8002f58 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	f003 0304 	and.w	r3, r3, #4
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	f000 8097 	beq.w	80030c0 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f92:	2300      	movs	r3, #0
 8002f94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f96:	4b83      	ldr	r3, [pc, #524]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 8002f98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d10f      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	60fb      	str	r3, [r7, #12]
 8002fa6:	4b7f      	ldr	r3, [pc, #508]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 8002fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002faa:	4a7e      	ldr	r2, [pc, #504]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 8002fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8002fb2:	4b7c      	ldr	r3, [pc, #496]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 8002fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002fba:	60fb      	str	r3, [r7, #12]
 8002fbc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fc2:	4b79      	ldr	r3, [pc, #484]	; (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d118      	bne.n	8003000 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002fce:	4b76      	ldr	r3, [pc, #472]	; (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a75      	ldr	r2, [pc, #468]	; (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8002fd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002fd8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002fda:	f7fe f83b 	bl	8001054 <HAL_GetTick>
 8002fde:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002fe0:	e008      	b.n	8002ff4 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002fe2:	f7fe f837 	bl	8001054 <HAL_GetTick>
 8002fe6:	4602      	mov	r2, r0
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	1ad3      	subs	r3, r2, r3
 8002fec:	2b02      	cmp	r3, #2
 8002fee:	d901      	bls.n	8002ff4 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002ff0:	2303      	movs	r3, #3
 8002ff2:	e0d3      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ff4:	4b6c      	ldr	r3, [pc, #432]	; (80031a8 <HAL_RCC_OscConfig+0x4ac>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d0f0      	beq.n	8002fe2 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	2b01      	cmp	r3, #1
 8003006:	d106      	bne.n	8003016 <HAL_RCC_OscConfig+0x31a>
 8003008:	4b66      	ldr	r3, [pc, #408]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 800300a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800300c:	4a65      	ldr	r2, [pc, #404]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 800300e:	f043 0301 	orr.w	r3, r3, #1
 8003012:	6713      	str	r3, [r2, #112]	; 0x70
 8003014:	e01c      	b.n	8003050 <HAL_RCC_OscConfig+0x354>
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	2b05      	cmp	r3, #5
 800301c:	d10c      	bne.n	8003038 <HAL_RCC_OscConfig+0x33c>
 800301e:	4b61      	ldr	r3, [pc, #388]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 8003020:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003022:	4a60      	ldr	r2, [pc, #384]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 8003024:	f043 0304 	orr.w	r3, r3, #4
 8003028:	6713      	str	r3, [r2, #112]	; 0x70
 800302a:	4b5e      	ldr	r3, [pc, #376]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 800302c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800302e:	4a5d      	ldr	r2, [pc, #372]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 8003030:	f043 0301 	orr.w	r3, r3, #1
 8003034:	6713      	str	r3, [r2, #112]	; 0x70
 8003036:	e00b      	b.n	8003050 <HAL_RCC_OscConfig+0x354>
 8003038:	4b5a      	ldr	r3, [pc, #360]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 800303a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800303c:	4a59      	ldr	r2, [pc, #356]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 800303e:	f023 0301 	bic.w	r3, r3, #1
 8003042:	6713      	str	r3, [r2, #112]	; 0x70
 8003044:	4b57      	ldr	r3, [pc, #348]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 8003046:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003048:	4a56      	ldr	r2, [pc, #344]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 800304a:	f023 0304 	bic.w	r3, r3, #4
 800304e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	689b      	ldr	r3, [r3, #8]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d015      	beq.n	8003084 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003058:	f7fd fffc 	bl	8001054 <HAL_GetTick>
 800305c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800305e:	e00a      	b.n	8003076 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003060:	f7fd fff8 	bl	8001054 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	f241 3288 	movw	r2, #5000	; 0x1388
 800306e:	4293      	cmp	r3, r2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e092      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003076:	4b4b      	ldr	r3, [pc, #300]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 8003078:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800307a:	f003 0302 	and.w	r3, r3, #2
 800307e:	2b00      	cmp	r3, #0
 8003080:	d0ee      	beq.n	8003060 <HAL_RCC_OscConfig+0x364>
 8003082:	e014      	b.n	80030ae <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003084:	f7fd ffe6 	bl	8001054 <HAL_GetTick>
 8003088:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800308a:	e00a      	b.n	80030a2 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800308c:	f7fd ffe2 	bl	8001054 <HAL_GetTick>
 8003090:	4602      	mov	r2, r0
 8003092:	693b      	ldr	r3, [r7, #16]
 8003094:	1ad3      	subs	r3, r2, r3
 8003096:	f241 3288 	movw	r2, #5000	; 0x1388
 800309a:	4293      	cmp	r3, r2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e07c      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80030a2:	4b40      	ldr	r3, [pc, #256]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 80030a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1ee      	bne.n	800308c <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80030ae:	7dfb      	ldrb	r3, [r7, #23]
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d105      	bne.n	80030c0 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80030b4:	4b3b      	ldr	r3, [pc, #236]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 80030b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030b8:	4a3a      	ldr	r2, [pc, #232]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 80030ba:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80030be:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	699b      	ldr	r3, [r3, #24]
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d068      	beq.n	800319a <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80030c8:	4b36      	ldr	r3, [pc, #216]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f003 030c 	and.w	r3, r3, #12
 80030d0:	2b08      	cmp	r3, #8
 80030d2:	d060      	beq.n	8003196 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	699b      	ldr	r3, [r3, #24]
 80030d8:	2b02      	cmp	r3, #2
 80030da:	d145      	bne.n	8003168 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030dc:	4b33      	ldr	r3, [pc, #204]	; (80031ac <HAL_RCC_OscConfig+0x4b0>)
 80030de:	2200      	movs	r2, #0
 80030e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030e2:	f7fd ffb7 	bl	8001054 <HAL_GetTick>
 80030e6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030e8:	e008      	b.n	80030fc <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030ea:	f7fd ffb3 	bl	8001054 <HAL_GetTick>
 80030ee:	4602      	mov	r2, r0
 80030f0:	693b      	ldr	r3, [r7, #16]
 80030f2:	1ad3      	subs	r3, r2, r3
 80030f4:	2b02      	cmp	r3, #2
 80030f6:	d901      	bls.n	80030fc <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80030f8:	2303      	movs	r3, #3
 80030fa:	e04f      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80030fc:	4b29      	ldr	r3, [pc, #164]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003104:	2b00      	cmp	r3, #0
 8003106:	d1f0      	bne.n	80030ea <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	69da      	ldr	r2, [r3, #28]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6a1b      	ldr	r3, [r3, #32]
 8003110:	431a      	orrs	r2, r3
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003116:	019b      	lsls	r3, r3, #6
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800311e:	085b      	lsrs	r3, r3, #1
 8003120:	3b01      	subs	r3, #1
 8003122:	041b      	lsls	r3, r3, #16
 8003124:	431a      	orrs	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800312a:	061b      	lsls	r3, r3, #24
 800312c:	431a      	orrs	r2, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003132:	071b      	lsls	r3, r3, #28
 8003134:	491b      	ldr	r1, [pc, #108]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 8003136:	4313      	orrs	r3, r2
 8003138:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800313a:	4b1c      	ldr	r3, [pc, #112]	; (80031ac <HAL_RCC_OscConfig+0x4b0>)
 800313c:	2201      	movs	r2, #1
 800313e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7fd ff88 	bl	8001054 <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003148:	f7fd ff84 	bl	8001054 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e020      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800315a:	4b12      	ldr	r3, [pc, #72]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003162:	2b00      	cmp	r3, #0
 8003164:	d0f0      	beq.n	8003148 <HAL_RCC_OscConfig+0x44c>
 8003166:	e018      	b.n	800319a <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003168:	4b10      	ldr	r3, [pc, #64]	; (80031ac <HAL_RCC_OscConfig+0x4b0>)
 800316a:	2200      	movs	r2, #0
 800316c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800316e:	f7fd ff71 	bl	8001054 <HAL_GetTick>
 8003172:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003174:	e008      	b.n	8003188 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003176:	f7fd ff6d 	bl	8001054 <HAL_GetTick>
 800317a:	4602      	mov	r2, r0
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	1ad3      	subs	r3, r2, r3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d901      	bls.n	8003188 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8003184:	2303      	movs	r3, #3
 8003186:	e009      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003188:	4b06      	ldr	r3, [pc, #24]	; (80031a4 <HAL_RCC_OscConfig+0x4a8>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003190:	2b00      	cmp	r3, #0
 8003192:	d1f0      	bne.n	8003176 <HAL_RCC_OscConfig+0x47a>
 8003194:	e001      	b.n	800319a <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8003196:	2301      	movs	r3, #1
 8003198:	e000      	b.n	800319c <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800319a:	2300      	movs	r3, #0
}
 800319c:	4618      	mov	r0, r3
 800319e:	3718      	adds	r7, #24
 80031a0:	46bd      	mov	sp, r7
 80031a2:	bd80      	pop	{r7, pc}
 80031a4:	40023800 	.word	0x40023800
 80031a8:	40007000 	.word	0x40007000
 80031ac:	42470060 	.word	0x42470060

080031b0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b082      	sub	sp, #8
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d101      	bne.n	80031c2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e056      	b.n	8003270 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	2200      	movs	r2, #0
 80031c6:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d106      	bne.n	80031e2 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2200      	movs	r2, #0
 80031d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80031dc:	6878      	ldr	r0, [r7, #4]
 80031de:	f004 f85d 	bl	800729c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2202      	movs	r2, #2
 80031e6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80031f8:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	685a      	ldr	r2, [r3, #4]
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	431a      	orrs	r2, r3
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	431a      	orrs	r2, r3
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	691b      	ldr	r3, [r3, #16]
 800320e:	431a      	orrs	r2, r3
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	431a      	orrs	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800321e:	431a      	orrs	r2, r3
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	69db      	ldr	r3, [r3, #28]
 8003224:	431a      	orrs	r2, r3
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6a1b      	ldr	r3, [r3, #32]
 800322a:	ea42 0103 	orr.w	r1, r2, r3
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	430a      	orrs	r2, r1
 8003238:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	699b      	ldr	r3, [r3, #24]
 800323e:	0c1b      	lsrs	r3, r3, #16
 8003240:	f003 0104 	and.w	r1, r3, #4
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	430a      	orrs	r2, r1
 800324e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	69da      	ldr	r2, [r3, #28]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800325e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2200      	movs	r2, #0
 8003264:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	2201      	movs	r2, #1
 800326a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800326e:	2300      	movs	r3, #0
}
 8003270:	4618      	mov	r0, r3
 8003272:	3708      	adds	r7, #8
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}

08003278 <HAL_SPI_TransmitReceive_IT>:
  * @param  pRxData pointer to reception data buffer
  * @param  Size amount of data to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_IT(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size)
{
 8003278:	b480      	push	{r7}
 800327a:	b087      	sub	sp, #28
 800327c:	af00      	add	r7, sp, #0
 800327e:	60f8      	str	r0, [r7, #12]
 8003280:	60b9      	str	r1, [r7, #8]
 8003282:	607a      	str	r2, [r7, #4]
 8003284:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003286:	2300      	movs	r3, #0
 8003288:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003290:	2b01      	cmp	r3, #1
 8003292:	d101      	bne.n	8003298 <HAL_SPI_TransmitReceive_IT+0x20>
 8003294:	2302      	movs	r3, #2
 8003296:	e075      	b.n	8003384 <HAL_SPI_TransmitReceive_IT+0x10c>
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032a6:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80032ae:	7dbb      	ldrb	r3, [r7, #22]
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d00d      	beq.n	80032d0 <HAL_SPI_TransmitReceive_IT+0x58>
 80032b4:	693b      	ldr	r3, [r7, #16]
 80032b6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032ba:	d106      	bne.n	80032ca <HAL_SPI_TransmitReceive_IT+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d102      	bne.n	80032ca <HAL_SPI_TransmitReceive_IT+0x52>
 80032c4:	7dbb      	ldrb	r3, [r7, #22]
 80032c6:	2b04      	cmp	r3, #4
 80032c8:	d002      	beq.n	80032d0 <HAL_SPI_TransmitReceive_IT+0x58>
  {
    errorcode = HAL_BUSY;
 80032ca:	2302      	movs	r3, #2
 80032cc:	75fb      	strb	r3, [r7, #23]
    goto error;
 80032ce:	e054      	b.n	800337a <HAL_SPI_TransmitReceive_IT+0x102>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d005      	beq.n	80032e2 <HAL_SPI_TransmitReceive_IT+0x6a>
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d002      	beq.n	80032e2 <HAL_SPI_TransmitReceive_IT+0x6a>
 80032dc:	887b      	ldrh	r3, [r7, #2]
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d102      	bne.n	80032e8 <HAL_SPI_TransmitReceive_IT+0x70>
  {
    errorcode = HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80032e6:	e048      	b.n	800337a <HAL_SPI_TransmitReceive_IT+0x102>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80032ee:	b2db      	uxtb	r3, r3
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d003      	beq.n	80032fc <HAL_SPI_TransmitReceive_IT+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2205      	movs	r2, #5
 80032f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	68ba      	ldr	r2, [r7, #8]
 8003306:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	887a      	ldrh	r2, [r7, #2]
 800330c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	887a      	ldrh	r2, [r7, #2]
 8003312:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	687a      	ldr	r2, [r7, #4]
 8003318:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	887a      	ldrh	r2, [r7, #2]
 800331e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	887a      	ldrh	r2, [r7, #2]
 8003324:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Set the function for IT treatment */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	68db      	ldr	r3, [r3, #12]
 800332a:	2b00      	cmp	r3, #0
 800332c:	d006      	beq.n	800333c <HAL_SPI_TransmitReceive_IT+0xc4>
  {
    hspi->RxISR     = SPI_2linesRxISR_16BIT;
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	4a17      	ldr	r2, [pc, #92]	; (8003390 <HAL_SPI_TransmitReceive_IT+0x118>)
 8003332:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_16BIT;
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	4a17      	ldr	r2, [pc, #92]	; (8003394 <HAL_SPI_TransmitReceive_IT+0x11c>)
 8003338:	645a      	str	r2, [r3, #68]	; 0x44
 800333a:	e005      	b.n	8003348 <HAL_SPI_TransmitReceive_IT+0xd0>
  }
  else
  {
    hspi->RxISR     = SPI_2linesRxISR_8BIT;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	4a16      	ldr	r2, [pc, #88]	; (8003398 <HAL_SPI_TransmitReceive_IT+0x120>)
 8003340:	641a      	str	r2, [r3, #64]	; 0x40
    hspi->TxISR     = SPI_2linesTxISR_8BIT;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	4a15      	ldr	r2, [pc, #84]	; (800339c <HAL_SPI_TransmitReceive_IT+0x124>)
 8003346:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Enable TXE, RXNE and ERR interrupt */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f042 02e0 	orr.w	r2, r2, #224	; 0xe0
 8003356:	605a      	str	r2, [r3, #4]

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003362:	2b40      	cmp	r3, #64	; 0x40
 8003364:	d008      	beq.n	8003378 <HAL_SPI_TransmitReceive_IT+0x100>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003374:	601a      	str	r2, [r3, #0]
 8003376:	e000      	b.n	800337a <HAL_SPI_TransmitReceive_IT+0x102>
  }

error :
 8003378:	bf00      	nop
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2200      	movs	r2, #0
 800337e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003382:	7dfb      	ldrb	r3, [r7, #23]
}
 8003384:	4618      	mov	r0, r3
 8003386:	371c      	adds	r7, #28
 8003388:	46bd      	mov	sp, r7
 800338a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800338e:	4770      	bx	lr
 8003390:	080036c9 	.word	0x080036c9
 8003394:	08003729 	.word	0x08003729
 8003398:	08003605 	.word	0x08003605
 800339c:	08003669 	.word	0x08003669

080033a0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80033a0:	b580      	push	{r7, lr}
 80033a2:	b088      	sub	sp, #32
 80033a4:	af00      	add	r7, sp, #0
 80033a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	685b      	ldr	r3, [r3, #4]
 80033ae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80033b8:	69bb      	ldr	r3, [r7, #24]
 80033ba:	099b      	lsrs	r3, r3, #6
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d10f      	bne.n	80033e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80033c4:	69bb      	ldr	r3, [r7, #24]
 80033c6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d00a      	beq.n	80033e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	099b      	lsrs	r3, r3, #6
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d004      	beq.n	80033e4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033de:	6878      	ldr	r0, [r7, #4]
 80033e0:	4798      	blx	r3
    return;
 80033e2:	e0d8      	b.n	8003596 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80033e4:	69bb      	ldr	r3, [r7, #24]
 80033e6:	085b      	lsrs	r3, r3, #1
 80033e8:	f003 0301 	and.w	r3, r3, #1
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d00a      	beq.n	8003406 <HAL_SPI_IRQHandler+0x66>
 80033f0:	69fb      	ldr	r3, [r7, #28]
 80033f2:	09db      	lsrs	r3, r3, #7
 80033f4:	f003 0301 	and.w	r3, r3, #1
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d004      	beq.n	8003406 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003400:	6878      	ldr	r0, [r7, #4]
 8003402:	4798      	blx	r3
    return;
 8003404:	e0c7      	b.n	8003596 <HAL_SPI_IRQHandler+0x1f6>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003406:	69bb      	ldr	r3, [r7, #24]
 8003408:	095b      	lsrs	r3, r3, #5
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	2b00      	cmp	r3, #0
 8003410:	d10c      	bne.n	800342c <HAL_SPI_IRQHandler+0x8c>
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	099b      	lsrs	r3, r3, #6
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d106      	bne.n	800342c <HAL_SPI_IRQHandler+0x8c>
 800341e:	69bb      	ldr	r3, [r7, #24]
 8003420:	0a1b      	lsrs	r3, r3, #8
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b00      	cmp	r3, #0
 8003428:	f000 80b5 	beq.w	8003596 <HAL_SPI_IRQHandler+0x1f6>
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	095b      	lsrs	r3, r3, #5
 8003430:	f003 0301 	and.w	r3, r3, #1
 8003434:	2b00      	cmp	r3, #0
 8003436:	f000 80ae 	beq.w	8003596 <HAL_SPI_IRQHandler+0x1f6>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800343a:	69bb      	ldr	r3, [r7, #24]
 800343c:	099b      	lsrs	r3, r3, #6
 800343e:	f003 0301 	and.w	r3, r3, #1
 8003442:	2b00      	cmp	r3, #0
 8003444:	d023      	beq.n	800348e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800344c:	b2db      	uxtb	r3, r3
 800344e:	2b03      	cmp	r3, #3
 8003450:	d011      	beq.n	8003476 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003456:	f043 0204 	orr.w	r2, r3, #4
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800345e:	2300      	movs	r3, #0
 8003460:	617b      	str	r3, [r7, #20]
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	68db      	ldr	r3, [r3, #12]
 8003468:	617b      	str	r3, [r7, #20]
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	617b      	str	r3, [r7, #20]
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	e00b      	b.n	800348e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003476:	2300      	movs	r3, #0
 8003478:	613b      	str	r3, [r7, #16]
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68db      	ldr	r3, [r3, #12]
 8003480:	613b      	str	r3, [r7, #16]
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	689b      	ldr	r3, [r3, #8]
 8003488:	613b      	str	r3, [r7, #16]
 800348a:	693b      	ldr	r3, [r7, #16]
        return;
 800348c:	e083      	b.n	8003596 <HAL_SPI_IRQHandler+0x1f6>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800348e:	69bb      	ldr	r3, [r7, #24]
 8003490:	095b      	lsrs	r3, r3, #5
 8003492:	f003 0301 	and.w	r3, r3, #1
 8003496:	2b00      	cmp	r3, #0
 8003498:	d014      	beq.n	80034c4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349e:	f043 0201 	orr.w	r2, r3, #1
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80034a6:	2300      	movs	r3, #0
 80034a8:	60fb      	str	r3, [r7, #12]
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	689b      	ldr	r3, [r3, #8]
 80034b0:	60fb      	str	r3, [r7, #12]
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80034c0:	601a      	str	r2, [r3, #0]
 80034c2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	0a1b      	lsrs	r3, r3, #8
 80034c8:	f003 0301 	and.w	r3, r3, #1
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00c      	beq.n	80034ea <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034d4:	f043 0208 	orr.w	r2, r3, #8
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80034dc:	2300      	movs	r3, #0
 80034de:	60bb      	str	r3, [r7, #8]
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	60bb      	str	r3, [r7, #8]
 80034e8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d050      	beq.n	8003594 <HAL_SPI_IRQHandler+0x1f4>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	685a      	ldr	r2, [r3, #4]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003500:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	2201      	movs	r2, #1
 8003506:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800350a:	69fb      	ldr	r3, [r7, #28]
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d104      	bne.n	800351e <HAL_SPI_IRQHandler+0x17e>
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d034      	beq.n	8003588 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	685a      	ldr	r2, [r3, #4]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	f022 0203 	bic.w	r2, r2, #3
 800352c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003532:	2b00      	cmp	r3, #0
 8003534:	d011      	beq.n	800355a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800353a:	4a18      	ldr	r2, [pc, #96]	; (800359c <HAL_SPI_IRQHandler+0x1fc>)
 800353c:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003542:	4618      	mov	r0, r3
 8003544:	f7fe fcd4 	bl	8001ef0 <HAL_DMA_Abort_IT>
 8003548:	4603      	mov	r3, r0
 800354a:	2b00      	cmp	r3, #0
 800354c:	d005      	beq.n	800355a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003552:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800355e:	2b00      	cmp	r3, #0
 8003560:	d016      	beq.n	8003590 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003566:	4a0d      	ldr	r2, [pc, #52]	; (800359c <HAL_SPI_IRQHandler+0x1fc>)
 8003568:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800356e:	4618      	mov	r0, r3
 8003570:	f7fe fcbe 	bl	8001ef0 <HAL_DMA_Abort_IT>
 8003574:	4603      	mov	r3, r0
 8003576:	2b00      	cmp	r3, #0
 8003578:	d00a      	beq.n	8003590 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800357e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003586:	e003      	b.n	8003590 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003588:	6878      	ldr	r0, [r7, #4]
 800358a:	f000 f81d 	bl	80035c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800358e:	e000      	b.n	8003592 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8003590:	bf00      	nop
    return;
 8003592:	bf00      	nop
 8003594:	bf00      	nop
  }
}
 8003596:	3720      	adds	r7, #32
 8003598:	46bd      	mov	sp, r7
 800359a:	bd80      	pop	{r7, pc}
 800359c:	080035dd 	.word	0x080035dd

080035a0 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80035a0:	b480      	push	{r7}
 80035a2:	b083      	sub	sp, #12
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 80035a8:	bf00      	nop
 80035aa:	370c      	adds	r7, #12
 80035ac:	46bd      	mov	sp, r7
 80035ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b2:	4770      	bx	lr

080035b4 <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 80035bc:	bf00      	nop
 80035be:	370c      	adds	r7, #12
 80035c0:	46bd      	mov	sp, r7
 80035c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c6:	4770      	bx	lr

080035c8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b083      	sub	sp, #12
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 80035d0:	bf00      	nop
 80035d2:	370c      	adds	r7, #12
 80035d4:	46bd      	mov	sp, r7
 80035d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035da:	4770      	bx	lr

080035dc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b084      	sub	sp, #16
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035e8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2200      	movs	r2, #0
 80035ee:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	2200      	movs	r2, #0
 80035f4:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 80035f6:	68f8      	ldr	r0, [r7, #12]
 80035f8:	f7ff ffe6 	bl	80035c8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80035fc:	bf00      	nop
 80035fe:	3710      	adds	r7, #16
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <SPI_2linesRxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b082      	sub	sp, #8
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
  /* Receive data in 8bit mode */
  *hspi->pRxBuffPtr = *((__IO uint8_t *)&hspi->Instance->DR);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f103 020c 	add.w	r2, r3, #12
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003618:	7812      	ldrb	r2, [r2, #0]
 800361a:	b2d2      	uxtb	r2, r2
 800361c:	701a      	strb	r2, [r3, #0]
  hspi->pRxBuffPtr++;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003622:	1c5a      	adds	r2, r3, #1
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800362c:	b29b      	uxth	r3, r3
 800362e:	3b01      	subs	r3, #1
 8003630:	b29a      	uxth	r2, r3
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Check end of the reception */
  if (hspi->RxXferCount == 0U)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800363a:	b29b      	uxth	r3, r3
 800363c:	2b00      	cmp	r3, #0
 800363e:	d10f      	bne.n	8003660 <SPI_2linesRxISR_8BIT+0x5c>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE  and ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_RXNE | SPI_IT_ERR));
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	685a      	ldr	r2, [r3, #4]
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800364e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003654:	b29b      	uxth	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d102      	bne.n	8003660 <SPI_2linesRxISR_8BIT+0x5c>
    {
      SPI_CloseRxTx_ISR(hspi);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f940 	bl	80038e0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003660:	bf00      	nop
 8003662:	3708      	adds	r7, #8
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}

08003668 <SPI_2linesTxISR_8BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_8BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b082      	sub	sp, #8
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
  *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	330c      	adds	r3, #12
 800367a:	7812      	ldrb	r2, [r2, #0]
 800367c:	701a      	strb	r2, [r3, #0]
  hspi->pTxBuffPtr++;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003682:	1c5a      	adds	r2, r3, #1
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800368c:	b29b      	uxth	r3, r3
 800368e:	3b01      	subs	r3, #1
 8003690:	b29a      	uxth	r2, r3
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Check the end of the transmission */
  if (hspi->TxXferCount == 0U)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800369a:	b29b      	uxth	r3, r3
 800369c:	2b00      	cmp	r3, #0
 800369e:	d10f      	bne.n	80036c0 <SPI_2linesTxISR_8BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	685a      	ldr	r2, [r3, #4]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80036ae:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036b4:	b29b      	uxth	r3, r3
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d102      	bne.n	80036c0 <SPI_2linesTxISR_8BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 80036ba:	6878      	ldr	r0, [r7, #4]
 80036bc:	f000 f910 	bl	80038e0 <SPI_CloseRxTx_ISR>
    }
  }
}
 80036c0:	bf00      	nop
 80036c2:	3708      	adds	r7, #8
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <SPI_2linesRxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesRxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b082      	sub	sp, #8
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
  /* Receive data in 16 Bit mode */
  *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)(hspi->Instance->DR);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68da      	ldr	r2, [r3, #12]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036da:	b292      	uxth	r2, r2
 80036dc:	801a      	strh	r2, [r3, #0]
  hspi->pRxBuffPtr += sizeof(uint16_t);
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e2:	1c9a      	adds	r2, r3, #2
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount--;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	3b01      	subs	r3, #1
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	87da      	strh	r2, [r3, #62]	; 0x3e

  if (hspi->RxXferCount == 0U)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036fa:	b29b      	uxth	r3, r3
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d10f      	bne.n	8003720 <SPI_2linesRxISR_16BIT+0x58>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable RXNE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800370e:	605a      	str	r2, [r3, #4]

    if (hspi->TxXferCount == 0U)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003714:	b29b      	uxth	r3, r3
 8003716:	2b00      	cmp	r3, #0
 8003718:	d102      	bne.n	8003720 <SPI_2linesRxISR_16BIT+0x58>
    {
      SPI_CloseRxTx_ISR(hspi);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 f8e0 	bl	80038e0 <SPI_CloseRxTx_ISR>
    }
  }
}
 8003720:	bf00      	nop
 8003722:	3708      	adds	r7, #8
 8003724:	46bd      	mov	sp, r7
 8003726:	bd80      	pop	{r7, pc}

08003728 <SPI_2linesTxISR_16BIT>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_2linesTxISR_16BIT(struct __SPI_HandleTypeDef *hspi)
{
 8003728:	b580      	push	{r7, lr}
 800372a:	b082      	sub	sp, #8
 800372c:	af00      	add	r7, sp, #0
 800372e:	6078      	str	r0, [r7, #4]
  /* Transmit data in 16 Bit mode */
  hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003734:	881a      	ldrh	r2, [r3, #0]
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	60da      	str	r2, [r3, #12]
  hspi->pTxBuffPtr += sizeof(uint16_t);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003740:	1c9a      	adds	r2, r3, #2
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount--;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800374a:	b29b      	uxth	r3, r3
 800374c:	3b01      	subs	r3, #1
 800374e:	b29a      	uxth	r2, r3
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Enable CRC Transmission */
  if (hspi->TxXferCount == 0U)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003758:	b29b      	uxth	r3, r3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d10f      	bne.n	800377e <SPI_2linesTxISR_16BIT+0x56>
      return;
    }
#endif /* USE_SPI_CRC */

    /* Disable TXE interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_TXE);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	685a      	ldr	r2, [r3, #4]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800376c:	605a      	str	r2, [r3, #4]

    if (hspi->RxXferCount == 0U)
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003772:	b29b      	uxth	r3, r3
 8003774:	2b00      	cmp	r3, #0
 8003776:	d102      	bne.n	800377e <SPI_2linesTxISR_16BIT+0x56>
    {
      SPI_CloseRxTx_ISR(hspi);
 8003778:	6878      	ldr	r0, [r7, #4]
 800377a:	f000 f8b1 	bl	80038e0 <SPI_CloseRxTx_ISR>
    }
  }
}
 800377e:	bf00      	nop
 8003780:	3708      	adds	r7, #8
 8003782:	46bd      	mov	sp, r7
 8003784:	bd80      	pop	{r7, pc}

08003786 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003786:	b580      	push	{r7, lr}
 8003788:	b084      	sub	sp, #16
 800378a:	af00      	add	r7, sp, #0
 800378c:	60f8      	str	r0, [r7, #12]
 800378e:	60b9      	str	r1, [r7, #8]
 8003790:	603b      	str	r3, [r7, #0]
 8003792:	4613      	mov	r3, r2
 8003794:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003796:	e04c      	b.n	8003832 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800379e:	d048      	beq.n	8003832 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80037a0:	f7fd fc58 	bl	8001054 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d902      	bls.n	80037b6 <SPI_WaitFlagStateUntilTimeout+0x30>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d13d      	bne.n	8003832 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	685a      	ldr	r2, [r3, #4]
 80037bc:	68fb      	ldr	r3, [r7, #12]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80037c4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037ce:	d111      	bne.n	80037f4 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	689b      	ldr	r3, [r3, #8]
 80037d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80037d8:	d004      	beq.n	80037e4 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	689b      	ldr	r3, [r3, #8]
 80037de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80037e2:	d107      	bne.n	80037f4 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80037f2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80037fc:	d10f      	bne.n	800381e <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800380c:	601a      	str	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681a      	ldr	r2, [r3, #0]
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800381c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	2201      	movs	r2, #1
 8003822:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003826:	68fb      	ldr	r3, [r7, #12]
 8003828:	2200      	movs	r2, #0
 800382a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e00f      	b.n	8003852 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	689a      	ldr	r2, [r3, #8]
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	4013      	ands	r3, r2
 800383c:	68ba      	ldr	r2, [r7, #8]
 800383e:	429a      	cmp	r2, r3
 8003840:	bf0c      	ite	eq
 8003842:	2301      	moveq	r3, #1
 8003844:	2300      	movne	r3, #0
 8003846:	b2db      	uxtb	r3, r3
 8003848:	461a      	mov	r2, r3
 800384a:	79fb      	ldrb	r3, [r7, #7]
 800384c:	429a      	cmp	r2, r3
 800384e:	d1a3      	bne.n	8003798 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	3710      	adds	r7, #16
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800385c:	b580      	push	{r7, lr}
 800385e:	b088      	sub	sp, #32
 8003860:	af02      	add	r7, sp, #8
 8003862:	60f8      	str	r0, [r7, #12]
 8003864:	60b9      	str	r1, [r7, #8]
 8003866:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003868:	4b1b      	ldr	r3, [pc, #108]	; (80038d8 <SPI_EndRxTxTransaction+0x7c>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	4a1b      	ldr	r2, [pc, #108]	; (80038dc <SPI_EndRxTxTransaction+0x80>)
 800386e:	fba2 2303 	umull	r2, r3, r2, r3
 8003872:	0d5b      	lsrs	r3, r3, #21
 8003874:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003878:	fb02 f303 	mul.w	r3, r2, r3
 800387c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003886:	d112      	bne.n	80038ae <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	9300      	str	r3, [sp, #0]
 800388c:	68bb      	ldr	r3, [r7, #8]
 800388e:	2200      	movs	r2, #0
 8003890:	2180      	movs	r1, #128	; 0x80
 8003892:	68f8      	ldr	r0, [r7, #12]
 8003894:	f7ff ff77 	bl	8003786 <SPI_WaitFlagStateUntilTimeout>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d016      	beq.n	80038cc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80038a2:	f043 0220 	orr.w	r2, r3, #32
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e00f      	b.n	80038ce <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80038ae:	697b      	ldr	r3, [r7, #20]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d00a      	beq.n	80038ca <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80038b4:	697b      	ldr	r3, [r7, #20]
 80038b6:	3b01      	subs	r3, #1
 80038b8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038c4:	2b80      	cmp	r3, #128	; 0x80
 80038c6:	d0f2      	beq.n	80038ae <SPI_EndRxTxTransaction+0x52>
 80038c8:	e000      	b.n	80038cc <SPI_EndRxTxTransaction+0x70>
        break;
 80038ca:	bf00      	nop
  }

  return HAL_OK;
 80038cc:	2300      	movs	r3, #0
}
 80038ce:	4618      	mov	r0, r3
 80038d0:	3718      	adds	r7, #24
 80038d2:	46bd      	mov	sp, r7
 80038d4:	bd80      	pop	{r7, pc}
 80038d6:	bf00      	nop
 80038d8:	2000002c 	.word	0x2000002c
 80038dc:	165e9f81 	.word	0x165e9f81

080038e0 <SPI_CloseRxTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_CloseRxTx_ISR(SPI_HandleTypeDef *hspi)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b086      	sub	sp, #24
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80038e8:	4b35      	ldr	r3, [pc, #212]	; (80039c0 <SPI_CloseRxTx_ISR+0xe0>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a35      	ldr	r2, [pc, #212]	; (80039c4 <SPI_CloseRxTx_ISR+0xe4>)
 80038ee:	fba2 2303 	umull	r2, r3, r2, r3
 80038f2:	0a5b      	lsrs	r3, r3, #9
 80038f4:	2264      	movs	r2, #100	; 0x64
 80038f6:	fb02 f303 	mul.w	r3, r2, r3
 80038fa:	613b      	str	r3, [r7, #16]

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80038fc:	f7fd fbaa 	bl	8001054 <HAL_GetTick>
 8003900:	6178      	str	r0, [r7, #20]

  /* Disable ERR interrupt */
  __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	685a      	ldr	r2, [r3, #4]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f022 0220 	bic.w	r2, r2, #32
 8003910:	605a      	str	r2, [r3, #4]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8003912:	693b      	ldr	r3, [r7, #16]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d106      	bne.n	8003926 <SPI_CloseRxTx_ISR+0x46>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800391c:	f043 0220 	orr.w	r2, r3, #32
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8003924:	e009      	b.n	800393a <SPI_CloseRxTx_ISR+0x5a>
    }
    count--;
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	3b01      	subs	r3, #1
 800392a:	613b      	str	r3, [r7, #16]
  }
  while ((hspi->Instance->SR & SPI_FLAG_TXE) == RESET);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	f003 0302 	and.w	r3, r3, #2
 8003936:	2b00      	cmp	r3, #0
 8003938:	d0eb      	beq.n	8003912 <SPI_CloseRxTx_ISR+0x32>

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800393a:	697a      	ldr	r2, [r7, #20]
 800393c:	2164      	movs	r1, #100	; 0x64
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f7ff ff8c 	bl	800385c <SPI_EndRxTxTransaction>
 8003944:	4603      	mov	r3, r0
 8003946:	2b00      	cmp	r3, #0
 8003948:	d005      	beq.n	8003956 <SPI_CloseRxTx_ISR+0x76>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800394e:	f043 0220 	orr.w	r2, r3, #32
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d10a      	bne.n	8003974 <SPI_CloseRxTx_ISR+0x94>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800395e:	2300      	movs	r3, #0
 8003960:	60fb      	str	r3, [r7, #12]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	68db      	ldr	r3, [r3, #12]
 8003968:	60fb      	str	r3, [r7, #12]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	60fb      	str	r3, [r7, #12]
 8003972:	68fb      	ldr	r3, [r7, #12]
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }
  else
  {
#endif /* USE_SPI_CRC */
    if (hspi->ErrorCode == HAL_SPI_ERROR_NONE)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003978:	2b00      	cmp	r3, #0
 800397a:	d115      	bne.n	80039a8 <SPI_CloseRxTx_ISR+0xc8>
    {
      if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b04      	cmp	r3, #4
 8003986:	d107      	bne.n	8003998 <SPI_CloseRxTx_ISR+0xb8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->RxCpltCallback(hspi);
#else
        HAL_SPI_RxCpltCallback(hspi);
 8003990:	6878      	ldr	r0, [r7, #4]
 8003992:	f7ff fe05 	bl	80035a0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
    }
#if (USE_SPI_CRC != 0U)
  }
#endif /* USE_SPI_CRC */
}
 8003996:	e00e      	b.n	80039b6 <SPI_CloseRxTx_ISR+0xd6>
        hspi->State = HAL_SPI_STATE_READY;
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2201      	movs	r2, #1
 800399c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        HAL_SPI_TxRxCpltCallback(hspi);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f7ff fe07 	bl	80035b4 <HAL_SPI_TxRxCpltCallback>
}
 80039a6:	e006      	b.n	80039b6 <SPI_CloseRxTx_ISR+0xd6>
      hspi->State = HAL_SPI_STATE_READY;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      HAL_SPI_ErrorCallback(hspi);
 80039b0:	6878      	ldr	r0, [r7, #4]
 80039b2:	f7ff fe09 	bl	80035c8 <HAL_SPI_ErrorCallback>
}
 80039b6:	bf00      	nop
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	2000002c 	.word	0x2000002c
 80039c4:	057619f1 	.word	0x057619f1

080039c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	b082      	sub	sp, #8
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d101      	bne.n	80039da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e01d      	b.n	8003a16 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039e0:	b2db      	uxtb	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d106      	bne.n	80039f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	2200      	movs	r2, #0
 80039ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039ee:	6878      	ldr	r0, [r7, #4]
 80039f0:	f003 fe80 	bl	80076f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	2202      	movs	r2, #2
 80039f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681a      	ldr	r2, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	3304      	adds	r3, #4
 8003a04:	4619      	mov	r1, r3
 8003a06:	4610      	mov	r0, r2
 8003a08:	f000 fb70 	bl	80040ec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2201      	movs	r2, #1
 8003a10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a14:	2300      	movs	r3, #0
}
 8003a16:	4618      	mov	r0, r3
 8003a18:	3708      	adds	r7, #8
 8003a1a:	46bd      	mov	sp, r7
 8003a1c:	bd80      	pop	{r7, pc}

08003a1e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a1e:	b580      	push	{r7, lr}
 8003a20:	b082      	sub	sp, #8
 8003a22:	af00      	add	r7, sp, #0
 8003a24:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d101      	bne.n	8003a30 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e01d      	b.n	8003a6c <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a36:	b2db      	uxtb	r3, r3
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d106      	bne.n	8003a4a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a44:	6878      	ldr	r0, [r7, #4]
 8003a46:	f000 f815 	bl	8003a74 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2202      	movs	r2, #2
 8003a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681a      	ldr	r2, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	3304      	adds	r3, #4
 8003a5a:	4619      	mov	r1, r3
 8003a5c:	4610      	mov	r0, r2
 8003a5e:	f000 fb45 	bl	80040ec <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2201      	movs	r2, #1
 8003a66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003a6a:	2300      	movs	r3, #0
}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3708      	adds	r7, #8
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003a74:	b480      	push	{r7}
 8003a76:	b083      	sub	sp, #12
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003a7c:	bf00      	nop
 8003a7e:	370c      	adds	r7, #12
 8003a80:	46bd      	mov	sp, r7
 8003a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a86:	4770      	bx	lr

08003a88 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b084      	sub	sp, #16
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
 8003a90:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	2b0c      	cmp	r3, #12
 8003a96:	d841      	bhi.n	8003b1c <HAL_TIM_PWM_Start_IT+0x94>
 8003a98:	a201      	add	r2, pc, #4	; (adr r2, 8003aa0 <HAL_TIM_PWM_Start_IT+0x18>)
 8003a9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a9e:	bf00      	nop
 8003aa0:	08003ad5 	.word	0x08003ad5
 8003aa4:	08003b1d 	.word	0x08003b1d
 8003aa8:	08003b1d 	.word	0x08003b1d
 8003aac:	08003b1d 	.word	0x08003b1d
 8003ab0:	08003ae7 	.word	0x08003ae7
 8003ab4:	08003b1d 	.word	0x08003b1d
 8003ab8:	08003b1d 	.word	0x08003b1d
 8003abc:	08003b1d 	.word	0x08003b1d
 8003ac0:	08003af9 	.word	0x08003af9
 8003ac4:	08003b1d 	.word	0x08003b1d
 8003ac8:	08003b1d 	.word	0x08003b1d
 8003acc:	08003b1d 	.word	0x08003b1d
 8003ad0:	08003b0b 	.word	0x08003b0b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	68da      	ldr	r2, [r3, #12]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f042 0202 	orr.w	r2, r2, #2
 8003ae2:	60da      	str	r2, [r3, #12]
      break;
 8003ae4:	e01b      	b.n	8003b1e <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	68da      	ldr	r2, [r3, #12]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f042 0204 	orr.w	r2, r2, #4
 8003af4:	60da      	str	r2, [r3, #12]
      break;
 8003af6:	e012      	b.n	8003b1e <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f042 0208 	orr.w	r2, r2, #8
 8003b06:	60da      	str	r2, [r3, #12]
      break;
 8003b08:	e009      	b.n	8003b1e <HAL_TIM_PWM_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	68da      	ldr	r2, [r3, #12]
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	f042 0210 	orr.w	r2, r2, #16
 8003b18:	60da      	str	r2, [r3, #12]
      break;
 8003b1a:	e000      	b.n	8003b1e <HAL_TIM_PWM_Start_IT+0x96>
    }

    default:
      break;
 8003b1c:	bf00      	nop
  }

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2201      	movs	r2, #1
 8003b24:	6839      	ldr	r1, [r7, #0]
 8003b26:	4618      	mov	r0, r3
 8003b28:	f000 fdca 	bl	80046c0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	4a15      	ldr	r2, [pc, #84]	; (8003b88 <HAL_TIM_PWM_Start_IT+0x100>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d004      	beq.n	8003b40 <HAL_TIM_PWM_Start_IT+0xb8>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	4a14      	ldr	r2, [pc, #80]	; (8003b8c <HAL_TIM_PWM_Start_IT+0x104>)
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d101      	bne.n	8003b44 <HAL_TIM_PWM_Start_IT+0xbc>
 8003b40:	2301      	movs	r3, #1
 8003b42:	e000      	b.n	8003b46 <HAL_TIM_PWM_Start_IT+0xbe>
 8003b44:	2300      	movs	r3, #0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d007      	beq.n	8003b5a <HAL_TIM_PWM_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003b58:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f003 0307 	and.w	r3, r3, #7
 8003b64:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b66:	68fb      	ldr	r3, [r7, #12]
 8003b68:	2b06      	cmp	r3, #6
 8003b6a:	d007      	beq.n	8003b7c <HAL_TIM_PWM_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681a      	ldr	r2, [r3, #0]
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f042 0201 	orr.w	r2, r2, #1
 8003b7a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b7c:	2300      	movs	r3, #0
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3710      	adds	r7, #16
 8003b82:	46bd      	mov	sp, r7
 8003b84:	bd80      	pop	{r7, pc}
 8003b86:	bf00      	nop
 8003b88:	40010000 	.word	0x40010000
 8003b8c:	40010400 	.word	0x40010400

08003b90 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b082      	sub	sp, #8
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	691b      	ldr	r3, [r3, #16]
 8003b9e:	f003 0302 	and.w	r3, r3, #2
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d122      	bne.n	8003bec <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	68db      	ldr	r3, [r3, #12]
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d11b      	bne.n	8003bec <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f06f 0202 	mvn.w	r2, #2
 8003bbc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	699b      	ldr	r3, [r3, #24]
 8003bca:	f003 0303 	and.w	r3, r3, #3
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003bd2:	6878      	ldr	r0, [r7, #4]
 8003bd4:	f000 fa6b 	bl	80040ae <HAL_TIM_IC_CaptureCallback>
 8003bd8:	e005      	b.n	8003be6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f000 fa5d 	bl	800409a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003be0:	6878      	ldr	r0, [r7, #4]
 8003be2:	f000 fa6e 	bl	80040c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	691b      	ldr	r3, [r3, #16]
 8003bf2:	f003 0304 	and.w	r3, r3, #4
 8003bf6:	2b04      	cmp	r3, #4
 8003bf8:	d122      	bne.n	8003c40 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	68db      	ldr	r3, [r3, #12]
 8003c00:	f003 0304 	and.w	r3, r3, #4
 8003c04:	2b04      	cmp	r3, #4
 8003c06:	d11b      	bne.n	8003c40 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f06f 0204 	mvn.w	r2, #4
 8003c10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	2202      	movs	r2, #2
 8003c16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d003      	beq.n	8003c2e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c26:	6878      	ldr	r0, [r7, #4]
 8003c28:	f000 fa41 	bl	80040ae <HAL_TIM_IC_CaptureCallback>
 8003c2c:	e005      	b.n	8003c3a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 fa33 	bl	800409a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	f000 fa44 	bl	80040c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	f003 0308 	and.w	r3, r3, #8
 8003c4a:	2b08      	cmp	r3, #8
 8003c4c:	d122      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	f003 0308 	and.w	r3, r3, #8
 8003c58:	2b08      	cmp	r3, #8
 8003c5a:	d11b      	bne.n	8003c94 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f06f 0208 	mvn.w	r2, #8
 8003c64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2204      	movs	r2, #4
 8003c6a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	69db      	ldr	r3, [r3, #28]
 8003c72:	f003 0303 	and.w	r3, r3, #3
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d003      	beq.n	8003c82 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c7a:	6878      	ldr	r0, [r7, #4]
 8003c7c:	f000 fa17 	bl	80040ae <HAL_TIM_IC_CaptureCallback>
 8003c80:	e005      	b.n	8003c8e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c82:	6878      	ldr	r0, [r7, #4]
 8003c84:	f000 fa09 	bl	800409a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c88:	6878      	ldr	r0, [r7, #4]
 8003c8a:	f000 fa1a 	bl	80040c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2200      	movs	r2, #0
 8003c92:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	691b      	ldr	r3, [r3, #16]
 8003c9a:	f003 0310 	and.w	r3, r3, #16
 8003c9e:	2b10      	cmp	r3, #16
 8003ca0:	d122      	bne.n	8003ce8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	f003 0310 	and.w	r3, r3, #16
 8003cac:	2b10      	cmp	r3, #16
 8003cae:	d11b      	bne.n	8003ce8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f06f 0210 	mvn.w	r2, #16
 8003cb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	2208      	movs	r2, #8
 8003cbe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	69db      	ldr	r3, [r3, #28]
 8003cc6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d003      	beq.n	8003cd6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	f000 f9ed 	bl	80040ae <HAL_TIM_IC_CaptureCallback>
 8003cd4:	e005      	b.n	8003ce2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003cd6:	6878      	ldr	r0, [r7, #4]
 8003cd8:	f000 f9df 	bl	800409a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003cdc:	6878      	ldr	r0, [r7, #4]
 8003cde:	f000 f9f0 	bl	80040c2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	691b      	ldr	r3, [r3, #16]
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b01      	cmp	r3, #1
 8003cf4:	d10e      	bne.n	8003d14 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	68db      	ldr	r3, [r3, #12]
 8003cfc:	f003 0301 	and.w	r3, r3, #1
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d107      	bne.n	8003d14 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f06f 0201 	mvn.w	r2, #1
 8003d0c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003d0e:	6878      	ldr	r0, [r7, #4]
 8003d10:	f002 f97e 	bl	8006010 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d1e:	2b80      	cmp	r3, #128	; 0x80
 8003d20:	d10e      	bne.n	8003d40 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68db      	ldr	r3, [r3, #12]
 8003d28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d2c:	2b80      	cmp	r3, #128	; 0x80
 8003d2e:	d107      	bne.n	8003d40 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003d38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003d3a:	6878      	ldr	r0, [r7, #4]
 8003d3c:	f000 fddb 	bl	80048f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d4a:	2b40      	cmp	r3, #64	; 0x40
 8003d4c:	d10e      	bne.n	8003d6c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	68db      	ldr	r3, [r3, #12]
 8003d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d58:	2b40      	cmp	r3, #64	; 0x40
 8003d5a:	d107      	bne.n	8003d6c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003d64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 f9b5 	bl	80040d6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	691b      	ldr	r3, [r3, #16]
 8003d72:	f003 0320 	and.w	r3, r3, #32
 8003d76:	2b20      	cmp	r3, #32
 8003d78:	d10e      	bne.n	8003d98 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	68db      	ldr	r3, [r3, #12]
 8003d80:	f003 0320 	and.w	r3, r3, #32
 8003d84:	2b20      	cmp	r3, #32
 8003d86:	d107      	bne.n	8003d98 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f06f 0220 	mvn.w	r2, #32
 8003d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d92:	6878      	ldr	r0, [r7, #4]
 8003d94:	f000 fda5 	bl	80048e2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d98:	bf00      	nop
 8003d9a:	3708      	adds	r7, #8
 8003d9c:	46bd      	mov	sp, r7
 8003d9e:	bd80      	pop	{r7, pc}

08003da0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003da0:	b580      	push	{r7, lr}
 8003da2:	b084      	sub	sp, #16
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	60f8      	str	r0, [r7, #12]
 8003da8:	60b9      	str	r1, [r7, #8]
 8003daa:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003db2:	2b01      	cmp	r3, #1
 8003db4:	d101      	bne.n	8003dba <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003db6:	2302      	movs	r3, #2
 8003db8:	e0b4      	b.n	8003f24 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	2202      	movs	r2, #2
 8003dc6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2b0c      	cmp	r3, #12
 8003dce:	f200 809f 	bhi.w	8003f10 <HAL_TIM_PWM_ConfigChannel+0x170>
 8003dd2:	a201      	add	r2, pc, #4	; (adr r2, 8003dd8 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dd8:	08003e0d 	.word	0x08003e0d
 8003ddc:	08003f11 	.word	0x08003f11
 8003de0:	08003f11 	.word	0x08003f11
 8003de4:	08003f11 	.word	0x08003f11
 8003de8:	08003e4d 	.word	0x08003e4d
 8003dec:	08003f11 	.word	0x08003f11
 8003df0:	08003f11 	.word	0x08003f11
 8003df4:	08003f11 	.word	0x08003f11
 8003df8:	08003e8f 	.word	0x08003e8f
 8003dfc:	08003f11 	.word	0x08003f11
 8003e00:	08003f11 	.word	0x08003f11
 8003e04:	08003f11 	.word	0x08003f11
 8003e08:	08003ecf 	.word	0x08003ecf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68b9      	ldr	r1, [r7, #8]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f000 fa0a 	bl	800422c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	699a      	ldr	r2, [r3, #24]
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f042 0208 	orr.w	r2, r2, #8
 8003e26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	699a      	ldr	r2, [r3, #24]
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f022 0204 	bic.w	r2, r2, #4
 8003e36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	6999      	ldr	r1, [r3, #24]
 8003e3e:	68bb      	ldr	r3, [r7, #8]
 8003e40:	691a      	ldr	r2, [r3, #16]
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	430a      	orrs	r2, r1
 8003e48:	619a      	str	r2, [r3, #24]
      break;
 8003e4a:	e062      	b.n	8003f12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	68b9      	ldr	r1, [r7, #8]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f000 fa5a 	bl	800430c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	699a      	ldr	r2, [r3, #24]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003e66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	699a      	ldr	r2, [r3, #24]
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003e76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	6999      	ldr	r1, [r3, #24]
 8003e7e:	68bb      	ldr	r3, [r7, #8]
 8003e80:	691b      	ldr	r3, [r3, #16]
 8003e82:	021a      	lsls	r2, r3, #8
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	430a      	orrs	r2, r1
 8003e8a:	619a      	str	r2, [r3, #24]
      break;
 8003e8c:	e041      	b.n	8003f12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	68b9      	ldr	r1, [r7, #8]
 8003e94:	4618      	mov	r0, r3
 8003e96:	f000 faaf 	bl	80043f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	69da      	ldr	r2, [r3, #28]
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f042 0208 	orr.w	r2, r2, #8
 8003ea8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	69da      	ldr	r2, [r3, #28]
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f022 0204 	bic.w	r2, r2, #4
 8003eb8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	69d9      	ldr	r1, [r3, #28]
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	691a      	ldr	r2, [r3, #16]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	430a      	orrs	r2, r1
 8003eca:	61da      	str	r2, [r3, #28]
      break;
 8003ecc:	e021      	b.n	8003f12 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	68b9      	ldr	r1, [r7, #8]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f000 fb03 	bl	80044e0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	69da      	ldr	r2, [r3, #28]
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ee8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	69da      	ldr	r2, [r3, #28]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ef8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	69d9      	ldr	r1, [r3, #28]
 8003f00:	68bb      	ldr	r3, [r7, #8]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	021a      	lsls	r2, r3, #8
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	430a      	orrs	r2, r1
 8003f0c:	61da      	str	r2, [r3, #28]
      break;
 8003f0e:	e000      	b.n	8003f12 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003f10:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003f22:	2300      	movs	r3, #0
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	3710      	adds	r7, #16
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	bd80      	pop	{r7, pc}

08003f2c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b084      	sub	sp, #16
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d101      	bne.n	8003f44 <HAL_TIM_ConfigClockSource+0x18>
 8003f40:	2302      	movs	r3, #2
 8003f42:	e0a6      	b.n	8004092 <HAL_TIM_ConfigClockSource+0x166>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	2201      	movs	r2, #1
 8003f48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	2202      	movs	r2, #2
 8003f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003f62:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003f6a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	68fa      	ldr	r2, [r7, #12]
 8003f72:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	2b40      	cmp	r3, #64	; 0x40
 8003f7a:	d067      	beq.n	800404c <HAL_TIM_ConfigClockSource+0x120>
 8003f7c:	2b40      	cmp	r3, #64	; 0x40
 8003f7e:	d80b      	bhi.n	8003f98 <HAL_TIM_ConfigClockSource+0x6c>
 8003f80:	2b10      	cmp	r3, #16
 8003f82:	d073      	beq.n	800406c <HAL_TIM_ConfigClockSource+0x140>
 8003f84:	2b10      	cmp	r3, #16
 8003f86:	d802      	bhi.n	8003f8e <HAL_TIM_ConfigClockSource+0x62>
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d06f      	beq.n	800406c <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003f8c:	e078      	b.n	8004080 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003f8e:	2b20      	cmp	r3, #32
 8003f90:	d06c      	beq.n	800406c <HAL_TIM_ConfigClockSource+0x140>
 8003f92:	2b30      	cmp	r3, #48	; 0x30
 8003f94:	d06a      	beq.n	800406c <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003f96:	e073      	b.n	8004080 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003f98:	2b70      	cmp	r3, #112	; 0x70
 8003f9a:	d00d      	beq.n	8003fb8 <HAL_TIM_ConfigClockSource+0x8c>
 8003f9c:	2b70      	cmp	r3, #112	; 0x70
 8003f9e:	d804      	bhi.n	8003faa <HAL_TIM_ConfigClockSource+0x7e>
 8003fa0:	2b50      	cmp	r3, #80	; 0x50
 8003fa2:	d033      	beq.n	800400c <HAL_TIM_ConfigClockSource+0xe0>
 8003fa4:	2b60      	cmp	r3, #96	; 0x60
 8003fa6:	d041      	beq.n	800402c <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003fa8:	e06a      	b.n	8004080 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003faa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003fae:	d066      	beq.n	800407e <HAL_TIM_ConfigClockSource+0x152>
 8003fb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003fb4:	d017      	beq.n	8003fe6 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003fb6:	e063      	b.n	8004080 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6818      	ldr	r0, [r3, #0]
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	6899      	ldr	r1, [r3, #8]
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	f000 fb5a 	bl	8004680 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003fda:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	68fa      	ldr	r2, [r7, #12]
 8003fe2:	609a      	str	r2, [r3, #8]
      break;
 8003fe4:	e04c      	b.n	8004080 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6818      	ldr	r0, [r3, #0]
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	6899      	ldr	r1, [r3, #8]
 8003fee:	683b      	ldr	r3, [r7, #0]
 8003ff0:	685a      	ldr	r2, [r3, #4]
 8003ff2:	683b      	ldr	r3, [r7, #0]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	f000 fb43 	bl	8004680 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	689a      	ldr	r2, [r3, #8]
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004008:	609a      	str	r2, [r3, #8]
      break;
 800400a:	e039      	b.n	8004080 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	6818      	ldr	r0, [r3, #0]
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	6859      	ldr	r1, [r3, #4]
 8004014:	683b      	ldr	r3, [r7, #0]
 8004016:	68db      	ldr	r3, [r3, #12]
 8004018:	461a      	mov	r2, r3
 800401a:	f000 fab7 	bl	800458c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2150      	movs	r1, #80	; 0x50
 8004024:	4618      	mov	r0, r3
 8004026:	f000 fb10 	bl	800464a <TIM_ITRx_SetConfig>
      break;
 800402a:	e029      	b.n	8004080 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	6818      	ldr	r0, [r3, #0]
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	6859      	ldr	r1, [r3, #4]
 8004034:	683b      	ldr	r3, [r7, #0]
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	461a      	mov	r2, r3
 800403a:	f000 fad6 	bl	80045ea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2160      	movs	r1, #96	; 0x60
 8004044:	4618      	mov	r0, r3
 8004046:	f000 fb00 	bl	800464a <TIM_ITRx_SetConfig>
      break;
 800404a:	e019      	b.n	8004080 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6818      	ldr	r0, [r3, #0]
 8004050:	683b      	ldr	r3, [r7, #0]
 8004052:	6859      	ldr	r1, [r3, #4]
 8004054:	683b      	ldr	r3, [r7, #0]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	461a      	mov	r2, r3
 800405a:	f000 fa97 	bl	800458c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2140      	movs	r1, #64	; 0x40
 8004064:	4618      	mov	r0, r3
 8004066:	f000 faf0 	bl	800464a <TIM_ITRx_SetConfig>
      break;
 800406a:	e009      	b.n	8004080 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4619      	mov	r1, r3
 8004076:	4610      	mov	r0, r2
 8004078:	f000 fae7 	bl	800464a <TIM_ITRx_SetConfig>
      break;
 800407c:	e000      	b.n	8004080 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800407e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004090:	2300      	movs	r3, #0
}
 8004092:	4618      	mov	r0, r3
 8004094:	3710      	adds	r7, #16
 8004096:	46bd      	mov	sp, r7
 8004098:	bd80      	pop	{r7, pc}

0800409a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800409a:	b480      	push	{r7}
 800409c:	b083      	sub	sp, #12
 800409e:	af00      	add	r7, sp, #0
 80040a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80040a2:	bf00      	nop
 80040a4:	370c      	adds	r7, #12
 80040a6:	46bd      	mov	sp, r7
 80040a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ac:	4770      	bx	lr

080040ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80040ae:	b480      	push	{r7}
 80040b0:	b083      	sub	sp, #12
 80040b2:	af00      	add	r7, sp, #0
 80040b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80040b6:	bf00      	nop
 80040b8:	370c      	adds	r7, #12
 80040ba:	46bd      	mov	sp, r7
 80040bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c0:	4770      	bx	lr

080040c2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80040c2:	b480      	push	{r7}
 80040c4:	b083      	sub	sp, #12
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80040ca:	bf00      	nop
 80040cc:	370c      	adds	r7, #12
 80040ce:	46bd      	mov	sp, r7
 80040d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d4:	4770      	bx	lr

080040d6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80040d6:	b480      	push	{r7}
 80040d8:	b083      	sub	sp, #12
 80040da:	af00      	add	r7, sp, #0
 80040dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80040de:	bf00      	nop
 80040e0:	370c      	adds	r7, #12
 80040e2:	46bd      	mov	sp, r7
 80040e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e8:	4770      	bx	lr
	...

080040ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b085      	sub	sp, #20
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
 80040f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	4a40      	ldr	r2, [pc, #256]	; (8004200 <TIM_Base_SetConfig+0x114>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d013      	beq.n	800412c <TIM_Base_SetConfig+0x40>
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800410a:	d00f      	beq.n	800412c <TIM_Base_SetConfig+0x40>
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	4a3d      	ldr	r2, [pc, #244]	; (8004204 <TIM_Base_SetConfig+0x118>)
 8004110:	4293      	cmp	r3, r2
 8004112:	d00b      	beq.n	800412c <TIM_Base_SetConfig+0x40>
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	4a3c      	ldr	r2, [pc, #240]	; (8004208 <TIM_Base_SetConfig+0x11c>)
 8004118:	4293      	cmp	r3, r2
 800411a:	d007      	beq.n	800412c <TIM_Base_SetConfig+0x40>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	4a3b      	ldr	r2, [pc, #236]	; (800420c <TIM_Base_SetConfig+0x120>)
 8004120:	4293      	cmp	r3, r2
 8004122:	d003      	beq.n	800412c <TIM_Base_SetConfig+0x40>
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	4a3a      	ldr	r2, [pc, #232]	; (8004210 <TIM_Base_SetConfig+0x124>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d108      	bne.n	800413e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004132:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004134:	683b      	ldr	r3, [r7, #0]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	68fa      	ldr	r2, [r7, #12]
 800413a:	4313      	orrs	r3, r2
 800413c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	4a2f      	ldr	r2, [pc, #188]	; (8004200 <TIM_Base_SetConfig+0x114>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d02b      	beq.n	800419e <TIM_Base_SetConfig+0xb2>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800414c:	d027      	beq.n	800419e <TIM_Base_SetConfig+0xb2>
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	4a2c      	ldr	r2, [pc, #176]	; (8004204 <TIM_Base_SetConfig+0x118>)
 8004152:	4293      	cmp	r3, r2
 8004154:	d023      	beq.n	800419e <TIM_Base_SetConfig+0xb2>
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	4a2b      	ldr	r2, [pc, #172]	; (8004208 <TIM_Base_SetConfig+0x11c>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d01f      	beq.n	800419e <TIM_Base_SetConfig+0xb2>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	4a2a      	ldr	r2, [pc, #168]	; (800420c <TIM_Base_SetConfig+0x120>)
 8004162:	4293      	cmp	r3, r2
 8004164:	d01b      	beq.n	800419e <TIM_Base_SetConfig+0xb2>
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	4a29      	ldr	r2, [pc, #164]	; (8004210 <TIM_Base_SetConfig+0x124>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d017      	beq.n	800419e <TIM_Base_SetConfig+0xb2>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a28      	ldr	r2, [pc, #160]	; (8004214 <TIM_Base_SetConfig+0x128>)
 8004172:	4293      	cmp	r3, r2
 8004174:	d013      	beq.n	800419e <TIM_Base_SetConfig+0xb2>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	4a27      	ldr	r2, [pc, #156]	; (8004218 <TIM_Base_SetConfig+0x12c>)
 800417a:	4293      	cmp	r3, r2
 800417c:	d00f      	beq.n	800419e <TIM_Base_SetConfig+0xb2>
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	4a26      	ldr	r2, [pc, #152]	; (800421c <TIM_Base_SetConfig+0x130>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d00b      	beq.n	800419e <TIM_Base_SetConfig+0xb2>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a25      	ldr	r2, [pc, #148]	; (8004220 <TIM_Base_SetConfig+0x134>)
 800418a:	4293      	cmp	r3, r2
 800418c:	d007      	beq.n	800419e <TIM_Base_SetConfig+0xb2>
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	4a24      	ldr	r2, [pc, #144]	; (8004224 <TIM_Base_SetConfig+0x138>)
 8004192:	4293      	cmp	r3, r2
 8004194:	d003      	beq.n	800419e <TIM_Base_SetConfig+0xb2>
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	4a23      	ldr	r2, [pc, #140]	; (8004228 <TIM_Base_SetConfig+0x13c>)
 800419a:	4293      	cmp	r3, r2
 800419c:	d108      	bne.n	80041b0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80041a4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	68db      	ldr	r3, [r3, #12]
 80041aa:	68fa      	ldr	r2, [r7, #12]
 80041ac:	4313      	orrs	r3, r2
 80041ae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	695b      	ldr	r3, [r3, #20]
 80041ba:	4313      	orrs	r3, r2
 80041bc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	68fa      	ldr	r2, [r7, #12]
 80041c2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	689a      	ldr	r2, [r3, #8]
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	681a      	ldr	r2, [r3, #0]
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	4a0a      	ldr	r2, [pc, #40]	; (8004200 <TIM_Base_SetConfig+0x114>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	d003      	beq.n	80041e4 <TIM_Base_SetConfig+0xf8>
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	4a0c      	ldr	r2, [pc, #48]	; (8004210 <TIM_Base_SetConfig+0x124>)
 80041e0:	4293      	cmp	r3, r2
 80041e2:	d103      	bne.n	80041ec <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	691a      	ldr	r2, [r3, #16]
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2201      	movs	r2, #1
 80041f0:	615a      	str	r2, [r3, #20]
}
 80041f2:	bf00      	nop
 80041f4:	3714      	adds	r7, #20
 80041f6:	46bd      	mov	sp, r7
 80041f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fc:	4770      	bx	lr
 80041fe:	bf00      	nop
 8004200:	40010000 	.word	0x40010000
 8004204:	40000400 	.word	0x40000400
 8004208:	40000800 	.word	0x40000800
 800420c:	40000c00 	.word	0x40000c00
 8004210:	40010400 	.word	0x40010400
 8004214:	40014000 	.word	0x40014000
 8004218:	40014400 	.word	0x40014400
 800421c:	40014800 	.word	0x40014800
 8004220:	40001800 	.word	0x40001800
 8004224:	40001c00 	.word	0x40001c00
 8004228:	40002000 	.word	0x40002000

0800422c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800422c:	b480      	push	{r7}
 800422e:	b087      	sub	sp, #28
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	6a1b      	ldr	r3, [r3, #32]
 800423a:	f023 0201 	bic.w	r2, r3, #1
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6a1b      	ldr	r3, [r3, #32]
 8004246:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	685b      	ldr	r3, [r3, #4]
 800424c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	699b      	ldr	r3, [r3, #24]
 8004252:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800425a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f023 0303 	bic.w	r3, r3, #3
 8004262:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004264:	683b      	ldr	r3, [r7, #0]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	68fa      	ldr	r2, [r7, #12]
 800426a:	4313      	orrs	r3, r2
 800426c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800426e:	697b      	ldr	r3, [r7, #20]
 8004270:	f023 0302 	bic.w	r3, r3, #2
 8004274:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	689b      	ldr	r3, [r3, #8]
 800427a:	697a      	ldr	r2, [r7, #20]
 800427c:	4313      	orrs	r3, r2
 800427e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	4a20      	ldr	r2, [pc, #128]	; (8004304 <TIM_OC1_SetConfig+0xd8>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d003      	beq.n	8004290 <TIM_OC1_SetConfig+0x64>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	4a1f      	ldr	r2, [pc, #124]	; (8004308 <TIM_OC1_SetConfig+0xdc>)
 800428c:	4293      	cmp	r3, r2
 800428e:	d10c      	bne.n	80042aa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004290:	697b      	ldr	r3, [r7, #20]
 8004292:	f023 0308 	bic.w	r3, r3, #8
 8004296:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004298:	683b      	ldr	r3, [r7, #0]
 800429a:	68db      	ldr	r3, [r3, #12]
 800429c:	697a      	ldr	r2, [r7, #20]
 800429e:	4313      	orrs	r3, r2
 80042a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80042a2:	697b      	ldr	r3, [r7, #20]
 80042a4:	f023 0304 	bic.w	r3, r3, #4
 80042a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a15      	ldr	r2, [pc, #84]	; (8004304 <TIM_OC1_SetConfig+0xd8>)
 80042ae:	4293      	cmp	r3, r2
 80042b0:	d003      	beq.n	80042ba <TIM_OC1_SetConfig+0x8e>
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	4a14      	ldr	r2, [pc, #80]	; (8004308 <TIM_OC1_SetConfig+0xdc>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d111      	bne.n	80042de <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80042c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80042c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	4313      	orrs	r3, r2
 80042d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80042d4:	683b      	ldr	r3, [r7, #0]
 80042d6:	699b      	ldr	r3, [r3, #24]
 80042d8:	693a      	ldr	r2, [r7, #16]
 80042da:	4313      	orrs	r3, r2
 80042dc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	693a      	ldr	r2, [r7, #16]
 80042e2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	685a      	ldr	r2, [r3, #4]
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	697a      	ldr	r2, [r7, #20]
 80042f6:	621a      	str	r2, [r3, #32]
}
 80042f8:	bf00      	nop
 80042fa:	371c      	adds	r7, #28
 80042fc:	46bd      	mov	sp, r7
 80042fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004302:	4770      	bx	lr
 8004304:	40010000 	.word	0x40010000
 8004308:	40010400 	.word	0x40010400

0800430c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800430c:	b480      	push	{r7}
 800430e:	b087      	sub	sp, #28
 8004310:	af00      	add	r7, sp, #0
 8004312:	6078      	str	r0, [r7, #4]
 8004314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6a1b      	ldr	r3, [r3, #32]
 800431a:	f023 0210 	bic.w	r2, r3, #16
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	6a1b      	ldr	r3, [r3, #32]
 8004326:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	699b      	ldr	r3, [r3, #24]
 8004332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800433a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004342:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004344:	683b      	ldr	r3, [r7, #0]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	021b      	lsls	r3, r3, #8
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	4313      	orrs	r3, r2
 800434e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004350:	697b      	ldr	r3, [r7, #20]
 8004352:	f023 0320 	bic.w	r3, r3, #32
 8004356:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	011b      	lsls	r3, r3, #4
 800435e:	697a      	ldr	r2, [r7, #20]
 8004360:	4313      	orrs	r3, r2
 8004362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a22      	ldr	r2, [pc, #136]	; (80043f0 <TIM_OC2_SetConfig+0xe4>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d003      	beq.n	8004374 <TIM_OC2_SetConfig+0x68>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	4a21      	ldr	r2, [pc, #132]	; (80043f4 <TIM_OC2_SetConfig+0xe8>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d10d      	bne.n	8004390 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800437a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800437c:	683b      	ldr	r3, [r7, #0]
 800437e:	68db      	ldr	r3, [r3, #12]
 8004380:	011b      	lsls	r3, r3, #4
 8004382:	697a      	ldr	r2, [r7, #20]
 8004384:	4313      	orrs	r3, r2
 8004386:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004388:	697b      	ldr	r3, [r7, #20]
 800438a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800438e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	4a17      	ldr	r2, [pc, #92]	; (80043f0 <TIM_OC2_SetConfig+0xe4>)
 8004394:	4293      	cmp	r3, r2
 8004396:	d003      	beq.n	80043a0 <TIM_OC2_SetConfig+0x94>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a16      	ldr	r2, [pc, #88]	; (80043f4 <TIM_OC2_SetConfig+0xe8>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d113      	bne.n	80043c8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80043a0:	693b      	ldr	r3, [r7, #16]
 80043a2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043a6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043ae:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	695b      	ldr	r3, [r3, #20]
 80043b4:	009b      	lsls	r3, r3, #2
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80043bc:	683b      	ldr	r3, [r7, #0]
 80043be:	699b      	ldr	r3, [r3, #24]
 80043c0:	009b      	lsls	r3, r3, #2
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	4313      	orrs	r3, r2
 80043c6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	693a      	ldr	r2, [r7, #16]
 80043cc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	68fa      	ldr	r2, [r7, #12]
 80043d2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80043d4:	683b      	ldr	r3, [r7, #0]
 80043d6:	685a      	ldr	r2, [r3, #4]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	697a      	ldr	r2, [r7, #20]
 80043e0:	621a      	str	r2, [r3, #32]
}
 80043e2:	bf00      	nop
 80043e4:	371c      	adds	r7, #28
 80043e6:	46bd      	mov	sp, r7
 80043e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ec:	4770      	bx	lr
 80043ee:	bf00      	nop
 80043f0:	40010000 	.word	0x40010000
 80043f4:	40010400 	.word	0x40010400

080043f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80043f8:	b480      	push	{r7}
 80043fa:	b087      	sub	sp, #28
 80043fc:	af00      	add	r7, sp, #0
 80043fe:	6078      	str	r0, [r7, #4]
 8004400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	6a1b      	ldr	r3, [r3, #32]
 8004412:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	69db      	ldr	r3, [r3, #28]
 800441e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	f023 0303 	bic.w	r3, r3, #3
 800442e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	68fa      	ldr	r2, [r7, #12]
 8004436:	4313      	orrs	r3, r2
 8004438:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800443a:	697b      	ldr	r3, [r7, #20]
 800443c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004440:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004442:	683b      	ldr	r3, [r7, #0]
 8004444:	689b      	ldr	r3, [r3, #8]
 8004446:	021b      	lsls	r3, r3, #8
 8004448:	697a      	ldr	r2, [r7, #20]
 800444a:	4313      	orrs	r3, r2
 800444c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	4a21      	ldr	r2, [pc, #132]	; (80044d8 <TIM_OC3_SetConfig+0xe0>)
 8004452:	4293      	cmp	r3, r2
 8004454:	d003      	beq.n	800445e <TIM_OC3_SetConfig+0x66>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	4a20      	ldr	r2, [pc, #128]	; (80044dc <TIM_OC3_SetConfig+0xe4>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d10d      	bne.n	800447a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800445e:	697b      	ldr	r3, [r7, #20]
 8004460:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004464:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	021b      	lsls	r3, r3, #8
 800446c:	697a      	ldr	r2, [r7, #20]
 800446e:	4313      	orrs	r3, r2
 8004470:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004478:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a16      	ldr	r2, [pc, #88]	; (80044d8 <TIM_OC3_SetConfig+0xe0>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d003      	beq.n	800448a <TIM_OC3_SetConfig+0x92>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a15      	ldr	r2, [pc, #84]	; (80044dc <TIM_OC3_SetConfig+0xe4>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d113      	bne.n	80044b2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800448a:	693b      	ldr	r3, [r7, #16]
 800448c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004490:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004498:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800449a:	683b      	ldr	r3, [r7, #0]
 800449c:	695b      	ldr	r3, [r3, #20]
 800449e:	011b      	lsls	r3, r3, #4
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80044a6:	683b      	ldr	r3, [r7, #0]
 80044a8:	699b      	ldr	r3, [r3, #24]
 80044aa:	011b      	lsls	r3, r3, #4
 80044ac:	693a      	ldr	r2, [r7, #16]
 80044ae:	4313      	orrs	r3, r2
 80044b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	693a      	ldr	r2, [r7, #16]
 80044b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80044be:	683b      	ldr	r3, [r7, #0]
 80044c0:	685a      	ldr	r2, [r3, #4]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	697a      	ldr	r2, [r7, #20]
 80044ca:	621a      	str	r2, [r3, #32]
}
 80044cc:	bf00      	nop
 80044ce:	371c      	adds	r7, #28
 80044d0:	46bd      	mov	sp, r7
 80044d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d6:	4770      	bx	lr
 80044d8:	40010000 	.word	0x40010000
 80044dc:	40010400 	.word	0x40010400

080044e0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80044e0:	b480      	push	{r7}
 80044e2:	b087      	sub	sp, #28
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a1b      	ldr	r3, [r3, #32]
 80044ee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	6a1b      	ldr	r3, [r3, #32]
 80044fa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	685b      	ldr	r3, [r3, #4]
 8004500:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	69db      	ldr	r3, [r3, #28]
 8004506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800450e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004516:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	021b      	lsls	r3, r3, #8
 800451e:	68fa      	ldr	r2, [r7, #12]
 8004520:	4313      	orrs	r3, r2
 8004522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800452a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	031b      	lsls	r3, r3, #12
 8004532:	693a      	ldr	r2, [r7, #16]
 8004534:	4313      	orrs	r3, r2
 8004536:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	4a12      	ldr	r2, [pc, #72]	; (8004584 <TIM_OC4_SetConfig+0xa4>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d003      	beq.n	8004548 <TIM_OC4_SetConfig+0x68>
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	4a11      	ldr	r2, [pc, #68]	; (8004588 <TIM_OC4_SetConfig+0xa8>)
 8004544:	4293      	cmp	r3, r2
 8004546:	d109      	bne.n	800455c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004548:	697b      	ldr	r3, [r7, #20]
 800454a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800454e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004550:	683b      	ldr	r3, [r7, #0]
 8004552:	695b      	ldr	r3, [r3, #20]
 8004554:	019b      	lsls	r3, r3, #6
 8004556:	697a      	ldr	r2, [r7, #20]
 8004558:	4313      	orrs	r3, r2
 800455a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	697a      	ldr	r2, [r7, #20]
 8004560:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	685a      	ldr	r2, [r3, #4]
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	693a      	ldr	r2, [r7, #16]
 8004574:	621a      	str	r2, [r3, #32]
}
 8004576:	bf00      	nop
 8004578:	371c      	adds	r7, #28
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	40010000 	.word	0x40010000
 8004588:	40010400 	.word	0x40010400

0800458c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800458c:	b480      	push	{r7}
 800458e:	b087      	sub	sp, #28
 8004590:	af00      	add	r7, sp, #0
 8004592:	60f8      	str	r0, [r7, #12]
 8004594:	60b9      	str	r1, [r7, #8]
 8004596:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	6a1b      	ldr	r3, [r3, #32]
 800459c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	6a1b      	ldr	r3, [r3, #32]
 80045a2:	f023 0201 	bic.w	r2, r3, #1
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	699b      	ldr	r3, [r3, #24]
 80045ae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045b6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	011b      	lsls	r3, r3, #4
 80045bc:	693a      	ldr	r2, [r7, #16]
 80045be:	4313      	orrs	r3, r2
 80045c0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f023 030a 	bic.w	r3, r3, #10
 80045c8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80045ca:	697a      	ldr	r2, [r7, #20]
 80045cc:	68bb      	ldr	r3, [r7, #8]
 80045ce:	4313      	orrs	r3, r2
 80045d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	693a      	ldr	r2, [r7, #16]
 80045d6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	697a      	ldr	r2, [r7, #20]
 80045dc:	621a      	str	r2, [r3, #32]
}
 80045de:	bf00      	nop
 80045e0:	371c      	adds	r7, #28
 80045e2:	46bd      	mov	sp, r7
 80045e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045e8:	4770      	bx	lr

080045ea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045ea:	b480      	push	{r7}
 80045ec:	b087      	sub	sp, #28
 80045ee:	af00      	add	r7, sp, #0
 80045f0:	60f8      	str	r0, [r7, #12]
 80045f2:	60b9      	str	r1, [r7, #8]
 80045f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	6a1b      	ldr	r3, [r3, #32]
 80045fa:	f023 0210 	bic.w	r2, r3, #16
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	699b      	ldr	r3, [r3, #24]
 8004606:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	6a1b      	ldr	r3, [r3, #32]
 800460c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004614:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	031b      	lsls	r3, r3, #12
 800461a:	697a      	ldr	r2, [r7, #20]
 800461c:	4313      	orrs	r3, r2
 800461e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004626:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004628:	68bb      	ldr	r3, [r7, #8]
 800462a:	011b      	lsls	r3, r3, #4
 800462c:	693a      	ldr	r2, [r7, #16]
 800462e:	4313      	orrs	r3, r2
 8004630:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	693a      	ldr	r2, [r7, #16]
 800463c:	621a      	str	r2, [r3, #32]
}
 800463e:	bf00      	nop
 8004640:	371c      	adds	r7, #28
 8004642:	46bd      	mov	sp, r7
 8004644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004648:	4770      	bx	lr

0800464a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800464a:	b480      	push	{r7}
 800464c:	b085      	sub	sp, #20
 800464e:	af00      	add	r7, sp, #0
 8004650:	6078      	str	r0, [r7, #4]
 8004652:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004660:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004662:	683a      	ldr	r2, [r7, #0]
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	4313      	orrs	r3, r2
 8004668:	f043 0307 	orr.w	r3, r3, #7
 800466c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	68fa      	ldr	r2, [r7, #12]
 8004672:	609a      	str	r2, [r3, #8]
}
 8004674:	bf00      	nop
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004680:	b480      	push	{r7}
 8004682:	b087      	sub	sp, #28
 8004684:	af00      	add	r7, sp, #0
 8004686:	60f8      	str	r0, [r7, #12]
 8004688:	60b9      	str	r1, [r7, #8]
 800468a:	607a      	str	r2, [r7, #4]
 800468c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800469a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	021a      	lsls	r2, r3, #8
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	431a      	orrs	r2, r3
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	4313      	orrs	r3, r2
 80046a8:	697a      	ldr	r2, [r7, #20]
 80046aa:	4313      	orrs	r3, r2
 80046ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	697a      	ldr	r2, [r7, #20]
 80046b2:	609a      	str	r2, [r3, #8]
}
 80046b4:	bf00      	nop
 80046b6:	371c      	adds	r7, #28
 80046b8:	46bd      	mov	sp, r7
 80046ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046be:	4770      	bx	lr

080046c0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80046c0:	b480      	push	{r7}
 80046c2:	b087      	sub	sp, #28
 80046c4:	af00      	add	r7, sp, #0
 80046c6:	60f8      	str	r0, [r7, #12]
 80046c8:	60b9      	str	r1, [r7, #8]
 80046ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80046cc:	68bb      	ldr	r3, [r7, #8]
 80046ce:	f003 031f 	and.w	r3, r3, #31
 80046d2:	2201      	movs	r2, #1
 80046d4:	fa02 f303 	lsl.w	r3, r2, r3
 80046d8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	6a1a      	ldr	r2, [r3, #32]
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	43db      	mvns	r3, r3
 80046e2:	401a      	ands	r2, r3
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	6a1a      	ldr	r2, [r3, #32]
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	f003 031f 	and.w	r3, r3, #31
 80046f2:	6879      	ldr	r1, [r7, #4]
 80046f4:	fa01 f303 	lsl.w	r3, r1, r3
 80046f8:	431a      	orrs	r2, r3
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	621a      	str	r2, [r3, #32]
}
 80046fe:	bf00      	nop
 8004700:	371c      	adds	r7, #28
 8004702:	46bd      	mov	sp, r7
 8004704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004708:	4770      	bx	lr

0800470a <HAL_TIMEx_PWMN_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800470a:	b580      	push	{r7, lr}
 800470c:	b084      	sub	sp, #16
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
 8004712:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	2b04      	cmp	r3, #4
 8004718:	d00d      	beq.n	8004736 <HAL_TIMEx_PWMN_Start_IT+0x2c>
 800471a:	2b08      	cmp	r3, #8
 800471c:	d014      	beq.n	8004748 <HAL_TIMEx_PWMN_Start_IT+0x3e>
 800471e:	2b00      	cmp	r3, #0
 8004720:	d000      	beq.n	8004724 <HAL_TIMEx_PWMN_Start_IT+0x1a>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
      break;
    }

    default:
      break;
 8004722:	e01a      	b.n	800475a <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68da      	ldr	r2, [r3, #12]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f042 0202 	orr.w	r2, r2, #2
 8004732:	60da      	str	r2, [r3, #12]
      break;
 8004734:	e011      	b.n	800475a <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	68da      	ldr	r2, [r3, #12]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f042 0204 	orr.w	r2, r2, #4
 8004744:	60da      	str	r2, [r3, #12]
      break;
 8004746:	e008      	b.n	800475a <HAL_TIMEx_PWMN_Start_IT+0x50>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68da      	ldr	r2, [r3, #12]
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f042 0208 	orr.w	r2, r2, #8
 8004756:	60da      	str	r2, [r3, #12]
      break;
 8004758:	bf00      	nop
  }

  /* Enable the TIM Break interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_BREAK);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	68da      	ldr	r2, [r3, #12]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004768:	60da      	str	r2, [r3, #12]

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2204      	movs	r2, #4
 8004770:	6839      	ldr	r1, [r7, #0]
 8004772:	4618      	mov	r0, r3
 8004774:	f000 f8c9 	bl	800490a <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004786:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	f003 0307 	and.w	r3, r3, #7
 8004792:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	2b06      	cmp	r3, #6
 8004798:	d007      	beq.n	80047aa <HAL_TIMEx_PWMN_Start_IT+0xa0>
  {
    __HAL_TIM_ENABLE(htim);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f042 0201 	orr.w	r2, r2, #1
 80047a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3710      	adds	r7, #16
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}

080047b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b085      	sub	sp, #20
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80047c4:	2b01      	cmp	r3, #1
 80047c6:	d101      	bne.n	80047cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80047c8:	2302      	movs	r3, #2
 80047ca:	e032      	b.n	8004832 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2202      	movs	r2, #2
 80047d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	685b      	ldr	r3, [r3, #4]
 80047e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	689b      	ldr	r3, [r3, #8]
 80047ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	68fa      	ldr	r2, [r7, #12]
 80047fa:	4313      	orrs	r3, r2
 80047fc:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004804:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	68ba      	ldr	r2, [r7, #8]
 800480c:	4313      	orrs	r3, r2
 800480e:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68fa      	ldr	r2, [r7, #12]
 8004816:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	68ba      	ldr	r2, [r7, #8]
 800481e:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	2201      	movs	r2, #1
 8004824:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004830:	2300      	movs	r3, #0
}
 8004832:	4618      	mov	r0, r3
 8004834:	3714      	adds	r7, #20
 8004836:	46bd      	mov	sp, r7
 8004838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483c:	4770      	bx	lr

0800483e <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800483e:	b480      	push	{r7}
 8004840:	b085      	sub	sp, #20
 8004842:	af00      	add	r7, sp, #0
 8004844:	6078      	str	r0, [r7, #4]
 8004846:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004848:	2300      	movs	r3, #0
 800484a:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004852:	2b01      	cmp	r3, #1
 8004854:	d101      	bne.n	800485a <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004856:	2302      	movs	r3, #2
 8004858:	e03d      	b.n	80048d6 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	2201      	movs	r2, #1
 800485e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	68db      	ldr	r3, [r3, #12]
 800486c:	4313      	orrs	r3, r2
 800486e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004876:	683b      	ldr	r3, [r7, #0]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	4313      	orrs	r3, r2
 800487c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	4313      	orrs	r3, r2
 800488a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	4313      	orrs	r3, r2
 8004898:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80048a0:	683b      	ldr	r3, [r7, #0]
 80048a2:	691b      	ldr	r3, [r3, #16]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80048ae:	683b      	ldr	r3, [r7, #0]
 80048b0:	695b      	ldr	r3, [r3, #20]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	69db      	ldr	r3, [r3, #28]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	68fa      	ldr	r2, [r7, #12]
 80048ca:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80048d4:	2300      	movs	r3, #0
}
 80048d6:	4618      	mov	r0, r3
 80048d8:	3714      	adds	r7, #20
 80048da:	46bd      	mov	sp, r7
 80048dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e0:	4770      	bx	lr

080048e2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80048e2:	b480      	push	{r7}
 80048e4:	b083      	sub	sp, #12
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80048ea:	bf00      	nop
 80048ec:	370c      	adds	r7, #12
 80048ee:	46bd      	mov	sp, r7
 80048f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f4:	4770      	bx	lr

080048f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80048f6:	b480      	push	{r7}
 80048f8:	b083      	sub	sp, #12
 80048fa:	af00      	add	r7, sp, #0
 80048fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80048fe:	bf00      	nop
 8004900:	370c      	adds	r7, #12
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr

0800490a <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 800490a:	b480      	push	{r7}
 800490c:	b087      	sub	sp, #28
 800490e:	af00      	add	r7, sp, #0
 8004910:	60f8      	str	r0, [r7, #12]
 8004912:	60b9      	str	r1, [r7, #8]
 8004914:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004916:	68bb      	ldr	r3, [r7, #8]
 8004918:	f003 031f 	and.w	r3, r3, #31
 800491c:	2204      	movs	r2, #4
 800491e:	fa02 f303 	lsl.w	r3, r2, r3
 8004922:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6a1a      	ldr	r2, [r3, #32]
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	43db      	mvns	r3, r3
 800492c:	401a      	ands	r2, r3
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	6a1a      	ldr	r2, [r3, #32]
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	f003 031f 	and.w	r3, r3, #31
 800493c:	6879      	ldr	r1, [r7, #4]
 800493e:	fa01 f303 	lsl.w	r3, r1, r3
 8004942:	431a      	orrs	r2, r3
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	621a      	str	r2, [r3, #32]
}
 8004948:	bf00      	nop
 800494a:	371c      	adds	r7, #28
 800494c:	46bd      	mov	sp, r7
 800494e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004952:	4770      	bx	lr

08004954 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004954:	b580      	push	{r7, lr}
 8004956:	b082      	sub	sp, #8
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d101      	bne.n	8004966 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e03f      	b.n	80049e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800496c:	b2db      	uxtb	r3, r3
 800496e:	2b00      	cmp	r3, #0
 8004970:	d106      	bne.n	8004980 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2200      	movs	r2, #0
 8004976:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	f002 ff86 	bl	800788c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2224      	movs	r2, #36	; 0x24
 8004984:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	68da      	ldr	r2, [r3, #12]
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004996:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004998:	6878      	ldr	r0, [r7, #4]
 800499a:	f000 fb47 	bl	800502c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	691a      	ldr	r2, [r3, #16]
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	695a      	ldr	r2, [r3, #20]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80049bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68da      	ldr	r2, [r3, #12]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80049cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2220      	movs	r2, #32
 80049d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2220      	movs	r2, #32
 80049e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80049e4:	2300      	movs	r3, #0
}
 80049e6:	4618      	mov	r0, r3
 80049e8:	3708      	adds	r7, #8
 80049ea:	46bd      	mov	sp, r7
 80049ec:	bd80      	pop	{r7, pc}

080049ee <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049ee:	b580      	push	{r7, lr}
 80049f0:	b088      	sub	sp, #32
 80049f2:	af02      	add	r7, sp, #8
 80049f4:	60f8      	str	r0, [r7, #12]
 80049f6:	60b9      	str	r1, [r7, #8]
 80049f8:	603b      	str	r3, [r7, #0]
 80049fa:	4613      	mov	r3, r2
 80049fc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80049fe:	2300      	movs	r3, #0
 8004a00:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004a08:	b2db      	uxtb	r3, r3
 8004a0a:	2b20      	cmp	r3, #32
 8004a0c:	f040 8083 	bne.w	8004b16 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a10:	68bb      	ldr	r3, [r7, #8]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d002      	beq.n	8004a1c <HAL_UART_Transmit+0x2e>
 8004a16:	88fb      	ldrh	r3, [r7, #6]
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d101      	bne.n	8004a20 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8004a1c:	2301      	movs	r3, #1
 8004a1e:	e07b      	b.n	8004b18 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d101      	bne.n	8004a2e <HAL_UART_Transmit+0x40>
 8004a2a:	2302      	movs	r3, #2
 8004a2c:	e074      	b.n	8004b18 <HAL_UART_Transmit+0x12a>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2201      	movs	r2, #1
 8004a32:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	2221      	movs	r2, #33	; 0x21
 8004a40:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004a44:	f7fc fb06 	bl	8001054 <HAL_GetTick>
 8004a48:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	88fa      	ldrh	r2, [r7, #6]
 8004a4e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	88fa      	ldrh	r2, [r7, #6]
 8004a54:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004a56:	e042      	b.n	8004ade <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004a5c:	b29b      	uxth	r3, r3
 8004a5e:	3b01      	subs	r3, #1
 8004a60:	b29a      	uxth	r2, r3
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	689b      	ldr	r3, [r3, #8]
 8004a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a6e:	d122      	bne.n	8004ab6 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	9300      	str	r3, [sp, #0]
 8004a74:	697b      	ldr	r3, [r7, #20]
 8004a76:	2200      	movs	r2, #0
 8004a78:	2180      	movs	r1, #128	; 0x80
 8004a7a:	68f8      	ldr	r0, [r7, #12]
 8004a7c:	f000 f96a 	bl	8004d54 <UART_WaitOnFlagUntilTimeout>
 8004a80:	4603      	mov	r3, r0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d001      	beq.n	8004a8a <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 8004a86:	2303      	movs	r3, #3
 8004a88:	e046      	b.n	8004b18 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8004a8e:	693b      	ldr	r3, [r7, #16]
 8004a90:	881b      	ldrh	r3, [r3, #0]
 8004a92:	461a      	mov	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a9c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d103      	bne.n	8004aae <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	3302      	adds	r3, #2
 8004aaa:	60bb      	str	r3, [r7, #8]
 8004aac:	e017      	b.n	8004ade <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	3301      	adds	r3, #1
 8004ab2:	60bb      	str	r3, [r7, #8]
 8004ab4:	e013      	b.n	8004ade <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	9300      	str	r3, [sp, #0]
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	2200      	movs	r2, #0
 8004abe:	2180      	movs	r1, #128	; 0x80
 8004ac0:	68f8      	ldr	r0, [r7, #12]
 8004ac2:	f000 f947 	bl	8004d54 <UART_WaitOnFlagUntilTimeout>
 8004ac6:	4603      	mov	r3, r0
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d001      	beq.n	8004ad0 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 8004acc:	2303      	movs	r3, #3
 8004ace:	e023      	b.n	8004b18 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	60ba      	str	r2, [r7, #8]
 8004ad6:	781a      	ldrb	r2, [r3, #0]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d1b7      	bne.n	8004a58 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ae8:	683b      	ldr	r3, [r7, #0]
 8004aea:	9300      	str	r3, [sp, #0]
 8004aec:	697b      	ldr	r3, [r7, #20]
 8004aee:	2200      	movs	r2, #0
 8004af0:	2140      	movs	r1, #64	; 0x40
 8004af2:	68f8      	ldr	r0, [r7, #12]
 8004af4:	f000 f92e 	bl	8004d54 <UART_WaitOnFlagUntilTimeout>
 8004af8:	4603      	mov	r3, r0
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d001      	beq.n	8004b02 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e00a      	b.n	8004b18 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	2220      	movs	r2, #32
 8004b06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004b12:	2300      	movs	r3, #0
 8004b14:	e000      	b.n	8004b18 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004b16:	2302      	movs	r3, #2
  }
}
 8004b18:	4618      	mov	r0, r3
 8004b1a:	3718      	adds	r7, #24
 8004b1c:	46bd      	mov	sp, r7
 8004b1e:	bd80      	pop	{r7, pc}

08004b20 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004b20:	b580      	push	{r7, lr}
 8004b22:	b088      	sub	sp, #32
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68db      	ldr	r3, [r3, #12]
 8004b36:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004b40:	2300      	movs	r3, #0
 8004b42:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004b44:	2300      	movs	r3, #0
 8004b46:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004b48:	69fb      	ldr	r3, [r7, #28]
 8004b4a:	f003 030f 	and.w	r3, r3, #15
 8004b4e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10d      	bne.n	8004b72 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004b56:	69fb      	ldr	r3, [r7, #28]
 8004b58:	f003 0320 	and.w	r3, r3, #32
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d008      	beq.n	8004b72 <HAL_UART_IRQHandler+0x52>
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	f003 0320 	and.w	r3, r3, #32
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d003      	beq.n	8004b72 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004b6a:	6878      	ldr	r0, [r7, #4]
 8004b6c:	f000 f9dc 	bl	8004f28 <UART_Receive_IT>
      return;
 8004b70:	e0cc      	b.n	8004d0c <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004b72:	693b      	ldr	r3, [r7, #16]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f000 80ab 	beq.w	8004cd0 <HAL_UART_IRQHandler+0x1b0>
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	f003 0301 	and.w	r3, r3, #1
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d105      	bne.n	8004b90 <HAL_UART_IRQHandler+0x70>
 8004b84:	69bb      	ldr	r3, [r7, #24]
 8004b86:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	f000 80a0 	beq.w	8004cd0 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004b90:	69fb      	ldr	r3, [r7, #28]
 8004b92:	f003 0301 	and.w	r3, r3, #1
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d00a      	beq.n	8004bb0 <HAL_UART_IRQHandler+0x90>
 8004b9a:	69bb      	ldr	r3, [r7, #24]
 8004b9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d005      	beq.n	8004bb0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ba8:	f043 0201 	orr.w	r2, r3, #1
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bb0:	69fb      	ldr	r3, [r7, #28]
 8004bb2:	f003 0304 	and.w	r3, r3, #4
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d00a      	beq.n	8004bd0 <HAL_UART_IRQHandler+0xb0>
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	f003 0301 	and.w	r3, r3, #1
 8004bc0:	2b00      	cmp	r3, #0
 8004bc2:	d005      	beq.n	8004bd0 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bc8:	f043 0202 	orr.w	r2, r3, #2
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bd0:	69fb      	ldr	r3, [r7, #28]
 8004bd2:	f003 0302 	and.w	r3, r3, #2
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d00a      	beq.n	8004bf0 <HAL_UART_IRQHandler+0xd0>
 8004bda:	697b      	ldr	r3, [r7, #20]
 8004bdc:	f003 0301 	and.w	r3, r3, #1
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d005      	beq.n	8004bf0 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004be8:	f043 0204 	orr.w	r2, r3, #4
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004bf0:	69fb      	ldr	r3, [r7, #28]
 8004bf2:	f003 0308 	and.w	r3, r3, #8
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d00a      	beq.n	8004c10 <HAL_UART_IRQHandler+0xf0>
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	f003 0301 	and.w	r3, r3, #1
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d005      	beq.n	8004c10 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c08:	f043 0208 	orr.w	r2, r3, #8
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d078      	beq.n	8004d0a <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	f003 0320 	and.w	r3, r3, #32
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d007      	beq.n	8004c32 <HAL_UART_IRQHandler+0x112>
 8004c22:	69bb      	ldr	r3, [r7, #24]
 8004c24:	f003 0320 	and.w	r3, r3, #32
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d002      	beq.n	8004c32 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f000 f97b 	bl	8004f28 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	695b      	ldr	r3, [r3, #20]
 8004c38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c3c:	2b40      	cmp	r3, #64	; 0x40
 8004c3e:	bf0c      	ite	eq
 8004c40:	2301      	moveq	r3, #1
 8004c42:	2300      	movne	r3, #0
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c4c:	f003 0308 	and.w	r3, r3, #8
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d102      	bne.n	8004c5a <HAL_UART_IRQHandler+0x13a>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d031      	beq.n	8004cbe <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004c5a:	6878      	ldr	r0, [r7, #4]
 8004c5c:	f000 f8c4 	bl	8004de8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	695b      	ldr	r3, [r3, #20]
 8004c66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c6a:	2b40      	cmp	r3, #64	; 0x40
 8004c6c:	d123      	bne.n	8004cb6 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	695a      	ldr	r2, [r3, #20]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c7c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d013      	beq.n	8004cae <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c8a:	4a22      	ldr	r2, [pc, #136]	; (8004d14 <HAL_UART_IRQHandler+0x1f4>)
 8004c8c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c92:	4618      	mov	r0, r3
 8004c94:	f7fd f92c 	bl	8001ef0 <HAL_DMA_Abort_IT>
 8004c98:	4603      	mov	r3, r0
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d016      	beq.n	8004ccc <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ca2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004ca8:	4610      	mov	r0, r2
 8004caa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cac:	e00e      	b.n	8004ccc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	f000 f846 	bl	8004d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cb4:	e00a      	b.n	8004ccc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 f842 	bl	8004d40 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004cbc:	e006      	b.n	8004ccc <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004cbe:	6878      	ldr	r0, [r7, #4]
 8004cc0:	f000 f83e 	bl	8004d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004cca:	e01e      	b.n	8004d0a <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ccc:	bf00      	nop
    return;
 8004cce:	e01c      	b.n	8004d0a <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004cd0:	69fb      	ldr	r3, [r7, #28]
 8004cd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d008      	beq.n	8004cec <HAL_UART_IRQHandler+0x1cc>
 8004cda:	69bb      	ldr	r3, [r7, #24]
 8004cdc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d003      	beq.n	8004cec <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8004ce4:	6878      	ldr	r0, [r7, #4]
 8004ce6:	f000 f8b1 	bl	8004e4c <UART_Transmit_IT>
    return;
 8004cea:	e00f      	b.n	8004d0c <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d00a      	beq.n	8004d0c <HAL_UART_IRQHandler+0x1ec>
 8004cf6:	69bb      	ldr	r3, [r7, #24]
 8004cf8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d005      	beq.n	8004d0c <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 8004d00:	6878      	ldr	r0, [r7, #4]
 8004d02:	f000 f8f9 	bl	8004ef8 <UART_EndTransmit_IT>
    return;
 8004d06:	bf00      	nop
 8004d08:	e000      	b.n	8004d0c <HAL_UART_IRQHandler+0x1ec>
    return;
 8004d0a:	bf00      	nop
  }
}
 8004d0c:	3720      	adds	r7, #32
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	bd80      	pop	{r7, pc}
 8004d12:	bf00      	nop
 8004d14:	08004e25 	.word	0x08004e25

08004d18 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d18:	b480      	push	{r7}
 8004d1a:	b083      	sub	sp, #12
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004d20:	bf00      	nop
 8004d22:	370c      	adds	r7, #12
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr

08004d2c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004d2c:	b480      	push	{r7}
 8004d2e:	b083      	sub	sp, #12
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004d34:	bf00      	nop
 8004d36:	370c      	adds	r7, #12
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d3e:	4770      	bx	lr

08004d40 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b083      	sub	sp, #12
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004d48:	bf00      	nop
 8004d4a:	370c      	adds	r7, #12
 8004d4c:	46bd      	mov	sp, r7
 8004d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d52:	4770      	bx	lr

08004d54 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b084      	sub	sp, #16
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	60f8      	str	r0, [r7, #12]
 8004d5c:	60b9      	str	r1, [r7, #8]
 8004d5e:	603b      	str	r3, [r7, #0]
 8004d60:	4613      	mov	r3, r2
 8004d62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004d64:	e02c      	b.n	8004dc0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d66:	69bb      	ldr	r3, [r7, #24]
 8004d68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d6c:	d028      	beq.n	8004dc0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004d6e:	69bb      	ldr	r3, [r7, #24]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d007      	beq.n	8004d84 <UART_WaitOnFlagUntilTimeout+0x30>
 8004d74:	f7fc f96e 	bl	8001054 <HAL_GetTick>
 8004d78:	4602      	mov	r2, r0
 8004d7a:	683b      	ldr	r3, [r7, #0]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	69ba      	ldr	r2, [r7, #24]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d21d      	bcs.n	8004dc0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	68da      	ldr	r2, [r3, #12]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8004d92:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	695a      	ldr	r2, [r3, #20]
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	f022 0201 	bic.w	r2, r2, #1
 8004da2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	2220      	movs	r2, #32
 8004da8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2220      	movs	r2, #32
 8004db0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004db4:	68fb      	ldr	r3, [r7, #12]
 8004db6:	2200      	movs	r2, #0
 8004db8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004dbc:	2303      	movs	r3, #3
 8004dbe:	e00f      	b.n	8004de0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	681a      	ldr	r2, [r3, #0]
 8004dc6:	68bb      	ldr	r3, [r7, #8]
 8004dc8:	4013      	ands	r3, r2
 8004dca:	68ba      	ldr	r2, [r7, #8]
 8004dcc:	429a      	cmp	r2, r3
 8004dce:	bf0c      	ite	eq
 8004dd0:	2301      	moveq	r3, #1
 8004dd2:	2300      	movne	r3, #0
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	79fb      	ldrb	r3, [r7, #7]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d0c3      	beq.n	8004d66 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004dde:	2300      	movs	r3, #0
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	3710      	adds	r7, #16
 8004de4:	46bd      	mov	sp, r7
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004de8:	b480      	push	{r7}
 8004dea:	b083      	sub	sp, #12
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68da      	ldr	r2, [r3, #12]
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8004dfe:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	695a      	ldr	r2, [r3, #20]
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f022 0201 	bic.w	r2, r2, #1
 8004e0e:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	2220      	movs	r2, #32
 8004e14:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8004e18:	bf00      	nop
 8004e1a:	370c      	adds	r7, #12
 8004e1c:	46bd      	mov	sp, r7
 8004e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e22:	4770      	bx	lr

08004e24 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e30:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	2200      	movs	r2, #0
 8004e36:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2200      	movs	r2, #0
 8004e3c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004e3e:	68f8      	ldr	r0, [r7, #12]
 8004e40:	f7ff ff7e 	bl	8004d40 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004e44:	bf00      	nop
 8004e46:	3710      	adds	r7, #16
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bd80      	pop	{r7, pc}

08004e4c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004e4c:	b480      	push	{r7}
 8004e4e:	b085      	sub	sp, #20
 8004e50:	af00      	add	r7, sp, #0
 8004e52:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	2b21      	cmp	r3, #33	; 0x21
 8004e5e:	d144      	bne.n	8004eea <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e68:	d11a      	bne.n	8004ea0 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	6a1b      	ldr	r3, [r3, #32]
 8004e6e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	881b      	ldrh	r3, [r3, #0]
 8004e74:	461a      	mov	r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e7e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	691b      	ldr	r3, [r3, #16]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d105      	bne.n	8004e94 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a1b      	ldr	r3, [r3, #32]
 8004e8c:	1c9a      	adds	r2, r3, #2
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	621a      	str	r2, [r3, #32]
 8004e92:	e00e      	b.n	8004eb2 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	6a1b      	ldr	r3, [r3, #32]
 8004e98:	1c5a      	adds	r2, r3, #1
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	621a      	str	r2, [r3, #32]
 8004e9e:	e008      	b.n	8004eb2 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	6a1b      	ldr	r3, [r3, #32]
 8004ea4:	1c59      	adds	r1, r3, #1
 8004ea6:	687a      	ldr	r2, [r7, #4]
 8004ea8:	6211      	str	r1, [r2, #32]
 8004eaa:	781a      	ldrb	r2, [r3, #0]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	3b01      	subs	r3, #1
 8004eba:	b29b      	uxth	r3, r3
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d10f      	bne.n	8004ee6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68da      	ldr	r2, [r3, #12]
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004ed4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	68da      	ldr	r2, [r3, #12]
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ee4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	e000      	b.n	8004eec <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8004eea:	2302      	movs	r3, #2
  }
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	3714      	adds	r7, #20
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b082      	sub	sp, #8
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	68da      	ldr	r2, [r3, #12]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004f0e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	2220      	movs	r2, #32
 8004f14:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004f18:	6878      	ldr	r0, [r7, #4]
 8004f1a:	f7ff fefd 	bl	8004d18 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004f1e:	2300      	movs	r3, #0
}
 8004f20:	4618      	mov	r0, r3
 8004f22:	3708      	adds	r7, #8
 8004f24:	46bd      	mov	sp, r7
 8004f26:	bd80      	pop	{r7, pc}

08004f28 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8004f36:	b2db      	uxtb	r3, r3
 8004f38:	2b22      	cmp	r3, #34	; 0x22
 8004f3a:	d171      	bne.n	8005020 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f44:	d123      	bne.n	8004f8e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f4a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	691b      	ldr	r3, [r3, #16]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d10e      	bne.n	8004f72 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	685b      	ldr	r3, [r3, #4]
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f6a:	1c9a      	adds	r2, r3, #2
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	629a      	str	r2, [r3, #40]	; 0x28
 8004f70:	e029      	b.n	8004fc6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	685b      	ldr	r3, [r3, #4]
 8004f78:	b29b      	uxth	r3, r3
 8004f7a:	b2db      	uxtb	r3, r3
 8004f7c:	b29a      	uxth	r2, r3
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f86:	1c5a      	adds	r2, r3, #1
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	629a      	str	r2, [r3, #40]	; 0x28
 8004f8c:	e01b      	b.n	8004fc6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	691b      	ldr	r3, [r3, #16]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d10a      	bne.n	8004fac <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	6858      	ldr	r0, [r3, #4]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fa0:	1c59      	adds	r1, r3, #1
 8004fa2:	687a      	ldr	r2, [r7, #4]
 8004fa4:	6291      	str	r1, [r2, #40]	; 0x28
 8004fa6:	b2c2      	uxtb	r2, r0
 8004fa8:	701a      	strb	r2, [r3, #0]
 8004faa:	e00c      	b.n	8004fc6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	b2da      	uxtb	r2, r3
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fb8:	1c58      	adds	r0, r3, #1
 8004fba:	6879      	ldr	r1, [r7, #4]
 8004fbc:	6288      	str	r0, [r1, #40]	; 0x28
 8004fbe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004fc2:	b2d2      	uxtb	r2, r2
 8004fc4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	687a      	ldr	r2, [r7, #4]
 8004fd2:	4619      	mov	r1, r3
 8004fd4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d120      	bne.n	800501c <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	68da      	ldr	r2, [r3, #12]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f022 0220 	bic.w	r2, r2, #32
 8004fe8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	68da      	ldr	r2, [r3, #12]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004ff8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	695a      	ldr	r2, [r3, #20]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 0201 	bic.w	r2, r2, #1
 8005008:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	2220      	movs	r2, #32
 800500e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8005012:	6878      	ldr	r0, [r7, #4]
 8005014:	f7ff fe8a 	bl	8004d2c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8005018:	2300      	movs	r3, #0
 800501a:	e002      	b.n	8005022 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800501c:	2300      	movs	r3, #0
 800501e:	e000      	b.n	8005022 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8005020:	2302      	movs	r3, #2
  }
}
 8005022:	4618      	mov	r0, r3
 8005024:	3710      	adds	r7, #16
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
	...

0800502c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800502c:	b5b0      	push	{r4, r5, r7, lr}
 800502e:	b084      	sub	sp, #16
 8005030:	af00      	add	r7, sp, #0
 8005032:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	691b      	ldr	r3, [r3, #16]
 800503a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	68da      	ldr	r2, [r3, #12]
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	430a      	orrs	r2, r1
 8005048:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	689a      	ldr	r2, [r3, #8]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	691b      	ldr	r3, [r3, #16]
 8005052:	431a      	orrs	r2, r3
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	695b      	ldr	r3, [r3, #20]
 8005058:	431a      	orrs	r2, r3
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	69db      	ldr	r3, [r3, #28]
 800505e:	4313      	orrs	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	68db      	ldr	r3, [r3, #12]
 8005068:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800506c:	f023 030c 	bic.w	r3, r3, #12
 8005070:	687a      	ldr	r2, [r7, #4]
 8005072:	6812      	ldr	r2, [r2, #0]
 8005074:	68f9      	ldr	r1, [r7, #12]
 8005076:	430b      	orrs	r3, r1
 8005078:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	695b      	ldr	r3, [r3, #20]
 8005080:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	699a      	ldr	r2, [r3, #24]
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	430a      	orrs	r2, r1
 800508e:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	69db      	ldr	r3, [r3, #28]
 8005094:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005098:	f040 80e4 	bne.w	8005264 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4aab      	ldr	r2, [pc, #684]	; (8005350 <UART_SetConfig+0x324>)
 80050a2:	4293      	cmp	r3, r2
 80050a4:	d004      	beq.n	80050b0 <UART_SetConfig+0x84>
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	4aaa      	ldr	r2, [pc, #680]	; (8005354 <UART_SetConfig+0x328>)
 80050ac:	4293      	cmp	r3, r2
 80050ae:	d16c      	bne.n	800518a <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 80050b0:	f7fd fc70 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 80050b4:	4602      	mov	r2, r0
 80050b6:	4613      	mov	r3, r2
 80050b8:	009b      	lsls	r3, r3, #2
 80050ba:	4413      	add	r3, r2
 80050bc:	009a      	lsls	r2, r3, #2
 80050be:	441a      	add	r2, r3
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	005b      	lsls	r3, r3, #1
 80050c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80050ca:	4aa3      	ldr	r2, [pc, #652]	; (8005358 <UART_SetConfig+0x32c>)
 80050cc:	fba2 2303 	umull	r2, r3, r2, r3
 80050d0:	095b      	lsrs	r3, r3, #5
 80050d2:	011c      	lsls	r4, r3, #4
 80050d4:	f7fd fc5e 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 80050d8:	4602      	mov	r2, r0
 80050da:	4613      	mov	r3, r2
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	4413      	add	r3, r2
 80050e0:	009a      	lsls	r2, r3, #2
 80050e2:	441a      	add	r2, r3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	005b      	lsls	r3, r3, #1
 80050ea:	fbb2 f5f3 	udiv	r5, r2, r3
 80050ee:	f7fd fc51 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 80050f2:	4602      	mov	r2, r0
 80050f4:	4613      	mov	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	4413      	add	r3, r2
 80050fa:	009a      	lsls	r2, r3, #2
 80050fc:	441a      	add	r2, r3
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	685b      	ldr	r3, [r3, #4]
 8005102:	005b      	lsls	r3, r3, #1
 8005104:	fbb2 f3f3 	udiv	r3, r2, r3
 8005108:	4a93      	ldr	r2, [pc, #588]	; (8005358 <UART_SetConfig+0x32c>)
 800510a:	fba2 2303 	umull	r2, r3, r2, r3
 800510e:	095b      	lsrs	r3, r3, #5
 8005110:	2264      	movs	r2, #100	; 0x64
 8005112:	fb02 f303 	mul.w	r3, r2, r3
 8005116:	1aeb      	subs	r3, r5, r3
 8005118:	00db      	lsls	r3, r3, #3
 800511a:	3332      	adds	r3, #50	; 0x32
 800511c:	4a8e      	ldr	r2, [pc, #568]	; (8005358 <UART_SetConfig+0x32c>)
 800511e:	fba2 2303 	umull	r2, r3, r2, r3
 8005122:	095b      	lsrs	r3, r3, #5
 8005124:	005b      	lsls	r3, r3, #1
 8005126:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800512a:	441c      	add	r4, r3
 800512c:	f7fd fc32 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 8005130:	4602      	mov	r2, r0
 8005132:	4613      	mov	r3, r2
 8005134:	009b      	lsls	r3, r3, #2
 8005136:	4413      	add	r3, r2
 8005138:	009a      	lsls	r2, r3, #2
 800513a:	441a      	add	r2, r3
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	005b      	lsls	r3, r3, #1
 8005142:	fbb2 f5f3 	udiv	r5, r2, r3
 8005146:	f7fd fc25 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 800514a:	4602      	mov	r2, r0
 800514c:	4613      	mov	r3, r2
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4413      	add	r3, r2
 8005152:	009a      	lsls	r2, r3, #2
 8005154:	441a      	add	r2, r3
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	005b      	lsls	r3, r3, #1
 800515c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005160:	4a7d      	ldr	r2, [pc, #500]	; (8005358 <UART_SetConfig+0x32c>)
 8005162:	fba2 2303 	umull	r2, r3, r2, r3
 8005166:	095b      	lsrs	r3, r3, #5
 8005168:	2264      	movs	r2, #100	; 0x64
 800516a:	fb02 f303 	mul.w	r3, r2, r3
 800516e:	1aeb      	subs	r3, r5, r3
 8005170:	00db      	lsls	r3, r3, #3
 8005172:	3332      	adds	r3, #50	; 0x32
 8005174:	4a78      	ldr	r2, [pc, #480]	; (8005358 <UART_SetConfig+0x32c>)
 8005176:	fba2 2303 	umull	r2, r3, r2, r3
 800517a:	095b      	lsrs	r3, r3, #5
 800517c:	f003 0207 	and.w	r2, r3, #7
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	4422      	add	r2, r4
 8005186:	609a      	str	r2, [r3, #8]
 8005188:	e154      	b.n	8005434 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800518a:	f7fd fbef 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 800518e:	4602      	mov	r2, r0
 8005190:	4613      	mov	r3, r2
 8005192:	009b      	lsls	r3, r3, #2
 8005194:	4413      	add	r3, r2
 8005196:	009a      	lsls	r2, r3, #2
 8005198:	441a      	add	r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	685b      	ldr	r3, [r3, #4]
 800519e:	005b      	lsls	r3, r3, #1
 80051a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80051a4:	4a6c      	ldr	r2, [pc, #432]	; (8005358 <UART_SetConfig+0x32c>)
 80051a6:	fba2 2303 	umull	r2, r3, r2, r3
 80051aa:	095b      	lsrs	r3, r3, #5
 80051ac:	011c      	lsls	r4, r3, #4
 80051ae:	f7fd fbdd 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 80051b2:	4602      	mov	r2, r0
 80051b4:	4613      	mov	r3, r2
 80051b6:	009b      	lsls	r3, r3, #2
 80051b8:	4413      	add	r3, r2
 80051ba:	009a      	lsls	r2, r3, #2
 80051bc:	441a      	add	r2, r3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	005b      	lsls	r3, r3, #1
 80051c4:	fbb2 f5f3 	udiv	r5, r2, r3
 80051c8:	f7fd fbd0 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 80051cc:	4602      	mov	r2, r0
 80051ce:	4613      	mov	r3, r2
 80051d0:	009b      	lsls	r3, r3, #2
 80051d2:	4413      	add	r3, r2
 80051d4:	009a      	lsls	r2, r3, #2
 80051d6:	441a      	add	r2, r3
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	685b      	ldr	r3, [r3, #4]
 80051dc:	005b      	lsls	r3, r3, #1
 80051de:	fbb2 f3f3 	udiv	r3, r2, r3
 80051e2:	4a5d      	ldr	r2, [pc, #372]	; (8005358 <UART_SetConfig+0x32c>)
 80051e4:	fba2 2303 	umull	r2, r3, r2, r3
 80051e8:	095b      	lsrs	r3, r3, #5
 80051ea:	2264      	movs	r2, #100	; 0x64
 80051ec:	fb02 f303 	mul.w	r3, r2, r3
 80051f0:	1aeb      	subs	r3, r5, r3
 80051f2:	00db      	lsls	r3, r3, #3
 80051f4:	3332      	adds	r3, #50	; 0x32
 80051f6:	4a58      	ldr	r2, [pc, #352]	; (8005358 <UART_SetConfig+0x32c>)
 80051f8:	fba2 2303 	umull	r2, r3, r2, r3
 80051fc:	095b      	lsrs	r3, r3, #5
 80051fe:	005b      	lsls	r3, r3, #1
 8005200:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005204:	441c      	add	r4, r3
 8005206:	f7fd fbb1 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 800520a:	4602      	mov	r2, r0
 800520c:	4613      	mov	r3, r2
 800520e:	009b      	lsls	r3, r3, #2
 8005210:	4413      	add	r3, r2
 8005212:	009a      	lsls	r2, r3, #2
 8005214:	441a      	add	r2, r3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	685b      	ldr	r3, [r3, #4]
 800521a:	005b      	lsls	r3, r3, #1
 800521c:	fbb2 f5f3 	udiv	r5, r2, r3
 8005220:	f7fd fba4 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 8005224:	4602      	mov	r2, r0
 8005226:	4613      	mov	r3, r2
 8005228:	009b      	lsls	r3, r3, #2
 800522a:	4413      	add	r3, r2
 800522c:	009a      	lsls	r2, r3, #2
 800522e:	441a      	add	r2, r3
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	685b      	ldr	r3, [r3, #4]
 8005234:	005b      	lsls	r3, r3, #1
 8005236:	fbb2 f3f3 	udiv	r3, r2, r3
 800523a:	4a47      	ldr	r2, [pc, #284]	; (8005358 <UART_SetConfig+0x32c>)
 800523c:	fba2 2303 	umull	r2, r3, r2, r3
 8005240:	095b      	lsrs	r3, r3, #5
 8005242:	2264      	movs	r2, #100	; 0x64
 8005244:	fb02 f303 	mul.w	r3, r2, r3
 8005248:	1aeb      	subs	r3, r5, r3
 800524a:	00db      	lsls	r3, r3, #3
 800524c:	3332      	adds	r3, #50	; 0x32
 800524e:	4a42      	ldr	r2, [pc, #264]	; (8005358 <UART_SetConfig+0x32c>)
 8005250:	fba2 2303 	umull	r2, r3, r2, r3
 8005254:	095b      	lsrs	r3, r3, #5
 8005256:	f003 0207 	and.w	r2, r3, #7
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	4422      	add	r2, r4
 8005260:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8005262:	e0e7      	b.n	8005434 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	4a39      	ldr	r2, [pc, #228]	; (8005350 <UART_SetConfig+0x324>)
 800526a:	4293      	cmp	r3, r2
 800526c:	d004      	beq.n	8005278 <UART_SetConfig+0x24c>
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	4a38      	ldr	r2, [pc, #224]	; (8005354 <UART_SetConfig+0x328>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d171      	bne.n	800535c <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005278:	f7fd fb8c 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 800527c:	4602      	mov	r2, r0
 800527e:	4613      	mov	r3, r2
 8005280:	009b      	lsls	r3, r3, #2
 8005282:	4413      	add	r3, r2
 8005284:	009a      	lsls	r2, r3, #2
 8005286:	441a      	add	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	009b      	lsls	r3, r3, #2
 800528e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005292:	4a31      	ldr	r2, [pc, #196]	; (8005358 <UART_SetConfig+0x32c>)
 8005294:	fba2 2303 	umull	r2, r3, r2, r3
 8005298:	095b      	lsrs	r3, r3, #5
 800529a:	011c      	lsls	r4, r3, #4
 800529c:	f7fd fb7a 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 80052a0:	4602      	mov	r2, r0
 80052a2:	4613      	mov	r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	4413      	add	r3, r2
 80052a8:	009a      	lsls	r2, r3, #2
 80052aa:	441a      	add	r2, r3
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	685b      	ldr	r3, [r3, #4]
 80052b0:	009b      	lsls	r3, r3, #2
 80052b2:	fbb2 f5f3 	udiv	r5, r2, r3
 80052b6:	f7fd fb6d 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 80052ba:	4602      	mov	r2, r0
 80052bc:	4613      	mov	r3, r2
 80052be:	009b      	lsls	r3, r3, #2
 80052c0:	4413      	add	r3, r2
 80052c2:	009a      	lsls	r2, r3, #2
 80052c4:	441a      	add	r2, r3
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	685b      	ldr	r3, [r3, #4]
 80052ca:	009b      	lsls	r3, r3, #2
 80052cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80052d0:	4a21      	ldr	r2, [pc, #132]	; (8005358 <UART_SetConfig+0x32c>)
 80052d2:	fba2 2303 	umull	r2, r3, r2, r3
 80052d6:	095b      	lsrs	r3, r3, #5
 80052d8:	2264      	movs	r2, #100	; 0x64
 80052da:	fb02 f303 	mul.w	r3, r2, r3
 80052de:	1aeb      	subs	r3, r5, r3
 80052e0:	011b      	lsls	r3, r3, #4
 80052e2:	3332      	adds	r3, #50	; 0x32
 80052e4:	4a1c      	ldr	r2, [pc, #112]	; (8005358 <UART_SetConfig+0x32c>)
 80052e6:	fba2 2303 	umull	r2, r3, r2, r3
 80052ea:	095b      	lsrs	r3, r3, #5
 80052ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80052f0:	441c      	add	r4, r3
 80052f2:	f7fd fb4f 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 80052f6:	4602      	mov	r2, r0
 80052f8:	4613      	mov	r3, r2
 80052fa:	009b      	lsls	r3, r3, #2
 80052fc:	4413      	add	r3, r2
 80052fe:	009a      	lsls	r2, r3, #2
 8005300:	441a      	add	r2, r3
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	685b      	ldr	r3, [r3, #4]
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	fbb2 f5f3 	udiv	r5, r2, r3
 800530c:	f7fd fb42 	bl	8002994 <HAL_RCC_GetPCLK2Freq>
 8005310:	4602      	mov	r2, r0
 8005312:	4613      	mov	r3, r2
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	4413      	add	r3, r2
 8005318:	009a      	lsls	r2, r3, #2
 800531a:	441a      	add	r2, r3
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	685b      	ldr	r3, [r3, #4]
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	fbb2 f3f3 	udiv	r3, r2, r3
 8005326:	4a0c      	ldr	r2, [pc, #48]	; (8005358 <UART_SetConfig+0x32c>)
 8005328:	fba2 2303 	umull	r2, r3, r2, r3
 800532c:	095b      	lsrs	r3, r3, #5
 800532e:	2264      	movs	r2, #100	; 0x64
 8005330:	fb02 f303 	mul.w	r3, r2, r3
 8005334:	1aeb      	subs	r3, r5, r3
 8005336:	011b      	lsls	r3, r3, #4
 8005338:	3332      	adds	r3, #50	; 0x32
 800533a:	4a07      	ldr	r2, [pc, #28]	; (8005358 <UART_SetConfig+0x32c>)
 800533c:	fba2 2303 	umull	r2, r3, r2, r3
 8005340:	095b      	lsrs	r3, r3, #5
 8005342:	f003 020f 	and.w	r2, r3, #15
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4422      	add	r2, r4
 800534c:	609a      	str	r2, [r3, #8]
 800534e:	e071      	b.n	8005434 <UART_SetConfig+0x408>
 8005350:	40011000 	.word	0x40011000
 8005354:	40011400 	.word	0x40011400
 8005358:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800535c:	f7fd fb06 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 8005360:	4602      	mov	r2, r0
 8005362:	4613      	mov	r3, r2
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	4413      	add	r3, r2
 8005368:	009a      	lsls	r2, r3, #2
 800536a:	441a      	add	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	685b      	ldr	r3, [r3, #4]
 8005370:	009b      	lsls	r3, r3, #2
 8005372:	fbb2 f3f3 	udiv	r3, r2, r3
 8005376:	4a31      	ldr	r2, [pc, #196]	; (800543c <UART_SetConfig+0x410>)
 8005378:	fba2 2303 	umull	r2, r3, r2, r3
 800537c:	095b      	lsrs	r3, r3, #5
 800537e:	011c      	lsls	r4, r3, #4
 8005380:	f7fd faf4 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 8005384:	4602      	mov	r2, r0
 8005386:	4613      	mov	r3, r2
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	4413      	add	r3, r2
 800538c:	009a      	lsls	r2, r3, #2
 800538e:	441a      	add	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	685b      	ldr	r3, [r3, #4]
 8005394:	009b      	lsls	r3, r3, #2
 8005396:	fbb2 f5f3 	udiv	r5, r2, r3
 800539a:	f7fd fae7 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 800539e:	4602      	mov	r2, r0
 80053a0:	4613      	mov	r3, r2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	4413      	add	r3, r2
 80053a6:	009a      	lsls	r2, r3, #2
 80053a8:	441a      	add	r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	009b      	lsls	r3, r3, #2
 80053b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053b4:	4a21      	ldr	r2, [pc, #132]	; (800543c <UART_SetConfig+0x410>)
 80053b6:	fba2 2303 	umull	r2, r3, r2, r3
 80053ba:	095b      	lsrs	r3, r3, #5
 80053bc:	2264      	movs	r2, #100	; 0x64
 80053be:	fb02 f303 	mul.w	r3, r2, r3
 80053c2:	1aeb      	subs	r3, r5, r3
 80053c4:	011b      	lsls	r3, r3, #4
 80053c6:	3332      	adds	r3, #50	; 0x32
 80053c8:	4a1c      	ldr	r2, [pc, #112]	; (800543c <UART_SetConfig+0x410>)
 80053ca:	fba2 2303 	umull	r2, r3, r2, r3
 80053ce:	095b      	lsrs	r3, r3, #5
 80053d0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80053d4:	441c      	add	r4, r3
 80053d6:	f7fd fac9 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 80053da:	4602      	mov	r2, r0
 80053dc:	4613      	mov	r3, r2
 80053de:	009b      	lsls	r3, r3, #2
 80053e0:	4413      	add	r3, r2
 80053e2:	009a      	lsls	r2, r3, #2
 80053e4:	441a      	add	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	685b      	ldr	r3, [r3, #4]
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	fbb2 f5f3 	udiv	r5, r2, r3
 80053f0:	f7fd fabc 	bl	800296c <HAL_RCC_GetPCLK1Freq>
 80053f4:	4602      	mov	r2, r0
 80053f6:	4613      	mov	r3, r2
 80053f8:	009b      	lsls	r3, r3, #2
 80053fa:	4413      	add	r3, r2
 80053fc:	009a      	lsls	r2, r3, #2
 80053fe:	441a      	add	r2, r3
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	685b      	ldr	r3, [r3, #4]
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	fbb2 f3f3 	udiv	r3, r2, r3
 800540a:	4a0c      	ldr	r2, [pc, #48]	; (800543c <UART_SetConfig+0x410>)
 800540c:	fba2 2303 	umull	r2, r3, r2, r3
 8005410:	095b      	lsrs	r3, r3, #5
 8005412:	2264      	movs	r2, #100	; 0x64
 8005414:	fb02 f303 	mul.w	r3, r2, r3
 8005418:	1aeb      	subs	r3, r5, r3
 800541a:	011b      	lsls	r3, r3, #4
 800541c:	3332      	adds	r3, #50	; 0x32
 800541e:	4a07      	ldr	r2, [pc, #28]	; (800543c <UART_SetConfig+0x410>)
 8005420:	fba2 2303 	umull	r2, r3, r2, r3
 8005424:	095b      	lsrs	r3, r3, #5
 8005426:	f003 020f 	and.w	r2, r3, #15
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4422      	add	r2, r4
 8005430:	609a      	str	r2, [r3, #8]
}
 8005432:	e7ff      	b.n	8005434 <UART_SetConfig+0x408>
 8005434:	bf00      	nop
 8005436:	3710      	adds	r7, #16
 8005438:	46bd      	mov	sp, r7
 800543a:	bdb0      	pop	{r4, r5, r7, pc}
 800543c:	51eb851f 	.word	0x51eb851f

08005440 <MX_ADC1_Init>:
DMA_HandleTypeDef hdma_adc2;
DMA_HandleTypeDef hdma_adc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8005440:	b580      	push	{r7, lr}
 8005442:	b084      	sub	sp, #16
 8005444:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8005446:	463b      	mov	r3, r7
 8005448:	2200      	movs	r2, #0
 800544a:	601a      	str	r2, [r3, #0]
 800544c:	605a      	str	r2, [r3, #4]
 800544e:	609a      	str	r2, [r3, #8]
 8005450:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc1.Instance = ADC1;
 8005452:	4b22      	ldr	r3, [pc, #136]	; (80054dc <MX_ADC1_Init+0x9c>)
 8005454:	4a22      	ldr	r2, [pc, #136]	; (80054e0 <MX_ADC1_Init+0xa0>)
 8005456:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8005458:	4b20      	ldr	r3, [pc, #128]	; (80054dc <MX_ADC1_Init+0x9c>)
 800545a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800545e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8005460:	4b1e      	ldr	r3, [pc, #120]	; (80054dc <MX_ADC1_Init+0x9c>)
 8005462:	2200      	movs	r2, #0
 8005464:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8005466:	4b1d      	ldr	r3, [pc, #116]	; (80054dc <MX_ADC1_Init+0x9c>)
 8005468:	2200      	movs	r2, #0
 800546a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800546c:	4b1b      	ldr	r3, [pc, #108]	; (80054dc <MX_ADC1_Init+0x9c>)
 800546e:	2200      	movs	r2, #0
 8005470:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8005472:	4b1a      	ldr	r3, [pc, #104]	; (80054dc <MX_ADC1_Init+0x9c>)
 8005474:	2200      	movs	r2, #0
 8005476:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800547a:	4b18      	ldr	r3, [pc, #96]	; (80054dc <MX_ADC1_Init+0x9c>)
 800547c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005480:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 8005482:	4b16      	ldr	r3, [pc, #88]	; (80054dc <MX_ADC1_Init+0x9c>)
 8005484:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 8005488:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800548a:	4b14      	ldr	r3, [pc, #80]	; (80054dc <MX_ADC1_Init+0x9c>)
 800548c:	2200      	movs	r2, #0
 800548e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8005490:	4b12      	ldr	r3, [pc, #72]	; (80054dc <MX_ADC1_Init+0x9c>)
 8005492:	2201      	movs	r2, #1
 8005494:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8005496:	4b11      	ldr	r3, [pc, #68]	; (80054dc <MX_ADC1_Init+0x9c>)
 8005498:	2201      	movs	r2, #1
 800549a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800549e:	4b0f      	ldr	r3, [pc, #60]	; (80054dc <MX_ADC1_Init+0x9c>)
 80054a0:	2201      	movs	r2, #1
 80054a2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80054a4:	480d      	ldr	r0, [pc, #52]	; (80054dc <MX_ADC1_Init+0x9c>)
 80054a6:	f7fb fe03 	bl	80010b0 <HAL_ADC_Init>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d001      	beq.n	80054b4 <MX_ADC1_Init+0x74>
  {
    Error_Handler();
 80054b0:	f001 feb5 	bl	800721e <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80054b4:	2300      	movs	r3, #0
 80054b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80054b8:	2301      	movs	r3, #1
 80054ba:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80054bc:	2300      	movs	r3, #0
 80054be:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80054c0:	463b      	mov	r3, r7
 80054c2:	4619      	mov	r1, r3
 80054c4:	4805      	ldr	r0, [pc, #20]	; (80054dc <MX_ADC1_Init+0x9c>)
 80054c6:	f7fb ff47 	bl	8001358 <HAL_ADC_ConfigChannel>
 80054ca:	4603      	mov	r3, r0
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d001      	beq.n	80054d4 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80054d0:	f001 fea5 	bl	800721e <Error_Handler>
  }

}
 80054d4:	bf00      	nop
 80054d6:	3710      	adds	r7, #16
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	200003e8 	.word	0x200003e8
 80054e0:	40012000 	.word	0x40012000

080054e4 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b084      	sub	sp, #16
 80054e8:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80054ea:	463b      	mov	r3, r7
 80054ec:	2200      	movs	r2, #0
 80054ee:	601a      	str	r2, [r3, #0]
 80054f0:	605a      	str	r2, [r3, #4]
 80054f2:	609a      	str	r2, [r3, #8]
 80054f4:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc2.Instance = ADC2;
 80054f6:	4b22      	ldr	r3, [pc, #136]	; (8005580 <MX_ADC2_Init+0x9c>)
 80054f8:	4a22      	ldr	r2, [pc, #136]	; (8005584 <MX_ADC2_Init+0xa0>)
 80054fa:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80054fc:	4b20      	ldr	r3, [pc, #128]	; (8005580 <MX_ADC2_Init+0x9c>)
 80054fe:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8005502:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8005504:	4b1e      	ldr	r3, [pc, #120]	; (8005580 <MX_ADC2_Init+0x9c>)
 8005506:	2200      	movs	r2, #0
 8005508:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 800550a:	4b1d      	ldr	r3, [pc, #116]	; (8005580 <MX_ADC2_Init+0x9c>)
 800550c:	2200      	movs	r2, #0
 800550e:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8005510:	4b1b      	ldr	r3, [pc, #108]	; (8005580 <MX_ADC2_Init+0x9c>)
 8005512:	2200      	movs	r2, #0
 8005514:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8005516:	4b1a      	ldr	r3, [pc, #104]	; (8005580 <MX_ADC2_Init+0x9c>)
 8005518:	2200      	movs	r2, #0
 800551a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 800551e:	4b18      	ldr	r3, [pc, #96]	; (8005580 <MX_ADC2_Init+0x9c>)
 8005520:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005524:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 8005526:	4b16      	ldr	r3, [pc, #88]	; (8005580 <MX_ADC2_Init+0x9c>)
 8005528:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 800552c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800552e:	4b14      	ldr	r3, [pc, #80]	; (8005580 <MX_ADC2_Init+0x9c>)
 8005530:	2200      	movs	r2, #0
 8005532:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8005534:	4b12      	ldr	r3, [pc, #72]	; (8005580 <MX_ADC2_Init+0x9c>)
 8005536:	2201      	movs	r2, #1
 8005538:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 800553a:	4b11      	ldr	r3, [pc, #68]	; (8005580 <MX_ADC2_Init+0x9c>)
 800553c:	2201      	movs	r2, #1
 800553e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8005542:	4b0f      	ldr	r3, [pc, #60]	; (8005580 <MX_ADC2_Init+0x9c>)
 8005544:	2201      	movs	r2, #1
 8005546:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8005548:	480d      	ldr	r0, [pc, #52]	; (8005580 <MX_ADC2_Init+0x9c>)
 800554a:	f7fb fdb1 	bl	80010b0 <HAL_ADC_Init>
 800554e:	4603      	mov	r3, r0
 8005550:	2b00      	cmp	r3, #0
 8005552:	d001      	beq.n	8005558 <MX_ADC2_Init+0x74>
  {
    Error_Handler();
 8005554:	f001 fe63 	bl	800721e <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8005558:	2304      	movs	r3, #4
 800555a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 800555c:	2301      	movs	r3, #1
 800555e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8005560:	2300      	movs	r3, #0
 8005562:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8005564:	463b      	mov	r3, r7
 8005566:	4619      	mov	r1, r3
 8005568:	4805      	ldr	r0, [pc, #20]	; (8005580 <MX_ADC2_Init+0x9c>)
 800556a:	f7fb fef5 	bl	8001358 <HAL_ADC_ConfigChannel>
 800556e:	4603      	mov	r3, r0
 8005570:	2b00      	cmp	r3, #0
 8005572:	d001      	beq.n	8005578 <MX_ADC2_Init+0x94>
  {
    Error_Handler();
 8005574:	f001 fe53 	bl	800721e <Error_Handler>
  }

}
 8005578:	bf00      	nop
 800557a:	3710      	adds	r7, #16
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	20000340 	.word	0x20000340
 8005584:	40012100 	.word	0x40012100

08005588 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b084      	sub	sp, #16
 800558c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800558e:	463b      	mov	r3, r7
 8005590:	2200      	movs	r2, #0
 8005592:	601a      	str	r2, [r3, #0]
 8005594:	605a      	str	r2, [r3, #4]
 8005596:	609a      	str	r2, [r3, #8]
 8005598:	60da      	str	r2, [r3, #12]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc3.Instance = ADC3;
 800559a:	4b22      	ldr	r3, [pc, #136]	; (8005624 <MX_ADC3_Init+0x9c>)
 800559c:	4a22      	ldr	r2, [pc, #136]	; (8005628 <MX_ADC3_Init+0xa0>)
 800559e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80055a0:	4b20      	ldr	r3, [pc, #128]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80055a6:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80055a8:	4b1e      	ldr	r3, [pc, #120]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055aa:	2200      	movs	r2, #0
 80055ac:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80055ae:	4b1d      	ldr	r3, [pc, #116]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055b0:	2200      	movs	r2, #0
 80055b2:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80055b4:	4b1b      	ldr	r3, [pc, #108]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055b6:	2200      	movs	r2, #0
 80055b8:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80055ba:	4b1a      	ldr	r3, [pc, #104]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 80055c2:	4b18      	ldr	r3, [pc, #96]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055c4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T8_TRGO;
 80055ca:	4b16      	ldr	r3, [pc, #88]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055cc:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80055d0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80055d2:	4b14      	ldr	r3, [pc, #80]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055d4:	2200      	movs	r2, #0
 80055d6:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80055d8:	4b12      	ldr	r3, [pc, #72]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055da:	2201      	movs	r2, #1
 80055dc:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = ENABLE;
 80055de:	4b11      	ldr	r3, [pc, #68]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80055e6:	4b0f      	ldr	r3, [pc, #60]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055e8:	2201      	movs	r2, #1
 80055ea:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80055ec:	480d      	ldr	r0, [pc, #52]	; (8005624 <MX_ADC3_Init+0x9c>)
 80055ee:	f7fb fd5f 	bl	80010b0 <HAL_ADC_Init>
 80055f2:	4603      	mov	r3, r0
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d001      	beq.n	80055fc <MX_ADC3_Init+0x74>
  {
    Error_Handler();
 80055f8:	f001 fe11 	bl	800721e <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80055fc:	2301      	movs	r3, #1
 80055fe:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8005600:	2301      	movs	r3, #1
 8005602:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8005604:	2300      	movs	r3, #0
 8005606:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8005608:	463b      	mov	r3, r7
 800560a:	4619      	mov	r1, r3
 800560c:	4805      	ldr	r0, [pc, #20]	; (8005624 <MX_ADC3_Init+0x9c>)
 800560e:	f7fb fea3 	bl	8001358 <HAL_ADC_ConfigChannel>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d001      	beq.n	800561c <MX_ADC3_Init+0x94>
  {
    Error_Handler();
 8005618:	f001 fe01 	bl	800721e <Error_Handler>
  }

}
 800561c:	bf00      	nop
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}
 8005624:	20000430 	.word	0x20000430
 8005628:	40012200 	.word	0x40012200

0800562c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800562c:	b580      	push	{r7, lr}
 800562e:	b08e      	sub	sp, #56	; 0x38
 8005630:	af00      	add	r7, sp, #0
 8005632:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005634:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005638:	2200      	movs	r2, #0
 800563a:	601a      	str	r2, [r3, #0]
 800563c:	605a      	str	r2, [r3, #4]
 800563e:	609a      	str	r2, [r3, #8]
 8005640:	60da      	str	r2, [r3, #12]
 8005642:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4a8e      	ldr	r2, [pc, #568]	; (8005884 <HAL_ADC_MspInit+0x258>)
 800564a:	4293      	cmp	r3, r2
 800564c:	d158      	bne.n	8005700 <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800564e:	2300      	movs	r3, #0
 8005650:	623b      	str	r3, [r7, #32]
 8005652:	4b8d      	ldr	r3, [pc, #564]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 8005654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005656:	4a8c      	ldr	r2, [pc, #560]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 8005658:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800565c:	6453      	str	r3, [r2, #68]	; 0x44
 800565e:	4b8a      	ldr	r3, [pc, #552]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 8005660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005662:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005666:	623b      	str	r3, [r7, #32]
 8005668:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800566a:	2300      	movs	r3, #0
 800566c:	61fb      	str	r3, [r7, #28]
 800566e:	4b86      	ldr	r3, [pc, #536]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 8005670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005672:	4a85      	ldr	r2, [pc, #532]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 8005674:	f043 0301 	orr.w	r3, r3, #1
 8005678:	6313      	str	r3, [r2, #48]	; 0x30
 800567a:	4b83      	ldr	r3, [pc, #524]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 800567c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	61fb      	str	r3, [r7, #28]
 8005684:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8005686:	2301      	movs	r3, #1
 8005688:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800568a:	2303      	movs	r3, #3
 800568c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800568e:	2300      	movs	r3, #0
 8005690:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005692:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005696:	4619      	mov	r1, r3
 8005698:	487c      	ldr	r0, [pc, #496]	; (800588c <HAL_ADC_MspInit+0x260>)
 800569a:	f7fc feb3 	bl	8002404 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800569e:	4b7c      	ldr	r3, [pc, #496]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056a0:	4a7c      	ldr	r2, [pc, #496]	; (8005894 <HAL_ADC_MspInit+0x268>)
 80056a2:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80056a4:	4b7a      	ldr	r3, [pc, #488]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056a6:	2200      	movs	r2, #0
 80056a8:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80056aa:	4b79      	ldr	r3, [pc, #484]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056ac:	2200      	movs	r2, #0
 80056ae:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80056b0:	4b77      	ldr	r3, [pc, #476]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80056b6:	4b76      	ldr	r3, [pc, #472]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056b8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80056bc:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80056be:	4b74      	ldr	r3, [pc, #464]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056c0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056c4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80056c6:	4b72      	ldr	r3, [pc, #456]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80056cc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 80056ce:	4b70      	ldr	r3, [pc, #448]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056d0:	2200      	movs	r2, #0
 80056d2:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 80056d4:	4b6e      	ldr	r3, [pc, #440]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056d6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80056da:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80056dc:	4b6c      	ldr	r3, [pc, #432]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056de:	2200      	movs	r2, #0
 80056e0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80056e2:	486b      	ldr	r0, [pc, #428]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056e4:	f7fc faf6 	bl	8001cd4 <HAL_DMA_Init>
 80056e8:	4603      	mov	r3, r0
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d001      	beq.n	80056f2 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80056ee:	f001 fd96 	bl	800721e <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	4a66      	ldr	r2, [pc, #408]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056f6:	639a      	str	r2, [r3, #56]	; 0x38
 80056f8:	4a65      	ldr	r2, [pc, #404]	; (8005890 <HAL_ADC_MspInit+0x264>)
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 80056fe:	e0bc      	b.n	800587a <HAL_ADC_MspInit+0x24e>
  else if(adcHandle->Instance==ADC2)
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a64      	ldr	r2, [pc, #400]	; (8005898 <HAL_ADC_MspInit+0x26c>)
 8005706:	4293      	cmp	r3, r2
 8005708:	d159      	bne.n	80057be <HAL_ADC_MspInit+0x192>
    __HAL_RCC_ADC2_CLK_ENABLE();
 800570a:	2300      	movs	r3, #0
 800570c:	61bb      	str	r3, [r7, #24]
 800570e:	4b5e      	ldr	r3, [pc, #376]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 8005710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005712:	4a5d      	ldr	r2, [pc, #372]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 8005714:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005718:	6453      	str	r3, [r2, #68]	; 0x44
 800571a:	4b5b      	ldr	r3, [pc, #364]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 800571c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800571e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005722:	61bb      	str	r3, [r7, #24]
 8005724:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005726:	2300      	movs	r3, #0
 8005728:	617b      	str	r3, [r7, #20]
 800572a:	4b57      	ldr	r3, [pc, #348]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 800572c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800572e:	4a56      	ldr	r2, [pc, #344]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 8005730:	f043 0301 	orr.w	r3, r3, #1
 8005734:	6313      	str	r3, [r2, #48]	; 0x30
 8005736:	4b54      	ldr	r3, [pc, #336]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 8005738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	617b      	str	r3, [r7, #20]
 8005740:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005742:	2310      	movs	r3, #16
 8005744:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005746:	2303      	movs	r3, #3
 8005748:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800574a:	2300      	movs	r3, #0
 800574c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800574e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005752:	4619      	mov	r1, r3
 8005754:	484d      	ldr	r0, [pc, #308]	; (800588c <HAL_ADC_MspInit+0x260>)
 8005756:	f7fc fe55 	bl	8002404 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 800575a:	4b50      	ldr	r3, [pc, #320]	; (800589c <HAL_ADC_MspInit+0x270>)
 800575c:	4a50      	ldr	r2, [pc, #320]	; (80058a0 <HAL_ADC_MspInit+0x274>)
 800575e:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8005760:	4b4e      	ldr	r3, [pc, #312]	; (800589c <HAL_ADC_MspInit+0x270>)
 8005762:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8005766:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005768:	4b4c      	ldr	r3, [pc, #304]	; (800589c <HAL_ADC_MspInit+0x270>)
 800576a:	2200      	movs	r2, #0
 800576c:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 800576e:	4b4b      	ldr	r3, [pc, #300]	; (800589c <HAL_ADC_MspInit+0x270>)
 8005770:	2200      	movs	r2, #0
 8005772:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8005774:	4b49      	ldr	r3, [pc, #292]	; (800589c <HAL_ADC_MspInit+0x270>)
 8005776:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800577a:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800577c:	4b47      	ldr	r3, [pc, #284]	; (800589c <HAL_ADC_MspInit+0x270>)
 800577e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005782:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005784:	4b45      	ldr	r3, [pc, #276]	; (800589c <HAL_ADC_MspInit+0x270>)
 8005786:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800578a:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 800578c:	4b43      	ldr	r3, [pc, #268]	; (800589c <HAL_ADC_MspInit+0x270>)
 800578e:	2200      	movs	r2, #0
 8005790:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_HIGH;
 8005792:	4b42      	ldr	r3, [pc, #264]	; (800589c <HAL_ADC_MspInit+0x270>)
 8005794:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005798:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800579a:	4b40      	ldr	r3, [pc, #256]	; (800589c <HAL_ADC_MspInit+0x270>)
 800579c:	2200      	movs	r2, #0
 800579e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80057a0:	483e      	ldr	r0, [pc, #248]	; (800589c <HAL_ADC_MspInit+0x270>)
 80057a2:	f7fc fa97 	bl	8001cd4 <HAL_DMA_Init>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d001      	beq.n	80057b0 <HAL_ADC_MspInit+0x184>
      Error_Handler();
 80057ac:	f001 fd37 	bl	800721e <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc2);
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	4a3a      	ldr	r2, [pc, #232]	; (800589c <HAL_ADC_MspInit+0x270>)
 80057b4:	639a      	str	r2, [r3, #56]	; 0x38
 80057b6:	4a39      	ldr	r2, [pc, #228]	; (800589c <HAL_ADC_MspInit+0x270>)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	6393      	str	r3, [r2, #56]	; 0x38
}
 80057bc:	e05d      	b.n	800587a <HAL_ADC_MspInit+0x24e>
  else if(adcHandle->Instance==ADC3)
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4a38      	ldr	r2, [pc, #224]	; (80058a4 <HAL_ADC_MspInit+0x278>)
 80057c4:	4293      	cmp	r3, r2
 80057c6:	d158      	bne.n	800587a <HAL_ADC_MspInit+0x24e>
    __HAL_RCC_ADC3_CLK_ENABLE();
 80057c8:	2300      	movs	r3, #0
 80057ca:	613b      	str	r3, [r7, #16]
 80057cc:	4b2e      	ldr	r3, [pc, #184]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 80057ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057d0:	4a2d      	ldr	r2, [pc, #180]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 80057d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80057d6:	6453      	str	r3, [r2, #68]	; 0x44
 80057d8:	4b2b      	ldr	r3, [pc, #172]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 80057da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057e0:	613b      	str	r3, [r7, #16]
 80057e2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80057e4:	2300      	movs	r3, #0
 80057e6:	60fb      	str	r3, [r7, #12]
 80057e8:	4b27      	ldr	r3, [pc, #156]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 80057ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057ec:	4a26      	ldr	r2, [pc, #152]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 80057ee:	f043 0301 	orr.w	r3, r3, #1
 80057f2:	6313      	str	r3, [r2, #48]	; 0x30
 80057f4:	4b24      	ldr	r3, [pc, #144]	; (8005888 <HAL_ADC_MspInit+0x25c>)
 80057f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80057f8:	f003 0301 	and.w	r3, r3, #1
 80057fc:	60fb      	str	r3, [r7, #12]
 80057fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8005800:	2302      	movs	r3, #2
 8005802:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005804:	2303      	movs	r3, #3
 8005806:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005808:	2300      	movs	r3, #0
 800580a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800580c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005810:	4619      	mov	r1, r3
 8005812:	481e      	ldr	r0, [pc, #120]	; (800588c <HAL_ADC_MspInit+0x260>)
 8005814:	f7fc fdf6 	bl	8002404 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA2_Stream1;
 8005818:	4b23      	ldr	r3, [pc, #140]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 800581a:	4a24      	ldr	r2, [pc, #144]	; (80058ac <HAL_ADC_MspInit+0x280>)
 800581c:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Channel = DMA_CHANNEL_2;
 800581e:	4b22      	ldr	r3, [pc, #136]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 8005820:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8005824:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005826:	4b20      	ldr	r3, [pc, #128]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 8005828:	2200      	movs	r2, #0
 800582a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800582c:	4b1e      	ldr	r3, [pc, #120]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 800582e:	2200      	movs	r2, #0
 8005830:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8005832:	4b1d      	ldr	r3, [pc, #116]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 8005834:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005838:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800583a:	4b1b      	ldr	r3, [pc, #108]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 800583c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005840:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005842:	4b19      	ldr	r3, [pc, #100]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 8005844:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005848:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_NORMAL;
 800584a:	4b17      	ldr	r3, [pc, #92]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 800584c:	2200      	movs	r2, #0
 800584e:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_HIGH;
 8005850:	4b15      	ldr	r3, [pc, #84]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 8005852:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8005856:	621a      	str	r2, [r3, #32]
    hdma_adc3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005858:	4b13      	ldr	r3, [pc, #76]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 800585a:	2200      	movs	r2, #0
 800585c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 800585e:	4812      	ldr	r0, [pc, #72]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 8005860:	f7fc fa38 	bl	8001cd4 <HAL_DMA_Init>
 8005864:	4603      	mov	r3, r0
 8005866:	2b00      	cmp	r3, #0
 8005868:	d001      	beq.n	800586e <HAL_ADC_MspInit+0x242>
      Error_Handler();
 800586a:	f001 fcd8 	bl	800721e <Error_Handler>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc3);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a0d      	ldr	r2, [pc, #52]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 8005872:	639a      	str	r2, [r3, #56]	; 0x38
 8005874:	4a0c      	ldr	r2, [pc, #48]	; (80058a8 <HAL_ADC_MspInit+0x27c>)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6393      	str	r3, [r2, #56]	; 0x38
}
 800587a:	bf00      	nop
 800587c:	3738      	adds	r7, #56	; 0x38
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop
 8005884:	40012000 	.word	0x40012000
 8005888:	40023800 	.word	0x40023800
 800588c:	40020000 	.word	0x40020000
 8005890:	20000478 	.word	0x20000478
 8005894:	40026410 	.word	0x40026410
 8005898:	40012100 	.word	0x40012100
 800589c:	200004d8 	.word	0x200004d8
 80058a0:	40026440 	.word	0x40026440
 80058a4:	40012200 	.word	0x40012200
 80058a8:	20000388 	.word	0x20000388
 80058ac:	40026428 	.word	0x40026428

080058b0 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 80058b4:	4b16      	ldr	r3, [pc, #88]	; (8005910 <MX_CAN1_Init+0x60>)
 80058b6:	4a17      	ldr	r2, [pc, #92]	; (8005914 <MX_CAN1_Init+0x64>)
 80058b8:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80058ba:	4b15      	ldr	r3, [pc, #84]	; (8005910 <MX_CAN1_Init+0x60>)
 80058bc:	2210      	movs	r2, #16
 80058be:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80058c0:	4b13      	ldr	r3, [pc, #76]	; (8005910 <MX_CAN1_Init+0x60>)
 80058c2:	2200      	movs	r2, #0
 80058c4:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80058c6:	4b12      	ldr	r3, [pc, #72]	; (8005910 <MX_CAN1_Init+0x60>)
 80058c8:	2200      	movs	r2, #0
 80058ca:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80058cc:	4b10      	ldr	r3, [pc, #64]	; (8005910 <MX_CAN1_Init+0x60>)
 80058ce:	2200      	movs	r2, #0
 80058d0:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80058d2:	4b0f      	ldr	r3, [pc, #60]	; (8005910 <MX_CAN1_Init+0x60>)
 80058d4:	2200      	movs	r2, #0
 80058d6:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80058d8:	4b0d      	ldr	r3, [pc, #52]	; (8005910 <MX_CAN1_Init+0x60>)
 80058da:	2200      	movs	r2, #0
 80058dc:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80058de:	4b0c      	ldr	r3, [pc, #48]	; (8005910 <MX_CAN1_Init+0x60>)
 80058e0:	2200      	movs	r2, #0
 80058e2:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80058e4:	4b0a      	ldr	r3, [pc, #40]	; (8005910 <MX_CAN1_Init+0x60>)
 80058e6:	2200      	movs	r2, #0
 80058e8:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80058ea:	4b09      	ldr	r3, [pc, #36]	; (8005910 <MX_CAN1_Init+0x60>)
 80058ec:	2200      	movs	r2, #0
 80058ee:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80058f0:	4b07      	ldr	r3, [pc, #28]	; (8005910 <MX_CAN1_Init+0x60>)
 80058f2:	2200      	movs	r2, #0
 80058f4:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80058f6:	4b06      	ldr	r3, [pc, #24]	; (8005910 <MX_CAN1_Init+0x60>)
 80058f8:	2200      	movs	r2, #0
 80058fa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80058fc:	4804      	ldr	r0, [pc, #16]	; (8005910 <MX_CAN1_Init+0x60>)
 80058fe:	f7fb ffdb 	bl	80018b8 <HAL_CAN_Init>
 8005902:	4603      	mov	r3, r0
 8005904:	2b00      	cmp	r3, #0
 8005906:	d001      	beq.n	800590c <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 8005908:	f001 fc89 	bl	800721e <Error_Handler>
  }

}
 800590c:	bf00      	nop
 800590e:	bd80      	pop	{r7, pc}
 8005910:	20000538 	.word	0x20000538
 8005914:	40006400 	.word	0x40006400

08005918 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8005918:	b580      	push	{r7, lr}
 800591a:	b08a      	sub	sp, #40	; 0x28
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005920:	f107 0314 	add.w	r3, r7, #20
 8005924:	2200      	movs	r2, #0
 8005926:	601a      	str	r2, [r3, #0]
 8005928:	605a      	str	r2, [r3, #4]
 800592a:	609a      	str	r2, [r3, #8]
 800592c:	60da      	str	r2, [r3, #12]
 800592e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a19      	ldr	r2, [pc, #100]	; (800599c <HAL_CAN_MspInit+0x84>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d12c      	bne.n	8005994 <HAL_CAN_MspInit+0x7c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800593a:	2300      	movs	r3, #0
 800593c:	613b      	str	r3, [r7, #16]
 800593e:	4b18      	ldr	r3, [pc, #96]	; (80059a0 <HAL_CAN_MspInit+0x88>)
 8005940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005942:	4a17      	ldr	r2, [pc, #92]	; (80059a0 <HAL_CAN_MspInit+0x88>)
 8005944:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005948:	6413      	str	r3, [r2, #64]	; 0x40
 800594a:	4b15      	ldr	r3, [pc, #84]	; (80059a0 <HAL_CAN_MspInit+0x88>)
 800594c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800594e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005952:	613b      	str	r3, [r7, #16]
 8005954:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005956:	2300      	movs	r3, #0
 8005958:	60fb      	str	r3, [r7, #12]
 800595a:	4b11      	ldr	r3, [pc, #68]	; (80059a0 <HAL_CAN_MspInit+0x88>)
 800595c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800595e:	4a10      	ldr	r2, [pc, #64]	; (80059a0 <HAL_CAN_MspInit+0x88>)
 8005960:	f043 0301 	orr.w	r3, r3, #1
 8005964:	6313      	str	r3, [r2, #48]	; 0x30
 8005966:	4b0e      	ldr	r3, [pc, #56]	; (80059a0 <HAL_CAN_MspInit+0x88>)
 8005968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800596a:	f003 0301 	and.w	r3, r3, #1
 800596e:	60fb      	str	r3, [r7, #12]
 8005970:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration    
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8005972:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8005976:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005978:	2302      	movs	r3, #2
 800597a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800597c:	2300      	movs	r3, #0
 800597e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005980:	2303      	movs	r3, #3
 8005982:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8005984:	2309      	movs	r3, #9
 8005986:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005988:	f107 0314 	add.w	r3, r7, #20
 800598c:	4619      	mov	r1, r3
 800598e:	4805      	ldr	r0, [pc, #20]	; (80059a4 <HAL_CAN_MspInit+0x8c>)
 8005990:	f7fc fd38 	bl	8002404 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8005994:	bf00      	nop
 8005996:	3728      	adds	r7, #40	; 0x28
 8005998:	46bd      	mov	sp, r7
 800599a:	bd80      	pop	{r7, pc}
 800599c:	40006400 	.word	0x40006400
 80059a0:	40023800 	.word	0x40023800
 80059a4:	40020000 	.word	0x40020000

080059a8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80059a8:	b580      	push	{r7, lr}
 80059aa:	b082      	sub	sp, #8
 80059ac:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80059ae:	2300      	movs	r3, #0
 80059b0:	607b      	str	r3, [r7, #4]
 80059b2:	4b14      	ldr	r3, [pc, #80]	; (8005a04 <MX_DMA_Init+0x5c>)
 80059b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059b6:	4a13      	ldr	r2, [pc, #76]	; (8005a04 <MX_DMA_Init+0x5c>)
 80059b8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80059bc:	6313      	str	r3, [r2, #48]	; 0x30
 80059be:	4b11      	ldr	r3, [pc, #68]	; (8005a04 <MX_DMA_Init+0x5c>)
 80059c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80059c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059c6:	607b      	str	r3, [r7, #4]
 80059c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80059ca:	2200      	movs	r2, #0
 80059cc:	2100      	movs	r1, #0
 80059ce:	2038      	movs	r0, #56	; 0x38
 80059d0:	f7fc f949 	bl	8001c66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80059d4:	2038      	movs	r0, #56	; 0x38
 80059d6:	f7fc f962 	bl	8001c9e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80059da:	2200      	movs	r2, #0
 80059dc:	2100      	movs	r1, #0
 80059de:	2039      	movs	r0, #57	; 0x39
 80059e0:	f7fc f941 	bl	8001c66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80059e4:	2039      	movs	r0, #57	; 0x39
 80059e6:	f7fc f95a 	bl	8001c9e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80059ea:	2200      	movs	r2, #0
 80059ec:	2100      	movs	r1, #0
 80059ee:	203a      	movs	r0, #58	; 0x3a
 80059f0:	f7fc f939 	bl	8001c66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80059f4:	203a      	movs	r0, #58	; 0x3a
 80059f6:	f7fc f952 	bl	8001c9e <HAL_NVIC_EnableIRQ>

}
 80059fa:	bf00      	nop
 80059fc:	3708      	adds	r7, #8
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	40023800 	.word	0x40023800

08005a08 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8005a08:	b580      	push	{r7, lr}
 8005a0a:	b08a      	sub	sp, #40	; 0x28
 8005a0c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005a0e:	f107 0314 	add.w	r3, r7, #20
 8005a12:	2200      	movs	r2, #0
 8005a14:	601a      	str	r2, [r3, #0]
 8005a16:	605a      	str	r2, [r3, #4]
 8005a18:	609a      	str	r2, [r3, #8]
 8005a1a:	60da      	str	r2, [r3, #12]
 8005a1c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005a1e:	2300      	movs	r3, #0
 8005a20:	613b      	str	r3, [r7, #16]
 8005a22:	4b3f      	ldr	r3, [pc, #252]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a26:	4a3e      	ldr	r2, [pc, #248]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a28:	f043 0304 	orr.w	r3, r3, #4
 8005a2c:	6313      	str	r3, [r2, #48]	; 0x30
 8005a2e:	4b3c      	ldr	r3, [pc, #240]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a32:	f003 0304 	and.w	r3, r3, #4
 8005a36:	613b      	str	r3, [r7, #16]
 8005a38:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	60fb      	str	r3, [r7, #12]
 8005a3e:	4b38      	ldr	r3, [pc, #224]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a42:	4a37      	ldr	r2, [pc, #220]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a44:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005a48:	6313      	str	r3, [r2, #48]	; 0x30
 8005a4a:	4b35      	ldr	r3, [pc, #212]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a52:	60fb      	str	r3, [r7, #12]
 8005a54:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8005a56:	2300      	movs	r3, #0
 8005a58:	60bb      	str	r3, [r7, #8]
 8005a5a:	4b31      	ldr	r3, [pc, #196]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a5e:	4a30      	ldr	r2, [pc, #192]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a60:	f043 0301 	orr.w	r3, r3, #1
 8005a64:	6313      	str	r3, [r2, #48]	; 0x30
 8005a66:	4b2e      	ldr	r3, [pc, #184]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a6a:	f003 0301 	and.w	r3, r3, #1
 8005a6e:	60bb      	str	r3, [r7, #8]
 8005a70:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005a72:	2300      	movs	r3, #0
 8005a74:	607b      	str	r3, [r7, #4]
 8005a76:	4b2a      	ldr	r3, [pc, #168]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a7a:	4a29      	ldr	r2, [pc, #164]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a7c:	f043 0302 	orr.w	r3, r3, #2
 8005a80:	6313      	str	r3, [r2, #48]	; 0x30
 8005a82:	4b27      	ldr	r3, [pc, #156]	; (8005b20 <MX_GPIO_Init+0x118>)
 8005a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005a86:	f003 0302 	and.w	r3, r3, #2
 8005a8a:	607b      	str	r3, [r7, #4]
 8005a8c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|DB1_Pin|OP_CAL_Pin|GATE_EN_Pin, GPIO_PIN_RESET);
 8005a8e:	2200      	movs	r2, #0
 8005a90:	f44f 61cc 	mov.w	r1, #1632	; 0x660
 8005a94:	4823      	ldr	r0, [pc, #140]	; (8005b24 <MX_GPIO_Init+0x11c>)
 8005a96:	f7fc fe47 	bl	8002728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_NSS_Pin|DB2_Pin|DB0_Pin, GPIO_PIN_RESET);
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f241 0150 	movw	r1, #4176	; 0x1050
 8005aa0:	4821      	ldr	r0, [pc, #132]	; (8005b28 <MX_GPIO_Init+0x120>)
 8005aa2:	f7fc fe41 	bl	8002728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8005aa6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8005aac:	4b1f      	ldr	r3, [pc, #124]	; (8005b2c <MX_GPIO_Init+0x124>)
 8005aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8005ab4:	f107 0314 	add.w	r3, r7, #20
 8005ab8:	4619      	mov	r1, r3
 8005aba:	481d      	ldr	r0, [pc, #116]	; (8005b30 <MX_GPIO_Init+0x128>)
 8005abc:	f7fc fca2 	bl	8002404 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = LD2_Pin|DB1_Pin|OP_CAL_Pin|GATE_EN_Pin;
 8005ac0:	f44f 63cc 	mov.w	r3, #1632	; 0x660
 8005ac4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005aca:	2300      	movs	r3, #0
 8005acc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005ace:	2300      	movs	r3, #0
 8005ad0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005ad2:	f107 0314 	add.w	r3, r7, #20
 8005ad6:	4619      	mov	r1, r3
 8005ad8:	4812      	ldr	r0, [pc, #72]	; (8005b24 <MX_GPIO_Init+0x11c>)
 8005ada:	f7fc fc93 	bl	8002404 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = SPI2_NSS_Pin|DB2_Pin|DB0_Pin;
 8005ade:	f241 0350 	movw	r3, #4176	; 0x1050
 8005ae2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005ae8:	2300      	movs	r3, #0
 8005aea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005aec:	2300      	movs	r3, #0
 8005aee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005af0:	f107 0314 	add.w	r3, r7, #20
 8005af4:	4619      	mov	r1, r3
 8005af6:	480c      	ldr	r0, [pc, #48]	; (8005b28 <MX_GPIO_Init+0x120>)
 8005af8:	f7fc fc84 	bl	8002404 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BR_FLT_Pin;
 8005afc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005b00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005b02:	2300      	movs	r3, #0
 8005b04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005b06:	2300      	movs	r3, #0
 8005b08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BR_FLT_GPIO_Port, &GPIO_InitStruct);
 8005b0a:	f107 0314 	add.w	r3, r7, #20
 8005b0e:	4619      	mov	r1, r3
 8005b10:	4804      	ldr	r0, [pc, #16]	; (8005b24 <MX_GPIO_Init+0x11c>)
 8005b12:	f7fc fc77 	bl	8002404 <HAL_GPIO_Init>

}
 8005b16:	bf00      	nop
 8005b18:	3728      	adds	r7, #40	; 0x28
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}
 8005b1e:	bf00      	nop
 8005b20:	40023800 	.word	0x40023800
 8005b24:	40020000 	.word	0x40020000
 8005b28:	40020400 	.word	0x40020400
 8005b2c:	10210000 	.word	0x10210000
 8005b30:	40020800 	.word	0x40020800
 8005b34:	00000000 	.word	0x00000000

08005b38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8005b38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005b3c:	b088      	sub	sp, #32
 8005b3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */


	int count = 0;
 8005b40:	2300      	movs	r3, #0
 8005b42:	60bb      	str	r3, [r7, #8]


	/********** for ASR ***********/

	int ASR_steps = 0;
 8005b44:	2300      	movs	r3, #0
 8005b46:	61fb      	str	r3, [r7, #28]

	float d_theta;

	float _omega_ref;

	float omega_error_integ_temp1 = 0.0f;
 8005b48:	f04f 0300 	mov.w	r3, #0
 8005b4c:	613b      	str	r3, [r7, #16]
	float omega_error_integ_temp2 = 0.0f;
 8005b4e:	f04f 0300 	mov.w	r3, #0
 8005b52:	60fb      	str	r3, [r7, #12]

	float p_theta_error = 0.0f;
 8005b54:	f04f 0300 	mov.w	r3, #0
 8005b58:	607b      	str	r3, [r7, #4]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8005b5a:	f7fb fa15 	bl	8000f88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8005b5e:	f000 f9e9 	bl	8005f34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8005b62:	f7ff ff51 	bl	8005a08 <MX_GPIO_Init>
  MX_DMA_Init();
 8005b66:	f7ff ff1f 	bl	80059a8 <MX_DMA_Init>
  MX_CAN1_Init();
 8005b6a:	f7ff fea1 	bl	80058b0 <MX_CAN1_Init>
  MX_SPI2_Init();
 8005b6e:	f001 fb5d 	bl	800722c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8005b72:	f001 fe61 	bl	8007838 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8005b76:	f7ff fc63 	bl	8005440 <MX_ADC1_Init>
  MX_ADC2_Init();
 8005b7a:	f7ff fcb3 	bl	80054e4 <MX_ADC2_Init>
  MX_ADC3_Init();
 8005b7e:	f7ff fd03 	bl	8005588 <MX_ADC3_Init>
  MX_TIM8_Init();
 8005b82:	f001 fcff 	bl	8007584 <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */



  UartPrintf(&huart2, "Hello world\n");
 8005b86:	49a2      	ldr	r1, [pc, #648]	; (8005e10 <main+0x2d8>)
 8005b88:	48a2      	ldr	r0, [pc, #648]	; (8005e14 <main+0x2dc>)
 8005b8a:	f001 fb1d 	bl	80071c8 <UartPrintf>


  // Gate Enable
  HAL_GPIO_WritePin(GATE_EN_GPIO_Port, GATE_EN_Pin, GPIO_PIN_SET);
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005b94:	48a0      	ldr	r0, [pc, #640]	; (8005e18 <main+0x2e0>)
 8005b96:	f7fc fdc7 	bl	8002728 <HAL_GPIO_WritePin>


  // Current Sensing Auto Offset Calibration
  HAL_GPIO_WritePin(OP_CAL_GPIO_Port, OP_CAL_Pin, GPIO_PIN_SET);
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005ba0:	489d      	ldr	r0, [pc, #628]	; (8005e18 <main+0x2e0>)
 8005ba2:	f7fc fdc1 	bl	8002728 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8005ba6:	200a      	movs	r0, #10
 8005ba8:	f7fb fa60 	bl	800106c <HAL_Delay>
  HAL_GPIO_WritePin(OP_CAL_GPIO_Port, OP_CAL_Pin, GPIO_PIN_RESET);
 8005bac:	2200      	movs	r2, #0
 8005bae:	f44f 7100 	mov.w	r1, #512	; 0x200
 8005bb2:	4899      	ldr	r0, [pc, #612]	; (8005e18 <main+0x2e0>)
 8005bb4:	f7fc fdb8 	bl	8002728 <HAL_GPIO_WritePin>


  /******** DEBUG ********/

  HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_RESET);
 8005bb8:	2200      	movs	r2, #0
 8005bba:	2140      	movs	r1, #64	; 0x40
 8005bbc:	4896      	ldr	r0, [pc, #600]	; (8005e18 <main+0x2e0>)
 8005bbe:	f7fc fdb3 	bl	8002728 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(DB2_GPIO_Port, DB2_Pin, GPIO_PIN_RESET);
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	2110      	movs	r1, #16
 8005bc6:	4895      	ldr	r0, [pc, #596]	; (8005e1c <main+0x2e4>)
 8005bc8:	f7fc fdae 	bl	8002728 <HAL_GPIO_WritePin>



  // ADC Starting
  HAL_ADC_Start_DMA(&hadc1, &AD_Iu, 1);
 8005bcc:	2201      	movs	r2, #1
 8005bce:	4994      	ldr	r1, [pc, #592]	; (8005e20 <main+0x2e8>)
 8005bd0:	4894      	ldr	r0, [pc, #592]	; (8005e24 <main+0x2ec>)
 8005bd2:	f7fb fab1 	bl	8001138 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, &AD_Iv, 1);
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	4993      	ldr	r1, [pc, #588]	; (8005e28 <main+0x2f0>)
 8005bda:	4894      	ldr	r0, [pc, #592]	; (8005e2c <main+0x2f4>)
 8005bdc:	f7fb faac 	bl	8001138 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc3, &AD_Iw, 1);
 8005be0:	2201      	movs	r2, #1
 8005be2:	4993      	ldr	r1, [pc, #588]	; (8005e30 <main+0x2f8>)
 8005be4:	4893      	ldr	r0, [pc, #588]	; (8005e34 <main+0x2fc>)
 8005be6:	f7fb faa7 	bl	8001138 <HAL_ADC_Start_DMA>
  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_CC2);
  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_CC3);
  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_CC4);
  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_COM);
  __HAL_TIM_DISABLE_IT(&htim8, TIM_IT_BREAK);*/
  __HAL_TIM_CLEAR_FLAG(&htim8, TIM_FLAG_UPDATE);
 8005bea:	4b93      	ldr	r3, [pc, #588]	; (8005e38 <main+0x300>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f06f 0201 	mvn.w	r2, #1
 8005bf2:	611a      	str	r2, [r3, #16]
  __HAL_TIM_ENABLE_IT(&htim8, TIM_IT_UPDATE);
 8005bf4:	4b90      	ldr	r3, [pc, #576]	; (8005e38 <main+0x300>)
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	68da      	ldr	r2, [r3, #12]
 8005bfa:	4b8f      	ldr	r3, [pc, #572]	; (8005e38 <main+0x300>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	f042 0201 	orr.w	r2, r2, #1
 8005c02:	60da      	str	r2, [r3, #12]



  // 3phase PWM Starting
  HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_1);
 8005c04:	2100      	movs	r1, #0
 8005c06:	488c      	ldr	r0, [pc, #560]	; (8005e38 <main+0x300>)
 8005c08:	f7fd ff3e 	bl	8003a88 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_2);
 8005c0c:	2104      	movs	r1, #4
 8005c0e:	488a      	ldr	r0, [pc, #552]	; (8005e38 <main+0x300>)
 8005c10:	f7fd ff3a 	bl	8003a88 <HAL_TIM_PWM_Start_IT>
  HAL_TIM_PWM_Start_IT(&htim8, TIM_CHANNEL_3);
 8005c14:	2108      	movs	r1, #8
 8005c16:	4888      	ldr	r0, [pc, #544]	; (8005e38 <main+0x300>)
 8005c18:	f7fd ff36 	bl	8003a88 <HAL_TIM_PWM_Start_IT>

  HAL_TIMEx_PWMN_Start_IT(&htim8, TIM_CHANNEL_1);
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	4886      	ldr	r0, [pc, #536]	; (8005e38 <main+0x300>)
 8005c20:	f7fe fd73 	bl	800470a <HAL_TIMEx_PWMN_Start_IT>
  HAL_TIMEx_PWMN_Start_IT(&htim8, TIM_CHANNEL_2);
 8005c24:	2104      	movs	r1, #4
 8005c26:	4884      	ldr	r0, [pc, #528]	; (8005e38 <main+0x300>)
 8005c28:	f7fe fd6f 	bl	800470a <HAL_TIMEx_PWMN_Start_IT>
  HAL_TIMEx_PWMN_Start_IT(&htim8, TIM_CHANNEL_3);
 8005c2c:	2108      	movs	r1, #8
 8005c2e:	4882      	ldr	r0, [pc, #520]	; (8005e38 <main+0x300>)
 8005c30:	f7fe fd6b 	bl	800470a <HAL_TIMEx_PWMN_Start_IT>



  // SPI Interrupt Setting
  __HAL_SPI_ENABLE_IT(&hspi2, SPI_IT_TXE | SPI_IT_RXNE);
 8005c34:	4b81      	ldr	r3, [pc, #516]	; (8005e3c <main+0x304>)
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	685a      	ldr	r2, [r3, #4]
 8005c3a:	4b80      	ldr	r3, [pc, #512]	; (8005e3c <main+0x304>)
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8005c42:	605a      	str	r2, [r3, #4]
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */


	  if(ASR_flg == 1)
 8005c44:	4b7e      	ldr	r3, [pc, #504]	; (8005e40 <main+0x308>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d1fb      	bne.n	8005c44 <main+0x10c>
	  {
		  HAL_GPIO_TogglePin(DB2_GPIO_Port, DB2_Pin);
 8005c4c:	2110      	movs	r1, #16
 8005c4e:	4873      	ldr	r0, [pc, #460]	; (8005e1c <main+0x2e4>)
 8005c50:	f7fc fd83 	bl	800275a <HAL_GPIO_TogglePin>

#endif



		  if(ASR_steps <= 0)
 8005c54:	69fb      	ldr	r3, [r7, #28]
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	dc03      	bgt.n	8005c62 <main+0x12a>
		  {
			  d_theta = 0.0f;
 8005c5a:	f04f 0300 	mov.w	r3, #0
 8005c5e:	61bb      	str	r3, [r7, #24]
 8005c60:	e009      	b.n	8005c76 <main+0x13e>
		  }
		  else
		  {
			  d_theta = theta - p_theta;
 8005c62:	4b78      	ldr	r3, [pc, #480]	; (8005e44 <main+0x30c>)
 8005c64:	ed93 7a00 	vldr	s14, [r3]
 8005c68:	4b77      	ldr	r3, [pc, #476]	; (8005e48 <main+0x310>)
 8005c6a:	edd3 7a00 	vldr	s15, [r3]
 8005c6e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c72:	edc7 7a06 	vstr	s15, [r7, #24]
		  }
		  ASR_steps += 1;
 8005c76:	69fb      	ldr	r3, [r7, #28]
 8005c78:	3301      	adds	r3, #1
 8005c7a:	61fb      	str	r3, [r7, #28]

		  p_theta = theta;
 8005c7c:	4b71      	ldr	r3, [pc, #452]	; (8005e44 <main+0x30c>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a71      	ldr	r2, [pc, #452]	; (8005e48 <main+0x310>)
 8005c82:	6013      	str	r3, [r2, #0]

		  if(d_theta < - M_PI)		d_theta += 2 * M_PI;
 8005c84:	69b8      	ldr	r0, [r7, #24]
 8005c86:	f7fa fc7f 	bl	8000588 <__aeabi_f2d>
 8005c8a:	a357      	add	r3, pc, #348	; (adr r3, 8005de8 <main+0x2b0>)
 8005c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c90:	f7fa ff44 	bl	8000b1c <__aeabi_dcmplt>
 8005c94:	4603      	mov	r3, r0
 8005c96:	2b00      	cmp	r3, #0
 8005c98:	d010      	beq.n	8005cbc <main+0x184>
 8005c9a:	69b8      	ldr	r0, [r7, #24]
 8005c9c:	f7fa fc74 	bl	8000588 <__aeabi_f2d>
 8005ca0:	a353      	add	r3, pc, #332	; (adr r3, 8005df0 <main+0x2b8>)
 8005ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca6:	f7fa fb11 	bl	80002cc <__adddf3>
 8005caa:	4603      	mov	r3, r0
 8005cac:	460c      	mov	r4, r1
 8005cae:	4618      	mov	r0, r3
 8005cb0:	4621      	mov	r1, r4
 8005cb2:	f7fa ff99 	bl	8000be8 <__aeabi_d2f>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	61bb      	str	r3, [r7, #24]
 8005cba:	e01a      	b.n	8005cf2 <main+0x1ba>
		  else if(d_theta > M_PI)	d_theta -= 2 * M_PI;
 8005cbc:	69b8      	ldr	r0, [r7, #24]
 8005cbe:	f7fa fc63 	bl	8000588 <__aeabi_f2d>
 8005cc2:	a34d      	add	r3, pc, #308	; (adr r3, 8005df8 <main+0x2c0>)
 8005cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc8:	f7fa ff46 	bl	8000b58 <__aeabi_dcmpgt>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d00f      	beq.n	8005cf2 <main+0x1ba>
 8005cd2:	69b8      	ldr	r0, [r7, #24]
 8005cd4:	f7fa fc58 	bl	8000588 <__aeabi_f2d>
 8005cd8:	a345      	add	r3, pc, #276	; (adr r3, 8005df0 <main+0x2b8>)
 8005cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cde:	f7fa faf3 	bl	80002c8 <__aeabi_dsub>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	460c      	mov	r4, r1
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	4621      	mov	r1, r4
 8005cea:	f7fa ff7d 	bl	8000be8 <__aeabi_d2f>
 8005cee:	4603      	mov	r3, r0
 8005cf0:	61bb      	str	r3, [r7, #24]

		  omega = omega * 0.9 + 0.1 * d_theta / ASR_cycleTime;
 8005cf2:	4b56      	ldr	r3, [pc, #344]	; (8005e4c <main+0x314>)
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	4618      	mov	r0, r3
 8005cf8:	f7fa fc46 	bl	8000588 <__aeabi_f2d>
 8005cfc:	a340      	add	r3, pc, #256	; (adr r3, 8005e00 <main+0x2c8>)
 8005cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d02:	f7fa fc99 	bl	8000638 <__aeabi_dmul>
 8005d06:	4603      	mov	r3, r0
 8005d08:	460c      	mov	r4, r1
 8005d0a:	4625      	mov	r5, r4
 8005d0c:	461c      	mov	r4, r3
 8005d0e:	69b8      	ldr	r0, [r7, #24]
 8005d10:	f7fa fc3a 	bl	8000588 <__aeabi_f2d>
 8005d14:	a33c      	add	r3, pc, #240	; (adr r3, 8005e08 <main+0x2d0>)
 8005d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d1a:	f7fa fc8d 	bl	8000638 <__aeabi_dmul>
 8005d1e:	4602      	mov	r2, r0
 8005d20:	460b      	mov	r3, r1
 8005d22:	4690      	mov	r8, r2
 8005d24:	4699      	mov	r9, r3
 8005d26:	4b4a      	ldr	r3, [pc, #296]	; (8005e50 <main+0x318>)
 8005d28:	4618      	mov	r0, r3
 8005d2a:	f7fa fc2d 	bl	8000588 <__aeabi_f2d>
 8005d2e:	4602      	mov	r2, r0
 8005d30:	460b      	mov	r3, r1
 8005d32:	4640      	mov	r0, r8
 8005d34:	4649      	mov	r1, r9
 8005d36:	f7fa fda9 	bl	800088c <__aeabi_ddiv>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	460b      	mov	r3, r1
 8005d3e:	4620      	mov	r0, r4
 8005d40:	4629      	mov	r1, r5
 8005d42:	f7fa fac3 	bl	80002cc <__adddf3>
 8005d46:	4603      	mov	r3, r0
 8005d48:	460c      	mov	r4, r1
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	4621      	mov	r1, r4
 8005d4e:	f7fa ff4b 	bl	8000be8 <__aeabi_d2f>
 8005d52:	4602      	mov	r2, r0
 8005d54:	4b3d      	ldr	r3, [pc, #244]	; (8005e4c <main+0x314>)
 8005d56:	601a      	str	r2, [r3, #0]
		  /********** ASR (Auto Speed Regulator) **********/

#if _ASR_ENABLE_


		  if(omega_ref < -omega_limit)		_omega_ref = -omega_limit;
 8005d58:	4b3e      	ldr	r3, [pc, #248]	; (8005e54 <main+0x31c>)
 8005d5a:	edd3 7a00 	vldr	s15, [r3]
 8005d5e:	eeb1 7a67 	vneg.f32	s14, s15
 8005d62:	4b3d      	ldr	r3, [pc, #244]	; (8005e58 <main+0x320>)
 8005d64:	edd3 7a00 	vldr	s15, [r3]
 8005d68:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d70:	dd07      	ble.n	8005d82 <main+0x24a>
 8005d72:	4b38      	ldr	r3, [pc, #224]	; (8005e54 <main+0x31c>)
 8005d74:	edd3 7a00 	vldr	s15, [r3]
 8005d78:	eef1 7a67 	vneg.f32	s15, s15
 8005d7c:	edc7 7a05 	vstr	s15, [r7, #20]
 8005d80:	e011      	b.n	8005da6 <main+0x26e>
		  else if(omega_ref > omega_limit)	_omega_ref = omega_limit;
 8005d82:	4b35      	ldr	r3, [pc, #212]	; (8005e58 <main+0x320>)
 8005d84:	ed93 7a00 	vldr	s14, [r3]
 8005d88:	4b32      	ldr	r3, [pc, #200]	; (8005e54 <main+0x31c>)
 8005d8a:	edd3 7a00 	vldr	s15, [r3]
 8005d8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005d92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d96:	dd03      	ble.n	8005da0 <main+0x268>
 8005d98:	4b2e      	ldr	r3, [pc, #184]	; (8005e54 <main+0x31c>)
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	617b      	str	r3, [r7, #20]
 8005d9e:	e002      	b.n	8005da6 <main+0x26e>
		  else								_omega_ref = omega_ref;
 8005da0:	4b2d      	ldr	r3, [pc, #180]	; (8005e58 <main+0x320>)
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	617b      	str	r3, [r7, #20]

		  omega_error = _omega_ref - omega;
 8005da6:	4b29      	ldr	r3, [pc, #164]	; (8005e4c <main+0x314>)
 8005da8:	edd3 7a00 	vldr	s15, [r3]
 8005dac:	ed97 7a05 	vldr	s14, [r7, #20]
 8005db0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005db4:	4b29      	ldr	r3, [pc, #164]	; (8005e5c <main+0x324>)
 8005db6:	edc3 7a00 	vstr	s15, [r3]

		  // integral
		  omega_error_integ_temp1 = omega_error + omega_error_integ_temp2;
 8005dba:	4b28      	ldr	r3, [pc, #160]	; (8005e5c <main+0x324>)
 8005dbc:	edd3 7a00 	vldr	s15, [r3]
 8005dc0:	ed97 7a03 	vldr	s14, [r7, #12]
 8005dc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dc8:	edc7 7a04 	vstr	s15, [r7, #16]
		  if(omega_error_integ_temp1 < -1000000.0)
 8005dcc:	edd7 7a04 	vldr	s15, [r7, #16]
 8005dd0:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8005e60 <main+0x328>
 8005dd4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005dd8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ddc:	d546      	bpl.n	8005e6c <main+0x334>
		  {
			  omega_error_integ_temp1 = -1000000.0;
 8005dde:	4b21      	ldr	r3, [pc, #132]	; (8005e64 <main+0x32c>)
 8005de0:	613b      	str	r3, [r7, #16]
 8005de2:	e04e      	b.n	8005e82 <main+0x34a>
 8005de4:	f3af 8000 	nop.w
 8005de8:	54442d18 	.word	0x54442d18
 8005dec:	c00921fb 	.word	0xc00921fb
 8005df0:	54442d18 	.word	0x54442d18
 8005df4:	401921fb 	.word	0x401921fb
 8005df8:	54442d18 	.word	0x54442d18
 8005dfc:	400921fb 	.word	0x400921fb
 8005e00:	cccccccd 	.word	0xcccccccd
 8005e04:	3feccccc 	.word	0x3feccccc
 8005e08:	9999999a 	.word	0x9999999a
 8005e0c:	3fb99999 	.word	0x3fb99999
 8005e10:	08009c48 	.word	0x08009c48
 8005e14:	200005f8 	.word	0x200005f8
 8005e18:	40020000 	.word	0x40020000
 8005e1c:	40020400 	.word	0x40020400
 8005e20:	20000240 	.word	0x20000240
 8005e24:	200003e8 	.word	0x200003e8
 8005e28:	20000244 	.word	0x20000244
 8005e2c:	20000340 	.word	0x20000340
 8005e30:	20000248 	.word	0x20000248
 8005e34:	20000430 	.word	0x20000430
 8005e38:	200005b8 	.word	0x200005b8
 8005e3c:	20000560 	.word	0x20000560
 8005e40:	2000029c 	.word	0x2000029c
 8005e44:	2000022c 	.word	0x2000022c
 8005e48:	20000238 	.word	0x20000238
 8005e4c:	2000023c 	.word	0x2000023c
 8005e50:	3a83126f 	.word	0x3a83126f
 8005e54:	20000028 	.word	0x20000028
 8005e58:	200002a4 	.word	0x200002a4
 8005e5c:	200002a8 	.word	0x200002a8
 8005e60:	c9742400 	.word	0xc9742400
 8005e64:	c9742400 	.word	0xc9742400
 8005e68:	49742400 	.word	0x49742400
		  }
		  else if(omega_error_integ_temp1 > 1000000.0)
 8005e6c:	edd7 7a04 	vldr	s15, [r7, #16]
 8005e70:	ed1f 7a03 	vldr	s14, [pc, #-12]	; 8005e68 <main+0x330>
 8005e74:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e7c:	dd01      	ble.n	8005e82 <main+0x34a>
		  {
			  omega_error_integ_temp1 = 1000000.0;
 8005e7e:	4b24      	ldr	r3, [pc, #144]	; (8005f10 <main+0x3d8>)
 8005e80:	613b      	str	r3, [r7, #16]
		  }
		  omega_error_integ = ASR_cycleTime * 0.5f * (omega_error_integ_temp1 + omega_error_integ_temp2);
 8005e82:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8005f14 <main+0x3dc>
 8005e86:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8005e8a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e8e:	edd7 6a04 	vldr	s13, [r7, #16]
 8005e92:	edd7 7a03 	vldr	s15, [r7, #12]
 8005e96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e9a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e9e:	4b1e      	ldr	r3, [pc, #120]	; (8005f18 <main+0x3e0>)
 8005ea0:	edc3 7a00 	vstr	s15, [r3]
		  omega_error_integ_temp2 = omega_error_integ_temp1;
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	60fb      	str	r3, [r7, #12]


		  torque_ref = Kp_ASR * omega_error + Ki_ASR * omega_error_integ;
 8005ea8:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8005f1c <main+0x3e4>
 8005eac:	4b1c      	ldr	r3, [pc, #112]	; (8005f20 <main+0x3e8>)
 8005eae:	edd3 7a00 	vldr	s15, [r3]
 8005eb2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005eb6:	eef3 6a04 	vmov.f32	s13, #52	; 0x41a00000  20.0
 8005eba:	4b17      	ldr	r3, [pc, #92]	; (8005f18 <main+0x3e0>)
 8005ebc:	edd3 7a00 	vldr	s15, [r3]
 8005ec0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ec4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005ec8:	4b16      	ldr	r3, [pc, #88]	; (8005f24 <main+0x3ec>)
 8005eca:	edc3 7a00 	vstr	s15, [r3]

		  Id_ref = 0.0f;
 8005ece:	4b16      	ldr	r3, [pc, #88]	; (8005f28 <main+0x3f0>)
 8005ed0:	f04f 0200 	mov.w	r2, #0
 8005ed4:	601a      	str	r2, [r3, #0]
		  Iq_ref = -1.0 * KT * torque_ref;
 8005ed6:	4b13      	ldr	r3, [pc, #76]	; (8005f24 <main+0x3ec>)
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	4618      	mov	r0, r3
 8005edc:	f7fa fb54 	bl	8000588 <__aeabi_f2d>
 8005ee0:	a309      	add	r3, pc, #36	; (adr r3, 8005f08 <main+0x3d0>)
 8005ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee6:	f7fa fba7 	bl	8000638 <__aeabi_dmul>
 8005eea:	4603      	mov	r3, r0
 8005eec:	460c      	mov	r4, r1
 8005eee:	4618      	mov	r0, r3
 8005ef0:	4621      	mov	r1, r4
 8005ef2:	f7fa fe79 	bl	8000be8 <__aeabi_d2f>
 8005ef6:	4602      	mov	r2, r0
 8005ef8:	4b0c      	ldr	r3, [pc, #48]	; (8005f2c <main+0x3f4>)
 8005efa:	601a      	str	r2, [r3, #0]


		  /********** end of ASR **********/


		  ASR_flg = 0;
 8005efc:	4b0c      	ldr	r3, [pc, #48]	; (8005f30 <main+0x3f8>)
 8005efe:	2200      	movs	r2, #0
 8005f00:	601a      	str	r2, [r3, #0]
	  if(ASR_flg == 1)
 8005f02:	e69f      	b.n	8005c44 <main+0x10c>
 8005f04:	f3af 8000 	nop.w
 8005f08:	8b6ec798 	.word	0x8b6ec798
 8005f0c:	bfd22b62 	.word	0xbfd22b62
 8005f10:	49742400 	.word	0x49742400
 8005f14:	3a83126f 	.word	0x3a83126f
 8005f18:	200002ac 	.word	0x200002ac
 8005f1c:	3e99999a 	.word	0x3e99999a
 8005f20:	200002a8 	.word	0x200002a8
 8005f24:	200002b0 	.word	0x200002b0
 8005f28:	20000284 	.word	0x20000284
 8005f2c:	20000288 	.word	0x20000288
 8005f30:	2000029c 	.word	0x2000029c

08005f34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b094      	sub	sp, #80	; 0x50
 8005f38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8005f3a:	f107 031c 	add.w	r3, r7, #28
 8005f3e:	2234      	movs	r2, #52	; 0x34
 8005f40:	2100      	movs	r1, #0
 8005f42:	4618      	mov	r0, r3
 8005f44:	f001 fd46 	bl	80079d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8005f48:	f107 0308 	add.w	r3, r7, #8
 8005f4c:	2200      	movs	r2, #0
 8005f4e:	601a      	str	r2, [r3, #0]
 8005f50:	605a      	str	r2, [r3, #4]
 8005f52:	609a      	str	r2, [r3, #8]
 8005f54:	60da      	str	r2, [r3, #12]
 8005f56:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8005f58:	2300      	movs	r3, #0
 8005f5a:	607b      	str	r3, [r7, #4]
 8005f5c:	4b2a      	ldr	r3, [pc, #168]	; (8006008 <SystemClock_Config+0xd4>)
 8005f5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f60:	4a29      	ldr	r2, [pc, #164]	; (8006008 <SystemClock_Config+0xd4>)
 8005f62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005f66:	6413      	str	r3, [r2, #64]	; 0x40
 8005f68:	4b27      	ldr	r3, [pc, #156]	; (8006008 <SystemClock_Config+0xd4>)
 8005f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f70:	607b      	str	r3, [r7, #4]
 8005f72:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8005f74:	2300      	movs	r3, #0
 8005f76:	603b      	str	r3, [r7, #0]
 8005f78:	4b24      	ldr	r3, [pc, #144]	; (800600c <SystemClock_Config+0xd8>)
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005f80:	4a22      	ldr	r2, [pc, #136]	; (800600c <SystemClock_Config+0xd8>)
 8005f82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005f86:	6013      	str	r3, [r2, #0]
 8005f88:	4b20      	ldr	r3, [pc, #128]	; (800600c <SystemClock_Config+0xd8>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005f90:	603b      	str	r3, [r7, #0]
 8005f92:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8005f94:	2302      	movs	r3, #2
 8005f96:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8005f98:	2301      	movs	r3, #1
 8005f9a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8005f9c:	2310      	movs	r3, #16
 8005f9e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005fa0:	2302      	movs	r3, #2
 8005fa2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8005fa4:	2300      	movs	r3, #0
 8005fa6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8005fa8:	2310      	movs	r3, #16
 8005faa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8005fac:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8005fb0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8005fb2:	2304      	movs	r3, #4
 8005fb4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8005fb6:	2302      	movs	r3, #2
 8005fb8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005fba:	2302      	movs	r3, #2
 8005fbc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005fbe:	f107 031c 	add.w	r3, r7, #28
 8005fc2:	4618      	mov	r0, r3
 8005fc4:	f7fc fe9a 	bl	8002cfc <HAL_RCC_OscConfig>
 8005fc8:	4603      	mov	r3, r0
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d001      	beq.n	8005fd2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8005fce:	f001 f926 	bl	800721e <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005fd2:	230f      	movs	r3, #15
 8005fd4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8005fd6:	2302      	movs	r3, #2
 8005fd8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8005fda:	2300      	movs	r3, #0
 8005fdc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8005fde:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005fe2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8005fe8:	f107 0308 	add.w	r3, r7, #8
 8005fec:	2102      	movs	r1, #2
 8005fee:	4618      	mov	r0, r3
 8005ff0:	f7fc fbce 	bl	8002790 <HAL_RCC_ClockConfig>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d001      	beq.n	8005ffe <SystemClock_Config+0xca>
  {
    Error_Handler();
 8005ffa:	f001 f910 	bl	800721e <Error_Handler>
  }
}
 8005ffe:	bf00      	nop
 8006000:	3750      	adds	r7, #80	; 0x50
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	40023800 	.word	0x40023800
 800600c:	40007000 	.word	0x40007000

08006010 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback (TIM_HandleTypeDef * htim)
{
 8006010:	b580      	push	{r7, lr}
 8006012:	b082      	sub	sp, #8
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM8)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a07      	ldr	r2, [pc, #28]	; (800603c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d108      	bne.n	8006034 <HAL_TIM_PeriodElapsedCallback+0x24>
	{

		if(!__HAL_TIM_IS_TIM_COUNTING_DOWN(htim))
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0310 	and.w	r3, r3, #16
 800602c:	2b10      	cmp	r3, #16
 800602e:	d001      	beq.n	8006034 <HAL_TIM_PeriodElapsedCallback+0x24>
		{

			currentControl();
 8006030:	f000 f806 	bl	8006040 <currentControl>
		}


	}

}
 8006034:	bf00      	nop
 8006036:	3708      	adds	r7, #8
 8006038:	46bd      	mov	sp, r7
 800603a:	bd80      	pop	{r7, pc}
 800603c:	40010400 	.word	0x40010400

08006040 <currentControl>:




inline static void currentControl(void)
{
 8006040:	b598      	push	{r3, r4, r7, lr}
 8006042:	af00      	add	r7, sp, #0
	static float Id_error_integ_temp2 = 0.0f;
	static float Iq_error_integ_temp1 = 0.0f;
	static float Iq_error_integ_temp2 = 0.0f;


	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_SET);
 8006044:	2201      	movs	r2, #1
 8006046:	2140      	movs	r1, #64	; 0x40
 8006048:	488f      	ldr	r0, [pc, #572]	; (8006288 <currentControl+0x248>)
 800604a:	f7fc fb6d 	bl	8002728 <HAL_GPIO_WritePin>
	AD_Iu = HAL_ADC_GetValue(&hadc1);
	AD_Iv = HAL_ADC_GetValue(&hadc2);
	AD_Iw = HAL_ADC_GetValue(&hadc3);
	*/

	HAL_ADC_Start_DMA(&hadc1, &AD_Iu, 1);
 800604e:	2201      	movs	r2, #1
 8006050:	498e      	ldr	r1, [pc, #568]	; (800628c <currentControl+0x24c>)
 8006052:	488f      	ldr	r0, [pc, #572]	; (8006290 <currentControl+0x250>)
 8006054:	f7fb f870 	bl	8001138 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, &AD_Iv, 1);
 8006058:	2201      	movs	r2, #1
 800605a:	498e      	ldr	r1, [pc, #568]	; (8006294 <currentControl+0x254>)
 800605c:	488e      	ldr	r0, [pc, #568]	; (8006298 <currentControl+0x258>)
 800605e:	f7fb f86b 	bl	8001138 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc3, &AD_Iw, 1);
 8006062:	2201      	movs	r2, #1
 8006064:	498d      	ldr	r1, [pc, #564]	; (800629c <currentControl+0x25c>)
 8006066:	488e      	ldr	r0, [pc, #568]	; (80062a0 <currentControl+0x260>)
 8006068:	f7fb f866 	bl	8001138 <HAL_ADC_Start_DMA>


	// Reading RX Data from SPI Encoder
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_SET);
 800606c:	2201      	movs	r2, #1
 800606e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8006072:	4885      	ldr	r0, [pc, #532]	; (8006288 <currentControl+0x248>)
 8006074:	f7fc fb58 	bl	8002728 <HAL_GPIO_WritePin>
	angle_raw = (spi2rxBuf[1] & 0x3f) << 8 | spi2rxBuf[0];
 8006078:	4b8a      	ldr	r3, [pc, #552]	; (80062a4 <currentControl+0x264>)
 800607a:	785b      	ldrb	r3, [r3, #1]
 800607c:	b2db      	uxtb	r3, r3
 800607e:	021b      	lsls	r3, r3, #8
 8006080:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
 8006084:	4a87      	ldr	r2, [pc, #540]	; (80062a4 <currentControl+0x264>)
 8006086:	7812      	ldrb	r2, [r2, #0]
 8006088:	b2d2      	uxtb	r2, r2
 800608a:	4313      	orrs	r3, r2
 800608c:	461a      	mov	r2, r3
 800608e:	4b86      	ldr	r3, [pc, #536]	; (80062a8 <currentControl+0x268>)
 8006090:	601a      	str	r2, [r3, #0]

	_theta = (float)angle_raw / (float)ENCODER_RESOL * 2.0f * M_PI + THETA_OFFSET;
 8006092:	4b85      	ldr	r3, [pc, #532]	; (80062a8 <currentControl+0x268>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	ee07 3a90 	vmov	s15, r3
 800609a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800609e:	eddf 6a83 	vldr	s13, [pc, #524]	; 80062ac <currentControl+0x26c>
 80060a2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80060a6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80060aa:	ee17 0a90 	vmov	r0, s15
 80060ae:	f7fa fa6b 	bl	8000588 <__aeabi_f2d>
 80060b2:	a36f      	add	r3, pc, #444	; (adr r3, 8006270 <currentControl+0x230>)
 80060b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b8:	f7fa fabe 	bl	8000638 <__aeabi_dmul>
 80060bc:	4603      	mov	r3, r0
 80060be:	460c      	mov	r4, r1
 80060c0:	4618      	mov	r0, r3
 80060c2:	4621      	mov	r1, r4
 80060c4:	f04f 0200 	mov.w	r2, #0
 80060c8:	f04f 0300 	mov.w	r3, #0
 80060cc:	f7fa f8fe 	bl	80002cc <__adddf3>
 80060d0:	4603      	mov	r3, r0
 80060d2:	460c      	mov	r4, r1
 80060d4:	4618      	mov	r0, r3
 80060d6:	4621      	mov	r1, r4
 80060d8:	f7fa fd86 	bl	8000be8 <__aeabi_d2f>
 80060dc:	4602      	mov	r2, r0
 80060de:	4b74      	ldr	r3, [pc, #464]	; (80062b0 <currentControl+0x270>)
 80060e0:	601a      	str	r2, [r3, #0]

	if(_theta < 0.0f)			theta = _theta + 2 * M_PI;
 80060e2:	4b73      	ldr	r3, [pc, #460]	; (80062b0 <currentControl+0x270>)
 80060e4:	edd3 7a00 	vldr	s15, [r3]
 80060e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80060ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060f0:	d513      	bpl.n	800611a <currentControl+0xda>
 80060f2:	4b6f      	ldr	r3, [pc, #444]	; (80062b0 <currentControl+0x270>)
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	4618      	mov	r0, r3
 80060f8:	f7fa fa46 	bl	8000588 <__aeabi_f2d>
 80060fc:	a35e      	add	r3, pc, #376	; (adr r3, 8006278 <currentControl+0x238>)
 80060fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006102:	f7fa f8e3 	bl	80002cc <__adddf3>
 8006106:	4603      	mov	r3, r0
 8006108:	460c      	mov	r4, r1
 800610a:	4618      	mov	r0, r3
 800610c:	4621      	mov	r1, r4
 800610e:	f7fa fd6b 	bl	8000be8 <__aeabi_d2f>
 8006112:	4602      	mov	r2, r0
 8006114:	4b67      	ldr	r3, [pc, #412]	; (80062b4 <currentControl+0x274>)
 8006116:	601a      	str	r2, [r3, #0]
 8006118:	e024      	b.n	8006164 <currentControl+0x124>
	else if(_theta >= 2 * M_PI)	theta = _theta - 2 * M_PI;
 800611a:	4b65      	ldr	r3, [pc, #404]	; (80062b0 <currentControl+0x270>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4618      	mov	r0, r3
 8006120:	f7fa fa32 	bl	8000588 <__aeabi_f2d>
 8006124:	a354      	add	r3, pc, #336	; (adr r3, 8006278 <currentControl+0x238>)
 8006126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800612a:	f7fa fd0b 	bl	8000b44 <__aeabi_dcmpge>
 800612e:	4603      	mov	r3, r0
 8006130:	2b00      	cmp	r3, #0
 8006132:	d013      	beq.n	800615c <currentControl+0x11c>
 8006134:	4b5e      	ldr	r3, [pc, #376]	; (80062b0 <currentControl+0x270>)
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4618      	mov	r0, r3
 800613a:	f7fa fa25 	bl	8000588 <__aeabi_f2d>
 800613e:	a34e      	add	r3, pc, #312	; (adr r3, 8006278 <currentControl+0x238>)
 8006140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006144:	f7fa f8c0 	bl	80002c8 <__aeabi_dsub>
 8006148:	4603      	mov	r3, r0
 800614a:	460c      	mov	r4, r1
 800614c:	4618      	mov	r0, r3
 800614e:	4621      	mov	r1, r4
 8006150:	f7fa fd4a 	bl	8000be8 <__aeabi_d2f>
 8006154:	4602      	mov	r2, r0
 8006156:	4b57      	ldr	r3, [pc, #348]	; (80062b4 <currentControl+0x274>)
 8006158:	601a      	str	r2, [r3, #0]
 800615a:	e003      	b.n	8006164 <currentControl+0x124>
	else							theta = _theta;
 800615c:	4b54      	ldr	r3, [pc, #336]	; (80062b0 <currentControl+0x270>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a54      	ldr	r2, [pc, #336]	; (80062b4 <currentControl+0x274>)
 8006162:	6013      	str	r3, [r2, #0]

	_theta_re = fmodf((float)angle_raw / (float)ENCODER_RESOL * 2.0f * M_PI * POLES / 2, 2.0f * M_PI) + THETA_RE_OFFSET;
 8006164:	4b50      	ldr	r3, [pc, #320]	; (80062a8 <currentControl+0x268>)
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	ee07 3a90 	vmov	s15, r3
 800616c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8006170:	eddf 6a4e 	vldr	s13, [pc, #312]	; 80062ac <currentControl+0x26c>
 8006174:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006178:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800617c:	ee17 0a90 	vmov	r0, s15
 8006180:	f7fa fa02 	bl	8000588 <__aeabi_f2d>
 8006184:	a33a      	add	r3, pc, #232	; (adr r3, 8006270 <currentControl+0x230>)
 8006186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800618a:	f7fa fa55 	bl	8000638 <__aeabi_dmul>
 800618e:	4603      	mov	r3, r0
 8006190:	460c      	mov	r4, r1
 8006192:	4618      	mov	r0, r3
 8006194:	4621      	mov	r1, r4
 8006196:	f04f 0200 	mov.w	r2, #0
 800619a:	4b47      	ldr	r3, [pc, #284]	; (80062b8 <currentControl+0x278>)
 800619c:	f7fa fa4c 	bl	8000638 <__aeabi_dmul>
 80061a0:	4603      	mov	r3, r0
 80061a2:	460c      	mov	r4, r1
 80061a4:	4618      	mov	r0, r3
 80061a6:	4621      	mov	r1, r4
 80061a8:	f04f 0200 	mov.w	r2, #0
 80061ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80061b0:	f7fa fb6c 	bl	800088c <__aeabi_ddiv>
 80061b4:	4603      	mov	r3, r0
 80061b6:	460c      	mov	r4, r1
 80061b8:	4618      	mov	r0, r3
 80061ba:	4621      	mov	r1, r4
 80061bc:	f7fa fd14 	bl	8000be8 <__aeabi_d2f>
 80061c0:	4603      	mov	r3, r0
 80061c2:	eddf 0a3e 	vldr	s1, [pc, #248]	; 80062bc <currentControl+0x27c>
 80061c6:	ee00 3a10 	vmov	s0, r3
 80061ca:	f003 fc49 	bl	8009a60 <fmodf>
 80061ce:	ee10 3a10 	vmov	r3, s0
 80061d2:	4618      	mov	r0, r3
 80061d4:	f7fa f9d8 	bl	8000588 <__aeabi_f2d>
 80061d8:	a329      	add	r3, pc, #164	; (adr r3, 8006280 <currentControl+0x240>)
 80061da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061de:	f7fa f873 	bl	80002c8 <__aeabi_dsub>
 80061e2:	4603      	mov	r3, r0
 80061e4:	460c      	mov	r4, r1
 80061e6:	4618      	mov	r0, r3
 80061e8:	4621      	mov	r1, r4
 80061ea:	f7fa fcfd 	bl	8000be8 <__aeabi_d2f>
 80061ee:	4602      	mov	r2, r0
 80061f0:	4b33      	ldr	r3, [pc, #204]	; (80062c0 <currentControl+0x280>)
 80061f2:	601a      	str	r2, [r3, #0]

	if(_theta_re < 0.0f)			theta_re = _theta_re + 2 * M_PI;
 80061f4:	4b32      	ldr	r3, [pc, #200]	; (80062c0 <currentControl+0x280>)
 80061f6:	edd3 7a00 	vldr	s15, [r3]
 80061fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80061fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006202:	d513      	bpl.n	800622c <currentControl+0x1ec>
 8006204:	4b2e      	ldr	r3, [pc, #184]	; (80062c0 <currentControl+0x280>)
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	4618      	mov	r0, r3
 800620a:	f7fa f9bd 	bl	8000588 <__aeabi_f2d>
 800620e:	a31a      	add	r3, pc, #104	; (adr r3, 8006278 <currentControl+0x238>)
 8006210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006214:	f7fa f85a 	bl	80002cc <__adddf3>
 8006218:	4603      	mov	r3, r0
 800621a:	460c      	mov	r4, r1
 800621c:	4618      	mov	r0, r3
 800621e:	4621      	mov	r1, r4
 8006220:	f7fa fce2 	bl	8000be8 <__aeabi_d2f>
 8006224:	4602      	mov	r2, r0
 8006226:	4b27      	ldr	r3, [pc, #156]	; (80062c4 <currentControl+0x284>)
 8006228:	601a      	str	r2, [r3, #0]
 800622a:	e051      	b.n	80062d0 <currentControl+0x290>
	else if(_theta_re >= 2 * M_PI)	theta_re = _theta_re - 2 * M_PI;
 800622c:	4b24      	ldr	r3, [pc, #144]	; (80062c0 <currentControl+0x280>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4618      	mov	r0, r3
 8006232:	f7fa f9a9 	bl	8000588 <__aeabi_f2d>
 8006236:	a310      	add	r3, pc, #64	; (adr r3, 8006278 <currentControl+0x238>)
 8006238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623c:	f7fa fc82 	bl	8000b44 <__aeabi_dcmpge>
 8006240:	4603      	mov	r3, r0
 8006242:	2b00      	cmp	r3, #0
 8006244:	d040      	beq.n	80062c8 <currentControl+0x288>
 8006246:	4b1e      	ldr	r3, [pc, #120]	; (80062c0 <currentControl+0x280>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4618      	mov	r0, r3
 800624c:	f7fa f99c 	bl	8000588 <__aeabi_f2d>
 8006250:	a309      	add	r3, pc, #36	; (adr r3, 8006278 <currentControl+0x238>)
 8006252:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006256:	f7fa f837 	bl	80002c8 <__aeabi_dsub>
 800625a:	4603      	mov	r3, r0
 800625c:	460c      	mov	r4, r1
 800625e:	4618      	mov	r0, r3
 8006260:	4621      	mov	r1, r4
 8006262:	f7fa fcc1 	bl	8000be8 <__aeabi_d2f>
 8006266:	4602      	mov	r2, r0
 8006268:	4b16      	ldr	r3, [pc, #88]	; (80062c4 <currentControl+0x284>)
 800626a:	601a      	str	r2, [r3, #0]
 800626c:	e030      	b.n	80062d0 <currentControl+0x290>
 800626e:	bf00      	nop
 8006270:	54442d18 	.word	0x54442d18
 8006274:	400921fb 	.word	0x400921fb
 8006278:	54442d18 	.word	0x54442d18
 800627c:	401921fb 	.word	0x401921fb
 8006280:	f5c28f5c 	.word	0xf5c28f5c
 8006284:	3ff75c28 	.word	0x3ff75c28
 8006288:	40020400 	.word	0x40020400
 800628c:	20000240 	.word	0x20000240
 8006290:	200003e8 	.word	0x200003e8
 8006294:	20000244 	.word	0x20000244
 8006298:	20000340 	.word	0x20000340
 800629c:	20000248 	.word	0x20000248
 80062a0:	20000430 	.word	0x20000430
 80062a4:	20000224 	.word	0x20000224
 80062a8:	20000228 	.word	0x20000228
 80062ac:	46800000 	.word	0x46800000
 80062b0:	200002b4 	.word	0x200002b4
 80062b4:	2000022c 	.word	0x2000022c
 80062b8:	40360000 	.word	0x40360000
 80062bc:	40c90fdb 	.word	0x40c90fdb
 80062c0:	200002b8 	.word	0x200002b8
 80062c4:	20000230 	.word	0x20000230
	else							theta_re = _theta_re;
 80062c8:	4b9f      	ldr	r3, [pc, #636]	; (8006548 <currentControl+0x508>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a9f      	ldr	r2, [pc, #636]	; (800654c <currentControl+0x50c>)
 80062ce:	6013      	str	r3, [r2, #0]


	// calculate sin(theta_re), cos(theta_re)
	cos_theta_re = sin_table2[(int)((theta_re * 0.3183f + 0.5f) * 5000.0f)];
 80062d0:	4b9e      	ldr	r3, [pc, #632]	; (800654c <currentControl+0x50c>)
 80062d2:	edd3 7a00 	vldr	s15, [r3]
 80062d6:	ed9f 7a9e 	vldr	s14, [pc, #632]	; 8006550 <currentControl+0x510>
 80062da:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062de:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80062e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80062e6:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 8006554 <currentControl+0x514>
 80062ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80062ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80062f2:	ee17 3a90 	vmov	r3, s15
 80062f6:	4a98      	ldr	r2, [pc, #608]	; (8006558 <currentControl+0x518>)
 80062f8:	009b      	lsls	r3, r3, #2
 80062fa:	4413      	add	r3, r2
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a97      	ldr	r2, [pc, #604]	; (800655c <currentControl+0x51c>)
 8006300:	6013      	str	r3, [r2, #0]
	sin_theta_re = sin_table2[(int)(theta_re * 1591.54943f)];
 8006302:	4b92      	ldr	r3, [pc, #584]	; (800654c <currentControl+0x50c>)
 8006304:	edd3 7a00 	vldr	s15, [r3]
 8006308:	ed9f 7a95 	vldr	s14, [pc, #596]	; 8006560 <currentControl+0x520>
 800630c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006310:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006314:	ee17 3a90 	vmov	r3, s15
 8006318:	4a8f      	ldr	r2, [pc, #572]	; (8006558 <currentControl+0x518>)
 800631a:	009b      	lsls	r3, r3, #2
 800631c:	4413      	add	r3, r2
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a90      	ldr	r2, [pc, #576]	; (8006564 <currentControl+0x524>)
 8006322:	6013      	str	r3, [r2, #0]


	AD_Iu_buf[pos_MAF_I] = (int32_t)AD_Iu - ADI_Offset;
 8006324:	4b90      	ldr	r3, [pc, #576]	; (8006568 <currentControl+0x528>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4619      	mov	r1, r3
 800632a:	4b90      	ldr	r3, [pc, #576]	; (800656c <currentControl+0x52c>)
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	4b90      	ldr	r3, [pc, #576]	; (8006570 <currentControl+0x530>)
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	1a8a      	subs	r2, r1, r2
 8006334:	498f      	ldr	r1, [pc, #572]	; (8006574 <currentControl+0x534>)
 8006336:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	AD_Iv_buf[pos_MAF_I] = (int32_t)AD_Iv - ADI_Offset;
 800633a:	4b8f      	ldr	r3, [pc, #572]	; (8006578 <currentControl+0x538>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4619      	mov	r1, r3
 8006340:	4b8a      	ldr	r3, [pc, #552]	; (800656c <currentControl+0x52c>)
 8006342:	681a      	ldr	r2, [r3, #0]
 8006344:	4b8a      	ldr	r3, [pc, #552]	; (8006570 <currentControl+0x530>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	1a8a      	subs	r2, r1, r2
 800634a:	498c      	ldr	r1, [pc, #560]	; (800657c <currentControl+0x53c>)
 800634c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	AD_Iw_buf[pos_MAF_I] = (int32_t)AD_Iw - ADI_Offset;
 8006350:	4b8b      	ldr	r3, [pc, #556]	; (8006580 <currentControl+0x540>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4619      	mov	r1, r3
 8006356:	4b85      	ldr	r3, [pc, #532]	; (800656c <currentControl+0x52c>)
 8006358:	681a      	ldr	r2, [r3, #0]
 800635a:	4b85      	ldr	r3, [pc, #532]	; (8006570 <currentControl+0x530>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	1a8a      	subs	r2, r1, r2
 8006360:	4988      	ldr	r1, [pc, #544]	; (8006584 <currentControl+0x544>)
 8006362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


	AD_Iu_MAF += AD_Iu_buf[pos_MAF_I];
 8006366:	4b82      	ldr	r3, [pc, #520]	; (8006570 <currentControl+0x530>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a82      	ldr	r2, [pc, #520]	; (8006574 <currentControl+0x534>)
 800636c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006370:	4b85      	ldr	r3, [pc, #532]	; (8006588 <currentControl+0x548>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4413      	add	r3, r2
 8006376:	4a84      	ldr	r2, [pc, #528]	; (8006588 <currentControl+0x548>)
 8006378:	6013      	str	r3, [r2, #0]
	AD_Iv_MAF += AD_Iv_buf[pos_MAF_I];
 800637a:	4b7d      	ldr	r3, [pc, #500]	; (8006570 <currentControl+0x530>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a7f      	ldr	r2, [pc, #508]	; (800657c <currentControl+0x53c>)
 8006380:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006384:	4b81      	ldr	r3, [pc, #516]	; (800658c <currentControl+0x54c>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4413      	add	r3, r2
 800638a:	4a80      	ldr	r2, [pc, #512]	; (800658c <currentControl+0x54c>)
 800638c:	6013      	str	r3, [r2, #0]
	AD_Iw_MAF += AD_Iw_buf[pos_MAF_I];
 800638e:	4b78      	ldr	r3, [pc, #480]	; (8006570 <currentControl+0x530>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	4a7c      	ldr	r2, [pc, #496]	; (8006584 <currentControl+0x544>)
 8006394:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8006398:	4b7d      	ldr	r3, [pc, #500]	; (8006590 <currentControl+0x550>)
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4413      	add	r3, r2
 800639e:	4a7c      	ldr	r2, [pc, #496]	; (8006590 <currentControl+0x550>)
 80063a0:	6013      	str	r3, [r2, #0]

	// Writing position Update
	pos_MAF_I += 1;
 80063a2:	4b73      	ldr	r3, [pc, #460]	; (8006570 <currentControl+0x530>)
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	3301      	adds	r3, #1
 80063a8:	4a71      	ldr	r2, [pc, #452]	; (8006570 <currentControl+0x530>)
 80063aa:	6013      	str	r3, [r2, #0]
	if(pos_MAF_I >= N_MAF_I)
 80063ac:	4b70      	ldr	r3, [pc, #448]	; (8006570 <currentControl+0x530>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	dd02      	ble.n	80063ba <currentControl+0x37a>
	{
		pos_MAF_I = 0;
 80063b4:	4b6e      	ldr	r3, [pc, #440]	; (8006570 <currentControl+0x530>)
 80063b6:	2200      	movs	r2, #0
 80063b8:	601a      	str	r2, [r3, #0]
	}

	V_Iu = (float)AD_Iu_MAF / (N_MAF_I * AD_Range) * Vref_AD + V_Iu_offset;
 80063ba:	4b73      	ldr	r3, [pc, #460]	; (8006588 <currentControl+0x548>)
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	ee07 3a90 	vmov	s15, r3
 80063c2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80063c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80063ca:	005b      	lsls	r3, r3, #1
 80063cc:	ee07 3a90 	vmov	s15, r3
 80063d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80063d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063d8:	ed9f 7a6e 	vldr	s14, [pc, #440]	; 8006594 <currentControl+0x554>
 80063dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80063e0:	4b6d      	ldr	r3, [pc, #436]	; (8006598 <currentControl+0x558>)
 80063e2:	edd3 7a00 	vldr	s15, [r3]
 80063e6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063ea:	4b6c      	ldr	r3, [pc, #432]	; (800659c <currentControl+0x55c>)
 80063ec:	edc3 7a00 	vstr	s15, [r3]
	V_Iv = (float)AD_Iv_MAF / (N_MAF_I * AD_Range) * Vref_AD + V_Iv_offset;
 80063f0:	4b66      	ldr	r3, [pc, #408]	; (800658c <currentControl+0x54c>)
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	ee07 3a90 	vmov	s15, r3
 80063f8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80063fc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006400:	005b      	lsls	r3, r3, #1
 8006402:	ee07 3a90 	vmov	s15, r3
 8006406:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800640a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800640e:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8006594 <currentControl+0x554>
 8006412:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006416:	4b62      	ldr	r3, [pc, #392]	; (80065a0 <currentControl+0x560>)
 8006418:	edd3 7a00 	vldr	s15, [r3]
 800641c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006420:	4b60      	ldr	r3, [pc, #384]	; (80065a4 <currentControl+0x564>)
 8006422:	edc3 7a00 	vstr	s15, [r3]
	V_Iw = (float)AD_Iw_MAF / (N_MAF_I * AD_Range) * Vref_AD + V_Iw_offset;
 8006426:	4b5a      	ldr	r3, [pc, #360]	; (8006590 <currentControl+0x550>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	ee07 3a90 	vmov	s15, r3
 800642e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006432:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006436:	005b      	lsls	r3, r3, #1
 8006438:	ee07 3a90 	vmov	s15, r3
 800643c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8006440:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006444:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8006594 <currentControl+0x554>
 8006448:	ee27 7a87 	vmul.f32	s14, s15, s14
 800644c:	4b56      	ldr	r3, [pc, #344]	; (80065a8 <currentControl+0x568>)
 800644e:	edd3 7a00 	vldr	s15, [r3]
 8006452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006456:	4b55      	ldr	r3, [pc, #340]	; (80065ac <currentControl+0x56c>)
 8006458:	edc3 7a00 	vstr	s15, [r3]

	AD_Iu_MAF -= AD_Iu_buf[pos_MAF_I];
 800645c:	4b4a      	ldr	r3, [pc, #296]	; (8006588 <currentControl+0x548>)
 800645e:	681a      	ldr	r2, [r3, #0]
 8006460:	4b43      	ldr	r3, [pc, #268]	; (8006570 <currentControl+0x530>)
 8006462:	681b      	ldr	r3, [r3, #0]
 8006464:	4943      	ldr	r1, [pc, #268]	; (8006574 <currentControl+0x534>)
 8006466:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800646a:	1ad3      	subs	r3, r2, r3
 800646c:	4a46      	ldr	r2, [pc, #280]	; (8006588 <currentControl+0x548>)
 800646e:	6013      	str	r3, [r2, #0]
	AD_Iv_MAF -= AD_Iv_buf[pos_MAF_I];
 8006470:	4b46      	ldr	r3, [pc, #280]	; (800658c <currentControl+0x54c>)
 8006472:	681a      	ldr	r2, [r3, #0]
 8006474:	4b3e      	ldr	r3, [pc, #248]	; (8006570 <currentControl+0x530>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	4940      	ldr	r1, [pc, #256]	; (800657c <currentControl+0x53c>)
 800647a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800647e:	1ad3      	subs	r3, r2, r3
 8006480:	4a42      	ldr	r2, [pc, #264]	; (800658c <currentControl+0x54c>)
 8006482:	6013      	str	r3, [r2, #0]
	AD_Iw_MAF -= AD_Iw_buf[pos_MAF_I];
 8006484:	4b42      	ldr	r3, [pc, #264]	; (8006590 <currentControl+0x550>)
 8006486:	681a      	ldr	r2, [r3, #0]
 8006488:	4b39      	ldr	r3, [pc, #228]	; (8006570 <currentControl+0x530>)
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	493d      	ldr	r1, [pc, #244]	; (8006584 <currentControl+0x544>)
 800648e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8006492:	1ad3      	subs	r3, r2, r3
 8006494:	4a3e      	ldr	r2, [pc, #248]	; (8006590 <currentControl+0x550>)
 8006496:	6013      	str	r3, [r2, #0]
	V_Iv = V_Iv * 0.9 + 0.1 * ((float)(ADI_Offset - (int32_t)AD_Iv) / AD_Range * Vref_AD - V_Iv_offset);
	V_Iw = V_Iw * 0.9 + 0.1 * ((float)(ADI_Offset - (int32_t)AD_Iw) / AD_Range * Vref_AD - V_Iw_offset);
	*/


	switch(sector_SVM)
 8006498:	4b45      	ldr	r3, [pc, #276]	; (80065b0 <currentControl+0x570>)
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	2b05      	cmp	r3, #5
 800649e:	f200 80b1 	bhi.w	8006604 <currentControl+0x5c4>
 80064a2:	a201      	add	r2, pc, #4	; (adr r2, 80064a8 <currentControl+0x468>)
 80064a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064a8:	080064c1 	.word	0x080064c1
 80064ac:	08006505 	.word	0x08006505
 80064b0:	08006505 	.word	0x08006505
 80064b4:	080065c1 	.word	0x080065c1
 80064b8:	080065c1 	.word	0x080065c1
 80064bc:	080064c1 	.word	0x080064c1
	{
	case 0: case 5:
		Iv = V_Iv * Gain_currentSense;
 80064c0:	4b38      	ldr	r3, [pc, #224]	; (80065a4 <currentControl+0x564>)
 80064c2:	edd3 7a00 	vldr	s15, [r3]
 80064c6:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 80064ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064ce:	4b39      	ldr	r3, [pc, #228]	; (80065b4 <currentControl+0x574>)
 80064d0:	edc3 7a00 	vstr	s15, [r3]
		Iw = V_Iw * Gain_currentSense;
 80064d4:	4b35      	ldr	r3, [pc, #212]	; (80065ac <currentControl+0x56c>)
 80064d6:	edd3 7a00 	vldr	s15, [r3]
 80064da:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 80064de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80064e2:	4b35      	ldr	r3, [pc, #212]	; (80065b8 <currentControl+0x578>)
 80064e4:	edc3 7a00 	vstr	s15, [r3]
		Iu = - Iv - Iw;
 80064e8:	4b32      	ldr	r3, [pc, #200]	; (80065b4 <currentControl+0x574>)
 80064ea:	edd3 7a00 	vldr	s15, [r3]
 80064ee:	eeb1 7a67 	vneg.f32	s14, s15
 80064f2:	4b31      	ldr	r3, [pc, #196]	; (80065b8 <currentControl+0x578>)
 80064f4:	edd3 7a00 	vldr	s15, [r3]
 80064f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064fc:	4b2f      	ldr	r3, [pc, #188]	; (80065bc <currentControl+0x57c>)
 80064fe:	edc3 7a00 	vstr	s15, [r3]
		break;
 8006502:	e07f      	b.n	8006604 <currentControl+0x5c4>

	case 1: case 2:
		Iw = V_Iw * Gain_currentSense;
 8006504:	4b29      	ldr	r3, [pc, #164]	; (80065ac <currentControl+0x56c>)
 8006506:	edd3 7a00 	vldr	s15, [r3]
 800650a:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 800650e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006512:	4b29      	ldr	r3, [pc, #164]	; (80065b8 <currentControl+0x578>)
 8006514:	edc3 7a00 	vstr	s15, [r3]
		Iu = V_Iu * Gain_currentSense;
 8006518:	4b20      	ldr	r3, [pc, #128]	; (800659c <currentControl+0x55c>)
 800651a:	edd3 7a00 	vldr	s15, [r3]
 800651e:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 8006522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006526:	4b25      	ldr	r3, [pc, #148]	; (80065bc <currentControl+0x57c>)
 8006528:	edc3 7a00 	vstr	s15, [r3]
		Iv = - Iw - Iu;
 800652c:	4b22      	ldr	r3, [pc, #136]	; (80065b8 <currentControl+0x578>)
 800652e:	edd3 7a00 	vldr	s15, [r3]
 8006532:	eeb1 7a67 	vneg.f32	s14, s15
 8006536:	4b21      	ldr	r3, [pc, #132]	; (80065bc <currentControl+0x57c>)
 8006538:	edd3 7a00 	vldr	s15, [r3]
 800653c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006540:	4b1c      	ldr	r3, [pc, #112]	; (80065b4 <currentControl+0x574>)
 8006542:	edc3 7a00 	vstr	s15, [r3]
		break;
 8006546:	e05d      	b.n	8006604 <currentControl+0x5c4>
 8006548:	200002b8 	.word	0x200002b8
 800654c:	20000230 	.word	0x20000230
 8006550:	3ea2f838 	.word	0x3ea2f838
 8006554:	459c4000 	.word	0x459c4000
 8006558:	08009c60 	.word	0x08009c60
 800655c:	20000008 	.word	0x20000008
 8006560:	44c6f195 	.word	0x44c6f195
 8006564:	20000234 	.word	0x20000234
 8006568:	20000240 	.word	0x20000240
 800656c:	2000000c 	.word	0x2000000c
 8006570:	200002bc 	.word	0x200002bc
 8006574:	200002c0 	.word	0x200002c0
 8006578:	20000244 	.word	0x20000244
 800657c:	200002c8 	.word	0x200002c8
 8006580:	20000248 	.word	0x20000248
 8006584:	200002d0 	.word	0x200002d0
 8006588:	200002d8 	.word	0x200002d8
 800658c:	200002dc 	.word	0x200002dc
 8006590:	200002e0 	.word	0x200002e0
 8006594:	40533333 	.word	0x40533333
 8006598:	20000010 	.word	0x20000010
 800659c:	2000024c 	.word	0x2000024c
 80065a0:	20000014 	.word	0x20000014
 80065a4:	20000250 	.word	0x20000250
 80065a8:	20000018 	.word	0x20000018
 80065ac:	20000254 	.word	0x20000254
 80065b0:	20000260 	.word	0x20000260
 80065b4:	2000027c 	.word	0x2000027c
 80065b8:	20000280 	.word	0x20000280
 80065bc:	20000278 	.word	0x20000278

	case 3: case 4:
		Iu = V_Iu * Gain_currentSense;
 80065c0:	4bbd      	ldr	r3, [pc, #756]	; (80068b8 <currentControl+0x878>)
 80065c2:	edd3 7a00 	vldr	s15, [r3]
 80065c6:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 80065ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065ce:	4bbb      	ldr	r3, [pc, #748]	; (80068bc <currentControl+0x87c>)
 80065d0:	edc3 7a00 	vstr	s15, [r3]
		Iv = V_Iv * Gain_currentSense;
 80065d4:	4bba      	ldr	r3, [pc, #744]	; (80068c0 <currentControl+0x880>)
 80065d6:	edd3 7a00 	vldr	s15, [r3]
 80065da:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 80065de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065e2:	4bb8      	ldr	r3, [pc, #736]	; (80068c4 <currentControl+0x884>)
 80065e4:	edc3 7a00 	vstr	s15, [r3]
		Iw = - Iu - Iv;
 80065e8:	4bb4      	ldr	r3, [pc, #720]	; (80068bc <currentControl+0x87c>)
 80065ea:	edd3 7a00 	vldr	s15, [r3]
 80065ee:	eeb1 7a67 	vneg.f32	s14, s15
 80065f2:	4bb4      	ldr	r3, [pc, #720]	; (80068c4 <currentControl+0x884>)
 80065f4:	edd3 7a00 	vldr	s15, [r3]
 80065f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065fc:	4bb2      	ldr	r3, [pc, #712]	; (80068c8 <currentControl+0x888>)
 80065fe:	edc3 7a00 	vstr	s15, [r3]
		break;
 8006602:	bf00      	nop
	}

	Id = 0.8165f * (Iu * cos_theta_re + Iv * (-0.5f * cos_theta_re + 0.855f * sin_theta_re) + Iw * (-0.5f * cos_theta_re - 0.855f * sin_theta_re));
 8006604:	4bad      	ldr	r3, [pc, #692]	; (80068bc <currentControl+0x87c>)
 8006606:	ed93 7a00 	vldr	s14, [r3]
 800660a:	4bb0      	ldr	r3, [pc, #704]	; (80068cc <currentControl+0x88c>)
 800660c:	edd3 7a00 	vldr	s15, [r3]
 8006610:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006614:	4bad      	ldr	r3, [pc, #692]	; (80068cc <currentControl+0x88c>)
 8006616:	edd3 7a00 	vldr	s15, [r3]
 800661a:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
 800661e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006622:	4bab      	ldr	r3, [pc, #684]	; (80068d0 <currentControl+0x890>)
 8006624:	edd3 7a00 	vldr	s15, [r3]
 8006628:	ed9f 6aaa 	vldr	s12, [pc, #680]	; 80068d4 <currentControl+0x894>
 800662c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006630:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006634:	4ba3      	ldr	r3, [pc, #652]	; (80068c4 <currentControl+0x884>)
 8006636:	edd3 7a00 	vldr	s15, [r3]
 800663a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800663e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006642:	4ba2      	ldr	r3, [pc, #648]	; (80068cc <currentControl+0x88c>)
 8006644:	edd3 7a00 	vldr	s15, [r3]
 8006648:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
 800664c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8006650:	4b9f      	ldr	r3, [pc, #636]	; (80068d0 <currentControl+0x890>)
 8006652:	edd3 7a00 	vldr	s15, [r3]
 8006656:	ed9f 6a9f 	vldr	s12, [pc, #636]	; 80068d4 <currentControl+0x894>
 800665a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800665e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006662:	4b99      	ldr	r3, [pc, #612]	; (80068c8 <currentControl+0x888>)
 8006664:	edd3 7a00 	vldr	s15, [r3]
 8006668:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800666c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006670:	ed9f 7a99 	vldr	s14, [pc, #612]	; 80068d8 <currentControl+0x898>
 8006674:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006678:	4b98      	ldr	r3, [pc, #608]	; (80068dc <currentControl+0x89c>)
 800667a:	edc3 7a00 	vstr	s15, [r3]
	Iq = 0.8165f * (-Iu * sin_theta_re + Iv * (0.5f * sin_theta_re + 0.855f * cos_theta_re) + Iw * (0.5f * sin_theta_re - 0.855f * cos_theta_re));
 800667e:	4b8f      	ldr	r3, [pc, #572]	; (80068bc <currentControl+0x87c>)
 8006680:	edd3 7a00 	vldr	s15, [r3]
 8006684:	eeb1 7a67 	vneg.f32	s14, s15
 8006688:	4b91      	ldr	r3, [pc, #580]	; (80068d0 <currentControl+0x890>)
 800668a:	edd3 7a00 	vldr	s15, [r3]
 800668e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006692:	4b8f      	ldr	r3, [pc, #572]	; (80068d0 <currentControl+0x890>)
 8006694:	edd3 7a00 	vldr	s15, [r3]
 8006698:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800669c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80066a0:	4b8a      	ldr	r3, [pc, #552]	; (80068cc <currentControl+0x88c>)
 80066a2:	edd3 7a00 	vldr	s15, [r3]
 80066a6:	ed9f 6a8b 	vldr	s12, [pc, #556]	; 80068d4 <currentControl+0x894>
 80066aa:	ee67 7a86 	vmul.f32	s15, s15, s12
 80066ae:	ee76 6aa7 	vadd.f32	s13, s13, s15
 80066b2:	4b84      	ldr	r3, [pc, #528]	; (80068c4 <currentControl+0x884>)
 80066b4:	edd3 7a00 	vldr	s15, [r3]
 80066b8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066bc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066c0:	4b83      	ldr	r3, [pc, #524]	; (80068d0 <currentControl+0x890>)
 80066c2:	edd3 7a00 	vldr	s15, [r3]
 80066c6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80066ca:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80066ce:	4b7f      	ldr	r3, [pc, #508]	; (80068cc <currentControl+0x88c>)
 80066d0:	edd3 7a00 	vldr	s15, [r3]
 80066d4:	ed9f 6a7f 	vldr	s12, [pc, #508]	; 80068d4 <currentControl+0x894>
 80066d8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80066dc:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80066e0:	4b79      	ldr	r3, [pc, #484]	; (80068c8 <currentControl+0x888>)
 80066e2:	edd3 7a00 	vldr	s15, [r3]
 80066e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066ee:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 80068d8 <currentControl+0x898>
 80066f2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80066f6:	4b7a      	ldr	r3, [pc, #488]	; (80068e0 <currentControl+0x8a0>)
 80066f8:	edc3 7a00 	vstr	s15, [r3]


	if(theta_re < M_PI)
 80066fc:	4b79      	ldr	r3, [pc, #484]	; (80068e4 <currentControl+0x8a4>)
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	4618      	mov	r0, r3
 8006702:	f7f9 ff41 	bl	8000588 <__aeabi_f2d>
 8006706:	a36a      	add	r3, pc, #424	; (adr r3, 80068b0 <currentControl+0x870>)
 8006708:	e9d3 2300 	ldrd	r2, r3, [r3]
 800670c:	f7fa fa06 	bl	8000b1c <__aeabi_dcmplt>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d005      	beq.n	8006722 <currentControl+0x6e2>
		HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_RESET);
 8006716:	2200      	movs	r2, #0
 8006718:	2140      	movs	r1, #64	; 0x40
 800671a:	4873      	ldr	r0, [pc, #460]	; (80068e8 <currentControl+0x8a8>)
 800671c:	f7fc f804 	bl	8002728 <HAL_GPIO_WritePin>
 8006720:	e004      	b.n	800672c <currentControl+0x6ec>
	else
		HAL_GPIO_WritePin(DB1_GPIO_Port, DB1_Pin, GPIO_PIN_SET);
 8006722:	2201      	movs	r2, #1
 8006724:	2140      	movs	r1, #64	; 0x40
 8006726:	4870      	ldr	r0, [pc, #448]	; (80068e8 <currentControl+0x8a8>)
 8006728:	f7fb fffe 	bl	8002728 <HAL_GPIO_WritePin>

	/********** ACR (Auto Current Regulator) **********/

#if _ACR_ENABLE_

	if(Id_ref < -Id_limit)		_Id_ref = -Id_limit;
 800672c:	4b6f      	ldr	r3, [pc, #444]	; (80068ec <currentControl+0x8ac>)
 800672e:	edd3 7a00 	vldr	s15, [r3]
 8006732:	eeb1 7a67 	vneg.f32	s14, s15
 8006736:	4b6e      	ldr	r3, [pc, #440]	; (80068f0 <currentControl+0x8b0>)
 8006738:	edd3 7a00 	vldr	s15, [r3]
 800673c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006740:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006744:	dd08      	ble.n	8006758 <currentControl+0x718>
 8006746:	4b69      	ldr	r3, [pc, #420]	; (80068ec <currentControl+0x8ac>)
 8006748:	edd3 7a00 	vldr	s15, [r3]
 800674c:	eef1 7a67 	vneg.f32	s15, s15
 8006750:	4b68      	ldr	r3, [pc, #416]	; (80068f4 <currentControl+0x8b4>)
 8006752:	edc3 7a00 	vstr	s15, [r3]
 8006756:	e013      	b.n	8006780 <currentControl+0x740>
	else if(Id_ref > Id_limit)	_Id_ref = Id_limit;
 8006758:	4b65      	ldr	r3, [pc, #404]	; (80068f0 <currentControl+0x8b0>)
 800675a:	ed93 7a00 	vldr	s14, [r3]
 800675e:	4b63      	ldr	r3, [pc, #396]	; (80068ec <currentControl+0x8ac>)
 8006760:	edd3 7a00 	vldr	s15, [r3]
 8006764:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800676c:	dd04      	ble.n	8006778 <currentControl+0x738>
 800676e:	4b5f      	ldr	r3, [pc, #380]	; (80068ec <currentControl+0x8ac>)
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	4a60      	ldr	r2, [pc, #384]	; (80068f4 <currentControl+0x8b4>)
 8006774:	6013      	str	r3, [r2, #0]
 8006776:	e003      	b.n	8006780 <currentControl+0x740>
	else						_Id_ref = Id_ref;
 8006778:	4b5d      	ldr	r3, [pc, #372]	; (80068f0 <currentControl+0x8b0>)
 800677a:	681b      	ldr	r3, [r3, #0]
 800677c:	4a5d      	ldr	r2, [pc, #372]	; (80068f4 <currentControl+0x8b4>)
 800677e:	6013      	str	r3, [r2, #0]

	if(Iq_ref < -Iq_limit)		_Iq_ref = -Iq_limit;
 8006780:	4b5d      	ldr	r3, [pc, #372]	; (80068f8 <currentControl+0x8b8>)
 8006782:	edd3 7a00 	vldr	s15, [r3]
 8006786:	eeb1 7a67 	vneg.f32	s14, s15
 800678a:	4b5c      	ldr	r3, [pc, #368]	; (80068fc <currentControl+0x8bc>)
 800678c:	edd3 7a00 	vldr	s15, [r3]
 8006790:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006794:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006798:	dd08      	ble.n	80067ac <currentControl+0x76c>
 800679a:	4b57      	ldr	r3, [pc, #348]	; (80068f8 <currentControl+0x8b8>)
 800679c:	edd3 7a00 	vldr	s15, [r3]
 80067a0:	eef1 7a67 	vneg.f32	s15, s15
 80067a4:	4b56      	ldr	r3, [pc, #344]	; (8006900 <currentControl+0x8c0>)
 80067a6:	edc3 7a00 	vstr	s15, [r3]
 80067aa:	e013      	b.n	80067d4 <currentControl+0x794>
	else if(Iq_ref > Iq_limit)	_Iq_ref = Iq_limit;
 80067ac:	4b53      	ldr	r3, [pc, #332]	; (80068fc <currentControl+0x8bc>)
 80067ae:	ed93 7a00 	vldr	s14, [r3]
 80067b2:	4b51      	ldr	r3, [pc, #324]	; (80068f8 <currentControl+0x8b8>)
 80067b4:	edd3 7a00 	vldr	s15, [r3]
 80067b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80067bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067c0:	dd04      	ble.n	80067cc <currentControl+0x78c>
 80067c2:	4b4d      	ldr	r3, [pc, #308]	; (80068f8 <currentControl+0x8b8>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	4a4e      	ldr	r2, [pc, #312]	; (8006900 <currentControl+0x8c0>)
 80067c8:	6013      	str	r3, [r2, #0]
 80067ca:	e003      	b.n	80067d4 <currentControl+0x794>
	else						_Iq_ref = Iq_ref;
 80067cc:	4b4b      	ldr	r3, [pc, #300]	; (80068fc <currentControl+0x8bc>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a4b      	ldr	r2, [pc, #300]	; (8006900 <currentControl+0x8c0>)
 80067d2:	6013      	str	r3, [r2, #0]


	Id_error = _Id_ref - Id;
 80067d4:	4b47      	ldr	r3, [pc, #284]	; (80068f4 <currentControl+0x8b4>)
 80067d6:	ed93 7a00 	vldr	s14, [r3]
 80067da:	4b40      	ldr	r3, [pc, #256]	; (80068dc <currentControl+0x89c>)
 80067dc:	edd3 7a00 	vldr	s15, [r3]
 80067e0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067e4:	4b47      	ldr	r3, [pc, #284]	; (8006904 <currentControl+0x8c4>)
 80067e6:	edc3 7a00 	vstr	s15, [r3]
	Iq_error = _Iq_ref - Iq;
 80067ea:	4b45      	ldr	r3, [pc, #276]	; (8006900 <currentControl+0x8c0>)
 80067ec:	ed93 7a00 	vldr	s14, [r3]
 80067f0:	4b3b      	ldr	r3, [pc, #236]	; (80068e0 <currentControl+0x8a0>)
 80067f2:	edd3 7a00 	vldr	s15, [r3]
 80067f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067fa:	4b43      	ldr	r3, [pc, #268]	; (8006908 <currentControl+0x8c8>)
 80067fc:	edc3 7a00 	vstr	s15, [r3]

	// integral
	Id_error_integ_temp1 = Id_error + Id_error_integ_temp2;
 8006800:	4b40      	ldr	r3, [pc, #256]	; (8006904 <currentControl+0x8c4>)
 8006802:	ed93 7a00 	vldr	s14, [r3]
 8006806:	4b41      	ldr	r3, [pc, #260]	; (800690c <currentControl+0x8cc>)
 8006808:	edd3 7a00 	vldr	s15, [r3]
 800680c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006810:	4b3f      	ldr	r3, [pc, #252]	; (8006910 <currentControl+0x8d0>)
 8006812:	edc3 7a00 	vstr	s15, [r3]
	if(Id_error_integ_temp1 < -1000000.0) Id_error_integ_temp1 = -1000000.0;
 8006816:	4b3e      	ldr	r3, [pc, #248]	; (8006910 <currentControl+0x8d0>)
 8006818:	edd3 7a00 	vldr	s15, [r3]
 800681c:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 8006914 <currentControl+0x8d4>
 8006820:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006828:	d503      	bpl.n	8006832 <currentControl+0x7f2>
 800682a:	4b39      	ldr	r3, [pc, #228]	; (8006910 <currentControl+0x8d0>)
 800682c:	4a3a      	ldr	r2, [pc, #232]	; (8006918 <currentControl+0x8d8>)
 800682e:	601a      	str	r2, [r3, #0]
 8006830:	e00c      	b.n	800684c <currentControl+0x80c>
	else if(Id_error_integ_temp1 > 1000000.0) Id_error_integ_temp1 = 1000000.0;
 8006832:	4b37      	ldr	r3, [pc, #220]	; (8006910 <currentControl+0x8d0>)
 8006834:	edd3 7a00 	vldr	s15, [r3]
 8006838:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800691c <currentControl+0x8dc>
 800683c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006840:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006844:	dd02      	ble.n	800684c <currentControl+0x80c>
 8006846:	4b32      	ldr	r3, [pc, #200]	; (8006910 <currentControl+0x8d0>)
 8006848:	4a35      	ldr	r2, [pc, #212]	; (8006920 <currentControl+0x8e0>)
 800684a:	601a      	str	r2, [r3, #0]
	Id_error_integ = ACR_cycleTime * 0.5f * (Id_error_integ_temp1 + Id_error_integ_temp2);
 800684c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8006924 <currentControl+0x8e4>
 8006850:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006854:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006858:	4b2d      	ldr	r3, [pc, #180]	; (8006910 <currentControl+0x8d0>)
 800685a:	edd3 6a00 	vldr	s13, [r3]
 800685e:	4b2b      	ldr	r3, [pc, #172]	; (800690c <currentControl+0x8cc>)
 8006860:	edd3 7a00 	vldr	s15, [r3]
 8006864:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006868:	ee67 7a27 	vmul.f32	s15, s14, s15
 800686c:	4b2e      	ldr	r3, [pc, #184]	; (8006928 <currentControl+0x8e8>)
 800686e:	edc3 7a00 	vstr	s15, [r3]
	Id_error_integ_temp2 = Id_error_integ_temp1;
 8006872:	4b27      	ldr	r3, [pc, #156]	; (8006910 <currentControl+0x8d0>)
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	4a25      	ldr	r2, [pc, #148]	; (800690c <currentControl+0x8cc>)
 8006878:	6013      	str	r3, [r2, #0]

	Iq_error_integ_temp1 = Iq_error + Iq_error_integ_temp2;
 800687a:	4b23      	ldr	r3, [pc, #140]	; (8006908 <currentControl+0x8c8>)
 800687c:	ed93 7a00 	vldr	s14, [r3]
 8006880:	4b2a      	ldr	r3, [pc, #168]	; (800692c <currentControl+0x8ec>)
 8006882:	edd3 7a00 	vldr	s15, [r3]
 8006886:	ee77 7a27 	vadd.f32	s15, s14, s15
 800688a:	4b29      	ldr	r3, [pc, #164]	; (8006930 <currentControl+0x8f0>)
 800688c:	edc3 7a00 	vstr	s15, [r3]
	if(Iq_error_integ_temp1 < -1000000.0) Iq_error_integ_temp1 = -1000000.0;
 8006890:	4b27      	ldr	r3, [pc, #156]	; (8006930 <currentControl+0x8f0>)
 8006892:	edd3 7a00 	vldr	s15, [r3]
 8006896:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8006914 <currentControl+0x8d4>
 800689a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800689e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80068a2:	d547      	bpl.n	8006934 <currentControl+0x8f4>
 80068a4:	4b22      	ldr	r3, [pc, #136]	; (8006930 <currentControl+0x8f0>)
 80068a6:	4a1c      	ldr	r2, [pc, #112]	; (8006918 <currentControl+0x8d8>)
 80068a8:	601a      	str	r2, [r3, #0]
 80068aa:	e050      	b.n	800694e <currentControl+0x90e>
 80068ac:	f3af 8000 	nop.w
 80068b0:	54442d18 	.word	0x54442d18
 80068b4:	400921fb 	.word	0x400921fb
 80068b8:	2000024c 	.word	0x2000024c
 80068bc:	20000278 	.word	0x20000278
 80068c0:	20000250 	.word	0x20000250
 80068c4:	2000027c 	.word	0x2000027c
 80068c8:	20000280 	.word	0x20000280
 80068cc:	20000008 	.word	0x20000008
 80068d0:	20000234 	.word	0x20000234
 80068d4:	3f5ae148 	.word	0x3f5ae148
 80068d8:	3f510625 	.word	0x3f510625
 80068dc:	20000270 	.word	0x20000270
 80068e0:	20000274 	.word	0x20000274
 80068e4:	20000230 	.word	0x20000230
 80068e8:	40020000 	.word	0x40020000
 80068ec:	20000020 	.word	0x20000020
 80068f0:	20000284 	.word	0x20000284
 80068f4:	200002e4 	.word	0x200002e4
 80068f8:	20000024 	.word	0x20000024
 80068fc:	20000288 	.word	0x20000288
 8006900:	200002e8 	.word	0x200002e8
 8006904:	2000028c 	.word	0x2000028c
 8006908:	20000290 	.word	0x20000290
 800690c:	200002ec 	.word	0x200002ec
 8006910:	200002f0 	.word	0x200002f0
 8006914:	c9742400 	.word	0xc9742400
 8006918:	c9742400 	.word	0xc9742400
 800691c:	49742400 	.word	0x49742400
 8006920:	49742400 	.word	0x49742400
 8006924:	38d1b717 	.word	0x38d1b717
 8006928:	20000294 	.word	0x20000294
 800692c:	200002f4 	.word	0x200002f4
 8006930:	200002f8 	.word	0x200002f8
	else if(Iq_error_integ_temp1 > 1000000.0) Iq_error_integ_temp1 = 1000000.0;
 8006934:	4b3a      	ldr	r3, [pc, #232]	; (8006a20 <currentControl+0x9e0>)
 8006936:	edd3 7a00 	vldr	s15, [r3]
 800693a:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8006a24 <currentControl+0x9e4>
 800693e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006946:	dd02      	ble.n	800694e <currentControl+0x90e>
 8006948:	4b35      	ldr	r3, [pc, #212]	; (8006a20 <currentControl+0x9e0>)
 800694a:	4a37      	ldr	r2, [pc, #220]	; (8006a28 <currentControl+0x9e8>)
 800694c:	601a      	str	r2, [r3, #0]
	Iq_error_integ = ACR_cycleTime * 0.5f * (Iq_error_integ_temp1 + Iq_error_integ_temp2);
 800694e:	ed9f 7a37 	vldr	s14, [pc, #220]	; 8006a2c <currentControl+0x9ec>
 8006952:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8006956:	ee27 7a27 	vmul.f32	s14, s14, s15
 800695a:	4b31      	ldr	r3, [pc, #196]	; (8006a20 <currentControl+0x9e0>)
 800695c:	edd3 6a00 	vldr	s13, [r3]
 8006960:	4b33      	ldr	r3, [pc, #204]	; (8006a30 <currentControl+0x9f0>)
 8006962:	edd3 7a00 	vldr	s15, [r3]
 8006966:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800696a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800696e:	4b31      	ldr	r3, [pc, #196]	; (8006a34 <currentControl+0x9f4>)
 8006970:	edc3 7a00 	vstr	s15, [r3]
	Iq_error_integ_temp2 = Iq_error_integ_temp1;
 8006974:	4b2a      	ldr	r3, [pc, #168]	; (8006a20 <currentControl+0x9e0>)
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	4a2d      	ldr	r2, [pc, #180]	; (8006a30 <currentControl+0x9f0>)
 800697a:	6013      	str	r3, [r2, #0]


	Vd_ref = Kp_ACR * Id_error + Ki_ACR * Id_error_integ;
 800697c:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8006a38 <currentControl+0x9f8>
 8006980:	4b2e      	ldr	r3, [pc, #184]	; (8006a3c <currentControl+0x9fc>)
 8006982:	edd3 7a00 	vldr	s15, [r3]
 8006986:	ee27 7a27 	vmul.f32	s14, s14, s15
 800698a:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8006a40 <currentControl+0xa00>
 800698e:	4b2d      	ldr	r3, [pc, #180]	; (8006a44 <currentControl+0xa04>)
 8006990:	edd3 7a00 	vldr	s15, [r3]
 8006994:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006998:	ee77 7a27 	vadd.f32	s15, s14, s15
 800699c:	4b2a      	ldr	r3, [pc, #168]	; (8006a48 <currentControl+0xa08>)
 800699e:	edc3 7a00 	vstr	s15, [r3]
	Vq_ref = Kp_ACR * Iq_error + Ki_ACR * Iq_error_integ;
 80069a2:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8006a38 <currentControl+0x9f8>
 80069a6:	4b29      	ldr	r3, [pc, #164]	; (8006a4c <currentControl+0xa0c>)
 80069a8:	edd3 7a00 	vldr	s15, [r3]
 80069ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 80069b0:	eddf 6a23 	vldr	s13, [pc, #140]	; 8006a40 <currentControl+0xa00>
 80069b4:	4b1f      	ldr	r3, [pc, #124]	; (8006a34 <currentControl+0x9f4>)
 80069b6:	edd3 7a00 	vldr	s15, [r3]
 80069ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80069be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80069c2:	4b23      	ldr	r3, [pc, #140]	; (8006a50 <currentControl+0xa10>)
 80069c4:	edc3 7a00 	vstr	s15, [r3]
#endif

	/********* end of ACR **********/


	setSVM_dq();
 80069c8:	f000 f850 	bl	8006a6c <setSVM_dq>

#endif


	// Reading Encoder for next sampling
	spi2txBuf[0] = 0xff;
 80069cc:	4b21      	ldr	r3, [pc, #132]	; (8006a54 <currentControl+0xa14>)
 80069ce:	22ff      	movs	r2, #255	; 0xff
 80069d0:	701a      	strb	r2, [r3, #0]
	spi2txBuf[1] = 0xff;
 80069d2:	4b20      	ldr	r3, [pc, #128]	; (8006a54 <currentControl+0xa14>)
 80069d4:	22ff      	movs	r2, #255	; 0xff
 80069d6:	705a      	strb	r2, [r3, #1]
	HAL_GPIO_WritePin(SPI2_NSS_GPIO_Port, SPI2_NSS_Pin, GPIO_PIN_RESET);
 80069d8:	2200      	movs	r2, #0
 80069da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80069de:	481e      	ldr	r0, [pc, #120]	; (8006a58 <currentControl+0xa18>)
 80069e0:	f7fb fea2 	bl	8002728 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive_IT(&hspi2, spi2txBuf, spi2rxBuf, 1);
 80069e4:	2301      	movs	r3, #1
 80069e6:	4a1d      	ldr	r2, [pc, #116]	; (8006a5c <currentControl+0xa1c>)
 80069e8:	491a      	ldr	r1, [pc, #104]	; (8006a54 <currentControl+0xa14>)
 80069ea:	481d      	ldr	r0, [pc, #116]	; (8006a60 <currentControl+0xa20>)
 80069ec:	f7fc fc44 	bl	8003278 <HAL_SPI_TransmitReceive_IT>


	// Auto Speed Regulator launching
	ASR_prescalerCount += 1;
 80069f0:	4b1c      	ldr	r3, [pc, #112]	; (8006a64 <currentControl+0xa24>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	3301      	adds	r3, #1
 80069f6:	4a1b      	ldr	r2, [pc, #108]	; (8006a64 <currentControl+0xa24>)
 80069f8:	6013      	str	r3, [r2, #0]
	if(ASR_prescalerCount >= ASR_prescale)
 80069fa:	4b1a      	ldr	r3, [pc, #104]	; (8006a64 <currentControl+0xa24>)
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	220a      	movs	r2, #10
 8006a00:	4293      	cmp	r3, r2
 8006a02:	db05      	blt.n	8006a10 <currentControl+0x9d0>
	{
		ASR_flg = 1;
 8006a04:	4b18      	ldr	r3, [pc, #96]	; (8006a68 <currentControl+0xa28>)
 8006a06:	2201      	movs	r2, #1
 8006a08:	601a      	str	r2, [r3, #0]
		ASR_prescalerCount = 0;
 8006a0a:	4b16      	ldr	r3, [pc, #88]	; (8006a64 <currentControl+0xa24>)
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	601a      	str	r2, [r3, #0]
	}



	HAL_GPIO_WritePin(DB0_GPIO_Port, DB0_Pin, GPIO_PIN_RESET);
 8006a10:	2200      	movs	r2, #0
 8006a12:	2140      	movs	r1, #64	; 0x40
 8006a14:	4810      	ldr	r0, [pc, #64]	; (8006a58 <currentControl+0xa18>)
 8006a16:	f7fb fe87 	bl	8002728 <HAL_GPIO_WritePin>

	return;
 8006a1a:	bf00      	nop
}
 8006a1c:	bd98      	pop	{r3, r4, r7, pc}
 8006a1e:	bf00      	nop
 8006a20:	200002f8 	.word	0x200002f8
 8006a24:	49742400 	.word	0x49742400
 8006a28:	49742400 	.word	0x49742400
 8006a2c:	38d1b717 	.word	0x38d1b717
 8006a30:	200002f4 	.word	0x200002f4
 8006a34:	20000298 	.word	0x20000298
 8006a38:	3e99999a 	.word	0x3e99999a
 8006a3c:	2000028c 	.word	0x2000028c
 8006a40:	43960000 	.word	0x43960000
 8006a44:	20000294 	.word	0x20000294
 8006a48:	20000258 	.word	0x20000258
 8006a4c:	20000290 	.word	0x20000290
 8006a50:	2000025c 	.word	0x2000025c
 8006a54:	20000220 	.word	0x20000220
 8006a58:	40020400 	.word	0x40020400
 8006a5c:	20000224 	.word	0x20000224
 8006a60:	20000560 	.word	0x20000560
 8006a64:	200002a0 	.word	0x200002a0
 8006a68:	2000029c 	.word	0x2000029c

08006a6c <setSVM_dq>:


inline static void setSVM_dq()
{
 8006a6c:	b5b0      	push	{r4, r5, r7, lr}
 8006a6e:	af00      	add	r7, sp, #0
	static float vect1, vect2;




	x = Vd_ref * cos_theta_re - Vq_ref * sin_theta_re;
 8006a70:	4bb8      	ldr	r3, [pc, #736]	; (8006d54 <setSVM_dq+0x2e8>)
 8006a72:	ed93 7a00 	vldr	s14, [r3]
 8006a76:	4bb8      	ldr	r3, [pc, #736]	; (8006d58 <setSVM_dq+0x2ec>)
 8006a78:	edd3 7a00 	vldr	s15, [r3]
 8006a7c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a80:	4bb6      	ldr	r3, [pc, #728]	; (8006d5c <setSVM_dq+0x2f0>)
 8006a82:	edd3 6a00 	vldr	s13, [r3]
 8006a86:	4bb6      	ldr	r3, [pc, #728]	; (8006d60 <setSVM_dq+0x2f4>)
 8006a88:	edd3 7a00 	vldr	s15, [r3]
 8006a8c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006a90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006a94:	4bb3      	ldr	r3, [pc, #716]	; (8006d64 <setSVM_dq+0x2f8>)
 8006a96:	edc3 7a00 	vstr	s15, [r3]
	y = Vd_ref * sin_theta_re + Vq_ref * cos_theta_re;
 8006a9a:	4bae      	ldr	r3, [pc, #696]	; (8006d54 <setSVM_dq+0x2e8>)
 8006a9c:	ed93 7a00 	vldr	s14, [r3]
 8006aa0:	4baf      	ldr	r3, [pc, #700]	; (8006d60 <setSVM_dq+0x2f4>)
 8006aa2:	edd3 7a00 	vldr	s15, [r3]
 8006aa6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006aaa:	4bac      	ldr	r3, [pc, #688]	; (8006d5c <setSVM_dq+0x2f0>)
 8006aac:	edd3 6a00 	vldr	s13, [r3]
 8006ab0:	4ba9      	ldr	r3, [pc, #676]	; (8006d58 <setSVM_dq+0x2ec>)
 8006ab2:	edd3 7a00 	vldr	s15, [r3]
 8006ab6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006aba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006abe:	4baa      	ldr	r3, [pc, #680]	; (8006d68 <setSVM_dq+0x2fc>)
 8006ac0:	edc3 7a00 	vstr	s15, [r3]

	cross0 = refVector[0][0] * y - refVector[0][1] * x;
 8006ac4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006ac8:	4ba7      	ldr	r3, [pc, #668]	; (8006d68 <setSVM_dq+0x2fc>)
 8006aca:	edd3 7a00 	vldr	s15, [r3]
 8006ace:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006ad2:	eddf 6aa6 	vldr	s13, [pc, #664]	; 8006d6c <setSVM_dq+0x300>
 8006ad6:	4ba3      	ldr	r3, [pc, #652]	; (8006d64 <setSVM_dq+0x2f8>)
 8006ad8:	edd3 7a00 	vldr	s15, [r3]
 8006adc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006ae0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006ae4:	4ba2      	ldr	r3, [pc, #648]	; (8006d70 <setSVM_dq+0x304>)
 8006ae6:	edc3 7a00 	vstr	s15, [r3]
	cross1 = refVector[1][0] * y - refVector[1][1] * x;
 8006aea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8006aee:	4b9e      	ldr	r3, [pc, #632]	; (8006d68 <setSVM_dq+0x2fc>)
 8006af0:	edd3 7a00 	vldr	s15, [r3]
 8006af4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006af8:	eddf 6a9e 	vldr	s13, [pc, #632]	; 8006d74 <setSVM_dq+0x308>
 8006afc:	4b99      	ldr	r3, [pc, #612]	; (8006d64 <setSVM_dq+0x2f8>)
 8006afe:	edd3 7a00 	vldr	s15, [r3]
 8006b02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006b06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006b0a:	4b9b      	ldr	r3, [pc, #620]	; (8006d78 <setSVM_dq+0x30c>)
 8006b0c:	edc3 7a00 	vstr	s15, [r3]

	if(cross0 >= 0)
 8006b10:	4b97      	ldr	r3, [pc, #604]	; (8006d70 <setSVM_dq+0x304>)
 8006b12:	edd3 7a00 	vldr	s15, [r3]
 8006b16:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b1e:	db1e      	blt.n	8006b5e <setSVM_dq+0xf2>
	{
		if(cross1 <= 0)				sector_SVM = 0;
 8006b20:	4b95      	ldr	r3, [pc, #596]	; (8006d78 <setSVM_dq+0x30c>)
 8006b22:	edd3 7a00 	vldr	s15, [r3]
 8006b26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b2e:	d803      	bhi.n	8006b38 <setSVM_dq+0xcc>
 8006b30:	4b92      	ldr	r3, [pc, #584]	; (8006d7c <setSVM_dq+0x310>)
 8006b32:	2200      	movs	r2, #0
 8006b34:	601a      	str	r2, [r3, #0]
 8006b36:	e030      	b.n	8006b9a <setSVM_dq+0x12e>
		else if(cross0 >= cross1)	sector_SVM = 1;
 8006b38:	4b8d      	ldr	r3, [pc, #564]	; (8006d70 <setSVM_dq+0x304>)
 8006b3a:	ed93 7a00 	vldr	s14, [r3]
 8006b3e:	4b8e      	ldr	r3, [pc, #568]	; (8006d78 <setSVM_dq+0x30c>)
 8006b40:	edd3 7a00 	vldr	s15, [r3]
 8006b44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b4c:	db03      	blt.n	8006b56 <setSVM_dq+0xea>
 8006b4e:	4b8b      	ldr	r3, [pc, #556]	; (8006d7c <setSVM_dq+0x310>)
 8006b50:	2201      	movs	r2, #1
 8006b52:	601a      	str	r2, [r3, #0]
 8006b54:	e021      	b.n	8006b9a <setSVM_dq+0x12e>
		else						sector_SVM = 2;
 8006b56:	4b89      	ldr	r3, [pc, #548]	; (8006d7c <setSVM_dq+0x310>)
 8006b58:	2202      	movs	r2, #2
 8006b5a:	601a      	str	r2, [r3, #0]
 8006b5c:	e01d      	b.n	8006b9a <setSVM_dq+0x12e>
	}
	else
	{
		if(cross1 >= 0)				sector_SVM = 3;
 8006b5e:	4b86      	ldr	r3, [pc, #536]	; (8006d78 <setSVM_dq+0x30c>)
 8006b60:	edd3 7a00 	vldr	s15, [r3]
 8006b64:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b6c:	db03      	blt.n	8006b76 <setSVM_dq+0x10a>
 8006b6e:	4b83      	ldr	r3, [pc, #524]	; (8006d7c <setSVM_dq+0x310>)
 8006b70:	2203      	movs	r2, #3
 8006b72:	601a      	str	r2, [r3, #0]
 8006b74:	e011      	b.n	8006b9a <setSVM_dq+0x12e>
		else if(cross0 <= cross1)	sector_SVM = 4;
 8006b76:	4b7e      	ldr	r3, [pc, #504]	; (8006d70 <setSVM_dq+0x304>)
 8006b78:	ed93 7a00 	vldr	s14, [r3]
 8006b7c:	4b7e      	ldr	r3, [pc, #504]	; (8006d78 <setSVM_dq+0x30c>)
 8006b7e:	edd3 7a00 	vldr	s15, [r3]
 8006b82:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8006b86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b8a:	d803      	bhi.n	8006b94 <setSVM_dq+0x128>
 8006b8c:	4b7b      	ldr	r3, [pc, #492]	; (8006d7c <setSVM_dq+0x310>)
 8006b8e:	2204      	movs	r2, #4
 8006b90:	601a      	str	r2, [r3, #0]
 8006b92:	e002      	b.n	8006b9a <setSVM_dq+0x12e>
		else						sector_SVM = 5;
 8006b94:	4b79      	ldr	r3, [pc, #484]	; (8006d7c <setSVM_dq+0x310>)
 8006b96:	2205      	movs	r2, #5
 8006b98:	601a      	str	r2, [r3, #0]
	}

	x1 = refVector[sector_SVM][0];
 8006b9a:	4b78      	ldr	r3, [pc, #480]	; (8006d7c <setSVM_dq+0x310>)
 8006b9c:	681b      	ldr	r3, [r3, #0]
 8006b9e:	4a78      	ldr	r2, [pc, #480]	; (8006d80 <setSVM_dq+0x314>)
 8006ba0:	00db      	lsls	r3, r3, #3
 8006ba2:	4413      	add	r3, r2
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	4a77      	ldr	r2, [pc, #476]	; (8006d84 <setSVM_dq+0x318>)
 8006ba8:	6013      	str	r3, [r2, #0]
	y1 = refVector[sector_SVM][1];
 8006baa:	4b74      	ldr	r3, [pc, #464]	; (8006d7c <setSVM_dq+0x310>)
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	4a74      	ldr	r2, [pc, #464]	; (8006d80 <setSVM_dq+0x314>)
 8006bb0:	00db      	lsls	r3, r3, #3
 8006bb2:	4413      	add	r3, r2
 8006bb4:	3304      	adds	r3, #4
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	4a73      	ldr	r2, [pc, #460]	; (8006d88 <setSVM_dq+0x31c>)
 8006bba:	6013      	str	r3, [r2, #0]
	x2 = refVector[sector_SVM + 1][0];
 8006bbc:	4b6f      	ldr	r3, [pc, #444]	; (8006d7c <setSVM_dq+0x310>)
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	3301      	adds	r3, #1
 8006bc2:	4a6f      	ldr	r2, [pc, #444]	; (8006d80 <setSVM_dq+0x314>)
 8006bc4:	00db      	lsls	r3, r3, #3
 8006bc6:	4413      	add	r3, r2
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a70      	ldr	r2, [pc, #448]	; (8006d8c <setSVM_dq+0x320>)
 8006bcc:	6013      	str	r3, [r2, #0]
	y2 = refVector[sector_SVM + 1][1];
 8006bce:	4b6b      	ldr	r3, [pc, #428]	; (8006d7c <setSVM_dq+0x310>)
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	3301      	adds	r3, #1
 8006bd4:	4a6a      	ldr	r2, [pc, #424]	; (8006d80 <setSVM_dq+0x314>)
 8006bd6:	00db      	lsls	r3, r3, #3
 8006bd8:	4413      	add	r3, r2
 8006bda:	3304      	adds	r3, #4
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a6c      	ldr	r2, [pc, #432]	; (8006d90 <setSVM_dq+0x324>)
 8006be0:	6013      	str	r3, [r2, #0]

	vect1 = (y2 * x - x2 * y) / ((x1 * y2 - y1 * x2) * Vdc);
 8006be2:	4b6b      	ldr	r3, [pc, #428]	; (8006d90 <setSVM_dq+0x324>)
 8006be4:	ed93 7a00 	vldr	s14, [r3]
 8006be8:	4b5e      	ldr	r3, [pc, #376]	; (8006d64 <setSVM_dq+0x2f8>)
 8006bea:	edd3 7a00 	vldr	s15, [r3]
 8006bee:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006bf2:	4b66      	ldr	r3, [pc, #408]	; (8006d8c <setSVM_dq+0x320>)
 8006bf4:	edd3 6a00 	vldr	s13, [r3]
 8006bf8:	4b5b      	ldr	r3, [pc, #364]	; (8006d68 <setSVM_dq+0x2fc>)
 8006bfa:	edd3 7a00 	vldr	s15, [r3]
 8006bfe:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006c02:	ee77 6a67 	vsub.f32	s13, s14, s15
 8006c06:	4b5f      	ldr	r3, [pc, #380]	; (8006d84 <setSVM_dq+0x318>)
 8006c08:	ed93 7a00 	vldr	s14, [r3]
 8006c0c:	4b60      	ldr	r3, [pc, #384]	; (8006d90 <setSVM_dq+0x324>)
 8006c0e:	edd3 7a00 	vldr	s15, [r3]
 8006c12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006c16:	4b5c      	ldr	r3, [pc, #368]	; (8006d88 <setSVM_dq+0x31c>)
 8006c18:	ed93 6a00 	vldr	s12, [r3]
 8006c1c:	4b5b      	ldr	r3, [pc, #364]	; (8006d8c <setSVM_dq+0x320>)
 8006c1e:	edd3 7a00 	vldr	s15, [r3]
 8006c22:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006c26:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006c2a:	4b5a      	ldr	r3, [pc, #360]	; (8006d94 <setSVM_dq+0x328>)
 8006c2c:	edd3 7a00 	vldr	s15, [r3]
 8006c30:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006c34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c38:	4b57      	ldr	r3, [pc, #348]	; (8006d98 <setSVM_dq+0x32c>)
 8006c3a:	edc3 7a00 	vstr	s15, [r3]
	vect2 = (-y1 * x + x1 * y) / ((x1 * y2 - y1 * x2) * Vdc);
 8006c3e:	4b52      	ldr	r3, [pc, #328]	; (8006d88 <setSVM_dq+0x31c>)
 8006c40:	edd3 7a00 	vldr	s15, [r3]
 8006c44:	eeb1 7a67 	vneg.f32	s14, s15
 8006c48:	4b46      	ldr	r3, [pc, #280]	; (8006d64 <setSVM_dq+0x2f8>)
 8006c4a:	edd3 7a00 	vldr	s15, [r3]
 8006c4e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006c52:	4b4c      	ldr	r3, [pc, #304]	; (8006d84 <setSVM_dq+0x318>)
 8006c54:	edd3 6a00 	vldr	s13, [r3]
 8006c58:	4b43      	ldr	r3, [pc, #268]	; (8006d68 <setSVM_dq+0x2fc>)
 8006c5a:	edd3 7a00 	vldr	s15, [r3]
 8006c5e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006c62:	ee77 6a27 	vadd.f32	s13, s14, s15
 8006c66:	4b47      	ldr	r3, [pc, #284]	; (8006d84 <setSVM_dq+0x318>)
 8006c68:	ed93 7a00 	vldr	s14, [r3]
 8006c6c:	4b48      	ldr	r3, [pc, #288]	; (8006d90 <setSVM_dq+0x324>)
 8006c6e:	edd3 7a00 	vldr	s15, [r3]
 8006c72:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006c76:	4b44      	ldr	r3, [pc, #272]	; (8006d88 <setSVM_dq+0x31c>)
 8006c78:	ed93 6a00 	vldr	s12, [r3]
 8006c7c:	4b43      	ldr	r3, [pc, #268]	; (8006d8c <setSVM_dq+0x320>)
 8006c7e:	edd3 7a00 	vldr	s15, [r3]
 8006c82:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006c86:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006c8a:	4b42      	ldr	r3, [pc, #264]	; (8006d94 <setSVM_dq+0x328>)
 8006c8c:	edd3 7a00 	vldr	s15, [r3]
 8006c90:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006c94:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006c98:	4b40      	ldr	r3, [pc, #256]	; (8006d9c <setSVM_dq+0x330>)
 8006c9a:	edc3 7a00 	vstr	s15, [r3]

	switch(sector_SVM)
 8006c9e:	4b37      	ldr	r3, [pc, #220]	; (8006d7c <setSVM_dq+0x310>)
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2b05      	cmp	r3, #5
 8006ca4:	f200 81e0 	bhi.w	8007068 <setSVM_dq+0x5fc>
 8006ca8:	a201      	add	r2, pc, #4	; (adr r2, 8006cb0 <setSVM_dq+0x244>)
 8006caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cae:	bf00      	nop
 8006cb0:	08006cc9 	.word	0x08006cc9
 8006cb4:	08006dad 	.word	0x08006dad
 8006cb8:	08006e39 	.word	0x08006e39
 8006cbc:	08006ec5 	.word	0x08006ec5
 8006cc0:	08006f51 	.word	0x08006f51
 8006cc4:	08006fdd 	.word	0x08006fdd
	{
	case 0: duty[2] = (1.0 - vect1 - vect2) * 0.5f; 	duty[1] = duty[2] + vect2; 	duty[0] = duty[1] + vect1;  break;
 8006cc8:	4b33      	ldr	r3, [pc, #204]	; (8006d98 <setSVM_dq+0x32c>)
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f7f9 fc5b 	bl	8000588 <__aeabi_f2d>
 8006cd2:	4603      	mov	r3, r0
 8006cd4:	460c      	mov	r4, r1
 8006cd6:	461a      	mov	r2, r3
 8006cd8:	4623      	mov	r3, r4
 8006cda:	f04f 0000 	mov.w	r0, #0
 8006cde:	4930      	ldr	r1, [pc, #192]	; (8006da0 <setSVM_dq+0x334>)
 8006ce0:	f7f9 faf2 	bl	80002c8 <__aeabi_dsub>
 8006ce4:	4603      	mov	r3, r0
 8006ce6:	460c      	mov	r4, r1
 8006ce8:	4625      	mov	r5, r4
 8006cea:	461c      	mov	r4, r3
 8006cec:	4b2b      	ldr	r3, [pc, #172]	; (8006d9c <setSVM_dq+0x330>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7f9 fc49 	bl	8000588 <__aeabi_f2d>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	460b      	mov	r3, r1
 8006cfa:	4620      	mov	r0, r4
 8006cfc:	4629      	mov	r1, r5
 8006cfe:	f7f9 fae3 	bl	80002c8 <__aeabi_dsub>
 8006d02:	4603      	mov	r3, r0
 8006d04:	460c      	mov	r4, r1
 8006d06:	4618      	mov	r0, r3
 8006d08:	4621      	mov	r1, r4
 8006d0a:	f04f 0200 	mov.w	r2, #0
 8006d0e:	4b25      	ldr	r3, [pc, #148]	; (8006da4 <setSVM_dq+0x338>)
 8006d10:	f7f9 fc92 	bl	8000638 <__aeabi_dmul>
 8006d14:	4603      	mov	r3, r0
 8006d16:	460c      	mov	r4, r1
 8006d18:	4618      	mov	r0, r3
 8006d1a:	4621      	mov	r1, r4
 8006d1c:	f7f9 ff64 	bl	8000be8 <__aeabi_d2f>
 8006d20:	4602      	mov	r2, r0
 8006d22:	4b21      	ldr	r3, [pc, #132]	; (8006da8 <setSVM_dq+0x33c>)
 8006d24:	609a      	str	r2, [r3, #8]
 8006d26:	4b20      	ldr	r3, [pc, #128]	; (8006da8 <setSVM_dq+0x33c>)
 8006d28:	ed93 7a02 	vldr	s14, [r3, #8]
 8006d2c:	4b1b      	ldr	r3, [pc, #108]	; (8006d9c <setSVM_dq+0x330>)
 8006d2e:	edd3 7a00 	vldr	s15, [r3]
 8006d32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006d36:	4b1c      	ldr	r3, [pc, #112]	; (8006da8 <setSVM_dq+0x33c>)
 8006d38:	edc3 7a01 	vstr	s15, [r3, #4]
 8006d3c:	4b1a      	ldr	r3, [pc, #104]	; (8006da8 <setSVM_dq+0x33c>)
 8006d3e:	ed93 7a01 	vldr	s14, [r3, #4]
 8006d42:	4b15      	ldr	r3, [pc, #84]	; (8006d98 <setSVM_dq+0x32c>)
 8006d44:	edd3 7a00 	vldr	s15, [r3]
 8006d48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006d4c:	4b16      	ldr	r3, [pc, #88]	; (8006da8 <setSVM_dq+0x33c>)
 8006d4e:	edc3 7a00 	vstr	s15, [r3]
 8006d52:	e189      	b.n	8007068 <setSVM_dq+0x5fc>
 8006d54:	20000258 	.word	0x20000258
 8006d58:	20000008 	.word	0x20000008
 8006d5c:	2000025c 	.word	0x2000025c
 8006d60:	20000234 	.word	0x20000234
 8006d64:	200002fc 	.word	0x200002fc
 8006d68:	20000300 	.word	0x20000300
 8006d6c:	00000000 	.word	0x00000000
 8006d70:	20000304 	.word	0x20000304
 8006d74:	3f5db22d 	.word	0x3f5db22d
 8006d78:	20000308 	.word	0x20000308
 8006d7c:	20000260 	.word	0x20000260
 8006d80:	0801d4e0 	.word	0x0801d4e0
 8006d84:	2000030c 	.word	0x2000030c
 8006d88:	20000310 	.word	0x20000310
 8006d8c:	20000314 	.word	0x20000314
 8006d90:	20000318 	.word	0x20000318
 8006d94:	2000001c 	.word	0x2000001c
 8006d98:	2000031c 	.word	0x2000031c
 8006d9c:	20000320 	.word	0x20000320
 8006da0:	3ff00000 	.word	0x3ff00000
 8006da4:	3fe00000 	.word	0x3fe00000
 8006da8:	20000324 	.word	0x20000324
	case 1: duty[2] = (1.0 - vect1 - vect2) * 0.5f; 	duty[0] = duty[2] + vect1; 	duty[1] = duty[0] + vect2; 	break;
 8006dac:	4bc3      	ldr	r3, [pc, #780]	; (80070bc <setSVM_dq+0x650>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	4618      	mov	r0, r3
 8006db2:	f7f9 fbe9 	bl	8000588 <__aeabi_f2d>
 8006db6:	4603      	mov	r3, r0
 8006db8:	460c      	mov	r4, r1
 8006dba:	461a      	mov	r2, r3
 8006dbc:	4623      	mov	r3, r4
 8006dbe:	f04f 0000 	mov.w	r0, #0
 8006dc2:	49bf      	ldr	r1, [pc, #764]	; (80070c0 <setSVM_dq+0x654>)
 8006dc4:	f7f9 fa80 	bl	80002c8 <__aeabi_dsub>
 8006dc8:	4603      	mov	r3, r0
 8006dca:	460c      	mov	r4, r1
 8006dcc:	4625      	mov	r5, r4
 8006dce:	461c      	mov	r4, r3
 8006dd0:	4bbc      	ldr	r3, [pc, #752]	; (80070c4 <setSVM_dq+0x658>)
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	4618      	mov	r0, r3
 8006dd6:	f7f9 fbd7 	bl	8000588 <__aeabi_f2d>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	460b      	mov	r3, r1
 8006dde:	4620      	mov	r0, r4
 8006de0:	4629      	mov	r1, r5
 8006de2:	f7f9 fa71 	bl	80002c8 <__aeabi_dsub>
 8006de6:	4603      	mov	r3, r0
 8006de8:	460c      	mov	r4, r1
 8006dea:	4618      	mov	r0, r3
 8006dec:	4621      	mov	r1, r4
 8006dee:	f04f 0200 	mov.w	r2, #0
 8006df2:	4bb5      	ldr	r3, [pc, #724]	; (80070c8 <setSVM_dq+0x65c>)
 8006df4:	f7f9 fc20 	bl	8000638 <__aeabi_dmul>
 8006df8:	4603      	mov	r3, r0
 8006dfa:	460c      	mov	r4, r1
 8006dfc:	4618      	mov	r0, r3
 8006dfe:	4621      	mov	r1, r4
 8006e00:	f7f9 fef2 	bl	8000be8 <__aeabi_d2f>
 8006e04:	4602      	mov	r2, r0
 8006e06:	4bb1      	ldr	r3, [pc, #708]	; (80070cc <setSVM_dq+0x660>)
 8006e08:	609a      	str	r2, [r3, #8]
 8006e0a:	4bb0      	ldr	r3, [pc, #704]	; (80070cc <setSVM_dq+0x660>)
 8006e0c:	ed93 7a02 	vldr	s14, [r3, #8]
 8006e10:	4baa      	ldr	r3, [pc, #680]	; (80070bc <setSVM_dq+0x650>)
 8006e12:	edd3 7a00 	vldr	s15, [r3]
 8006e16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e1a:	4bac      	ldr	r3, [pc, #688]	; (80070cc <setSVM_dq+0x660>)
 8006e1c:	edc3 7a00 	vstr	s15, [r3]
 8006e20:	4baa      	ldr	r3, [pc, #680]	; (80070cc <setSVM_dq+0x660>)
 8006e22:	ed93 7a00 	vldr	s14, [r3]
 8006e26:	4ba7      	ldr	r3, [pc, #668]	; (80070c4 <setSVM_dq+0x658>)
 8006e28:	edd3 7a00 	vldr	s15, [r3]
 8006e2c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006e30:	4ba6      	ldr	r3, [pc, #664]	; (80070cc <setSVM_dq+0x660>)
 8006e32:	edc3 7a01 	vstr	s15, [r3, #4]
 8006e36:	e117      	b.n	8007068 <setSVM_dq+0x5fc>
	case 2: duty[0] = (1.0 - vect1 - vect2) * 0.5f; 	duty[2] = duty[0] + vect2; 	duty[1] = duty[2] + vect1; 	break;
 8006e38:	4ba0      	ldr	r3, [pc, #640]	; (80070bc <setSVM_dq+0x650>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	f7f9 fba3 	bl	8000588 <__aeabi_f2d>
 8006e42:	4603      	mov	r3, r0
 8006e44:	460c      	mov	r4, r1
 8006e46:	461a      	mov	r2, r3
 8006e48:	4623      	mov	r3, r4
 8006e4a:	f04f 0000 	mov.w	r0, #0
 8006e4e:	499c      	ldr	r1, [pc, #624]	; (80070c0 <setSVM_dq+0x654>)
 8006e50:	f7f9 fa3a 	bl	80002c8 <__aeabi_dsub>
 8006e54:	4603      	mov	r3, r0
 8006e56:	460c      	mov	r4, r1
 8006e58:	4625      	mov	r5, r4
 8006e5a:	461c      	mov	r4, r3
 8006e5c:	4b99      	ldr	r3, [pc, #612]	; (80070c4 <setSVM_dq+0x658>)
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4618      	mov	r0, r3
 8006e62:	f7f9 fb91 	bl	8000588 <__aeabi_f2d>
 8006e66:	4602      	mov	r2, r0
 8006e68:	460b      	mov	r3, r1
 8006e6a:	4620      	mov	r0, r4
 8006e6c:	4629      	mov	r1, r5
 8006e6e:	f7f9 fa2b 	bl	80002c8 <__aeabi_dsub>
 8006e72:	4603      	mov	r3, r0
 8006e74:	460c      	mov	r4, r1
 8006e76:	4618      	mov	r0, r3
 8006e78:	4621      	mov	r1, r4
 8006e7a:	f04f 0200 	mov.w	r2, #0
 8006e7e:	4b92      	ldr	r3, [pc, #584]	; (80070c8 <setSVM_dq+0x65c>)
 8006e80:	f7f9 fbda 	bl	8000638 <__aeabi_dmul>
 8006e84:	4603      	mov	r3, r0
 8006e86:	460c      	mov	r4, r1
 8006e88:	4618      	mov	r0, r3
 8006e8a:	4621      	mov	r1, r4
 8006e8c:	f7f9 feac 	bl	8000be8 <__aeabi_d2f>
 8006e90:	4602      	mov	r2, r0
 8006e92:	4b8e      	ldr	r3, [pc, #568]	; (80070cc <setSVM_dq+0x660>)
 8006e94:	601a      	str	r2, [r3, #0]
 8006e96:	4b8d      	ldr	r3, [pc, #564]	; (80070cc <setSVM_dq+0x660>)
 8006e98:	ed93 7a00 	vldr	s14, [r3]
 8006e9c:	4b89      	ldr	r3, [pc, #548]	; (80070c4 <setSVM_dq+0x658>)
 8006e9e:	edd3 7a00 	vldr	s15, [r3]
 8006ea2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ea6:	4b89      	ldr	r3, [pc, #548]	; (80070cc <setSVM_dq+0x660>)
 8006ea8:	edc3 7a02 	vstr	s15, [r3, #8]
 8006eac:	4b87      	ldr	r3, [pc, #540]	; (80070cc <setSVM_dq+0x660>)
 8006eae:	ed93 7a02 	vldr	s14, [r3, #8]
 8006eb2:	4b82      	ldr	r3, [pc, #520]	; (80070bc <setSVM_dq+0x650>)
 8006eb4:	edd3 7a00 	vldr	s15, [r3]
 8006eb8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006ebc:	4b83      	ldr	r3, [pc, #524]	; (80070cc <setSVM_dq+0x660>)
 8006ebe:	edc3 7a01 	vstr	s15, [r3, #4]
 8006ec2:	e0d1      	b.n	8007068 <setSVM_dq+0x5fc>
	case 3: duty[0] = (1.0 - vect1 - vect2) * 0.5f; 	duty[1] = duty[0] + vect1; 	duty[2] = duty[1] + vect2; 	break;
 8006ec4:	4b7d      	ldr	r3, [pc, #500]	; (80070bc <setSVM_dq+0x650>)
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f7f9 fb5d 	bl	8000588 <__aeabi_f2d>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	460c      	mov	r4, r1
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	4623      	mov	r3, r4
 8006ed6:	f04f 0000 	mov.w	r0, #0
 8006eda:	4979      	ldr	r1, [pc, #484]	; (80070c0 <setSVM_dq+0x654>)
 8006edc:	f7f9 f9f4 	bl	80002c8 <__aeabi_dsub>
 8006ee0:	4603      	mov	r3, r0
 8006ee2:	460c      	mov	r4, r1
 8006ee4:	4625      	mov	r5, r4
 8006ee6:	461c      	mov	r4, r3
 8006ee8:	4b76      	ldr	r3, [pc, #472]	; (80070c4 <setSVM_dq+0x658>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	4618      	mov	r0, r3
 8006eee:	f7f9 fb4b 	bl	8000588 <__aeabi_f2d>
 8006ef2:	4602      	mov	r2, r0
 8006ef4:	460b      	mov	r3, r1
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	4629      	mov	r1, r5
 8006efa:	f7f9 f9e5 	bl	80002c8 <__aeabi_dsub>
 8006efe:	4603      	mov	r3, r0
 8006f00:	460c      	mov	r4, r1
 8006f02:	4618      	mov	r0, r3
 8006f04:	4621      	mov	r1, r4
 8006f06:	f04f 0200 	mov.w	r2, #0
 8006f0a:	4b6f      	ldr	r3, [pc, #444]	; (80070c8 <setSVM_dq+0x65c>)
 8006f0c:	f7f9 fb94 	bl	8000638 <__aeabi_dmul>
 8006f10:	4603      	mov	r3, r0
 8006f12:	460c      	mov	r4, r1
 8006f14:	4618      	mov	r0, r3
 8006f16:	4621      	mov	r1, r4
 8006f18:	f7f9 fe66 	bl	8000be8 <__aeabi_d2f>
 8006f1c:	4602      	mov	r2, r0
 8006f1e:	4b6b      	ldr	r3, [pc, #428]	; (80070cc <setSVM_dq+0x660>)
 8006f20:	601a      	str	r2, [r3, #0]
 8006f22:	4b6a      	ldr	r3, [pc, #424]	; (80070cc <setSVM_dq+0x660>)
 8006f24:	ed93 7a00 	vldr	s14, [r3]
 8006f28:	4b64      	ldr	r3, [pc, #400]	; (80070bc <setSVM_dq+0x650>)
 8006f2a:	edd3 7a00 	vldr	s15, [r3]
 8006f2e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006f32:	4b66      	ldr	r3, [pc, #408]	; (80070cc <setSVM_dq+0x660>)
 8006f34:	edc3 7a01 	vstr	s15, [r3, #4]
 8006f38:	4b64      	ldr	r3, [pc, #400]	; (80070cc <setSVM_dq+0x660>)
 8006f3a:	ed93 7a01 	vldr	s14, [r3, #4]
 8006f3e:	4b61      	ldr	r3, [pc, #388]	; (80070c4 <setSVM_dq+0x658>)
 8006f40:	edd3 7a00 	vldr	s15, [r3]
 8006f44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006f48:	4b60      	ldr	r3, [pc, #384]	; (80070cc <setSVM_dq+0x660>)
 8006f4a:	edc3 7a02 	vstr	s15, [r3, #8]
 8006f4e:	e08b      	b.n	8007068 <setSVM_dq+0x5fc>
	case 4: duty[1] = (1.0 - vect1 - vect2) * 0.5f; 	duty[0] = duty[1] + vect2; 	duty[2] = duty[0] + vect1; 	break;
 8006f50:	4b5a      	ldr	r3, [pc, #360]	; (80070bc <setSVM_dq+0x650>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4618      	mov	r0, r3
 8006f56:	f7f9 fb17 	bl	8000588 <__aeabi_f2d>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	460c      	mov	r4, r1
 8006f5e:	461a      	mov	r2, r3
 8006f60:	4623      	mov	r3, r4
 8006f62:	f04f 0000 	mov.w	r0, #0
 8006f66:	4956      	ldr	r1, [pc, #344]	; (80070c0 <setSVM_dq+0x654>)
 8006f68:	f7f9 f9ae 	bl	80002c8 <__aeabi_dsub>
 8006f6c:	4603      	mov	r3, r0
 8006f6e:	460c      	mov	r4, r1
 8006f70:	4625      	mov	r5, r4
 8006f72:	461c      	mov	r4, r3
 8006f74:	4b53      	ldr	r3, [pc, #332]	; (80070c4 <setSVM_dq+0x658>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4618      	mov	r0, r3
 8006f7a:	f7f9 fb05 	bl	8000588 <__aeabi_f2d>
 8006f7e:	4602      	mov	r2, r0
 8006f80:	460b      	mov	r3, r1
 8006f82:	4620      	mov	r0, r4
 8006f84:	4629      	mov	r1, r5
 8006f86:	f7f9 f99f 	bl	80002c8 <__aeabi_dsub>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	460c      	mov	r4, r1
 8006f8e:	4618      	mov	r0, r3
 8006f90:	4621      	mov	r1, r4
 8006f92:	f04f 0200 	mov.w	r2, #0
 8006f96:	4b4c      	ldr	r3, [pc, #304]	; (80070c8 <setSVM_dq+0x65c>)
 8006f98:	f7f9 fb4e 	bl	8000638 <__aeabi_dmul>
 8006f9c:	4603      	mov	r3, r0
 8006f9e:	460c      	mov	r4, r1
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	4621      	mov	r1, r4
 8006fa4:	f7f9 fe20 	bl	8000be8 <__aeabi_d2f>
 8006fa8:	4602      	mov	r2, r0
 8006faa:	4b48      	ldr	r3, [pc, #288]	; (80070cc <setSVM_dq+0x660>)
 8006fac:	605a      	str	r2, [r3, #4]
 8006fae:	4b47      	ldr	r3, [pc, #284]	; (80070cc <setSVM_dq+0x660>)
 8006fb0:	ed93 7a01 	vldr	s14, [r3, #4]
 8006fb4:	4b43      	ldr	r3, [pc, #268]	; (80070c4 <setSVM_dq+0x658>)
 8006fb6:	edd3 7a00 	vldr	s15, [r3]
 8006fba:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006fbe:	4b43      	ldr	r3, [pc, #268]	; (80070cc <setSVM_dq+0x660>)
 8006fc0:	edc3 7a00 	vstr	s15, [r3]
 8006fc4:	4b41      	ldr	r3, [pc, #260]	; (80070cc <setSVM_dq+0x660>)
 8006fc6:	ed93 7a00 	vldr	s14, [r3]
 8006fca:	4b3c      	ldr	r3, [pc, #240]	; (80070bc <setSVM_dq+0x650>)
 8006fcc:	edd3 7a00 	vldr	s15, [r3]
 8006fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006fd4:	4b3d      	ldr	r3, [pc, #244]	; (80070cc <setSVM_dq+0x660>)
 8006fd6:	edc3 7a02 	vstr	s15, [r3, #8]
 8006fda:	e045      	b.n	8007068 <setSVM_dq+0x5fc>
	case 5: duty[1] = (1.0 - vect1 - vect2) * 0.5f; 	duty[2] = duty[1] + vect1; 	duty[0] = duty[2] + vect2; 	break;
 8006fdc:	4b37      	ldr	r3, [pc, #220]	; (80070bc <setSVM_dq+0x650>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	4618      	mov	r0, r3
 8006fe2:	f7f9 fad1 	bl	8000588 <__aeabi_f2d>
 8006fe6:	4603      	mov	r3, r0
 8006fe8:	460c      	mov	r4, r1
 8006fea:	461a      	mov	r2, r3
 8006fec:	4623      	mov	r3, r4
 8006fee:	f04f 0000 	mov.w	r0, #0
 8006ff2:	4933      	ldr	r1, [pc, #204]	; (80070c0 <setSVM_dq+0x654>)
 8006ff4:	f7f9 f968 	bl	80002c8 <__aeabi_dsub>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	460c      	mov	r4, r1
 8006ffc:	4625      	mov	r5, r4
 8006ffe:	461c      	mov	r4, r3
 8007000:	4b30      	ldr	r3, [pc, #192]	; (80070c4 <setSVM_dq+0x658>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	4618      	mov	r0, r3
 8007006:	f7f9 fabf 	bl	8000588 <__aeabi_f2d>
 800700a:	4602      	mov	r2, r0
 800700c:	460b      	mov	r3, r1
 800700e:	4620      	mov	r0, r4
 8007010:	4629      	mov	r1, r5
 8007012:	f7f9 f959 	bl	80002c8 <__aeabi_dsub>
 8007016:	4603      	mov	r3, r0
 8007018:	460c      	mov	r4, r1
 800701a:	4618      	mov	r0, r3
 800701c:	4621      	mov	r1, r4
 800701e:	f04f 0200 	mov.w	r2, #0
 8007022:	4b29      	ldr	r3, [pc, #164]	; (80070c8 <setSVM_dq+0x65c>)
 8007024:	f7f9 fb08 	bl	8000638 <__aeabi_dmul>
 8007028:	4603      	mov	r3, r0
 800702a:	460c      	mov	r4, r1
 800702c:	4618      	mov	r0, r3
 800702e:	4621      	mov	r1, r4
 8007030:	f7f9 fdda 	bl	8000be8 <__aeabi_d2f>
 8007034:	4602      	mov	r2, r0
 8007036:	4b25      	ldr	r3, [pc, #148]	; (80070cc <setSVM_dq+0x660>)
 8007038:	605a      	str	r2, [r3, #4]
 800703a:	4b24      	ldr	r3, [pc, #144]	; (80070cc <setSVM_dq+0x660>)
 800703c:	ed93 7a01 	vldr	s14, [r3, #4]
 8007040:	4b1e      	ldr	r3, [pc, #120]	; (80070bc <setSVM_dq+0x650>)
 8007042:	edd3 7a00 	vldr	s15, [r3]
 8007046:	ee77 7a27 	vadd.f32	s15, s14, s15
 800704a:	4b20      	ldr	r3, [pc, #128]	; (80070cc <setSVM_dq+0x660>)
 800704c:	edc3 7a02 	vstr	s15, [r3, #8]
 8007050:	4b1e      	ldr	r3, [pc, #120]	; (80070cc <setSVM_dq+0x660>)
 8007052:	ed93 7a02 	vldr	s14, [r3, #8]
 8007056:	4b1b      	ldr	r3, [pc, #108]	; (80070c4 <setSVM_dq+0x658>)
 8007058:	edd3 7a00 	vldr	s15, [r3]
 800705c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007060:	4b1a      	ldr	r3, [pc, #104]	; (80070cc <setSVM_dq+0x660>)
 8007062:	edc3 7a00 	vstr	s15, [r3]
 8007066:	bf00      	nop
	}


	if(duty[0] < -1.0f) duty[0] = -1.0f; else if (duty[0] > 1.0f) duty[0] = 1.0f;
 8007068:	4b18      	ldr	r3, [pc, #96]	; (80070cc <setSVM_dq+0x660>)
 800706a:	edd3 7a00 	vldr	s15, [r3]
 800706e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8007072:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800707a:	d503      	bpl.n	8007084 <setSVM_dq+0x618>
 800707c:	4b13      	ldr	r3, [pc, #76]	; (80070cc <setSVM_dq+0x660>)
 800707e:	4a14      	ldr	r2, [pc, #80]	; (80070d0 <setSVM_dq+0x664>)
 8007080:	601a      	str	r2, [r3, #0]
 8007082:	e00d      	b.n	80070a0 <setSVM_dq+0x634>
 8007084:	4b11      	ldr	r3, [pc, #68]	; (80070cc <setSVM_dq+0x660>)
 8007086:	edd3 7a00 	vldr	s15, [r3]
 800708a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800708e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8007092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007096:	dd03      	ble.n	80070a0 <setSVM_dq+0x634>
 8007098:	4b0c      	ldr	r3, [pc, #48]	; (80070cc <setSVM_dq+0x660>)
 800709a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800709e:	601a      	str	r2, [r3, #0]
	if(duty[1] < -1.0f) duty[1] = -1.0f; else if (duty[1] > 1.0f) duty[1] = 1.0f;
 80070a0:	4b0a      	ldr	r3, [pc, #40]	; (80070cc <setSVM_dq+0x660>)
 80070a2:	edd3 7a01 	vldr	s15, [r3, #4]
 80070a6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80070aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80070ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070b2:	d50f      	bpl.n	80070d4 <setSVM_dq+0x668>
 80070b4:	4b05      	ldr	r3, [pc, #20]	; (80070cc <setSVM_dq+0x660>)
 80070b6:	4a06      	ldr	r2, [pc, #24]	; (80070d0 <setSVM_dq+0x664>)
 80070b8:	605a      	str	r2, [r3, #4]
 80070ba:	e019      	b.n	80070f0 <setSVM_dq+0x684>
 80070bc:	2000031c 	.word	0x2000031c
 80070c0:	3ff00000 	.word	0x3ff00000
 80070c4:	20000320 	.word	0x20000320
 80070c8:	3fe00000 	.word	0x3fe00000
 80070cc:	20000324 	.word	0x20000324
 80070d0:	bf800000 	.word	0xbf800000
 80070d4:	4b35      	ldr	r3, [pc, #212]	; (80071ac <setSVM_dq+0x740>)
 80070d6:	edd3 7a01 	vldr	s15, [r3, #4]
 80070da:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80070de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80070e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80070e6:	dd03      	ble.n	80070f0 <setSVM_dq+0x684>
 80070e8:	4b30      	ldr	r3, [pc, #192]	; (80071ac <setSVM_dq+0x740>)
 80070ea:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80070ee:	605a      	str	r2, [r3, #4]
	if(duty[2] < -1.0f) duty[2] = -1.0f; else if (duty[2] > 1.0f) duty[2] = 1.0f;
 80070f0:	4b2e      	ldr	r3, [pc, #184]	; (80071ac <setSVM_dq+0x740>)
 80070f2:	edd3 7a02 	vldr	s15, [r3, #8]
 80070f6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 80070fa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80070fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007102:	d503      	bpl.n	800710c <setSVM_dq+0x6a0>
 8007104:	4b29      	ldr	r3, [pc, #164]	; (80071ac <setSVM_dq+0x740>)
 8007106:	4a2a      	ldr	r2, [pc, #168]	; (80071b0 <setSVM_dq+0x744>)
 8007108:	609a      	str	r2, [r3, #8]
 800710a:	e00d      	b.n	8007128 <setSVM_dq+0x6bc>
 800710c:	4b27      	ldr	r3, [pc, #156]	; (80071ac <setSVM_dq+0x740>)
 800710e:	edd3 7a02 	vldr	s15, [r3, #8]
 8007112:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007116:	eef4 7ac7 	vcmpe.f32	s15, s14
 800711a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800711e:	dd03      	ble.n	8007128 <setSVM_dq+0x6bc>
 8007120:	4b22      	ldr	r3, [pc, #136]	; (80071ac <setSVM_dq+0x740>)
 8007122:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8007126:	609a      	str	r2, [r3, #8]

	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 4200.0f * (1.0f - (amp_u = duty[0])));
 8007128:	4b20      	ldr	r3, [pc, #128]	; (80071ac <setSVM_dq+0x740>)
 800712a:	edd3 7a00 	vldr	s15, [r3]
 800712e:	4b21      	ldr	r3, [pc, #132]	; (80071b4 <setSVM_dq+0x748>)
 8007130:	edc3 7a00 	vstr	s15, [r3]
 8007134:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007138:	ee77 7a67 	vsub.f32	s15, s14, s15
 800713c:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 80071b8 <setSVM_dq+0x74c>
 8007140:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007144:	4b1d      	ldr	r3, [pc, #116]	; (80071bc <setSVM_dq+0x750>)
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800714c:	ee17 2a90 	vmov	r2, s15
 8007150:	635a      	str	r2, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 4200.0f * (1.0f - (amp_v = duty[1])));
 8007152:	4b16      	ldr	r3, [pc, #88]	; (80071ac <setSVM_dq+0x740>)
 8007154:	edd3 7a01 	vldr	s15, [r3, #4]
 8007158:	4b19      	ldr	r3, [pc, #100]	; (80071c0 <setSVM_dq+0x754>)
 800715a:	edc3 7a00 	vstr	s15, [r3]
 800715e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8007162:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007166:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80071b8 <setSVM_dq+0x74c>
 800716a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800716e:	4b13      	ldr	r3, [pc, #76]	; (80071bc <setSVM_dq+0x750>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007176:	ee17 2a90 	vmov	r2, s15
 800717a:	639a      	str	r2, [r3, #56]	; 0x38
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 4200.0f * (1.0f - (amp_w = duty[2])));
 800717c:	4b0b      	ldr	r3, [pc, #44]	; (80071ac <setSVM_dq+0x740>)
 800717e:	edd3 7a02 	vldr	s15, [r3, #8]
 8007182:	4b10      	ldr	r3, [pc, #64]	; (80071c4 <setSVM_dq+0x758>)
 8007184:	edc3 7a00 	vstr	s15, [r3]
 8007188:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800718c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007190:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80071b8 <setSVM_dq+0x74c>
 8007194:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007198:	4b08      	ldr	r3, [pc, #32]	; (80071bc <setSVM_dq+0x750>)
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80071a0:	ee17 2a90 	vmov	r2, s15
 80071a4:	63da      	str	r2, [r3, #60]	; 0x3c


	return;
 80071a6:	bf00      	nop
}
 80071a8:	bdb0      	pop	{r4, r5, r7, pc}
 80071aa:	bf00      	nop
 80071ac:	20000324 	.word	0x20000324
 80071b0:	bf800000 	.word	0xbf800000
 80071b4:	20000264 	.word	0x20000264
 80071b8:	45834000 	.word	0x45834000
 80071bc:	200005b8 	.word	0x200005b8
 80071c0:	20000268 	.word	0x20000268
 80071c4:	2000026c 	.word	0x2000026c

080071c8 <UartPrintf>:

}



inline static int32_t UartPrintf(UART_HandleTypeDef *huart, char *format, ...){
 80071c8:	b40e      	push	{r1, r2, r3}
 80071ca:	b580      	push	{r7, lr}
 80071cc:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
 80071d0:	af00      	add	r7, sp, #0
 80071d2:	1d3b      	adds	r3, r7, #4
 80071d4:	6018      	str	r0, [r3, #0]
	int32_t TransStrLength;
	char TransStr[1024];

	va_list args;
	va_start(args, format);
 80071d6:	f507 6284 	add.w	r2, r7, #1056	; 0x420
 80071da:	f107 0308 	add.w	r3, r7, #8
 80071de:	601a      	str	r2, [r3, #0]
	TransStrLength = vsprintf(TransStr, format, args);
 80071e0:	f107 0308 	add.w	r3, r7, #8
 80071e4:	f107 000c 	add.w	r0, r7, #12
 80071e8:	681a      	ldr	r2, [r3, #0]
 80071ea:	f8d7 141c 	ldr.w	r1, [r7, #1052]	; 0x41c
 80071ee:	f001 f86b 	bl	80082c8 <vsiprintf>
 80071f2:	f8c7 040c 	str.w	r0, [r7, #1036]	; 0x40c
	va_end(args);

	HAL_UART_Transmit(huart, (uint8_t*)TransStr, TransStrLength, 100);
 80071f6:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
 80071fa:	b29a      	uxth	r2, r3
 80071fc:	f107 010c 	add.w	r1, r7, #12
 8007200:	1d38      	adds	r0, r7, #4
 8007202:	2364      	movs	r3, #100	; 0x64
 8007204:	6800      	ldr	r0, [r0, #0]
 8007206:	f7fd fbf2 	bl	80049ee <HAL_UART_Transmit>

	return TransStrLength;
 800720a:	f8d7 340c 	ldr.w	r3, [r7, #1036]	; 0x40c
}
 800720e:	4618      	mov	r0, r3
 8007210:	f207 4714 	addw	r7, r7, #1044	; 0x414
 8007214:	46bd      	mov	sp, r7
 8007216:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800721a:	b003      	add	sp, #12
 800721c:	4770      	bx	lr

0800721e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800721e:	b480      	push	{r7}
 8007220:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007222:	bf00      	nop
 8007224:	46bd      	mov	sp, r7
 8007226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800722a:	4770      	bx	lr

0800722c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800722c:	b580      	push	{r7, lr}
 800722e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8007230:	4b18      	ldr	r3, [pc, #96]	; (8007294 <MX_SPI2_Init+0x68>)
 8007232:	4a19      	ldr	r2, [pc, #100]	; (8007298 <MX_SPI2_Init+0x6c>)
 8007234:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007236:	4b17      	ldr	r3, [pc, #92]	; (8007294 <MX_SPI2_Init+0x68>)
 8007238:	f44f 7282 	mov.w	r2, #260	; 0x104
 800723c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800723e:	4b15      	ldr	r3, [pc, #84]	; (8007294 <MX_SPI2_Init+0x68>)
 8007240:	2200      	movs	r2, #0
 8007242:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 8007244:	4b13      	ldr	r3, [pc, #76]	; (8007294 <MX_SPI2_Init+0x68>)
 8007246:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800724a:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800724c:	4b11      	ldr	r3, [pc, #68]	; (8007294 <MX_SPI2_Init+0x68>)
 800724e:	2200      	movs	r2, #0
 8007250:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8007252:	4b10      	ldr	r3, [pc, #64]	; (8007294 <MX_SPI2_Init+0x68>)
 8007254:	2201      	movs	r2, #1
 8007256:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8007258:	4b0e      	ldr	r3, [pc, #56]	; (8007294 <MX_SPI2_Init+0x68>)
 800725a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800725e:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8007260:	4b0c      	ldr	r3, [pc, #48]	; (8007294 <MX_SPI2_Init+0x68>)
 8007262:	2218      	movs	r2, #24
 8007264:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007266:	4b0b      	ldr	r3, [pc, #44]	; (8007294 <MX_SPI2_Init+0x68>)
 8007268:	2200      	movs	r2, #0
 800726a:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800726c:	4b09      	ldr	r3, [pc, #36]	; (8007294 <MX_SPI2_Init+0x68>)
 800726e:	2200      	movs	r2, #0
 8007270:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007272:	4b08      	ldr	r3, [pc, #32]	; (8007294 <MX_SPI2_Init+0x68>)
 8007274:	2200      	movs	r2, #0
 8007276:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8007278:	4b06      	ldr	r3, [pc, #24]	; (8007294 <MX_SPI2_Init+0x68>)
 800727a:	220a      	movs	r2, #10
 800727c:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800727e:	4805      	ldr	r0, [pc, #20]	; (8007294 <MX_SPI2_Init+0x68>)
 8007280:	f7fb ff96 	bl	80031b0 <HAL_SPI_Init>
 8007284:	4603      	mov	r3, r0
 8007286:	2b00      	cmp	r3, #0
 8007288:	d001      	beq.n	800728e <MX_SPI2_Init+0x62>
  {
    Error_Handler();
 800728a:	f7ff ffc8 	bl	800721e <Error_Handler>
  }

}
 800728e:	bf00      	nop
 8007290:	bd80      	pop	{r7, pc}
 8007292:	bf00      	nop
 8007294:	20000560 	.word	0x20000560
 8007298:	40003800 	.word	0x40003800

0800729c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800729c:	b580      	push	{r7, lr}
 800729e:	b08a      	sub	sp, #40	; 0x28
 80072a0:	af00      	add	r7, sp, #0
 80072a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80072a4:	f107 0314 	add.w	r3, r7, #20
 80072a8:	2200      	movs	r2, #0
 80072aa:	601a      	str	r2, [r3, #0]
 80072ac:	605a      	str	r2, [r3, #4]
 80072ae:	609a      	str	r2, [r3, #8]
 80072b0:	60da      	str	r2, [r3, #12]
 80072b2:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	4a34      	ldr	r2, [pc, #208]	; (800738c <HAL_SPI_MspInit+0xf0>)
 80072ba:	4293      	cmp	r3, r2
 80072bc:	d162      	bne.n	8007384 <HAL_SPI_MspInit+0xe8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80072be:	2300      	movs	r3, #0
 80072c0:	613b      	str	r3, [r7, #16]
 80072c2:	4b33      	ldr	r3, [pc, #204]	; (8007390 <HAL_SPI_MspInit+0xf4>)
 80072c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072c6:	4a32      	ldr	r2, [pc, #200]	; (8007390 <HAL_SPI_MspInit+0xf4>)
 80072c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80072cc:	6413      	str	r3, [r2, #64]	; 0x40
 80072ce:	4b30      	ldr	r3, [pc, #192]	; (8007390 <HAL_SPI_MspInit+0xf4>)
 80072d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072d6:	613b      	str	r3, [r7, #16]
 80072d8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80072da:	2300      	movs	r3, #0
 80072dc:	60fb      	str	r3, [r7, #12]
 80072de:	4b2c      	ldr	r3, [pc, #176]	; (8007390 <HAL_SPI_MspInit+0xf4>)
 80072e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e2:	4a2b      	ldr	r2, [pc, #172]	; (8007390 <HAL_SPI_MspInit+0xf4>)
 80072e4:	f043 0304 	orr.w	r3, r3, #4
 80072e8:	6313      	str	r3, [r2, #48]	; 0x30
 80072ea:	4b29      	ldr	r3, [pc, #164]	; (8007390 <HAL_SPI_MspInit+0xf4>)
 80072ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ee:	f003 0304 	and.w	r3, r3, #4
 80072f2:	60fb      	str	r3, [r7, #12]
 80072f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80072f6:	2300      	movs	r3, #0
 80072f8:	60bb      	str	r3, [r7, #8]
 80072fa:	4b25      	ldr	r3, [pc, #148]	; (8007390 <HAL_SPI_MspInit+0xf4>)
 80072fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072fe:	4a24      	ldr	r2, [pc, #144]	; (8007390 <HAL_SPI_MspInit+0xf4>)
 8007300:	f043 0302 	orr.w	r3, r3, #2
 8007304:	6313      	str	r3, [r2, #48]	; 0x30
 8007306:	4b22      	ldr	r3, [pc, #136]	; (8007390 <HAL_SPI_MspInit+0xf4>)
 8007308:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800730a:	f003 0302 	and.w	r3, r3, #2
 800730e:	60bb      	str	r3, [r7, #8]
 8007310:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8007312:	2302      	movs	r3, #2
 8007314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007316:	2302      	movs	r3, #2
 8007318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800731a:	2300      	movs	r3, #0
 800731c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800731e:	2303      	movs	r3, #3
 8007320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8007322:	2307      	movs	r3, #7
 8007324:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007326:	f107 0314 	add.w	r3, r7, #20
 800732a:	4619      	mov	r1, r3
 800732c:	4819      	ldr	r0, [pc, #100]	; (8007394 <HAL_SPI_MspInit+0xf8>)
 800732e:	f7fb f869 	bl	8002404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007332:	2304      	movs	r3, #4
 8007334:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007336:	2302      	movs	r3, #2
 8007338:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800733a:	2300      	movs	r3, #0
 800733c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800733e:	2303      	movs	r3, #3
 8007340:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007342:	2305      	movs	r3, #5
 8007344:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007346:	f107 0314 	add.w	r3, r7, #20
 800734a:	4619      	mov	r1, r3
 800734c:	4811      	ldr	r0, [pc, #68]	; (8007394 <HAL_SPI_MspInit+0xf8>)
 800734e:	f7fb f859 	bl	8002404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8007352:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007356:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007358:	2302      	movs	r3, #2
 800735a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800735c:	2300      	movs	r3, #0
 800735e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007360:	2303      	movs	r3, #3
 8007362:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007364:	2305      	movs	r3, #5
 8007366:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007368:	f107 0314 	add.w	r3, r7, #20
 800736c:	4619      	mov	r1, r3
 800736e:	480a      	ldr	r0, [pc, #40]	; (8007398 <HAL_SPI_MspInit+0xfc>)
 8007370:	f7fb f848 	bl	8002404 <HAL_GPIO_Init>

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8007374:	2200      	movs	r2, #0
 8007376:	2100      	movs	r1, #0
 8007378:	2024      	movs	r0, #36	; 0x24
 800737a:	f7fa fc74 	bl	8001c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 800737e:	2024      	movs	r0, #36	; 0x24
 8007380:	f7fa fc8d 	bl	8001c9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8007384:	bf00      	nop
 8007386:	3728      	adds	r7, #40	; 0x28
 8007388:	46bd      	mov	sp, r7
 800738a:	bd80      	pop	{r7, pc}
 800738c:	40003800 	.word	0x40003800
 8007390:	40023800 	.word	0x40023800
 8007394:	40020800 	.word	0x40020800
 8007398:	40020400 	.word	0x40020400

0800739c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b082      	sub	sp, #8
 80073a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80073a2:	2300      	movs	r3, #0
 80073a4:	607b      	str	r3, [r7, #4]
 80073a6:	4b10      	ldr	r3, [pc, #64]	; (80073e8 <HAL_MspInit+0x4c>)
 80073a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073aa:	4a0f      	ldr	r2, [pc, #60]	; (80073e8 <HAL_MspInit+0x4c>)
 80073ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80073b0:	6453      	str	r3, [r2, #68]	; 0x44
 80073b2:	4b0d      	ldr	r3, [pc, #52]	; (80073e8 <HAL_MspInit+0x4c>)
 80073b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80073ba:	607b      	str	r3, [r7, #4]
 80073bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80073be:	2300      	movs	r3, #0
 80073c0:	603b      	str	r3, [r7, #0]
 80073c2:	4b09      	ldr	r3, [pc, #36]	; (80073e8 <HAL_MspInit+0x4c>)
 80073c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073c6:	4a08      	ldr	r2, [pc, #32]	; (80073e8 <HAL_MspInit+0x4c>)
 80073c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80073cc:	6413      	str	r3, [r2, #64]	; 0x40
 80073ce:	4b06      	ldr	r3, [pc, #24]	; (80073e8 <HAL_MspInit+0x4c>)
 80073d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80073d6:	603b      	str	r3, [r7, #0]
 80073d8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80073da:	2007      	movs	r0, #7
 80073dc:	f7fa fc38 	bl	8001c50 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80073e0:	bf00      	nop
 80073e2:	3708      	adds	r7, #8
 80073e4:	46bd      	mov	sp, r7
 80073e6:	bd80      	pop	{r7, pc}
 80073e8:	40023800 	.word	0x40023800

080073ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80073ec:	b480      	push	{r7}
 80073ee:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80073f0:	bf00      	nop
 80073f2:	46bd      	mov	sp, r7
 80073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f8:	4770      	bx	lr

080073fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80073fa:	b480      	push	{r7}
 80073fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80073fe:	e7fe      	b.n	80073fe <HardFault_Handler+0x4>

08007400 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007400:	b480      	push	{r7}
 8007402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007404:	e7fe      	b.n	8007404 <MemManage_Handler+0x4>

08007406 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007406:	b480      	push	{r7}
 8007408:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800740a:	e7fe      	b.n	800740a <BusFault_Handler+0x4>

0800740c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800740c:	b480      	push	{r7}
 800740e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007410:	e7fe      	b.n	8007410 <UsageFault_Handler+0x4>

08007412 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007412:	b480      	push	{r7}
 8007414:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007416:	bf00      	nop
 8007418:	46bd      	mov	sp, r7
 800741a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741e:	4770      	bx	lr

08007420 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007420:	b480      	push	{r7}
 8007422:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007424:	bf00      	nop
 8007426:	46bd      	mov	sp, r7
 8007428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800742c:	4770      	bx	lr

0800742e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800742e:	b480      	push	{r7}
 8007430:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007432:	bf00      	nop
 8007434:	46bd      	mov	sp, r7
 8007436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800743a:	4770      	bx	lr

0800743c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800743c:	b580      	push	{r7, lr}
 800743e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007440:	f7f9 fdf4 	bl	800102c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007444:	bf00      	nop
 8007446:	bd80      	pop	{r7, pc}

08007448 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8007448:	b580      	push	{r7, lr}
 800744a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 800744c:	4802      	ldr	r0, [pc, #8]	; (8007458 <SPI2_IRQHandler+0x10>)
 800744e:	f7fb ffa7 	bl	80033a0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8007452:	bf00      	nop
 8007454:	bd80      	pop	{r7, pc}
 8007456:	bf00      	nop
 8007458:	20000560 	.word	0x20000560

0800745c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800745c:	b580      	push	{r7, lr}
 800745e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8007460:	4802      	ldr	r0, [pc, #8]	; (800746c <USART2_IRQHandler+0x10>)
 8007462:	f7fd fb5d 	bl	8004b20 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8007466:	bf00      	nop
 8007468:	bd80      	pop	{r7, pc}
 800746a:	bf00      	nop
 800746c:	200005f8 	.word	0x200005f8

08007470 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8007470:	b580      	push	{r7, lr}
 8007472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8007474:	4802      	ldr	r0, [pc, #8]	; (8007480 <TIM8_UP_TIM13_IRQHandler+0x10>)
 8007476:	f7fc fb8b 	bl	8003b90 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800747a:	bf00      	nop
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	200005b8 	.word	0x200005b8

08007484 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8007484:	b580      	push	{r7, lr}
 8007486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8007488:	4802      	ldr	r0, [pc, #8]	; (8007494 <DMA2_Stream0_IRQHandler+0x10>)
 800748a:	f7fa fd53 	bl	8001f34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800748e:	bf00      	nop
 8007490:	bd80      	pop	{r7, pc}
 8007492:	bf00      	nop
 8007494:	20000478 	.word	0x20000478

08007498 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800749c:	4802      	ldr	r0, [pc, #8]	; (80074a8 <DMA2_Stream1_IRQHandler+0x10>)
 800749e:	f7fa fd49 	bl	8001f34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 80074a2:	bf00      	nop
 80074a4:	bd80      	pop	{r7, pc}
 80074a6:	bf00      	nop
 80074a8:	20000388 	.word	0x20000388

080074ac <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80074ac:	b580      	push	{r7, lr}
 80074ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 80074b0:	4802      	ldr	r0, [pc, #8]	; (80074bc <DMA2_Stream2_IRQHandler+0x10>)
 80074b2:	f7fa fd3f 	bl	8001f34 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80074b6:	bf00      	nop
 80074b8:	bd80      	pop	{r7, pc}
 80074ba:	bf00      	nop
 80074bc:	200004d8 	.word	0x200004d8

080074c0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80074c0:	b580      	push	{r7, lr}
 80074c2:	b084      	sub	sp, #16
 80074c4:	af00      	add	r7, sp, #0
 80074c6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80074c8:	4b11      	ldr	r3, [pc, #68]	; (8007510 <_sbrk+0x50>)
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d102      	bne.n	80074d6 <_sbrk+0x16>
		heap_end = &end;
 80074d0:	4b0f      	ldr	r3, [pc, #60]	; (8007510 <_sbrk+0x50>)
 80074d2:	4a10      	ldr	r2, [pc, #64]	; (8007514 <_sbrk+0x54>)
 80074d4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80074d6:	4b0e      	ldr	r3, [pc, #56]	; (8007510 <_sbrk+0x50>)
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80074dc:	4b0c      	ldr	r3, [pc, #48]	; (8007510 <_sbrk+0x50>)
 80074de:	681a      	ldr	r2, [r3, #0]
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	4413      	add	r3, r2
 80074e4:	466a      	mov	r2, sp
 80074e6:	4293      	cmp	r3, r2
 80074e8:	d907      	bls.n	80074fa <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80074ea:	f000 fa49 	bl	8007980 <__errno>
 80074ee:	4602      	mov	r2, r0
 80074f0:	230c      	movs	r3, #12
 80074f2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80074f4:	f04f 33ff 	mov.w	r3, #4294967295
 80074f8:	e006      	b.n	8007508 <_sbrk+0x48>
	}

	heap_end += incr;
 80074fa:	4b05      	ldr	r3, [pc, #20]	; (8007510 <_sbrk+0x50>)
 80074fc:	681a      	ldr	r2, [r3, #0]
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	4413      	add	r3, r2
 8007502:	4a03      	ldr	r2, [pc, #12]	; (8007510 <_sbrk+0x50>)
 8007504:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007506:	68fb      	ldr	r3, [r7, #12]
}
 8007508:	4618      	mov	r0, r3
 800750a:	3710      	adds	r7, #16
 800750c:	46bd      	mov	sp, r7
 800750e:	bd80      	pop	{r7, pc}
 8007510:	20000330 	.word	0x20000330
 8007514:	20000640 	.word	0x20000640

08007518 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007518:	b480      	push	{r7}
 800751a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800751c:	4b16      	ldr	r3, [pc, #88]	; (8007578 <SystemInit+0x60>)
 800751e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007522:	4a15      	ldr	r2, [pc, #84]	; (8007578 <SystemInit+0x60>)
 8007524:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007528:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800752c:	4b13      	ldr	r3, [pc, #76]	; (800757c <SystemInit+0x64>)
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	4a12      	ldr	r2, [pc, #72]	; (800757c <SystemInit+0x64>)
 8007532:	f043 0301 	orr.w	r3, r3, #1
 8007536:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007538:	4b10      	ldr	r3, [pc, #64]	; (800757c <SystemInit+0x64>)
 800753a:	2200      	movs	r2, #0
 800753c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800753e:	4b0f      	ldr	r3, [pc, #60]	; (800757c <SystemInit+0x64>)
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	4a0e      	ldr	r2, [pc, #56]	; (800757c <SystemInit+0x64>)
 8007544:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007548:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800754c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800754e:	4b0b      	ldr	r3, [pc, #44]	; (800757c <SystemInit+0x64>)
 8007550:	4a0b      	ldr	r2, [pc, #44]	; (8007580 <SystemInit+0x68>)
 8007552:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007554:	4b09      	ldr	r3, [pc, #36]	; (800757c <SystemInit+0x64>)
 8007556:	681b      	ldr	r3, [r3, #0]
 8007558:	4a08      	ldr	r2, [pc, #32]	; (800757c <SystemInit+0x64>)
 800755a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800755e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007560:	4b06      	ldr	r3, [pc, #24]	; (800757c <SystemInit+0x64>)
 8007562:	2200      	movs	r2, #0
 8007564:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007566:	4b04      	ldr	r3, [pc, #16]	; (8007578 <SystemInit+0x60>)
 8007568:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800756c:	609a      	str	r2, [r3, #8]
#endif
}
 800756e:	bf00      	nop
 8007570:	46bd      	mov	sp, r7
 8007572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007576:	4770      	bx	lr
 8007578:	e000ed00 	.word	0xe000ed00
 800757c:	40023800 	.word	0x40023800
 8007580:	24003010 	.word	0x24003010

08007584 <MX_TIM8_Init>:

TIM_HandleTypeDef htim8;

/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b096      	sub	sp, #88	; 0x58
 8007588:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800758a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800758e:	2200      	movs	r2, #0
 8007590:	601a      	str	r2, [r3, #0]
 8007592:	605a      	str	r2, [r3, #4]
 8007594:	609a      	str	r2, [r3, #8]
 8007596:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8007598:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800759c:	2200      	movs	r2, #0
 800759e:	601a      	str	r2, [r3, #0]
 80075a0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80075a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80075a6:	2200      	movs	r2, #0
 80075a8:	601a      	str	r2, [r3, #0]
 80075aa:	605a      	str	r2, [r3, #4]
 80075ac:	609a      	str	r2, [r3, #8]
 80075ae:	60da      	str	r2, [r3, #12]
 80075b0:	611a      	str	r2, [r3, #16]
 80075b2:	615a      	str	r2, [r3, #20]
 80075b4:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80075b6:	1d3b      	adds	r3, r7, #4
 80075b8:	2220      	movs	r2, #32
 80075ba:	2100      	movs	r1, #0
 80075bc:	4618      	mov	r0, r3
 80075be:	f000 fa09 	bl	80079d4 <memset>

  htim8.Instance = TIM8;
 80075c2:	4b4a      	ldr	r3, [pc, #296]	; (80076ec <MX_TIM8_Init+0x168>)
 80075c4:	4a4a      	ldr	r2, [pc, #296]	; (80076f0 <MX_TIM8_Init+0x16c>)
 80075c6:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80075c8:	4b48      	ldr	r3, [pc, #288]	; (80076ec <MX_TIM8_Init+0x168>)
 80075ca:	2200      	movs	r2, #0
 80075cc:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 80075ce:	4b47      	ldr	r3, [pc, #284]	; (80076ec <MX_TIM8_Init+0x168>)
 80075d0:	2220      	movs	r2, #32
 80075d2:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 4200;
 80075d4:	4b45      	ldr	r3, [pc, #276]	; (80076ec <MX_TIM8_Init+0x168>)
 80075d6:	f241 0268 	movw	r2, #4200	; 0x1068
 80075da:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80075dc:	4b43      	ldr	r3, [pc, #268]	; (80076ec <MX_TIM8_Init+0x168>)
 80075de:	2200      	movs	r2, #0
 80075e0:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80075e2:	4b42      	ldr	r3, [pc, #264]	; (80076ec <MX_TIM8_Init+0x168>)
 80075e4:	2200      	movs	r2, #0
 80075e6:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80075e8:	4b40      	ldr	r3, [pc, #256]	; (80076ec <MX_TIM8_Init+0x168>)
 80075ea:	2280      	movs	r2, #128	; 0x80
 80075ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80075ee:	483f      	ldr	r0, [pc, #252]	; (80076ec <MX_TIM8_Init+0x168>)
 80075f0:	f7fc f9ea 	bl	80039c8 <HAL_TIM_Base_Init>
 80075f4:	4603      	mov	r3, r0
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d001      	beq.n	80075fe <MX_TIM8_Init+0x7a>
  {
    Error_Handler();
 80075fa:	f7ff fe10 	bl	800721e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80075fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007602:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8007604:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8007608:	4619      	mov	r1, r3
 800760a:	4838      	ldr	r0, [pc, #224]	; (80076ec <MX_TIM8_Init+0x168>)
 800760c:	f7fc fc8e 	bl	8003f2c <HAL_TIM_ConfigClockSource>
 8007610:	4603      	mov	r3, r0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d001      	beq.n	800761a <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 8007616:	f7ff fe02 	bl	800721e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 800761a:	4834      	ldr	r0, [pc, #208]	; (80076ec <MX_TIM8_Init+0x168>)
 800761c:	f7fc f9ff 	bl	8003a1e <HAL_TIM_PWM_Init>
 8007620:	4603      	mov	r3, r0
 8007622:	2b00      	cmp	r3, #0
 8007624:	d001      	beq.n	800762a <MX_TIM8_Init+0xa6>
  {
    Error_Handler();
 8007626:	f7ff fdfa 	bl	800721e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800762a:	2320      	movs	r3, #32
 800762c:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800762e:	2300      	movs	r3, #0
 8007630:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8007632:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8007636:	4619      	mov	r1, r3
 8007638:	482c      	ldr	r0, [pc, #176]	; (80076ec <MX_TIM8_Init+0x168>)
 800763a:	f7fd f8bb 	bl	80047b4 <HAL_TIMEx_MasterConfigSynchronization>
 800763e:	4603      	mov	r3, r0
 8007640:	2b00      	cmp	r3, #0
 8007642:	d001      	beq.n	8007648 <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8007644:	f7ff fdeb 	bl	800721e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007648:	2360      	movs	r3, #96	; 0x60
 800764a:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 2100;
 800764c:	f640 0334 	movw	r3, #2100	; 0x834
 8007650:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8007652:	2300      	movs	r3, #0
 8007654:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8007656:	2300      	movs	r3, #0
 8007658:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800765a:	2300      	movs	r3, #0
 800765c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800765e:	2300      	movs	r3, #0
 8007660:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8007662:	2300      	movs	r3, #0
 8007664:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007666:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800766a:	2200      	movs	r2, #0
 800766c:	4619      	mov	r1, r3
 800766e:	481f      	ldr	r0, [pc, #124]	; (80076ec <MX_TIM8_Init+0x168>)
 8007670:	f7fc fb96 	bl	8003da0 <HAL_TIM_PWM_ConfigChannel>
 8007674:	4603      	mov	r3, r0
 8007676:	2b00      	cmp	r3, #0
 8007678:	d001      	beq.n	800767e <MX_TIM8_Init+0xfa>
  {
    Error_Handler();
 800767a:	f7ff fdd0 	bl	800721e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800767e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007682:	2204      	movs	r2, #4
 8007684:	4619      	mov	r1, r3
 8007686:	4819      	ldr	r0, [pc, #100]	; (80076ec <MX_TIM8_Init+0x168>)
 8007688:	f7fc fb8a 	bl	8003da0 <HAL_TIM_PWM_ConfigChannel>
 800768c:	4603      	mov	r3, r0
 800768e:	2b00      	cmp	r3, #0
 8007690:	d001      	beq.n	8007696 <MX_TIM8_Init+0x112>
  {
    Error_Handler();
 8007692:	f7ff fdc4 	bl	800721e <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8007696:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800769a:	2208      	movs	r2, #8
 800769c:	4619      	mov	r1, r3
 800769e:	4813      	ldr	r0, [pc, #76]	; (80076ec <MX_TIM8_Init+0x168>)
 80076a0:	f7fc fb7e 	bl	8003da0 <HAL_TIM_PWM_ConfigChannel>
 80076a4:	4603      	mov	r3, r0
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d001      	beq.n	80076ae <MX_TIM8_Init+0x12a>
  {
    Error_Handler();
 80076aa:	f7ff fdb8 	bl	800721e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80076ae:	2300      	movs	r3, #0
 80076b0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80076b2:	2300      	movs	r3, #0
 80076b4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80076b6:	2300      	movs	r3, #0
 80076b8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 40;
 80076ba:	2328      	movs	r3, #40	; 0x28
 80076bc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80076be:	2300      	movs	r3, #0
 80076c0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_LOW;
 80076c2:	2300      	movs	r3, #0
 80076c4:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80076c6:	2300      	movs	r3, #0
 80076c8:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80076ca:	1d3b      	adds	r3, r7, #4
 80076cc:	4619      	mov	r1, r3
 80076ce:	4807      	ldr	r0, [pc, #28]	; (80076ec <MX_TIM8_Init+0x168>)
 80076d0:	f7fd f8b5 	bl	800483e <HAL_TIMEx_ConfigBreakDeadTime>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d001      	beq.n	80076de <MX_TIM8_Init+0x15a>
  {
    Error_Handler();
 80076da:	f7ff fda0 	bl	800721e <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 80076de:	4803      	ldr	r0, [pc, #12]	; (80076ec <MX_TIM8_Init+0x168>)
 80076e0:	f000 f830 	bl	8007744 <HAL_TIM_MspPostInit>

}
 80076e4:	bf00      	nop
 80076e6:	3758      	adds	r7, #88	; 0x58
 80076e8:	46bd      	mov	sp, r7
 80076ea:	bd80      	pop	{r7, pc}
 80076ec:	200005b8 	.word	0x200005b8
 80076f0:	40010400 	.word	0x40010400

080076f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80076f4:	b580      	push	{r7, lr}
 80076f6:	b084      	sub	sp, #16
 80076f8:	af00      	add	r7, sp, #0
 80076fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM8)
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	4a0e      	ldr	r2, [pc, #56]	; (800773c <HAL_TIM_Base_MspInit+0x48>)
 8007702:	4293      	cmp	r3, r2
 8007704:	d115      	bne.n	8007732 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM8_MspInit 0 */

  /* USER CODE END TIM8_MspInit 0 */
    /* TIM8 clock enable */
    __HAL_RCC_TIM8_CLK_ENABLE();
 8007706:	2300      	movs	r3, #0
 8007708:	60fb      	str	r3, [r7, #12]
 800770a:	4b0d      	ldr	r3, [pc, #52]	; (8007740 <HAL_TIM_Base_MspInit+0x4c>)
 800770c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800770e:	4a0c      	ldr	r2, [pc, #48]	; (8007740 <HAL_TIM_Base_MspInit+0x4c>)
 8007710:	f043 0302 	orr.w	r3, r3, #2
 8007714:	6453      	str	r3, [r2, #68]	; 0x44
 8007716:	4b0a      	ldr	r3, [pc, #40]	; (8007740 <HAL_TIM_Base_MspInit+0x4c>)
 8007718:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800771a:	f003 0302 	and.w	r3, r3, #2
 800771e:	60fb      	str	r3, [r7, #12]
 8007720:	68fb      	ldr	r3, [r7, #12]

    /* TIM8 interrupt Init */
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 0, 0);
 8007722:	2200      	movs	r2, #0
 8007724:	2100      	movs	r1, #0
 8007726:	202c      	movs	r0, #44	; 0x2c
 8007728:	f7fa fa9d 	bl	8001c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800772c:	202c      	movs	r0, #44	; 0x2c
 800772e:	f7fa fab6 	bl	8001c9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8007732:	bf00      	nop
 8007734:	3710      	adds	r7, #16
 8007736:	46bd      	mov	sp, r7
 8007738:	bd80      	pop	{r7, pc}
 800773a:	bf00      	nop
 800773c:	40010400 	.word	0x40010400
 8007740:	40023800 	.word	0x40023800

08007744 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007744:	b580      	push	{r7, lr}
 8007746:	b08a      	sub	sp, #40	; 0x28
 8007748:	af00      	add	r7, sp, #0
 800774a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800774c:	f107 0314 	add.w	r3, r7, #20
 8007750:	2200      	movs	r2, #0
 8007752:	601a      	str	r2, [r3, #0]
 8007754:	605a      	str	r2, [r3, #4]
 8007756:	609a      	str	r2, [r3, #8]
 8007758:	60da      	str	r2, [r3, #12]
 800775a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM8)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	4a30      	ldr	r2, [pc, #192]	; (8007824 <HAL_TIM_MspPostInit+0xe0>)
 8007762:	4293      	cmp	r3, r2
 8007764:	d15a      	bne.n	800781c <HAL_TIM_MspPostInit+0xd8>
  {
  /* USER CODE BEGIN TIM8_MspPostInit 0 */

  /* USER CODE END TIM8_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007766:	2300      	movs	r3, #0
 8007768:	613b      	str	r3, [r7, #16]
 800776a:	4b2f      	ldr	r3, [pc, #188]	; (8007828 <HAL_TIM_MspPostInit+0xe4>)
 800776c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800776e:	4a2e      	ldr	r2, [pc, #184]	; (8007828 <HAL_TIM_MspPostInit+0xe4>)
 8007770:	f043 0301 	orr.w	r3, r3, #1
 8007774:	6313      	str	r3, [r2, #48]	; 0x30
 8007776:	4b2c      	ldr	r3, [pc, #176]	; (8007828 <HAL_TIM_MspPostInit+0xe4>)
 8007778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800777a:	f003 0301 	and.w	r3, r3, #1
 800777e:	613b      	str	r3, [r7, #16]
 8007780:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007782:	2300      	movs	r3, #0
 8007784:	60fb      	str	r3, [r7, #12]
 8007786:	4b28      	ldr	r3, [pc, #160]	; (8007828 <HAL_TIM_MspPostInit+0xe4>)
 8007788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800778a:	4a27      	ldr	r2, [pc, #156]	; (8007828 <HAL_TIM_MspPostInit+0xe4>)
 800778c:	f043 0302 	orr.w	r3, r3, #2
 8007790:	6313      	str	r3, [r2, #48]	; 0x30
 8007792:	4b25      	ldr	r3, [pc, #148]	; (8007828 <HAL_TIM_MspPostInit+0xe4>)
 8007794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007796:	f003 0302 	and.w	r3, r3, #2
 800779a:	60fb      	str	r3, [r7, #12]
 800779c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800779e:	2300      	movs	r3, #0
 80077a0:	60bb      	str	r3, [r7, #8]
 80077a2:	4b21      	ldr	r3, [pc, #132]	; (8007828 <HAL_TIM_MspPostInit+0xe4>)
 80077a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077a6:	4a20      	ldr	r2, [pc, #128]	; (8007828 <HAL_TIM_MspPostInit+0xe4>)
 80077a8:	f043 0304 	orr.w	r3, r3, #4
 80077ac:	6313      	str	r3, [r2, #48]	; 0x30
 80077ae:	4b1e      	ldr	r3, [pc, #120]	; (8007828 <HAL_TIM_MspPostInit+0xe4>)
 80077b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077b2:	f003 0304 	and.w	r3, r3, #4
 80077b6:	60bb      	str	r3, [r7, #8]
 80077b8:	68bb      	ldr	r3, [r7, #8]
    PB1     ------> TIM8_CH3N
    PC6     ------> TIM8_CH1
    PC7     ------> TIM8_CH2
    PC8     ------> TIM8_CH3 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80077ba:	2380      	movs	r3, #128	; 0x80
 80077bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077be:	2302      	movs	r3, #2
 80077c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077c2:	2300      	movs	r3, #0
 80077c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077c6:	2300      	movs	r3, #0
 80077c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80077ca:	2303      	movs	r3, #3
 80077cc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80077ce:	f107 0314 	add.w	r3, r7, #20
 80077d2:	4619      	mov	r1, r3
 80077d4:	4815      	ldr	r0, [pc, #84]	; (800782c <HAL_TIM_MspPostInit+0xe8>)
 80077d6:	f7fa fe15 	bl	8002404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80077da:	2303      	movs	r3, #3
 80077dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077de:	2302      	movs	r3, #2
 80077e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077e2:	2300      	movs	r3, #0
 80077e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077e6:	2300      	movs	r3, #0
 80077e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80077ea:	2303      	movs	r3, #3
 80077ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80077ee:	f107 0314 	add.w	r3, r7, #20
 80077f2:	4619      	mov	r1, r3
 80077f4:	480e      	ldr	r0, [pc, #56]	; (8007830 <HAL_TIM_MspPostInit+0xec>)
 80077f6:	f7fa fe05 	bl	8002404 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 80077fa:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80077fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007800:	2302      	movs	r3, #2
 8007802:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007804:	2300      	movs	r3, #0
 8007806:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007808:	2300      	movs	r3, #0
 800780a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800780c:	2303      	movs	r3, #3
 800780e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007810:	f107 0314 	add.w	r3, r7, #20
 8007814:	4619      	mov	r1, r3
 8007816:	4807      	ldr	r0, [pc, #28]	; (8007834 <HAL_TIM_MspPostInit+0xf0>)
 8007818:	f7fa fdf4 	bl	8002404 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 800781c:	bf00      	nop
 800781e:	3728      	adds	r7, #40	; 0x28
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}
 8007824:	40010400 	.word	0x40010400
 8007828:	40023800 	.word	0x40023800
 800782c:	40020000 	.word	0x40020000
 8007830:	40020400 	.word	0x40020400
 8007834:	40020800 	.word	0x40020800

08007838 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800783c:	4b11      	ldr	r3, [pc, #68]	; (8007884 <MX_USART2_UART_Init+0x4c>)
 800783e:	4a12      	ldr	r2, [pc, #72]	; (8007888 <MX_USART2_UART_Init+0x50>)
 8007840:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8007842:	4b10      	ldr	r3, [pc, #64]	; (8007884 <MX_USART2_UART_Init+0x4c>)
 8007844:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8007848:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800784a:	4b0e      	ldr	r3, [pc, #56]	; (8007884 <MX_USART2_UART_Init+0x4c>)
 800784c:	2200      	movs	r2, #0
 800784e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8007850:	4b0c      	ldr	r3, [pc, #48]	; (8007884 <MX_USART2_UART_Init+0x4c>)
 8007852:	2200      	movs	r2, #0
 8007854:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8007856:	4b0b      	ldr	r3, [pc, #44]	; (8007884 <MX_USART2_UART_Init+0x4c>)
 8007858:	2200      	movs	r2, #0
 800785a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800785c:	4b09      	ldr	r3, [pc, #36]	; (8007884 <MX_USART2_UART_Init+0x4c>)
 800785e:	220c      	movs	r2, #12
 8007860:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007862:	4b08      	ldr	r3, [pc, #32]	; (8007884 <MX_USART2_UART_Init+0x4c>)
 8007864:	2200      	movs	r2, #0
 8007866:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8007868:	4b06      	ldr	r3, [pc, #24]	; (8007884 <MX_USART2_UART_Init+0x4c>)
 800786a:	2200      	movs	r2, #0
 800786c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800786e:	4805      	ldr	r0, [pc, #20]	; (8007884 <MX_USART2_UART_Init+0x4c>)
 8007870:	f7fd f870 	bl	8004954 <HAL_UART_Init>
 8007874:	4603      	mov	r3, r0
 8007876:	2b00      	cmp	r3, #0
 8007878:	d001      	beq.n	800787e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800787a:	f7ff fcd0 	bl	800721e <Error_Handler>
  }

}
 800787e:	bf00      	nop
 8007880:	bd80      	pop	{r7, pc}
 8007882:	bf00      	nop
 8007884:	200005f8 	.word	0x200005f8
 8007888:	40004400 	.word	0x40004400

0800788c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800788c:	b580      	push	{r7, lr}
 800788e:	b08a      	sub	sp, #40	; 0x28
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007894:	f107 0314 	add.w	r3, r7, #20
 8007898:	2200      	movs	r2, #0
 800789a:	601a      	str	r2, [r3, #0]
 800789c:	605a      	str	r2, [r3, #4]
 800789e:	609a      	str	r2, [r3, #8]
 80078a0:	60da      	str	r2, [r3, #12]
 80078a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	4a1d      	ldr	r2, [pc, #116]	; (8007920 <HAL_UART_MspInit+0x94>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d133      	bne.n	8007916 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80078ae:	2300      	movs	r3, #0
 80078b0:	613b      	str	r3, [r7, #16]
 80078b2:	4b1c      	ldr	r3, [pc, #112]	; (8007924 <HAL_UART_MspInit+0x98>)
 80078b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078b6:	4a1b      	ldr	r2, [pc, #108]	; (8007924 <HAL_UART_MspInit+0x98>)
 80078b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80078bc:	6413      	str	r3, [r2, #64]	; 0x40
 80078be:	4b19      	ldr	r3, [pc, #100]	; (8007924 <HAL_UART_MspInit+0x98>)
 80078c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80078c6:	613b      	str	r3, [r7, #16]
 80078c8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80078ca:	2300      	movs	r3, #0
 80078cc:	60fb      	str	r3, [r7, #12]
 80078ce:	4b15      	ldr	r3, [pc, #84]	; (8007924 <HAL_UART_MspInit+0x98>)
 80078d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078d2:	4a14      	ldr	r2, [pc, #80]	; (8007924 <HAL_UART_MspInit+0x98>)
 80078d4:	f043 0301 	orr.w	r3, r3, #1
 80078d8:	6313      	str	r3, [r2, #48]	; 0x30
 80078da:	4b12      	ldr	r3, [pc, #72]	; (8007924 <HAL_UART_MspInit+0x98>)
 80078dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078de:	f003 0301 	and.w	r3, r3, #1
 80078e2:	60fb      	str	r3, [r7, #12]
 80078e4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80078e6:	230c      	movs	r3, #12
 80078e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078ea:	2302      	movs	r3, #2
 80078ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80078ee:	2301      	movs	r3, #1
 80078f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078f2:	2303      	movs	r3, #3
 80078f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80078f6:	2307      	movs	r3, #7
 80078f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80078fa:	f107 0314 	add.w	r3, r7, #20
 80078fe:	4619      	mov	r1, r3
 8007900:	4809      	ldr	r0, [pc, #36]	; (8007928 <HAL_UART_MspInit+0x9c>)
 8007902:	f7fa fd7f 	bl	8002404 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8007906:	2200      	movs	r2, #0
 8007908:	2100      	movs	r1, #0
 800790a:	2026      	movs	r0, #38	; 0x26
 800790c:	f7fa f9ab 	bl	8001c66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8007910:	2026      	movs	r0, #38	; 0x26
 8007912:	f7fa f9c4 	bl	8001c9e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8007916:	bf00      	nop
 8007918:	3728      	adds	r7, #40	; 0x28
 800791a:	46bd      	mov	sp, r7
 800791c:	bd80      	pop	{r7, pc}
 800791e:	bf00      	nop
 8007920:	40004400 	.word	0x40004400
 8007924:	40023800 	.word	0x40023800
 8007928:	40020000 	.word	0x40020000

0800792c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800792c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007964 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007930:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007932:	e003      	b.n	800793c <LoopCopyDataInit>

08007934 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007934:	4b0c      	ldr	r3, [pc, #48]	; (8007968 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007936:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007938:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800793a:	3104      	adds	r1, #4

0800793c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800793c:	480b      	ldr	r0, [pc, #44]	; (800796c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800793e:	4b0c      	ldr	r3, [pc, #48]	; (8007970 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007940:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007942:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007944:	d3f6      	bcc.n	8007934 <CopyDataInit>
  ldr  r2, =_sbss
 8007946:	4a0b      	ldr	r2, [pc, #44]	; (8007974 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007948:	e002      	b.n	8007950 <LoopFillZerobss>

0800794a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800794a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800794c:	f842 3b04 	str.w	r3, [r2], #4

08007950 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007950:	4b09      	ldr	r3, [pc, #36]	; (8007978 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007952:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007954:	d3f9      	bcc.n	800794a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007956:	f7ff fddf 	bl	8007518 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800795a:	f000 f817 	bl	800798c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800795e:	f7fe f8eb 	bl	8005b38 <main>
  bx  lr    
 8007962:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8007964:	2001ffff 	.word	0x2001ffff
  ldr  r3, =_sidata
 8007968:	0801d810 	.word	0x0801d810
  ldr  r0, =_sdata
 800796c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007970:	20000204 	.word	0x20000204
  ldr  r2, =_sbss
 8007974:	20000204 	.word	0x20000204
  ldr  r3, = _ebss
 8007978:	2000063c 	.word	0x2000063c

0800797c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800797c:	e7fe      	b.n	800797c <ADC_IRQHandler>
	...

08007980 <__errno>:
 8007980:	4b01      	ldr	r3, [pc, #4]	; (8007988 <__errno+0x8>)
 8007982:	6818      	ldr	r0, [r3, #0]
 8007984:	4770      	bx	lr
 8007986:	bf00      	nop
 8007988:	20000030 	.word	0x20000030

0800798c <__libc_init_array>:
 800798c:	b570      	push	{r4, r5, r6, lr}
 800798e:	4e0d      	ldr	r6, [pc, #52]	; (80079c4 <__libc_init_array+0x38>)
 8007990:	4c0d      	ldr	r4, [pc, #52]	; (80079c8 <__libc_init_array+0x3c>)
 8007992:	1ba4      	subs	r4, r4, r6
 8007994:	10a4      	asrs	r4, r4, #2
 8007996:	2500      	movs	r5, #0
 8007998:	42a5      	cmp	r5, r4
 800799a:	d109      	bne.n	80079b0 <__libc_init_array+0x24>
 800799c:	4e0b      	ldr	r6, [pc, #44]	; (80079cc <__libc_init_array+0x40>)
 800799e:	4c0c      	ldr	r4, [pc, #48]	; (80079d0 <__libc_init_array+0x44>)
 80079a0:	f002 f944 	bl	8009c2c <_init>
 80079a4:	1ba4      	subs	r4, r4, r6
 80079a6:	10a4      	asrs	r4, r4, #2
 80079a8:	2500      	movs	r5, #0
 80079aa:	42a5      	cmp	r5, r4
 80079ac:	d105      	bne.n	80079ba <__libc_init_array+0x2e>
 80079ae:	bd70      	pop	{r4, r5, r6, pc}
 80079b0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079b4:	4798      	blx	r3
 80079b6:	3501      	adds	r5, #1
 80079b8:	e7ee      	b.n	8007998 <__libc_init_array+0xc>
 80079ba:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80079be:	4798      	blx	r3
 80079c0:	3501      	adds	r5, #1
 80079c2:	e7f2      	b.n	80079aa <__libc_init_array+0x1e>
 80079c4:	0801d808 	.word	0x0801d808
 80079c8:	0801d808 	.word	0x0801d808
 80079cc:	0801d808 	.word	0x0801d808
 80079d0:	0801d80c 	.word	0x0801d80c

080079d4 <memset>:
 80079d4:	4402      	add	r2, r0
 80079d6:	4603      	mov	r3, r0
 80079d8:	4293      	cmp	r3, r2
 80079da:	d100      	bne.n	80079de <memset+0xa>
 80079dc:	4770      	bx	lr
 80079de:	f803 1b01 	strb.w	r1, [r3], #1
 80079e2:	e7f9      	b.n	80079d8 <memset+0x4>

080079e4 <__cvt>:
 80079e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80079e8:	ec55 4b10 	vmov	r4, r5, d0
 80079ec:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80079ee:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80079f2:	2d00      	cmp	r5, #0
 80079f4:	460e      	mov	r6, r1
 80079f6:	4691      	mov	r9, r2
 80079f8:	4619      	mov	r1, r3
 80079fa:	bfb8      	it	lt
 80079fc:	4622      	movlt	r2, r4
 80079fe:	462b      	mov	r3, r5
 8007a00:	f027 0720 	bic.w	r7, r7, #32
 8007a04:	bfbb      	ittet	lt
 8007a06:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007a0a:	461d      	movlt	r5, r3
 8007a0c:	2300      	movge	r3, #0
 8007a0e:	232d      	movlt	r3, #45	; 0x2d
 8007a10:	bfb8      	it	lt
 8007a12:	4614      	movlt	r4, r2
 8007a14:	2f46      	cmp	r7, #70	; 0x46
 8007a16:	700b      	strb	r3, [r1, #0]
 8007a18:	d004      	beq.n	8007a24 <__cvt+0x40>
 8007a1a:	2f45      	cmp	r7, #69	; 0x45
 8007a1c:	d100      	bne.n	8007a20 <__cvt+0x3c>
 8007a1e:	3601      	adds	r6, #1
 8007a20:	2102      	movs	r1, #2
 8007a22:	e000      	b.n	8007a26 <__cvt+0x42>
 8007a24:	2103      	movs	r1, #3
 8007a26:	ab03      	add	r3, sp, #12
 8007a28:	9301      	str	r3, [sp, #4]
 8007a2a:	ab02      	add	r3, sp, #8
 8007a2c:	9300      	str	r3, [sp, #0]
 8007a2e:	4632      	mov	r2, r6
 8007a30:	4653      	mov	r3, sl
 8007a32:	ec45 4b10 	vmov	d0, r4, r5
 8007a36:	f000 fcdf 	bl	80083f8 <_dtoa_r>
 8007a3a:	2f47      	cmp	r7, #71	; 0x47
 8007a3c:	4680      	mov	r8, r0
 8007a3e:	d102      	bne.n	8007a46 <__cvt+0x62>
 8007a40:	f019 0f01 	tst.w	r9, #1
 8007a44:	d026      	beq.n	8007a94 <__cvt+0xb0>
 8007a46:	2f46      	cmp	r7, #70	; 0x46
 8007a48:	eb08 0906 	add.w	r9, r8, r6
 8007a4c:	d111      	bne.n	8007a72 <__cvt+0x8e>
 8007a4e:	f898 3000 	ldrb.w	r3, [r8]
 8007a52:	2b30      	cmp	r3, #48	; 0x30
 8007a54:	d10a      	bne.n	8007a6c <__cvt+0x88>
 8007a56:	2200      	movs	r2, #0
 8007a58:	2300      	movs	r3, #0
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	4629      	mov	r1, r5
 8007a5e:	f7f9 f853 	bl	8000b08 <__aeabi_dcmpeq>
 8007a62:	b918      	cbnz	r0, 8007a6c <__cvt+0x88>
 8007a64:	f1c6 0601 	rsb	r6, r6, #1
 8007a68:	f8ca 6000 	str.w	r6, [sl]
 8007a6c:	f8da 3000 	ldr.w	r3, [sl]
 8007a70:	4499      	add	r9, r3
 8007a72:	2200      	movs	r2, #0
 8007a74:	2300      	movs	r3, #0
 8007a76:	4620      	mov	r0, r4
 8007a78:	4629      	mov	r1, r5
 8007a7a:	f7f9 f845 	bl	8000b08 <__aeabi_dcmpeq>
 8007a7e:	b938      	cbnz	r0, 8007a90 <__cvt+0xac>
 8007a80:	2230      	movs	r2, #48	; 0x30
 8007a82:	9b03      	ldr	r3, [sp, #12]
 8007a84:	454b      	cmp	r3, r9
 8007a86:	d205      	bcs.n	8007a94 <__cvt+0xb0>
 8007a88:	1c59      	adds	r1, r3, #1
 8007a8a:	9103      	str	r1, [sp, #12]
 8007a8c:	701a      	strb	r2, [r3, #0]
 8007a8e:	e7f8      	b.n	8007a82 <__cvt+0x9e>
 8007a90:	f8cd 900c 	str.w	r9, [sp, #12]
 8007a94:	9b03      	ldr	r3, [sp, #12]
 8007a96:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007a98:	eba3 0308 	sub.w	r3, r3, r8
 8007a9c:	4640      	mov	r0, r8
 8007a9e:	6013      	str	r3, [r2, #0]
 8007aa0:	b004      	add	sp, #16
 8007aa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08007aa6 <__exponent>:
 8007aa6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007aa8:	2900      	cmp	r1, #0
 8007aaa:	4604      	mov	r4, r0
 8007aac:	bfba      	itte	lt
 8007aae:	4249      	neglt	r1, r1
 8007ab0:	232d      	movlt	r3, #45	; 0x2d
 8007ab2:	232b      	movge	r3, #43	; 0x2b
 8007ab4:	2909      	cmp	r1, #9
 8007ab6:	f804 2b02 	strb.w	r2, [r4], #2
 8007aba:	7043      	strb	r3, [r0, #1]
 8007abc:	dd20      	ble.n	8007b00 <__exponent+0x5a>
 8007abe:	f10d 0307 	add.w	r3, sp, #7
 8007ac2:	461f      	mov	r7, r3
 8007ac4:	260a      	movs	r6, #10
 8007ac6:	fb91 f5f6 	sdiv	r5, r1, r6
 8007aca:	fb06 1115 	mls	r1, r6, r5, r1
 8007ace:	3130      	adds	r1, #48	; 0x30
 8007ad0:	2d09      	cmp	r5, #9
 8007ad2:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007ad6:	f103 32ff 	add.w	r2, r3, #4294967295
 8007ada:	4629      	mov	r1, r5
 8007adc:	dc09      	bgt.n	8007af2 <__exponent+0x4c>
 8007ade:	3130      	adds	r1, #48	; 0x30
 8007ae0:	3b02      	subs	r3, #2
 8007ae2:	f802 1c01 	strb.w	r1, [r2, #-1]
 8007ae6:	42bb      	cmp	r3, r7
 8007ae8:	4622      	mov	r2, r4
 8007aea:	d304      	bcc.n	8007af6 <__exponent+0x50>
 8007aec:	1a10      	subs	r0, r2, r0
 8007aee:	b003      	add	sp, #12
 8007af0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007af2:	4613      	mov	r3, r2
 8007af4:	e7e7      	b.n	8007ac6 <__exponent+0x20>
 8007af6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007afa:	f804 2b01 	strb.w	r2, [r4], #1
 8007afe:	e7f2      	b.n	8007ae6 <__exponent+0x40>
 8007b00:	2330      	movs	r3, #48	; 0x30
 8007b02:	4419      	add	r1, r3
 8007b04:	7083      	strb	r3, [r0, #2]
 8007b06:	1d02      	adds	r2, r0, #4
 8007b08:	70c1      	strb	r1, [r0, #3]
 8007b0a:	e7ef      	b.n	8007aec <__exponent+0x46>

08007b0c <_printf_float>:
 8007b0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b10:	b08d      	sub	sp, #52	; 0x34
 8007b12:	460c      	mov	r4, r1
 8007b14:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007b18:	4616      	mov	r6, r2
 8007b1a:	461f      	mov	r7, r3
 8007b1c:	4605      	mov	r5, r0
 8007b1e:	f001 fa23 	bl	8008f68 <_localeconv_r>
 8007b22:	6803      	ldr	r3, [r0, #0]
 8007b24:	9304      	str	r3, [sp, #16]
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7f8 fb72 	bl	8000210 <strlen>
 8007b2c:	2300      	movs	r3, #0
 8007b2e:	930a      	str	r3, [sp, #40]	; 0x28
 8007b30:	f8d8 3000 	ldr.w	r3, [r8]
 8007b34:	9005      	str	r0, [sp, #20]
 8007b36:	3307      	adds	r3, #7
 8007b38:	f023 0307 	bic.w	r3, r3, #7
 8007b3c:	f103 0208 	add.w	r2, r3, #8
 8007b40:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007b44:	f8d4 b000 	ldr.w	fp, [r4]
 8007b48:	f8c8 2000 	str.w	r2, [r8]
 8007b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b50:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007b54:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007b58:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007b5c:	9307      	str	r3, [sp, #28]
 8007b5e:	f8cd 8018 	str.w	r8, [sp, #24]
 8007b62:	f04f 32ff 	mov.w	r2, #4294967295
 8007b66:	4ba7      	ldr	r3, [pc, #668]	; (8007e04 <_printf_float+0x2f8>)
 8007b68:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b6c:	f7f8 fffe 	bl	8000b6c <__aeabi_dcmpun>
 8007b70:	bb70      	cbnz	r0, 8007bd0 <_printf_float+0xc4>
 8007b72:	f04f 32ff 	mov.w	r2, #4294967295
 8007b76:	4ba3      	ldr	r3, [pc, #652]	; (8007e04 <_printf_float+0x2f8>)
 8007b78:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007b7c:	f7f8 ffd8 	bl	8000b30 <__aeabi_dcmple>
 8007b80:	bb30      	cbnz	r0, 8007bd0 <_printf_float+0xc4>
 8007b82:	2200      	movs	r2, #0
 8007b84:	2300      	movs	r3, #0
 8007b86:	4640      	mov	r0, r8
 8007b88:	4649      	mov	r1, r9
 8007b8a:	f7f8 ffc7 	bl	8000b1c <__aeabi_dcmplt>
 8007b8e:	b110      	cbz	r0, 8007b96 <_printf_float+0x8a>
 8007b90:	232d      	movs	r3, #45	; 0x2d
 8007b92:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b96:	4a9c      	ldr	r2, [pc, #624]	; (8007e08 <_printf_float+0x2fc>)
 8007b98:	4b9c      	ldr	r3, [pc, #624]	; (8007e0c <_printf_float+0x300>)
 8007b9a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007b9e:	bf8c      	ite	hi
 8007ba0:	4690      	movhi	r8, r2
 8007ba2:	4698      	movls	r8, r3
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	f02b 0204 	bic.w	r2, fp, #4
 8007baa:	6123      	str	r3, [r4, #16]
 8007bac:	6022      	str	r2, [r4, #0]
 8007bae:	f04f 0900 	mov.w	r9, #0
 8007bb2:	9700      	str	r7, [sp, #0]
 8007bb4:	4633      	mov	r3, r6
 8007bb6:	aa0b      	add	r2, sp, #44	; 0x2c
 8007bb8:	4621      	mov	r1, r4
 8007bba:	4628      	mov	r0, r5
 8007bbc:	f000 f9e6 	bl	8007f8c <_printf_common>
 8007bc0:	3001      	adds	r0, #1
 8007bc2:	f040 808d 	bne.w	8007ce0 <_printf_float+0x1d4>
 8007bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8007bca:	b00d      	add	sp, #52	; 0x34
 8007bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bd0:	4642      	mov	r2, r8
 8007bd2:	464b      	mov	r3, r9
 8007bd4:	4640      	mov	r0, r8
 8007bd6:	4649      	mov	r1, r9
 8007bd8:	f7f8 ffc8 	bl	8000b6c <__aeabi_dcmpun>
 8007bdc:	b110      	cbz	r0, 8007be4 <_printf_float+0xd8>
 8007bde:	4a8c      	ldr	r2, [pc, #560]	; (8007e10 <_printf_float+0x304>)
 8007be0:	4b8c      	ldr	r3, [pc, #560]	; (8007e14 <_printf_float+0x308>)
 8007be2:	e7da      	b.n	8007b9a <_printf_float+0x8e>
 8007be4:	6861      	ldr	r1, [r4, #4]
 8007be6:	1c4b      	adds	r3, r1, #1
 8007be8:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8007bec:	a80a      	add	r0, sp, #40	; 0x28
 8007bee:	d13e      	bne.n	8007c6e <_printf_float+0x162>
 8007bf0:	2306      	movs	r3, #6
 8007bf2:	6063      	str	r3, [r4, #4]
 8007bf4:	2300      	movs	r3, #0
 8007bf6:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007bfa:	ab09      	add	r3, sp, #36	; 0x24
 8007bfc:	9300      	str	r3, [sp, #0]
 8007bfe:	ec49 8b10 	vmov	d0, r8, r9
 8007c02:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007c06:	6022      	str	r2, [r4, #0]
 8007c08:	f8cd a004 	str.w	sl, [sp, #4]
 8007c0c:	6861      	ldr	r1, [r4, #4]
 8007c0e:	4628      	mov	r0, r5
 8007c10:	f7ff fee8 	bl	80079e4 <__cvt>
 8007c14:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007c18:	2b47      	cmp	r3, #71	; 0x47
 8007c1a:	4680      	mov	r8, r0
 8007c1c:	d109      	bne.n	8007c32 <_printf_float+0x126>
 8007c1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c20:	1cd8      	adds	r0, r3, #3
 8007c22:	db02      	blt.n	8007c2a <_printf_float+0x11e>
 8007c24:	6862      	ldr	r2, [r4, #4]
 8007c26:	4293      	cmp	r3, r2
 8007c28:	dd47      	ble.n	8007cba <_printf_float+0x1ae>
 8007c2a:	f1aa 0a02 	sub.w	sl, sl, #2
 8007c2e:	fa5f fa8a 	uxtb.w	sl, sl
 8007c32:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007c36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007c38:	d824      	bhi.n	8007c84 <_printf_float+0x178>
 8007c3a:	3901      	subs	r1, #1
 8007c3c:	4652      	mov	r2, sl
 8007c3e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007c42:	9109      	str	r1, [sp, #36]	; 0x24
 8007c44:	f7ff ff2f 	bl	8007aa6 <__exponent>
 8007c48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c4a:	1813      	adds	r3, r2, r0
 8007c4c:	2a01      	cmp	r2, #1
 8007c4e:	4681      	mov	r9, r0
 8007c50:	6123      	str	r3, [r4, #16]
 8007c52:	dc02      	bgt.n	8007c5a <_printf_float+0x14e>
 8007c54:	6822      	ldr	r2, [r4, #0]
 8007c56:	07d1      	lsls	r1, r2, #31
 8007c58:	d501      	bpl.n	8007c5e <_printf_float+0x152>
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	6123      	str	r3, [r4, #16]
 8007c5e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d0a5      	beq.n	8007bb2 <_printf_float+0xa6>
 8007c66:	232d      	movs	r3, #45	; 0x2d
 8007c68:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c6c:	e7a1      	b.n	8007bb2 <_printf_float+0xa6>
 8007c6e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8007c72:	f000 8177 	beq.w	8007f64 <_printf_float+0x458>
 8007c76:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007c7a:	d1bb      	bne.n	8007bf4 <_printf_float+0xe8>
 8007c7c:	2900      	cmp	r1, #0
 8007c7e:	d1b9      	bne.n	8007bf4 <_printf_float+0xe8>
 8007c80:	2301      	movs	r3, #1
 8007c82:	e7b6      	b.n	8007bf2 <_printf_float+0xe6>
 8007c84:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007c88:	d119      	bne.n	8007cbe <_printf_float+0x1b2>
 8007c8a:	2900      	cmp	r1, #0
 8007c8c:	6863      	ldr	r3, [r4, #4]
 8007c8e:	dd0c      	ble.n	8007caa <_printf_float+0x19e>
 8007c90:	6121      	str	r1, [r4, #16]
 8007c92:	b913      	cbnz	r3, 8007c9a <_printf_float+0x18e>
 8007c94:	6822      	ldr	r2, [r4, #0]
 8007c96:	07d2      	lsls	r2, r2, #31
 8007c98:	d502      	bpl.n	8007ca0 <_printf_float+0x194>
 8007c9a:	3301      	adds	r3, #1
 8007c9c:	440b      	add	r3, r1
 8007c9e:	6123      	str	r3, [r4, #16]
 8007ca0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ca2:	65a3      	str	r3, [r4, #88]	; 0x58
 8007ca4:	f04f 0900 	mov.w	r9, #0
 8007ca8:	e7d9      	b.n	8007c5e <_printf_float+0x152>
 8007caa:	b913      	cbnz	r3, 8007cb2 <_printf_float+0x1a6>
 8007cac:	6822      	ldr	r2, [r4, #0]
 8007cae:	07d0      	lsls	r0, r2, #31
 8007cb0:	d501      	bpl.n	8007cb6 <_printf_float+0x1aa>
 8007cb2:	3302      	adds	r3, #2
 8007cb4:	e7f3      	b.n	8007c9e <_printf_float+0x192>
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	e7f1      	b.n	8007c9e <_printf_float+0x192>
 8007cba:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8007cbe:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8007cc2:	4293      	cmp	r3, r2
 8007cc4:	db05      	blt.n	8007cd2 <_printf_float+0x1c6>
 8007cc6:	6822      	ldr	r2, [r4, #0]
 8007cc8:	6123      	str	r3, [r4, #16]
 8007cca:	07d1      	lsls	r1, r2, #31
 8007ccc:	d5e8      	bpl.n	8007ca0 <_printf_float+0x194>
 8007cce:	3301      	adds	r3, #1
 8007cd0:	e7e5      	b.n	8007c9e <_printf_float+0x192>
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	bfd4      	ite	le
 8007cd6:	f1c3 0302 	rsble	r3, r3, #2
 8007cda:	2301      	movgt	r3, #1
 8007cdc:	4413      	add	r3, r2
 8007cde:	e7de      	b.n	8007c9e <_printf_float+0x192>
 8007ce0:	6823      	ldr	r3, [r4, #0]
 8007ce2:	055a      	lsls	r2, r3, #21
 8007ce4:	d407      	bmi.n	8007cf6 <_printf_float+0x1ea>
 8007ce6:	6923      	ldr	r3, [r4, #16]
 8007ce8:	4642      	mov	r2, r8
 8007cea:	4631      	mov	r1, r6
 8007cec:	4628      	mov	r0, r5
 8007cee:	47b8      	blx	r7
 8007cf0:	3001      	adds	r0, #1
 8007cf2:	d12b      	bne.n	8007d4c <_printf_float+0x240>
 8007cf4:	e767      	b.n	8007bc6 <_printf_float+0xba>
 8007cf6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8007cfa:	f240 80dc 	bls.w	8007eb6 <_printf_float+0x3aa>
 8007cfe:	2200      	movs	r2, #0
 8007d00:	2300      	movs	r3, #0
 8007d02:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007d06:	f7f8 feff 	bl	8000b08 <__aeabi_dcmpeq>
 8007d0a:	2800      	cmp	r0, #0
 8007d0c:	d033      	beq.n	8007d76 <_printf_float+0x26a>
 8007d0e:	2301      	movs	r3, #1
 8007d10:	4a41      	ldr	r2, [pc, #260]	; (8007e18 <_printf_float+0x30c>)
 8007d12:	4631      	mov	r1, r6
 8007d14:	4628      	mov	r0, r5
 8007d16:	47b8      	blx	r7
 8007d18:	3001      	adds	r0, #1
 8007d1a:	f43f af54 	beq.w	8007bc6 <_printf_float+0xba>
 8007d1e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007d22:	429a      	cmp	r2, r3
 8007d24:	db02      	blt.n	8007d2c <_printf_float+0x220>
 8007d26:	6823      	ldr	r3, [r4, #0]
 8007d28:	07d8      	lsls	r0, r3, #31
 8007d2a:	d50f      	bpl.n	8007d4c <_printf_float+0x240>
 8007d2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d30:	4631      	mov	r1, r6
 8007d32:	4628      	mov	r0, r5
 8007d34:	47b8      	blx	r7
 8007d36:	3001      	adds	r0, #1
 8007d38:	f43f af45 	beq.w	8007bc6 <_printf_float+0xba>
 8007d3c:	f04f 0800 	mov.w	r8, #0
 8007d40:	f104 091a 	add.w	r9, r4, #26
 8007d44:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d46:	3b01      	subs	r3, #1
 8007d48:	4543      	cmp	r3, r8
 8007d4a:	dc09      	bgt.n	8007d60 <_printf_float+0x254>
 8007d4c:	6823      	ldr	r3, [r4, #0]
 8007d4e:	079b      	lsls	r3, r3, #30
 8007d50:	f100 8103 	bmi.w	8007f5a <_printf_float+0x44e>
 8007d54:	68e0      	ldr	r0, [r4, #12]
 8007d56:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d58:	4298      	cmp	r0, r3
 8007d5a:	bfb8      	it	lt
 8007d5c:	4618      	movlt	r0, r3
 8007d5e:	e734      	b.n	8007bca <_printf_float+0xbe>
 8007d60:	2301      	movs	r3, #1
 8007d62:	464a      	mov	r2, r9
 8007d64:	4631      	mov	r1, r6
 8007d66:	4628      	mov	r0, r5
 8007d68:	47b8      	blx	r7
 8007d6a:	3001      	adds	r0, #1
 8007d6c:	f43f af2b 	beq.w	8007bc6 <_printf_float+0xba>
 8007d70:	f108 0801 	add.w	r8, r8, #1
 8007d74:	e7e6      	b.n	8007d44 <_printf_float+0x238>
 8007d76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	dc2b      	bgt.n	8007dd4 <_printf_float+0x2c8>
 8007d7c:	2301      	movs	r3, #1
 8007d7e:	4a26      	ldr	r2, [pc, #152]	; (8007e18 <_printf_float+0x30c>)
 8007d80:	4631      	mov	r1, r6
 8007d82:	4628      	mov	r0, r5
 8007d84:	47b8      	blx	r7
 8007d86:	3001      	adds	r0, #1
 8007d88:	f43f af1d 	beq.w	8007bc6 <_printf_float+0xba>
 8007d8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d8e:	b923      	cbnz	r3, 8007d9a <_printf_float+0x28e>
 8007d90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d92:	b913      	cbnz	r3, 8007d9a <_printf_float+0x28e>
 8007d94:	6823      	ldr	r3, [r4, #0]
 8007d96:	07d9      	lsls	r1, r3, #31
 8007d98:	d5d8      	bpl.n	8007d4c <_printf_float+0x240>
 8007d9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007d9e:	4631      	mov	r1, r6
 8007da0:	4628      	mov	r0, r5
 8007da2:	47b8      	blx	r7
 8007da4:	3001      	adds	r0, #1
 8007da6:	f43f af0e 	beq.w	8007bc6 <_printf_float+0xba>
 8007daa:	f04f 0900 	mov.w	r9, #0
 8007dae:	f104 0a1a 	add.w	sl, r4, #26
 8007db2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007db4:	425b      	negs	r3, r3
 8007db6:	454b      	cmp	r3, r9
 8007db8:	dc01      	bgt.n	8007dbe <_printf_float+0x2b2>
 8007dba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007dbc:	e794      	b.n	8007ce8 <_printf_float+0x1dc>
 8007dbe:	2301      	movs	r3, #1
 8007dc0:	4652      	mov	r2, sl
 8007dc2:	4631      	mov	r1, r6
 8007dc4:	4628      	mov	r0, r5
 8007dc6:	47b8      	blx	r7
 8007dc8:	3001      	adds	r0, #1
 8007dca:	f43f aefc 	beq.w	8007bc6 <_printf_float+0xba>
 8007dce:	f109 0901 	add.w	r9, r9, #1
 8007dd2:	e7ee      	b.n	8007db2 <_printf_float+0x2a6>
 8007dd4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007dd6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	bfa8      	it	ge
 8007ddc:	461a      	movge	r2, r3
 8007dde:	2a00      	cmp	r2, #0
 8007de0:	4691      	mov	r9, r2
 8007de2:	dd07      	ble.n	8007df4 <_printf_float+0x2e8>
 8007de4:	4613      	mov	r3, r2
 8007de6:	4631      	mov	r1, r6
 8007de8:	4642      	mov	r2, r8
 8007dea:	4628      	mov	r0, r5
 8007dec:	47b8      	blx	r7
 8007dee:	3001      	adds	r0, #1
 8007df0:	f43f aee9 	beq.w	8007bc6 <_printf_float+0xba>
 8007df4:	f104 031a 	add.w	r3, r4, #26
 8007df8:	f04f 0b00 	mov.w	fp, #0
 8007dfc:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007e00:	9306      	str	r3, [sp, #24]
 8007e02:	e015      	b.n	8007e30 <_printf_float+0x324>
 8007e04:	7fefffff 	.word	0x7fefffff
 8007e08:	0801d534 	.word	0x0801d534
 8007e0c:	0801d530 	.word	0x0801d530
 8007e10:	0801d53c 	.word	0x0801d53c
 8007e14:	0801d538 	.word	0x0801d538
 8007e18:	0801d540 	.word	0x0801d540
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	9a06      	ldr	r2, [sp, #24]
 8007e20:	4631      	mov	r1, r6
 8007e22:	4628      	mov	r0, r5
 8007e24:	47b8      	blx	r7
 8007e26:	3001      	adds	r0, #1
 8007e28:	f43f aecd 	beq.w	8007bc6 <_printf_float+0xba>
 8007e2c:	f10b 0b01 	add.w	fp, fp, #1
 8007e30:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007e34:	ebaa 0309 	sub.w	r3, sl, r9
 8007e38:	455b      	cmp	r3, fp
 8007e3a:	dcef      	bgt.n	8007e1c <_printf_float+0x310>
 8007e3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007e40:	429a      	cmp	r2, r3
 8007e42:	44d0      	add	r8, sl
 8007e44:	db15      	blt.n	8007e72 <_printf_float+0x366>
 8007e46:	6823      	ldr	r3, [r4, #0]
 8007e48:	07da      	lsls	r2, r3, #31
 8007e4a:	d412      	bmi.n	8007e72 <_printf_float+0x366>
 8007e4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007e50:	eba3 020a 	sub.w	r2, r3, sl
 8007e54:	eba3 0a01 	sub.w	sl, r3, r1
 8007e58:	4592      	cmp	sl, r2
 8007e5a:	bfa8      	it	ge
 8007e5c:	4692      	movge	sl, r2
 8007e5e:	f1ba 0f00 	cmp.w	sl, #0
 8007e62:	dc0e      	bgt.n	8007e82 <_printf_float+0x376>
 8007e64:	f04f 0800 	mov.w	r8, #0
 8007e68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007e6c:	f104 091a 	add.w	r9, r4, #26
 8007e70:	e019      	b.n	8007ea6 <_printf_float+0x39a>
 8007e72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007e76:	4631      	mov	r1, r6
 8007e78:	4628      	mov	r0, r5
 8007e7a:	47b8      	blx	r7
 8007e7c:	3001      	adds	r0, #1
 8007e7e:	d1e5      	bne.n	8007e4c <_printf_float+0x340>
 8007e80:	e6a1      	b.n	8007bc6 <_printf_float+0xba>
 8007e82:	4653      	mov	r3, sl
 8007e84:	4642      	mov	r2, r8
 8007e86:	4631      	mov	r1, r6
 8007e88:	4628      	mov	r0, r5
 8007e8a:	47b8      	blx	r7
 8007e8c:	3001      	adds	r0, #1
 8007e8e:	d1e9      	bne.n	8007e64 <_printf_float+0x358>
 8007e90:	e699      	b.n	8007bc6 <_printf_float+0xba>
 8007e92:	2301      	movs	r3, #1
 8007e94:	464a      	mov	r2, r9
 8007e96:	4631      	mov	r1, r6
 8007e98:	4628      	mov	r0, r5
 8007e9a:	47b8      	blx	r7
 8007e9c:	3001      	adds	r0, #1
 8007e9e:	f43f ae92 	beq.w	8007bc6 <_printf_float+0xba>
 8007ea2:	f108 0801 	add.w	r8, r8, #1
 8007ea6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007eaa:	1a9b      	subs	r3, r3, r2
 8007eac:	eba3 030a 	sub.w	r3, r3, sl
 8007eb0:	4543      	cmp	r3, r8
 8007eb2:	dcee      	bgt.n	8007e92 <_printf_float+0x386>
 8007eb4:	e74a      	b.n	8007d4c <_printf_float+0x240>
 8007eb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007eb8:	2a01      	cmp	r2, #1
 8007eba:	dc01      	bgt.n	8007ec0 <_printf_float+0x3b4>
 8007ebc:	07db      	lsls	r3, r3, #31
 8007ebe:	d53a      	bpl.n	8007f36 <_printf_float+0x42a>
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	4642      	mov	r2, r8
 8007ec4:	4631      	mov	r1, r6
 8007ec6:	4628      	mov	r0, r5
 8007ec8:	47b8      	blx	r7
 8007eca:	3001      	adds	r0, #1
 8007ecc:	f43f ae7b 	beq.w	8007bc6 <_printf_float+0xba>
 8007ed0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ed4:	4631      	mov	r1, r6
 8007ed6:	4628      	mov	r0, r5
 8007ed8:	47b8      	blx	r7
 8007eda:	3001      	adds	r0, #1
 8007edc:	f108 0801 	add.w	r8, r8, #1
 8007ee0:	f43f ae71 	beq.w	8007bc6 <_printf_float+0xba>
 8007ee4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	f103 3aff 	add.w	sl, r3, #4294967295
 8007eec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	f7f8 fe09 	bl	8000b08 <__aeabi_dcmpeq>
 8007ef6:	b9c8      	cbnz	r0, 8007f2c <_printf_float+0x420>
 8007ef8:	4653      	mov	r3, sl
 8007efa:	4642      	mov	r2, r8
 8007efc:	4631      	mov	r1, r6
 8007efe:	4628      	mov	r0, r5
 8007f00:	47b8      	blx	r7
 8007f02:	3001      	adds	r0, #1
 8007f04:	d10e      	bne.n	8007f24 <_printf_float+0x418>
 8007f06:	e65e      	b.n	8007bc6 <_printf_float+0xba>
 8007f08:	2301      	movs	r3, #1
 8007f0a:	4652      	mov	r2, sl
 8007f0c:	4631      	mov	r1, r6
 8007f0e:	4628      	mov	r0, r5
 8007f10:	47b8      	blx	r7
 8007f12:	3001      	adds	r0, #1
 8007f14:	f43f ae57 	beq.w	8007bc6 <_printf_float+0xba>
 8007f18:	f108 0801 	add.w	r8, r8, #1
 8007f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f1e:	3b01      	subs	r3, #1
 8007f20:	4543      	cmp	r3, r8
 8007f22:	dcf1      	bgt.n	8007f08 <_printf_float+0x3fc>
 8007f24:	464b      	mov	r3, r9
 8007f26:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007f2a:	e6de      	b.n	8007cea <_printf_float+0x1de>
 8007f2c:	f04f 0800 	mov.w	r8, #0
 8007f30:	f104 0a1a 	add.w	sl, r4, #26
 8007f34:	e7f2      	b.n	8007f1c <_printf_float+0x410>
 8007f36:	2301      	movs	r3, #1
 8007f38:	e7df      	b.n	8007efa <_printf_float+0x3ee>
 8007f3a:	2301      	movs	r3, #1
 8007f3c:	464a      	mov	r2, r9
 8007f3e:	4631      	mov	r1, r6
 8007f40:	4628      	mov	r0, r5
 8007f42:	47b8      	blx	r7
 8007f44:	3001      	adds	r0, #1
 8007f46:	f43f ae3e 	beq.w	8007bc6 <_printf_float+0xba>
 8007f4a:	f108 0801 	add.w	r8, r8, #1
 8007f4e:	68e3      	ldr	r3, [r4, #12]
 8007f50:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007f52:	1a9b      	subs	r3, r3, r2
 8007f54:	4543      	cmp	r3, r8
 8007f56:	dcf0      	bgt.n	8007f3a <_printf_float+0x42e>
 8007f58:	e6fc      	b.n	8007d54 <_printf_float+0x248>
 8007f5a:	f04f 0800 	mov.w	r8, #0
 8007f5e:	f104 0919 	add.w	r9, r4, #25
 8007f62:	e7f4      	b.n	8007f4e <_printf_float+0x442>
 8007f64:	2900      	cmp	r1, #0
 8007f66:	f43f ae8b 	beq.w	8007c80 <_printf_float+0x174>
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007f70:	ab09      	add	r3, sp, #36	; 0x24
 8007f72:	9300      	str	r3, [sp, #0]
 8007f74:	ec49 8b10 	vmov	d0, r8, r9
 8007f78:	6022      	str	r2, [r4, #0]
 8007f7a:	f8cd a004 	str.w	sl, [sp, #4]
 8007f7e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007f82:	4628      	mov	r0, r5
 8007f84:	f7ff fd2e 	bl	80079e4 <__cvt>
 8007f88:	4680      	mov	r8, r0
 8007f8a:	e648      	b.n	8007c1e <_printf_float+0x112>

08007f8c <_printf_common>:
 8007f8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f90:	4691      	mov	r9, r2
 8007f92:	461f      	mov	r7, r3
 8007f94:	688a      	ldr	r2, [r1, #8]
 8007f96:	690b      	ldr	r3, [r1, #16]
 8007f98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007f9c:	4293      	cmp	r3, r2
 8007f9e:	bfb8      	it	lt
 8007fa0:	4613      	movlt	r3, r2
 8007fa2:	f8c9 3000 	str.w	r3, [r9]
 8007fa6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007faa:	4606      	mov	r6, r0
 8007fac:	460c      	mov	r4, r1
 8007fae:	b112      	cbz	r2, 8007fb6 <_printf_common+0x2a>
 8007fb0:	3301      	adds	r3, #1
 8007fb2:	f8c9 3000 	str.w	r3, [r9]
 8007fb6:	6823      	ldr	r3, [r4, #0]
 8007fb8:	0699      	lsls	r1, r3, #26
 8007fba:	bf42      	ittt	mi
 8007fbc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007fc0:	3302      	addmi	r3, #2
 8007fc2:	f8c9 3000 	strmi.w	r3, [r9]
 8007fc6:	6825      	ldr	r5, [r4, #0]
 8007fc8:	f015 0506 	ands.w	r5, r5, #6
 8007fcc:	d107      	bne.n	8007fde <_printf_common+0x52>
 8007fce:	f104 0a19 	add.w	sl, r4, #25
 8007fd2:	68e3      	ldr	r3, [r4, #12]
 8007fd4:	f8d9 2000 	ldr.w	r2, [r9]
 8007fd8:	1a9b      	subs	r3, r3, r2
 8007fda:	42ab      	cmp	r3, r5
 8007fdc:	dc28      	bgt.n	8008030 <_printf_common+0xa4>
 8007fde:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007fe2:	6822      	ldr	r2, [r4, #0]
 8007fe4:	3300      	adds	r3, #0
 8007fe6:	bf18      	it	ne
 8007fe8:	2301      	movne	r3, #1
 8007fea:	0692      	lsls	r2, r2, #26
 8007fec:	d42d      	bmi.n	800804a <_printf_common+0xbe>
 8007fee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007ff2:	4639      	mov	r1, r7
 8007ff4:	4630      	mov	r0, r6
 8007ff6:	47c0      	blx	r8
 8007ff8:	3001      	adds	r0, #1
 8007ffa:	d020      	beq.n	800803e <_printf_common+0xb2>
 8007ffc:	6823      	ldr	r3, [r4, #0]
 8007ffe:	68e5      	ldr	r5, [r4, #12]
 8008000:	f8d9 2000 	ldr.w	r2, [r9]
 8008004:	f003 0306 	and.w	r3, r3, #6
 8008008:	2b04      	cmp	r3, #4
 800800a:	bf08      	it	eq
 800800c:	1aad      	subeq	r5, r5, r2
 800800e:	68a3      	ldr	r3, [r4, #8]
 8008010:	6922      	ldr	r2, [r4, #16]
 8008012:	bf0c      	ite	eq
 8008014:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008018:	2500      	movne	r5, #0
 800801a:	4293      	cmp	r3, r2
 800801c:	bfc4      	itt	gt
 800801e:	1a9b      	subgt	r3, r3, r2
 8008020:	18ed      	addgt	r5, r5, r3
 8008022:	f04f 0900 	mov.w	r9, #0
 8008026:	341a      	adds	r4, #26
 8008028:	454d      	cmp	r5, r9
 800802a:	d11a      	bne.n	8008062 <_printf_common+0xd6>
 800802c:	2000      	movs	r0, #0
 800802e:	e008      	b.n	8008042 <_printf_common+0xb6>
 8008030:	2301      	movs	r3, #1
 8008032:	4652      	mov	r2, sl
 8008034:	4639      	mov	r1, r7
 8008036:	4630      	mov	r0, r6
 8008038:	47c0      	blx	r8
 800803a:	3001      	adds	r0, #1
 800803c:	d103      	bne.n	8008046 <_printf_common+0xba>
 800803e:	f04f 30ff 	mov.w	r0, #4294967295
 8008042:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008046:	3501      	adds	r5, #1
 8008048:	e7c3      	b.n	8007fd2 <_printf_common+0x46>
 800804a:	18e1      	adds	r1, r4, r3
 800804c:	1c5a      	adds	r2, r3, #1
 800804e:	2030      	movs	r0, #48	; 0x30
 8008050:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008054:	4422      	add	r2, r4
 8008056:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800805a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800805e:	3302      	adds	r3, #2
 8008060:	e7c5      	b.n	8007fee <_printf_common+0x62>
 8008062:	2301      	movs	r3, #1
 8008064:	4622      	mov	r2, r4
 8008066:	4639      	mov	r1, r7
 8008068:	4630      	mov	r0, r6
 800806a:	47c0      	blx	r8
 800806c:	3001      	adds	r0, #1
 800806e:	d0e6      	beq.n	800803e <_printf_common+0xb2>
 8008070:	f109 0901 	add.w	r9, r9, #1
 8008074:	e7d8      	b.n	8008028 <_printf_common+0x9c>
	...

08008078 <_printf_i>:
 8008078:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800807c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8008080:	460c      	mov	r4, r1
 8008082:	7e09      	ldrb	r1, [r1, #24]
 8008084:	b085      	sub	sp, #20
 8008086:	296e      	cmp	r1, #110	; 0x6e
 8008088:	4617      	mov	r7, r2
 800808a:	4606      	mov	r6, r0
 800808c:	4698      	mov	r8, r3
 800808e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008090:	f000 80b3 	beq.w	80081fa <_printf_i+0x182>
 8008094:	d822      	bhi.n	80080dc <_printf_i+0x64>
 8008096:	2963      	cmp	r1, #99	; 0x63
 8008098:	d036      	beq.n	8008108 <_printf_i+0x90>
 800809a:	d80a      	bhi.n	80080b2 <_printf_i+0x3a>
 800809c:	2900      	cmp	r1, #0
 800809e:	f000 80b9 	beq.w	8008214 <_printf_i+0x19c>
 80080a2:	2958      	cmp	r1, #88	; 0x58
 80080a4:	f000 8083 	beq.w	80081ae <_printf_i+0x136>
 80080a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80080ac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80080b0:	e032      	b.n	8008118 <_printf_i+0xa0>
 80080b2:	2964      	cmp	r1, #100	; 0x64
 80080b4:	d001      	beq.n	80080ba <_printf_i+0x42>
 80080b6:	2969      	cmp	r1, #105	; 0x69
 80080b8:	d1f6      	bne.n	80080a8 <_printf_i+0x30>
 80080ba:	6820      	ldr	r0, [r4, #0]
 80080bc:	6813      	ldr	r3, [r2, #0]
 80080be:	0605      	lsls	r5, r0, #24
 80080c0:	f103 0104 	add.w	r1, r3, #4
 80080c4:	d52a      	bpl.n	800811c <_printf_i+0xa4>
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	6011      	str	r1, [r2, #0]
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	da03      	bge.n	80080d6 <_printf_i+0x5e>
 80080ce:	222d      	movs	r2, #45	; 0x2d
 80080d0:	425b      	negs	r3, r3
 80080d2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80080d6:	486f      	ldr	r0, [pc, #444]	; (8008294 <_printf_i+0x21c>)
 80080d8:	220a      	movs	r2, #10
 80080da:	e039      	b.n	8008150 <_printf_i+0xd8>
 80080dc:	2973      	cmp	r1, #115	; 0x73
 80080de:	f000 809d 	beq.w	800821c <_printf_i+0x1a4>
 80080e2:	d808      	bhi.n	80080f6 <_printf_i+0x7e>
 80080e4:	296f      	cmp	r1, #111	; 0x6f
 80080e6:	d020      	beq.n	800812a <_printf_i+0xb2>
 80080e8:	2970      	cmp	r1, #112	; 0x70
 80080ea:	d1dd      	bne.n	80080a8 <_printf_i+0x30>
 80080ec:	6823      	ldr	r3, [r4, #0]
 80080ee:	f043 0320 	orr.w	r3, r3, #32
 80080f2:	6023      	str	r3, [r4, #0]
 80080f4:	e003      	b.n	80080fe <_printf_i+0x86>
 80080f6:	2975      	cmp	r1, #117	; 0x75
 80080f8:	d017      	beq.n	800812a <_printf_i+0xb2>
 80080fa:	2978      	cmp	r1, #120	; 0x78
 80080fc:	d1d4      	bne.n	80080a8 <_printf_i+0x30>
 80080fe:	2378      	movs	r3, #120	; 0x78
 8008100:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008104:	4864      	ldr	r0, [pc, #400]	; (8008298 <_printf_i+0x220>)
 8008106:	e055      	b.n	80081b4 <_printf_i+0x13c>
 8008108:	6813      	ldr	r3, [r2, #0]
 800810a:	1d19      	adds	r1, r3, #4
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	6011      	str	r1, [r2, #0]
 8008110:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008114:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008118:	2301      	movs	r3, #1
 800811a:	e08c      	b.n	8008236 <_printf_i+0x1be>
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	6011      	str	r1, [r2, #0]
 8008120:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008124:	bf18      	it	ne
 8008126:	b21b      	sxthne	r3, r3
 8008128:	e7cf      	b.n	80080ca <_printf_i+0x52>
 800812a:	6813      	ldr	r3, [r2, #0]
 800812c:	6825      	ldr	r5, [r4, #0]
 800812e:	1d18      	adds	r0, r3, #4
 8008130:	6010      	str	r0, [r2, #0]
 8008132:	0628      	lsls	r0, r5, #24
 8008134:	d501      	bpl.n	800813a <_printf_i+0xc2>
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	e002      	b.n	8008140 <_printf_i+0xc8>
 800813a:	0668      	lsls	r0, r5, #25
 800813c:	d5fb      	bpl.n	8008136 <_printf_i+0xbe>
 800813e:	881b      	ldrh	r3, [r3, #0]
 8008140:	4854      	ldr	r0, [pc, #336]	; (8008294 <_printf_i+0x21c>)
 8008142:	296f      	cmp	r1, #111	; 0x6f
 8008144:	bf14      	ite	ne
 8008146:	220a      	movne	r2, #10
 8008148:	2208      	moveq	r2, #8
 800814a:	2100      	movs	r1, #0
 800814c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008150:	6865      	ldr	r5, [r4, #4]
 8008152:	60a5      	str	r5, [r4, #8]
 8008154:	2d00      	cmp	r5, #0
 8008156:	f2c0 8095 	blt.w	8008284 <_printf_i+0x20c>
 800815a:	6821      	ldr	r1, [r4, #0]
 800815c:	f021 0104 	bic.w	r1, r1, #4
 8008160:	6021      	str	r1, [r4, #0]
 8008162:	2b00      	cmp	r3, #0
 8008164:	d13d      	bne.n	80081e2 <_printf_i+0x16a>
 8008166:	2d00      	cmp	r5, #0
 8008168:	f040 808e 	bne.w	8008288 <_printf_i+0x210>
 800816c:	4665      	mov	r5, ip
 800816e:	2a08      	cmp	r2, #8
 8008170:	d10b      	bne.n	800818a <_printf_i+0x112>
 8008172:	6823      	ldr	r3, [r4, #0]
 8008174:	07db      	lsls	r3, r3, #31
 8008176:	d508      	bpl.n	800818a <_printf_i+0x112>
 8008178:	6923      	ldr	r3, [r4, #16]
 800817a:	6862      	ldr	r2, [r4, #4]
 800817c:	429a      	cmp	r2, r3
 800817e:	bfde      	ittt	le
 8008180:	2330      	movle	r3, #48	; 0x30
 8008182:	f805 3c01 	strble.w	r3, [r5, #-1]
 8008186:	f105 35ff 	addle.w	r5, r5, #4294967295
 800818a:	ebac 0305 	sub.w	r3, ip, r5
 800818e:	6123      	str	r3, [r4, #16]
 8008190:	f8cd 8000 	str.w	r8, [sp]
 8008194:	463b      	mov	r3, r7
 8008196:	aa03      	add	r2, sp, #12
 8008198:	4621      	mov	r1, r4
 800819a:	4630      	mov	r0, r6
 800819c:	f7ff fef6 	bl	8007f8c <_printf_common>
 80081a0:	3001      	adds	r0, #1
 80081a2:	d14d      	bne.n	8008240 <_printf_i+0x1c8>
 80081a4:	f04f 30ff 	mov.w	r0, #4294967295
 80081a8:	b005      	add	sp, #20
 80081aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80081ae:	4839      	ldr	r0, [pc, #228]	; (8008294 <_printf_i+0x21c>)
 80081b0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80081b4:	6813      	ldr	r3, [r2, #0]
 80081b6:	6821      	ldr	r1, [r4, #0]
 80081b8:	1d1d      	adds	r5, r3, #4
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	6015      	str	r5, [r2, #0]
 80081be:	060a      	lsls	r2, r1, #24
 80081c0:	d50b      	bpl.n	80081da <_printf_i+0x162>
 80081c2:	07ca      	lsls	r2, r1, #31
 80081c4:	bf44      	itt	mi
 80081c6:	f041 0120 	orrmi.w	r1, r1, #32
 80081ca:	6021      	strmi	r1, [r4, #0]
 80081cc:	b91b      	cbnz	r3, 80081d6 <_printf_i+0x15e>
 80081ce:	6822      	ldr	r2, [r4, #0]
 80081d0:	f022 0220 	bic.w	r2, r2, #32
 80081d4:	6022      	str	r2, [r4, #0]
 80081d6:	2210      	movs	r2, #16
 80081d8:	e7b7      	b.n	800814a <_printf_i+0xd2>
 80081da:	064d      	lsls	r5, r1, #25
 80081dc:	bf48      	it	mi
 80081de:	b29b      	uxthmi	r3, r3
 80081e0:	e7ef      	b.n	80081c2 <_printf_i+0x14a>
 80081e2:	4665      	mov	r5, ip
 80081e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80081e8:	fb02 3311 	mls	r3, r2, r1, r3
 80081ec:	5cc3      	ldrb	r3, [r0, r3]
 80081ee:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80081f2:	460b      	mov	r3, r1
 80081f4:	2900      	cmp	r1, #0
 80081f6:	d1f5      	bne.n	80081e4 <_printf_i+0x16c>
 80081f8:	e7b9      	b.n	800816e <_printf_i+0xf6>
 80081fa:	6813      	ldr	r3, [r2, #0]
 80081fc:	6825      	ldr	r5, [r4, #0]
 80081fe:	6961      	ldr	r1, [r4, #20]
 8008200:	1d18      	adds	r0, r3, #4
 8008202:	6010      	str	r0, [r2, #0]
 8008204:	0628      	lsls	r0, r5, #24
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	d501      	bpl.n	800820e <_printf_i+0x196>
 800820a:	6019      	str	r1, [r3, #0]
 800820c:	e002      	b.n	8008214 <_printf_i+0x19c>
 800820e:	066a      	lsls	r2, r5, #25
 8008210:	d5fb      	bpl.n	800820a <_printf_i+0x192>
 8008212:	8019      	strh	r1, [r3, #0]
 8008214:	2300      	movs	r3, #0
 8008216:	6123      	str	r3, [r4, #16]
 8008218:	4665      	mov	r5, ip
 800821a:	e7b9      	b.n	8008190 <_printf_i+0x118>
 800821c:	6813      	ldr	r3, [r2, #0]
 800821e:	1d19      	adds	r1, r3, #4
 8008220:	6011      	str	r1, [r2, #0]
 8008222:	681d      	ldr	r5, [r3, #0]
 8008224:	6862      	ldr	r2, [r4, #4]
 8008226:	2100      	movs	r1, #0
 8008228:	4628      	mov	r0, r5
 800822a:	f7f7 fff9 	bl	8000220 <memchr>
 800822e:	b108      	cbz	r0, 8008234 <_printf_i+0x1bc>
 8008230:	1b40      	subs	r0, r0, r5
 8008232:	6060      	str	r0, [r4, #4]
 8008234:	6863      	ldr	r3, [r4, #4]
 8008236:	6123      	str	r3, [r4, #16]
 8008238:	2300      	movs	r3, #0
 800823a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800823e:	e7a7      	b.n	8008190 <_printf_i+0x118>
 8008240:	6923      	ldr	r3, [r4, #16]
 8008242:	462a      	mov	r2, r5
 8008244:	4639      	mov	r1, r7
 8008246:	4630      	mov	r0, r6
 8008248:	47c0      	blx	r8
 800824a:	3001      	adds	r0, #1
 800824c:	d0aa      	beq.n	80081a4 <_printf_i+0x12c>
 800824e:	6823      	ldr	r3, [r4, #0]
 8008250:	079b      	lsls	r3, r3, #30
 8008252:	d413      	bmi.n	800827c <_printf_i+0x204>
 8008254:	68e0      	ldr	r0, [r4, #12]
 8008256:	9b03      	ldr	r3, [sp, #12]
 8008258:	4298      	cmp	r0, r3
 800825a:	bfb8      	it	lt
 800825c:	4618      	movlt	r0, r3
 800825e:	e7a3      	b.n	80081a8 <_printf_i+0x130>
 8008260:	2301      	movs	r3, #1
 8008262:	464a      	mov	r2, r9
 8008264:	4639      	mov	r1, r7
 8008266:	4630      	mov	r0, r6
 8008268:	47c0      	blx	r8
 800826a:	3001      	adds	r0, #1
 800826c:	d09a      	beq.n	80081a4 <_printf_i+0x12c>
 800826e:	3501      	adds	r5, #1
 8008270:	68e3      	ldr	r3, [r4, #12]
 8008272:	9a03      	ldr	r2, [sp, #12]
 8008274:	1a9b      	subs	r3, r3, r2
 8008276:	42ab      	cmp	r3, r5
 8008278:	dcf2      	bgt.n	8008260 <_printf_i+0x1e8>
 800827a:	e7eb      	b.n	8008254 <_printf_i+0x1dc>
 800827c:	2500      	movs	r5, #0
 800827e:	f104 0919 	add.w	r9, r4, #25
 8008282:	e7f5      	b.n	8008270 <_printf_i+0x1f8>
 8008284:	2b00      	cmp	r3, #0
 8008286:	d1ac      	bne.n	80081e2 <_printf_i+0x16a>
 8008288:	7803      	ldrb	r3, [r0, #0]
 800828a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800828e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008292:	e76c      	b.n	800816e <_printf_i+0xf6>
 8008294:	0801d542 	.word	0x0801d542
 8008298:	0801d553 	.word	0x0801d553

0800829c <_vsiprintf_r>:
 800829c:	b500      	push	{lr}
 800829e:	b09b      	sub	sp, #108	; 0x6c
 80082a0:	9100      	str	r1, [sp, #0]
 80082a2:	9104      	str	r1, [sp, #16]
 80082a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80082a8:	9105      	str	r1, [sp, #20]
 80082aa:	9102      	str	r1, [sp, #8]
 80082ac:	4905      	ldr	r1, [pc, #20]	; (80082c4 <_vsiprintf_r+0x28>)
 80082ae:	9103      	str	r1, [sp, #12]
 80082b0:	4669      	mov	r1, sp
 80082b2:	f001 fa65 	bl	8009780 <_svfiprintf_r>
 80082b6:	9b00      	ldr	r3, [sp, #0]
 80082b8:	2200      	movs	r2, #0
 80082ba:	701a      	strb	r2, [r3, #0]
 80082bc:	b01b      	add	sp, #108	; 0x6c
 80082be:	f85d fb04 	ldr.w	pc, [sp], #4
 80082c2:	bf00      	nop
 80082c4:	ffff0208 	.word	0xffff0208

080082c8 <vsiprintf>:
 80082c8:	4613      	mov	r3, r2
 80082ca:	460a      	mov	r2, r1
 80082cc:	4601      	mov	r1, r0
 80082ce:	4802      	ldr	r0, [pc, #8]	; (80082d8 <vsiprintf+0x10>)
 80082d0:	6800      	ldr	r0, [r0, #0]
 80082d2:	f7ff bfe3 	b.w	800829c <_vsiprintf_r>
 80082d6:	bf00      	nop
 80082d8:	20000030 	.word	0x20000030

080082dc <quorem>:
 80082dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80082e0:	6903      	ldr	r3, [r0, #16]
 80082e2:	690c      	ldr	r4, [r1, #16]
 80082e4:	42a3      	cmp	r3, r4
 80082e6:	4680      	mov	r8, r0
 80082e8:	f2c0 8082 	blt.w	80083f0 <quorem+0x114>
 80082ec:	3c01      	subs	r4, #1
 80082ee:	f101 0714 	add.w	r7, r1, #20
 80082f2:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80082f6:	f100 0614 	add.w	r6, r0, #20
 80082fa:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80082fe:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8008302:	eb06 030c 	add.w	r3, r6, ip
 8008306:	3501      	adds	r5, #1
 8008308:	eb07 090c 	add.w	r9, r7, ip
 800830c:	9301      	str	r3, [sp, #4]
 800830e:	fbb0 f5f5 	udiv	r5, r0, r5
 8008312:	b395      	cbz	r5, 800837a <quorem+0x9e>
 8008314:	f04f 0a00 	mov.w	sl, #0
 8008318:	4638      	mov	r0, r7
 800831a:	46b6      	mov	lr, r6
 800831c:	46d3      	mov	fp, sl
 800831e:	f850 2b04 	ldr.w	r2, [r0], #4
 8008322:	b293      	uxth	r3, r2
 8008324:	fb05 a303 	mla	r3, r5, r3, sl
 8008328:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800832c:	b29b      	uxth	r3, r3
 800832e:	ebab 0303 	sub.w	r3, fp, r3
 8008332:	0c12      	lsrs	r2, r2, #16
 8008334:	f8de b000 	ldr.w	fp, [lr]
 8008338:	fb05 a202 	mla	r2, r5, r2, sl
 800833c:	fa13 f38b 	uxtah	r3, r3, fp
 8008340:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8008344:	fa1f fb82 	uxth.w	fp, r2
 8008348:	f8de 2000 	ldr.w	r2, [lr]
 800834c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8008350:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008354:	b29b      	uxth	r3, r3
 8008356:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800835a:	4581      	cmp	r9, r0
 800835c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8008360:	f84e 3b04 	str.w	r3, [lr], #4
 8008364:	d2db      	bcs.n	800831e <quorem+0x42>
 8008366:	f856 300c 	ldr.w	r3, [r6, ip]
 800836a:	b933      	cbnz	r3, 800837a <quorem+0x9e>
 800836c:	9b01      	ldr	r3, [sp, #4]
 800836e:	3b04      	subs	r3, #4
 8008370:	429e      	cmp	r6, r3
 8008372:	461a      	mov	r2, r3
 8008374:	d330      	bcc.n	80083d8 <quorem+0xfc>
 8008376:	f8c8 4010 	str.w	r4, [r8, #16]
 800837a:	4640      	mov	r0, r8
 800837c:	f001 f82a 	bl	80093d4 <__mcmp>
 8008380:	2800      	cmp	r0, #0
 8008382:	db25      	blt.n	80083d0 <quorem+0xf4>
 8008384:	3501      	adds	r5, #1
 8008386:	4630      	mov	r0, r6
 8008388:	f04f 0c00 	mov.w	ip, #0
 800838c:	f857 2b04 	ldr.w	r2, [r7], #4
 8008390:	f8d0 e000 	ldr.w	lr, [r0]
 8008394:	b293      	uxth	r3, r2
 8008396:	ebac 0303 	sub.w	r3, ip, r3
 800839a:	0c12      	lsrs	r2, r2, #16
 800839c:	fa13 f38e 	uxtah	r3, r3, lr
 80083a0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80083a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80083a8:	b29b      	uxth	r3, r3
 80083aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80083ae:	45b9      	cmp	r9, r7
 80083b0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80083b4:	f840 3b04 	str.w	r3, [r0], #4
 80083b8:	d2e8      	bcs.n	800838c <quorem+0xb0>
 80083ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80083be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80083c2:	b92a      	cbnz	r2, 80083d0 <quorem+0xf4>
 80083c4:	3b04      	subs	r3, #4
 80083c6:	429e      	cmp	r6, r3
 80083c8:	461a      	mov	r2, r3
 80083ca:	d30b      	bcc.n	80083e4 <quorem+0x108>
 80083cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80083d0:	4628      	mov	r0, r5
 80083d2:	b003      	add	sp, #12
 80083d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083d8:	6812      	ldr	r2, [r2, #0]
 80083da:	3b04      	subs	r3, #4
 80083dc:	2a00      	cmp	r2, #0
 80083de:	d1ca      	bne.n	8008376 <quorem+0x9a>
 80083e0:	3c01      	subs	r4, #1
 80083e2:	e7c5      	b.n	8008370 <quorem+0x94>
 80083e4:	6812      	ldr	r2, [r2, #0]
 80083e6:	3b04      	subs	r3, #4
 80083e8:	2a00      	cmp	r2, #0
 80083ea:	d1ef      	bne.n	80083cc <quorem+0xf0>
 80083ec:	3c01      	subs	r4, #1
 80083ee:	e7ea      	b.n	80083c6 <quorem+0xea>
 80083f0:	2000      	movs	r0, #0
 80083f2:	e7ee      	b.n	80083d2 <quorem+0xf6>
 80083f4:	0000      	movs	r0, r0
	...

080083f8 <_dtoa_r>:
 80083f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80083fc:	ec57 6b10 	vmov	r6, r7, d0
 8008400:	b097      	sub	sp, #92	; 0x5c
 8008402:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008404:	9106      	str	r1, [sp, #24]
 8008406:	4604      	mov	r4, r0
 8008408:	920b      	str	r2, [sp, #44]	; 0x2c
 800840a:	9312      	str	r3, [sp, #72]	; 0x48
 800840c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008410:	e9cd 6700 	strd	r6, r7, [sp]
 8008414:	b93d      	cbnz	r5, 8008426 <_dtoa_r+0x2e>
 8008416:	2010      	movs	r0, #16
 8008418:	f000 fdb4 	bl	8008f84 <malloc>
 800841c:	6260      	str	r0, [r4, #36]	; 0x24
 800841e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008422:	6005      	str	r5, [r0, #0]
 8008424:	60c5      	str	r5, [r0, #12]
 8008426:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008428:	6819      	ldr	r1, [r3, #0]
 800842a:	b151      	cbz	r1, 8008442 <_dtoa_r+0x4a>
 800842c:	685a      	ldr	r2, [r3, #4]
 800842e:	604a      	str	r2, [r1, #4]
 8008430:	2301      	movs	r3, #1
 8008432:	4093      	lsls	r3, r2
 8008434:	608b      	str	r3, [r1, #8]
 8008436:	4620      	mov	r0, r4
 8008438:	f000 fdeb 	bl	8009012 <_Bfree>
 800843c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800843e:	2200      	movs	r2, #0
 8008440:	601a      	str	r2, [r3, #0]
 8008442:	1e3b      	subs	r3, r7, #0
 8008444:	bfbb      	ittet	lt
 8008446:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800844a:	9301      	strlt	r3, [sp, #4]
 800844c:	2300      	movge	r3, #0
 800844e:	2201      	movlt	r2, #1
 8008450:	bfac      	ite	ge
 8008452:	f8c8 3000 	strge.w	r3, [r8]
 8008456:	f8c8 2000 	strlt.w	r2, [r8]
 800845a:	4baf      	ldr	r3, [pc, #700]	; (8008718 <_dtoa_r+0x320>)
 800845c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8008460:	ea33 0308 	bics.w	r3, r3, r8
 8008464:	d114      	bne.n	8008490 <_dtoa_r+0x98>
 8008466:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008468:	f242 730f 	movw	r3, #9999	; 0x270f
 800846c:	6013      	str	r3, [r2, #0]
 800846e:	9b00      	ldr	r3, [sp, #0]
 8008470:	b923      	cbnz	r3, 800847c <_dtoa_r+0x84>
 8008472:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8008476:	2800      	cmp	r0, #0
 8008478:	f000 8542 	beq.w	8008f00 <_dtoa_r+0xb08>
 800847c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800847e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800872c <_dtoa_r+0x334>
 8008482:	2b00      	cmp	r3, #0
 8008484:	f000 8544 	beq.w	8008f10 <_dtoa_r+0xb18>
 8008488:	f10b 0303 	add.w	r3, fp, #3
 800848c:	f000 bd3e 	b.w	8008f0c <_dtoa_r+0xb14>
 8008490:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008494:	2200      	movs	r2, #0
 8008496:	2300      	movs	r3, #0
 8008498:	4630      	mov	r0, r6
 800849a:	4639      	mov	r1, r7
 800849c:	f7f8 fb34 	bl	8000b08 <__aeabi_dcmpeq>
 80084a0:	4681      	mov	r9, r0
 80084a2:	b168      	cbz	r0, 80084c0 <_dtoa_r+0xc8>
 80084a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80084a6:	2301      	movs	r3, #1
 80084a8:	6013      	str	r3, [r2, #0]
 80084aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084ac:	2b00      	cmp	r3, #0
 80084ae:	f000 8524 	beq.w	8008efa <_dtoa_r+0xb02>
 80084b2:	4b9a      	ldr	r3, [pc, #616]	; (800871c <_dtoa_r+0x324>)
 80084b4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80084b6:	f103 3bff 	add.w	fp, r3, #4294967295
 80084ba:	6013      	str	r3, [r2, #0]
 80084bc:	f000 bd28 	b.w	8008f10 <_dtoa_r+0xb18>
 80084c0:	aa14      	add	r2, sp, #80	; 0x50
 80084c2:	a915      	add	r1, sp, #84	; 0x54
 80084c4:	ec47 6b10 	vmov	d0, r6, r7
 80084c8:	4620      	mov	r0, r4
 80084ca:	f000 fffa 	bl	80094c2 <__d2b>
 80084ce:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80084d2:	9004      	str	r0, [sp, #16]
 80084d4:	2d00      	cmp	r5, #0
 80084d6:	d07c      	beq.n	80085d2 <_dtoa_r+0x1da>
 80084d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80084dc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80084e0:	46b2      	mov	sl, r6
 80084e2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80084e6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80084ea:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80084ee:	2200      	movs	r2, #0
 80084f0:	4b8b      	ldr	r3, [pc, #556]	; (8008720 <_dtoa_r+0x328>)
 80084f2:	4650      	mov	r0, sl
 80084f4:	4659      	mov	r1, fp
 80084f6:	f7f7 fee7 	bl	80002c8 <__aeabi_dsub>
 80084fa:	a381      	add	r3, pc, #516	; (adr r3, 8008700 <_dtoa_r+0x308>)
 80084fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008500:	f7f8 f89a 	bl	8000638 <__aeabi_dmul>
 8008504:	a380      	add	r3, pc, #512	; (adr r3, 8008708 <_dtoa_r+0x310>)
 8008506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800850a:	f7f7 fedf 	bl	80002cc <__adddf3>
 800850e:	4606      	mov	r6, r0
 8008510:	4628      	mov	r0, r5
 8008512:	460f      	mov	r7, r1
 8008514:	f7f8 f826 	bl	8000564 <__aeabi_i2d>
 8008518:	a37d      	add	r3, pc, #500	; (adr r3, 8008710 <_dtoa_r+0x318>)
 800851a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800851e:	f7f8 f88b 	bl	8000638 <__aeabi_dmul>
 8008522:	4602      	mov	r2, r0
 8008524:	460b      	mov	r3, r1
 8008526:	4630      	mov	r0, r6
 8008528:	4639      	mov	r1, r7
 800852a:	f7f7 fecf 	bl	80002cc <__adddf3>
 800852e:	4606      	mov	r6, r0
 8008530:	460f      	mov	r7, r1
 8008532:	f7f8 fb31 	bl	8000b98 <__aeabi_d2iz>
 8008536:	2200      	movs	r2, #0
 8008538:	4682      	mov	sl, r0
 800853a:	2300      	movs	r3, #0
 800853c:	4630      	mov	r0, r6
 800853e:	4639      	mov	r1, r7
 8008540:	f7f8 faec 	bl	8000b1c <__aeabi_dcmplt>
 8008544:	b148      	cbz	r0, 800855a <_dtoa_r+0x162>
 8008546:	4650      	mov	r0, sl
 8008548:	f7f8 f80c 	bl	8000564 <__aeabi_i2d>
 800854c:	4632      	mov	r2, r6
 800854e:	463b      	mov	r3, r7
 8008550:	f7f8 fada 	bl	8000b08 <__aeabi_dcmpeq>
 8008554:	b908      	cbnz	r0, 800855a <_dtoa_r+0x162>
 8008556:	f10a 3aff 	add.w	sl, sl, #4294967295
 800855a:	f1ba 0f16 	cmp.w	sl, #22
 800855e:	d859      	bhi.n	8008614 <_dtoa_r+0x21c>
 8008560:	4970      	ldr	r1, [pc, #448]	; (8008724 <_dtoa_r+0x32c>)
 8008562:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8008566:	e9dd 2300 	ldrd	r2, r3, [sp]
 800856a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800856e:	f7f8 faf3 	bl	8000b58 <__aeabi_dcmpgt>
 8008572:	2800      	cmp	r0, #0
 8008574:	d050      	beq.n	8008618 <_dtoa_r+0x220>
 8008576:	f10a 3aff 	add.w	sl, sl, #4294967295
 800857a:	2300      	movs	r3, #0
 800857c:	930f      	str	r3, [sp, #60]	; 0x3c
 800857e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008580:	1b5d      	subs	r5, r3, r5
 8008582:	f1b5 0801 	subs.w	r8, r5, #1
 8008586:	bf49      	itett	mi
 8008588:	f1c5 0301 	rsbmi	r3, r5, #1
 800858c:	2300      	movpl	r3, #0
 800858e:	9305      	strmi	r3, [sp, #20]
 8008590:	f04f 0800 	movmi.w	r8, #0
 8008594:	bf58      	it	pl
 8008596:	9305      	strpl	r3, [sp, #20]
 8008598:	f1ba 0f00 	cmp.w	sl, #0
 800859c:	db3e      	blt.n	800861c <_dtoa_r+0x224>
 800859e:	2300      	movs	r3, #0
 80085a0:	44d0      	add	r8, sl
 80085a2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 80085a6:	9307      	str	r3, [sp, #28]
 80085a8:	9b06      	ldr	r3, [sp, #24]
 80085aa:	2b09      	cmp	r3, #9
 80085ac:	f200 8090 	bhi.w	80086d0 <_dtoa_r+0x2d8>
 80085b0:	2b05      	cmp	r3, #5
 80085b2:	bfc4      	itt	gt
 80085b4:	3b04      	subgt	r3, #4
 80085b6:	9306      	strgt	r3, [sp, #24]
 80085b8:	9b06      	ldr	r3, [sp, #24]
 80085ba:	f1a3 0302 	sub.w	r3, r3, #2
 80085be:	bfcc      	ite	gt
 80085c0:	2500      	movgt	r5, #0
 80085c2:	2501      	movle	r5, #1
 80085c4:	2b03      	cmp	r3, #3
 80085c6:	f200 808f 	bhi.w	80086e8 <_dtoa_r+0x2f0>
 80085ca:	e8df f003 	tbb	[pc, r3]
 80085ce:	7f7d      	.short	0x7f7d
 80085d0:	7131      	.short	0x7131
 80085d2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80085d6:	441d      	add	r5, r3
 80085d8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80085dc:	2820      	cmp	r0, #32
 80085de:	dd13      	ble.n	8008608 <_dtoa_r+0x210>
 80085e0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80085e4:	9b00      	ldr	r3, [sp, #0]
 80085e6:	fa08 f800 	lsl.w	r8, r8, r0
 80085ea:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80085ee:	fa23 f000 	lsr.w	r0, r3, r0
 80085f2:	ea48 0000 	orr.w	r0, r8, r0
 80085f6:	f7f7 ffa5 	bl	8000544 <__aeabi_ui2d>
 80085fa:	2301      	movs	r3, #1
 80085fc:	4682      	mov	sl, r0
 80085fe:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8008602:	3d01      	subs	r5, #1
 8008604:	9313      	str	r3, [sp, #76]	; 0x4c
 8008606:	e772      	b.n	80084ee <_dtoa_r+0xf6>
 8008608:	9b00      	ldr	r3, [sp, #0]
 800860a:	f1c0 0020 	rsb	r0, r0, #32
 800860e:	fa03 f000 	lsl.w	r0, r3, r0
 8008612:	e7f0      	b.n	80085f6 <_dtoa_r+0x1fe>
 8008614:	2301      	movs	r3, #1
 8008616:	e7b1      	b.n	800857c <_dtoa_r+0x184>
 8008618:	900f      	str	r0, [sp, #60]	; 0x3c
 800861a:	e7b0      	b.n	800857e <_dtoa_r+0x186>
 800861c:	9b05      	ldr	r3, [sp, #20]
 800861e:	eba3 030a 	sub.w	r3, r3, sl
 8008622:	9305      	str	r3, [sp, #20]
 8008624:	f1ca 0300 	rsb	r3, sl, #0
 8008628:	9307      	str	r3, [sp, #28]
 800862a:	2300      	movs	r3, #0
 800862c:	930e      	str	r3, [sp, #56]	; 0x38
 800862e:	e7bb      	b.n	80085a8 <_dtoa_r+0x1b0>
 8008630:	2301      	movs	r3, #1
 8008632:	930a      	str	r3, [sp, #40]	; 0x28
 8008634:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008636:	2b00      	cmp	r3, #0
 8008638:	dd59      	ble.n	80086ee <_dtoa_r+0x2f6>
 800863a:	9302      	str	r3, [sp, #8]
 800863c:	4699      	mov	r9, r3
 800863e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008640:	2200      	movs	r2, #0
 8008642:	6072      	str	r2, [r6, #4]
 8008644:	2204      	movs	r2, #4
 8008646:	f102 0014 	add.w	r0, r2, #20
 800864a:	4298      	cmp	r0, r3
 800864c:	6871      	ldr	r1, [r6, #4]
 800864e:	d953      	bls.n	80086f8 <_dtoa_r+0x300>
 8008650:	4620      	mov	r0, r4
 8008652:	f000 fcaa 	bl	8008faa <_Balloc>
 8008656:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008658:	6030      	str	r0, [r6, #0]
 800865a:	f1b9 0f0e 	cmp.w	r9, #14
 800865e:	f8d3 b000 	ldr.w	fp, [r3]
 8008662:	f200 80e6 	bhi.w	8008832 <_dtoa_r+0x43a>
 8008666:	2d00      	cmp	r5, #0
 8008668:	f000 80e3 	beq.w	8008832 <_dtoa_r+0x43a>
 800866c:	ed9d 7b00 	vldr	d7, [sp]
 8008670:	f1ba 0f00 	cmp.w	sl, #0
 8008674:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008678:	dd74      	ble.n	8008764 <_dtoa_r+0x36c>
 800867a:	4a2a      	ldr	r2, [pc, #168]	; (8008724 <_dtoa_r+0x32c>)
 800867c:	f00a 030f 	and.w	r3, sl, #15
 8008680:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008684:	ed93 7b00 	vldr	d7, [r3]
 8008688:	ea4f 162a 	mov.w	r6, sl, asr #4
 800868c:	06f0      	lsls	r0, r6, #27
 800868e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008692:	d565      	bpl.n	8008760 <_dtoa_r+0x368>
 8008694:	4b24      	ldr	r3, [pc, #144]	; (8008728 <_dtoa_r+0x330>)
 8008696:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800869a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800869e:	f7f8 f8f5 	bl	800088c <__aeabi_ddiv>
 80086a2:	e9cd 0100 	strd	r0, r1, [sp]
 80086a6:	f006 060f 	and.w	r6, r6, #15
 80086aa:	2503      	movs	r5, #3
 80086ac:	4f1e      	ldr	r7, [pc, #120]	; (8008728 <_dtoa_r+0x330>)
 80086ae:	e04c      	b.n	800874a <_dtoa_r+0x352>
 80086b0:	2301      	movs	r3, #1
 80086b2:	930a      	str	r3, [sp, #40]	; 0x28
 80086b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086b6:	4453      	add	r3, sl
 80086b8:	f103 0901 	add.w	r9, r3, #1
 80086bc:	9302      	str	r3, [sp, #8]
 80086be:	464b      	mov	r3, r9
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	bfb8      	it	lt
 80086c4:	2301      	movlt	r3, #1
 80086c6:	e7ba      	b.n	800863e <_dtoa_r+0x246>
 80086c8:	2300      	movs	r3, #0
 80086ca:	e7b2      	b.n	8008632 <_dtoa_r+0x23a>
 80086cc:	2300      	movs	r3, #0
 80086ce:	e7f0      	b.n	80086b2 <_dtoa_r+0x2ba>
 80086d0:	2501      	movs	r5, #1
 80086d2:	2300      	movs	r3, #0
 80086d4:	9306      	str	r3, [sp, #24]
 80086d6:	950a      	str	r5, [sp, #40]	; 0x28
 80086d8:	f04f 33ff 	mov.w	r3, #4294967295
 80086dc:	9302      	str	r3, [sp, #8]
 80086de:	4699      	mov	r9, r3
 80086e0:	2200      	movs	r2, #0
 80086e2:	2312      	movs	r3, #18
 80086e4:	920b      	str	r2, [sp, #44]	; 0x2c
 80086e6:	e7aa      	b.n	800863e <_dtoa_r+0x246>
 80086e8:	2301      	movs	r3, #1
 80086ea:	930a      	str	r3, [sp, #40]	; 0x28
 80086ec:	e7f4      	b.n	80086d8 <_dtoa_r+0x2e0>
 80086ee:	2301      	movs	r3, #1
 80086f0:	9302      	str	r3, [sp, #8]
 80086f2:	4699      	mov	r9, r3
 80086f4:	461a      	mov	r2, r3
 80086f6:	e7f5      	b.n	80086e4 <_dtoa_r+0x2ec>
 80086f8:	3101      	adds	r1, #1
 80086fa:	6071      	str	r1, [r6, #4]
 80086fc:	0052      	lsls	r2, r2, #1
 80086fe:	e7a2      	b.n	8008646 <_dtoa_r+0x24e>
 8008700:	636f4361 	.word	0x636f4361
 8008704:	3fd287a7 	.word	0x3fd287a7
 8008708:	8b60c8b3 	.word	0x8b60c8b3
 800870c:	3fc68a28 	.word	0x3fc68a28
 8008710:	509f79fb 	.word	0x509f79fb
 8008714:	3fd34413 	.word	0x3fd34413
 8008718:	7ff00000 	.word	0x7ff00000
 800871c:	0801d541 	.word	0x0801d541
 8008720:	3ff80000 	.word	0x3ff80000
 8008724:	0801d600 	.word	0x0801d600
 8008728:	0801d5d8 	.word	0x0801d5d8
 800872c:	0801d56d 	.word	0x0801d56d
 8008730:	07f1      	lsls	r1, r6, #31
 8008732:	d508      	bpl.n	8008746 <_dtoa_r+0x34e>
 8008734:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008738:	e9d7 2300 	ldrd	r2, r3, [r7]
 800873c:	f7f7 ff7c 	bl	8000638 <__aeabi_dmul>
 8008740:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008744:	3501      	adds	r5, #1
 8008746:	1076      	asrs	r6, r6, #1
 8008748:	3708      	adds	r7, #8
 800874a:	2e00      	cmp	r6, #0
 800874c:	d1f0      	bne.n	8008730 <_dtoa_r+0x338>
 800874e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8008752:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008756:	f7f8 f899 	bl	800088c <__aeabi_ddiv>
 800875a:	e9cd 0100 	strd	r0, r1, [sp]
 800875e:	e01a      	b.n	8008796 <_dtoa_r+0x39e>
 8008760:	2502      	movs	r5, #2
 8008762:	e7a3      	b.n	80086ac <_dtoa_r+0x2b4>
 8008764:	f000 80a0 	beq.w	80088a8 <_dtoa_r+0x4b0>
 8008768:	f1ca 0600 	rsb	r6, sl, #0
 800876c:	4b9f      	ldr	r3, [pc, #636]	; (80089ec <_dtoa_r+0x5f4>)
 800876e:	4fa0      	ldr	r7, [pc, #640]	; (80089f0 <_dtoa_r+0x5f8>)
 8008770:	f006 020f 	and.w	r2, r6, #15
 8008774:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800877c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008780:	f7f7 ff5a 	bl	8000638 <__aeabi_dmul>
 8008784:	e9cd 0100 	strd	r0, r1, [sp]
 8008788:	1136      	asrs	r6, r6, #4
 800878a:	2300      	movs	r3, #0
 800878c:	2502      	movs	r5, #2
 800878e:	2e00      	cmp	r6, #0
 8008790:	d17f      	bne.n	8008892 <_dtoa_r+0x49a>
 8008792:	2b00      	cmp	r3, #0
 8008794:	d1e1      	bne.n	800875a <_dtoa_r+0x362>
 8008796:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008798:	2b00      	cmp	r3, #0
 800879a:	f000 8087 	beq.w	80088ac <_dtoa_r+0x4b4>
 800879e:	e9dd 6700 	ldrd	r6, r7, [sp]
 80087a2:	2200      	movs	r2, #0
 80087a4:	4b93      	ldr	r3, [pc, #588]	; (80089f4 <_dtoa_r+0x5fc>)
 80087a6:	4630      	mov	r0, r6
 80087a8:	4639      	mov	r1, r7
 80087aa:	f7f8 f9b7 	bl	8000b1c <__aeabi_dcmplt>
 80087ae:	2800      	cmp	r0, #0
 80087b0:	d07c      	beq.n	80088ac <_dtoa_r+0x4b4>
 80087b2:	f1b9 0f00 	cmp.w	r9, #0
 80087b6:	d079      	beq.n	80088ac <_dtoa_r+0x4b4>
 80087b8:	9b02      	ldr	r3, [sp, #8]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	dd35      	ble.n	800882a <_dtoa_r+0x432>
 80087be:	f10a 33ff 	add.w	r3, sl, #4294967295
 80087c2:	9308      	str	r3, [sp, #32]
 80087c4:	4639      	mov	r1, r7
 80087c6:	2200      	movs	r2, #0
 80087c8:	4b8b      	ldr	r3, [pc, #556]	; (80089f8 <_dtoa_r+0x600>)
 80087ca:	4630      	mov	r0, r6
 80087cc:	f7f7 ff34 	bl	8000638 <__aeabi_dmul>
 80087d0:	e9cd 0100 	strd	r0, r1, [sp]
 80087d4:	9f02      	ldr	r7, [sp, #8]
 80087d6:	3501      	adds	r5, #1
 80087d8:	4628      	mov	r0, r5
 80087da:	f7f7 fec3 	bl	8000564 <__aeabi_i2d>
 80087de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087e2:	f7f7 ff29 	bl	8000638 <__aeabi_dmul>
 80087e6:	2200      	movs	r2, #0
 80087e8:	4b84      	ldr	r3, [pc, #528]	; (80089fc <_dtoa_r+0x604>)
 80087ea:	f7f7 fd6f 	bl	80002cc <__adddf3>
 80087ee:	4605      	mov	r5, r0
 80087f0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80087f4:	2f00      	cmp	r7, #0
 80087f6:	d15d      	bne.n	80088b4 <_dtoa_r+0x4bc>
 80087f8:	2200      	movs	r2, #0
 80087fa:	4b81      	ldr	r3, [pc, #516]	; (8008a00 <_dtoa_r+0x608>)
 80087fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008800:	f7f7 fd62 	bl	80002c8 <__aeabi_dsub>
 8008804:	462a      	mov	r2, r5
 8008806:	4633      	mov	r3, r6
 8008808:	e9cd 0100 	strd	r0, r1, [sp]
 800880c:	f7f8 f9a4 	bl	8000b58 <__aeabi_dcmpgt>
 8008810:	2800      	cmp	r0, #0
 8008812:	f040 8288 	bne.w	8008d26 <_dtoa_r+0x92e>
 8008816:	462a      	mov	r2, r5
 8008818:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800881c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008820:	f7f8 f97c 	bl	8000b1c <__aeabi_dcmplt>
 8008824:	2800      	cmp	r0, #0
 8008826:	f040 827c 	bne.w	8008d22 <_dtoa_r+0x92a>
 800882a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800882e:	e9cd 2300 	strd	r2, r3, [sp]
 8008832:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008834:	2b00      	cmp	r3, #0
 8008836:	f2c0 8150 	blt.w	8008ada <_dtoa_r+0x6e2>
 800883a:	f1ba 0f0e 	cmp.w	sl, #14
 800883e:	f300 814c 	bgt.w	8008ada <_dtoa_r+0x6e2>
 8008842:	4b6a      	ldr	r3, [pc, #424]	; (80089ec <_dtoa_r+0x5f4>)
 8008844:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8008848:	ed93 7b00 	vldr	d7, [r3]
 800884c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800884e:	2b00      	cmp	r3, #0
 8008850:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008854:	f280 80d8 	bge.w	8008a08 <_dtoa_r+0x610>
 8008858:	f1b9 0f00 	cmp.w	r9, #0
 800885c:	f300 80d4 	bgt.w	8008a08 <_dtoa_r+0x610>
 8008860:	f040 825e 	bne.w	8008d20 <_dtoa_r+0x928>
 8008864:	2200      	movs	r2, #0
 8008866:	4b66      	ldr	r3, [pc, #408]	; (8008a00 <_dtoa_r+0x608>)
 8008868:	ec51 0b17 	vmov	r0, r1, d7
 800886c:	f7f7 fee4 	bl	8000638 <__aeabi_dmul>
 8008870:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008874:	f7f8 f966 	bl	8000b44 <__aeabi_dcmpge>
 8008878:	464f      	mov	r7, r9
 800887a:	464e      	mov	r6, r9
 800887c:	2800      	cmp	r0, #0
 800887e:	f040 8234 	bne.w	8008cea <_dtoa_r+0x8f2>
 8008882:	2331      	movs	r3, #49	; 0x31
 8008884:	f10b 0501 	add.w	r5, fp, #1
 8008888:	f88b 3000 	strb.w	r3, [fp]
 800888c:	f10a 0a01 	add.w	sl, sl, #1
 8008890:	e22f      	b.n	8008cf2 <_dtoa_r+0x8fa>
 8008892:	07f2      	lsls	r2, r6, #31
 8008894:	d505      	bpl.n	80088a2 <_dtoa_r+0x4aa>
 8008896:	e9d7 2300 	ldrd	r2, r3, [r7]
 800889a:	f7f7 fecd 	bl	8000638 <__aeabi_dmul>
 800889e:	3501      	adds	r5, #1
 80088a0:	2301      	movs	r3, #1
 80088a2:	1076      	asrs	r6, r6, #1
 80088a4:	3708      	adds	r7, #8
 80088a6:	e772      	b.n	800878e <_dtoa_r+0x396>
 80088a8:	2502      	movs	r5, #2
 80088aa:	e774      	b.n	8008796 <_dtoa_r+0x39e>
 80088ac:	f8cd a020 	str.w	sl, [sp, #32]
 80088b0:	464f      	mov	r7, r9
 80088b2:	e791      	b.n	80087d8 <_dtoa_r+0x3e0>
 80088b4:	4b4d      	ldr	r3, [pc, #308]	; (80089ec <_dtoa_r+0x5f4>)
 80088b6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80088ba:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 80088be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d047      	beq.n	8008954 <_dtoa_r+0x55c>
 80088c4:	4602      	mov	r2, r0
 80088c6:	460b      	mov	r3, r1
 80088c8:	2000      	movs	r0, #0
 80088ca:	494e      	ldr	r1, [pc, #312]	; (8008a04 <_dtoa_r+0x60c>)
 80088cc:	f7f7 ffde 	bl	800088c <__aeabi_ddiv>
 80088d0:	462a      	mov	r2, r5
 80088d2:	4633      	mov	r3, r6
 80088d4:	f7f7 fcf8 	bl	80002c8 <__aeabi_dsub>
 80088d8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80088dc:	465d      	mov	r5, fp
 80088de:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088e2:	f7f8 f959 	bl	8000b98 <__aeabi_d2iz>
 80088e6:	4606      	mov	r6, r0
 80088e8:	f7f7 fe3c 	bl	8000564 <__aeabi_i2d>
 80088ec:	4602      	mov	r2, r0
 80088ee:	460b      	mov	r3, r1
 80088f0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088f4:	f7f7 fce8 	bl	80002c8 <__aeabi_dsub>
 80088f8:	3630      	adds	r6, #48	; 0x30
 80088fa:	f805 6b01 	strb.w	r6, [r5], #1
 80088fe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008902:	e9cd 0100 	strd	r0, r1, [sp]
 8008906:	f7f8 f909 	bl	8000b1c <__aeabi_dcmplt>
 800890a:	2800      	cmp	r0, #0
 800890c:	d163      	bne.n	80089d6 <_dtoa_r+0x5de>
 800890e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8008912:	2000      	movs	r0, #0
 8008914:	4937      	ldr	r1, [pc, #220]	; (80089f4 <_dtoa_r+0x5fc>)
 8008916:	f7f7 fcd7 	bl	80002c8 <__aeabi_dsub>
 800891a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800891e:	f7f8 f8fd 	bl	8000b1c <__aeabi_dcmplt>
 8008922:	2800      	cmp	r0, #0
 8008924:	f040 80b7 	bne.w	8008a96 <_dtoa_r+0x69e>
 8008928:	eba5 030b 	sub.w	r3, r5, fp
 800892c:	429f      	cmp	r7, r3
 800892e:	f77f af7c 	ble.w	800882a <_dtoa_r+0x432>
 8008932:	2200      	movs	r2, #0
 8008934:	4b30      	ldr	r3, [pc, #192]	; (80089f8 <_dtoa_r+0x600>)
 8008936:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800893a:	f7f7 fe7d 	bl	8000638 <__aeabi_dmul>
 800893e:	2200      	movs	r2, #0
 8008940:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008944:	4b2c      	ldr	r3, [pc, #176]	; (80089f8 <_dtoa_r+0x600>)
 8008946:	e9dd 0100 	ldrd	r0, r1, [sp]
 800894a:	f7f7 fe75 	bl	8000638 <__aeabi_dmul>
 800894e:	e9cd 0100 	strd	r0, r1, [sp]
 8008952:	e7c4      	b.n	80088de <_dtoa_r+0x4e6>
 8008954:	462a      	mov	r2, r5
 8008956:	4633      	mov	r3, r6
 8008958:	f7f7 fe6e 	bl	8000638 <__aeabi_dmul>
 800895c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008960:	eb0b 0507 	add.w	r5, fp, r7
 8008964:	465e      	mov	r6, fp
 8008966:	e9dd 0100 	ldrd	r0, r1, [sp]
 800896a:	f7f8 f915 	bl	8000b98 <__aeabi_d2iz>
 800896e:	4607      	mov	r7, r0
 8008970:	f7f7 fdf8 	bl	8000564 <__aeabi_i2d>
 8008974:	3730      	adds	r7, #48	; 0x30
 8008976:	4602      	mov	r2, r0
 8008978:	460b      	mov	r3, r1
 800897a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800897e:	f7f7 fca3 	bl	80002c8 <__aeabi_dsub>
 8008982:	f806 7b01 	strb.w	r7, [r6], #1
 8008986:	42ae      	cmp	r6, r5
 8008988:	e9cd 0100 	strd	r0, r1, [sp]
 800898c:	f04f 0200 	mov.w	r2, #0
 8008990:	d126      	bne.n	80089e0 <_dtoa_r+0x5e8>
 8008992:	4b1c      	ldr	r3, [pc, #112]	; (8008a04 <_dtoa_r+0x60c>)
 8008994:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008998:	f7f7 fc98 	bl	80002cc <__adddf3>
 800899c:	4602      	mov	r2, r0
 800899e:	460b      	mov	r3, r1
 80089a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80089a4:	f7f8 f8d8 	bl	8000b58 <__aeabi_dcmpgt>
 80089a8:	2800      	cmp	r0, #0
 80089aa:	d174      	bne.n	8008a96 <_dtoa_r+0x69e>
 80089ac:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80089b0:	2000      	movs	r0, #0
 80089b2:	4914      	ldr	r1, [pc, #80]	; (8008a04 <_dtoa_r+0x60c>)
 80089b4:	f7f7 fc88 	bl	80002c8 <__aeabi_dsub>
 80089b8:	4602      	mov	r2, r0
 80089ba:	460b      	mov	r3, r1
 80089bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80089c0:	f7f8 f8ac 	bl	8000b1c <__aeabi_dcmplt>
 80089c4:	2800      	cmp	r0, #0
 80089c6:	f43f af30 	beq.w	800882a <_dtoa_r+0x432>
 80089ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80089ce:	2b30      	cmp	r3, #48	; 0x30
 80089d0:	f105 32ff 	add.w	r2, r5, #4294967295
 80089d4:	d002      	beq.n	80089dc <_dtoa_r+0x5e4>
 80089d6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80089da:	e04a      	b.n	8008a72 <_dtoa_r+0x67a>
 80089dc:	4615      	mov	r5, r2
 80089de:	e7f4      	b.n	80089ca <_dtoa_r+0x5d2>
 80089e0:	4b05      	ldr	r3, [pc, #20]	; (80089f8 <_dtoa_r+0x600>)
 80089e2:	f7f7 fe29 	bl	8000638 <__aeabi_dmul>
 80089e6:	e9cd 0100 	strd	r0, r1, [sp]
 80089ea:	e7bc      	b.n	8008966 <_dtoa_r+0x56e>
 80089ec:	0801d600 	.word	0x0801d600
 80089f0:	0801d5d8 	.word	0x0801d5d8
 80089f4:	3ff00000 	.word	0x3ff00000
 80089f8:	40240000 	.word	0x40240000
 80089fc:	401c0000 	.word	0x401c0000
 8008a00:	40140000 	.word	0x40140000
 8008a04:	3fe00000 	.word	0x3fe00000
 8008a08:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008a0c:	465d      	mov	r5, fp
 8008a0e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a12:	4630      	mov	r0, r6
 8008a14:	4639      	mov	r1, r7
 8008a16:	f7f7 ff39 	bl	800088c <__aeabi_ddiv>
 8008a1a:	f7f8 f8bd 	bl	8000b98 <__aeabi_d2iz>
 8008a1e:	4680      	mov	r8, r0
 8008a20:	f7f7 fda0 	bl	8000564 <__aeabi_i2d>
 8008a24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a28:	f7f7 fe06 	bl	8000638 <__aeabi_dmul>
 8008a2c:	4602      	mov	r2, r0
 8008a2e:	460b      	mov	r3, r1
 8008a30:	4630      	mov	r0, r6
 8008a32:	4639      	mov	r1, r7
 8008a34:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8008a38:	f7f7 fc46 	bl	80002c8 <__aeabi_dsub>
 8008a3c:	f805 6b01 	strb.w	r6, [r5], #1
 8008a40:	eba5 060b 	sub.w	r6, r5, fp
 8008a44:	45b1      	cmp	r9, r6
 8008a46:	4602      	mov	r2, r0
 8008a48:	460b      	mov	r3, r1
 8008a4a:	d139      	bne.n	8008ac0 <_dtoa_r+0x6c8>
 8008a4c:	f7f7 fc3e 	bl	80002cc <__adddf3>
 8008a50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a54:	4606      	mov	r6, r0
 8008a56:	460f      	mov	r7, r1
 8008a58:	f7f8 f87e 	bl	8000b58 <__aeabi_dcmpgt>
 8008a5c:	b9c8      	cbnz	r0, 8008a92 <_dtoa_r+0x69a>
 8008a5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a62:	4630      	mov	r0, r6
 8008a64:	4639      	mov	r1, r7
 8008a66:	f7f8 f84f 	bl	8000b08 <__aeabi_dcmpeq>
 8008a6a:	b110      	cbz	r0, 8008a72 <_dtoa_r+0x67a>
 8008a6c:	f018 0f01 	tst.w	r8, #1
 8008a70:	d10f      	bne.n	8008a92 <_dtoa_r+0x69a>
 8008a72:	9904      	ldr	r1, [sp, #16]
 8008a74:	4620      	mov	r0, r4
 8008a76:	f000 facc 	bl	8009012 <_Bfree>
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a7e:	702b      	strb	r3, [r5, #0]
 8008a80:	f10a 0301 	add.w	r3, sl, #1
 8008a84:	6013      	str	r3, [r2, #0]
 8008a86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	f000 8241 	beq.w	8008f10 <_dtoa_r+0xb18>
 8008a8e:	601d      	str	r5, [r3, #0]
 8008a90:	e23e      	b.n	8008f10 <_dtoa_r+0xb18>
 8008a92:	f8cd a020 	str.w	sl, [sp, #32]
 8008a96:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008a9a:	2a39      	cmp	r2, #57	; 0x39
 8008a9c:	f105 33ff 	add.w	r3, r5, #4294967295
 8008aa0:	d108      	bne.n	8008ab4 <_dtoa_r+0x6bc>
 8008aa2:	459b      	cmp	fp, r3
 8008aa4:	d10a      	bne.n	8008abc <_dtoa_r+0x6c4>
 8008aa6:	9b08      	ldr	r3, [sp, #32]
 8008aa8:	3301      	adds	r3, #1
 8008aaa:	9308      	str	r3, [sp, #32]
 8008aac:	2330      	movs	r3, #48	; 0x30
 8008aae:	f88b 3000 	strb.w	r3, [fp]
 8008ab2:	465b      	mov	r3, fp
 8008ab4:	781a      	ldrb	r2, [r3, #0]
 8008ab6:	3201      	adds	r2, #1
 8008ab8:	701a      	strb	r2, [r3, #0]
 8008aba:	e78c      	b.n	80089d6 <_dtoa_r+0x5de>
 8008abc:	461d      	mov	r5, r3
 8008abe:	e7ea      	b.n	8008a96 <_dtoa_r+0x69e>
 8008ac0:	2200      	movs	r2, #0
 8008ac2:	4b9b      	ldr	r3, [pc, #620]	; (8008d30 <_dtoa_r+0x938>)
 8008ac4:	f7f7 fdb8 	bl	8000638 <__aeabi_dmul>
 8008ac8:	2200      	movs	r2, #0
 8008aca:	2300      	movs	r3, #0
 8008acc:	4606      	mov	r6, r0
 8008ace:	460f      	mov	r7, r1
 8008ad0:	f7f8 f81a 	bl	8000b08 <__aeabi_dcmpeq>
 8008ad4:	2800      	cmp	r0, #0
 8008ad6:	d09a      	beq.n	8008a0e <_dtoa_r+0x616>
 8008ad8:	e7cb      	b.n	8008a72 <_dtoa_r+0x67a>
 8008ada:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008adc:	2a00      	cmp	r2, #0
 8008ade:	f000 808b 	beq.w	8008bf8 <_dtoa_r+0x800>
 8008ae2:	9a06      	ldr	r2, [sp, #24]
 8008ae4:	2a01      	cmp	r2, #1
 8008ae6:	dc6e      	bgt.n	8008bc6 <_dtoa_r+0x7ce>
 8008ae8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008aea:	2a00      	cmp	r2, #0
 8008aec:	d067      	beq.n	8008bbe <_dtoa_r+0x7c6>
 8008aee:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008af2:	9f07      	ldr	r7, [sp, #28]
 8008af4:	9d05      	ldr	r5, [sp, #20]
 8008af6:	9a05      	ldr	r2, [sp, #20]
 8008af8:	2101      	movs	r1, #1
 8008afa:	441a      	add	r2, r3
 8008afc:	4620      	mov	r0, r4
 8008afe:	9205      	str	r2, [sp, #20]
 8008b00:	4498      	add	r8, r3
 8008b02:	f000 fb26 	bl	8009152 <__i2b>
 8008b06:	4606      	mov	r6, r0
 8008b08:	2d00      	cmp	r5, #0
 8008b0a:	dd0c      	ble.n	8008b26 <_dtoa_r+0x72e>
 8008b0c:	f1b8 0f00 	cmp.w	r8, #0
 8008b10:	dd09      	ble.n	8008b26 <_dtoa_r+0x72e>
 8008b12:	4545      	cmp	r5, r8
 8008b14:	9a05      	ldr	r2, [sp, #20]
 8008b16:	462b      	mov	r3, r5
 8008b18:	bfa8      	it	ge
 8008b1a:	4643      	movge	r3, r8
 8008b1c:	1ad2      	subs	r2, r2, r3
 8008b1e:	9205      	str	r2, [sp, #20]
 8008b20:	1aed      	subs	r5, r5, r3
 8008b22:	eba8 0803 	sub.w	r8, r8, r3
 8008b26:	9b07      	ldr	r3, [sp, #28]
 8008b28:	b1eb      	cbz	r3, 8008b66 <_dtoa_r+0x76e>
 8008b2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d067      	beq.n	8008c00 <_dtoa_r+0x808>
 8008b30:	b18f      	cbz	r7, 8008b56 <_dtoa_r+0x75e>
 8008b32:	4631      	mov	r1, r6
 8008b34:	463a      	mov	r2, r7
 8008b36:	4620      	mov	r0, r4
 8008b38:	f000 fbaa 	bl	8009290 <__pow5mult>
 8008b3c:	9a04      	ldr	r2, [sp, #16]
 8008b3e:	4601      	mov	r1, r0
 8008b40:	4606      	mov	r6, r0
 8008b42:	4620      	mov	r0, r4
 8008b44:	f000 fb0e 	bl	8009164 <__multiply>
 8008b48:	9904      	ldr	r1, [sp, #16]
 8008b4a:	9008      	str	r0, [sp, #32]
 8008b4c:	4620      	mov	r0, r4
 8008b4e:	f000 fa60 	bl	8009012 <_Bfree>
 8008b52:	9b08      	ldr	r3, [sp, #32]
 8008b54:	9304      	str	r3, [sp, #16]
 8008b56:	9b07      	ldr	r3, [sp, #28]
 8008b58:	1bda      	subs	r2, r3, r7
 8008b5a:	d004      	beq.n	8008b66 <_dtoa_r+0x76e>
 8008b5c:	9904      	ldr	r1, [sp, #16]
 8008b5e:	4620      	mov	r0, r4
 8008b60:	f000 fb96 	bl	8009290 <__pow5mult>
 8008b64:	9004      	str	r0, [sp, #16]
 8008b66:	2101      	movs	r1, #1
 8008b68:	4620      	mov	r0, r4
 8008b6a:	f000 faf2 	bl	8009152 <__i2b>
 8008b6e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b70:	4607      	mov	r7, r0
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	f000 81d0 	beq.w	8008f18 <_dtoa_r+0xb20>
 8008b78:	461a      	mov	r2, r3
 8008b7a:	4601      	mov	r1, r0
 8008b7c:	4620      	mov	r0, r4
 8008b7e:	f000 fb87 	bl	8009290 <__pow5mult>
 8008b82:	9b06      	ldr	r3, [sp, #24]
 8008b84:	2b01      	cmp	r3, #1
 8008b86:	4607      	mov	r7, r0
 8008b88:	dc40      	bgt.n	8008c0c <_dtoa_r+0x814>
 8008b8a:	9b00      	ldr	r3, [sp, #0]
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d139      	bne.n	8008c04 <_dtoa_r+0x80c>
 8008b90:	9b01      	ldr	r3, [sp, #4]
 8008b92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d136      	bne.n	8008c08 <_dtoa_r+0x810>
 8008b9a:	9b01      	ldr	r3, [sp, #4]
 8008b9c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008ba0:	0d1b      	lsrs	r3, r3, #20
 8008ba2:	051b      	lsls	r3, r3, #20
 8008ba4:	b12b      	cbz	r3, 8008bb2 <_dtoa_r+0x7ba>
 8008ba6:	9b05      	ldr	r3, [sp, #20]
 8008ba8:	3301      	adds	r3, #1
 8008baa:	9305      	str	r3, [sp, #20]
 8008bac:	f108 0801 	add.w	r8, r8, #1
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	9307      	str	r3, [sp, #28]
 8008bb4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d12a      	bne.n	8008c10 <_dtoa_r+0x818>
 8008bba:	2001      	movs	r0, #1
 8008bbc:	e030      	b.n	8008c20 <_dtoa_r+0x828>
 8008bbe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008bc0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008bc4:	e795      	b.n	8008af2 <_dtoa_r+0x6fa>
 8008bc6:	9b07      	ldr	r3, [sp, #28]
 8008bc8:	f109 37ff 	add.w	r7, r9, #4294967295
 8008bcc:	42bb      	cmp	r3, r7
 8008bce:	bfbf      	itttt	lt
 8008bd0:	9b07      	ldrlt	r3, [sp, #28]
 8008bd2:	9707      	strlt	r7, [sp, #28]
 8008bd4:	1afa      	sublt	r2, r7, r3
 8008bd6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008bd8:	bfbb      	ittet	lt
 8008bda:	189b      	addlt	r3, r3, r2
 8008bdc:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008bde:	1bdf      	subge	r7, r3, r7
 8008be0:	2700      	movlt	r7, #0
 8008be2:	f1b9 0f00 	cmp.w	r9, #0
 8008be6:	bfb5      	itete	lt
 8008be8:	9b05      	ldrlt	r3, [sp, #20]
 8008bea:	9d05      	ldrge	r5, [sp, #20]
 8008bec:	eba3 0509 	sublt.w	r5, r3, r9
 8008bf0:	464b      	movge	r3, r9
 8008bf2:	bfb8      	it	lt
 8008bf4:	2300      	movlt	r3, #0
 8008bf6:	e77e      	b.n	8008af6 <_dtoa_r+0x6fe>
 8008bf8:	9f07      	ldr	r7, [sp, #28]
 8008bfa:	9d05      	ldr	r5, [sp, #20]
 8008bfc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008bfe:	e783      	b.n	8008b08 <_dtoa_r+0x710>
 8008c00:	9a07      	ldr	r2, [sp, #28]
 8008c02:	e7ab      	b.n	8008b5c <_dtoa_r+0x764>
 8008c04:	2300      	movs	r3, #0
 8008c06:	e7d4      	b.n	8008bb2 <_dtoa_r+0x7ba>
 8008c08:	9b00      	ldr	r3, [sp, #0]
 8008c0a:	e7d2      	b.n	8008bb2 <_dtoa_r+0x7ba>
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	9307      	str	r3, [sp, #28]
 8008c10:	693b      	ldr	r3, [r7, #16]
 8008c12:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008c16:	6918      	ldr	r0, [r3, #16]
 8008c18:	f000 fa4d 	bl	80090b6 <__hi0bits>
 8008c1c:	f1c0 0020 	rsb	r0, r0, #32
 8008c20:	4440      	add	r0, r8
 8008c22:	f010 001f 	ands.w	r0, r0, #31
 8008c26:	d047      	beq.n	8008cb8 <_dtoa_r+0x8c0>
 8008c28:	f1c0 0320 	rsb	r3, r0, #32
 8008c2c:	2b04      	cmp	r3, #4
 8008c2e:	dd3b      	ble.n	8008ca8 <_dtoa_r+0x8b0>
 8008c30:	9b05      	ldr	r3, [sp, #20]
 8008c32:	f1c0 001c 	rsb	r0, r0, #28
 8008c36:	4403      	add	r3, r0
 8008c38:	9305      	str	r3, [sp, #20]
 8008c3a:	4405      	add	r5, r0
 8008c3c:	4480      	add	r8, r0
 8008c3e:	9b05      	ldr	r3, [sp, #20]
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	dd05      	ble.n	8008c50 <_dtoa_r+0x858>
 8008c44:	461a      	mov	r2, r3
 8008c46:	9904      	ldr	r1, [sp, #16]
 8008c48:	4620      	mov	r0, r4
 8008c4a:	f000 fb6f 	bl	800932c <__lshift>
 8008c4e:	9004      	str	r0, [sp, #16]
 8008c50:	f1b8 0f00 	cmp.w	r8, #0
 8008c54:	dd05      	ble.n	8008c62 <_dtoa_r+0x86a>
 8008c56:	4639      	mov	r1, r7
 8008c58:	4642      	mov	r2, r8
 8008c5a:	4620      	mov	r0, r4
 8008c5c:	f000 fb66 	bl	800932c <__lshift>
 8008c60:	4607      	mov	r7, r0
 8008c62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c64:	b353      	cbz	r3, 8008cbc <_dtoa_r+0x8c4>
 8008c66:	4639      	mov	r1, r7
 8008c68:	9804      	ldr	r0, [sp, #16]
 8008c6a:	f000 fbb3 	bl	80093d4 <__mcmp>
 8008c6e:	2800      	cmp	r0, #0
 8008c70:	da24      	bge.n	8008cbc <_dtoa_r+0x8c4>
 8008c72:	2300      	movs	r3, #0
 8008c74:	220a      	movs	r2, #10
 8008c76:	9904      	ldr	r1, [sp, #16]
 8008c78:	4620      	mov	r0, r4
 8008c7a:	f000 f9e1 	bl	8009040 <__multadd>
 8008c7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c80:	9004      	str	r0, [sp, #16]
 8008c82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c86:	2b00      	cmp	r3, #0
 8008c88:	f000 814d 	beq.w	8008f26 <_dtoa_r+0xb2e>
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	4631      	mov	r1, r6
 8008c90:	220a      	movs	r2, #10
 8008c92:	4620      	mov	r0, r4
 8008c94:	f000 f9d4 	bl	8009040 <__multadd>
 8008c98:	9b02      	ldr	r3, [sp, #8]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	4606      	mov	r6, r0
 8008c9e:	dc4f      	bgt.n	8008d40 <_dtoa_r+0x948>
 8008ca0:	9b06      	ldr	r3, [sp, #24]
 8008ca2:	2b02      	cmp	r3, #2
 8008ca4:	dd4c      	ble.n	8008d40 <_dtoa_r+0x948>
 8008ca6:	e011      	b.n	8008ccc <_dtoa_r+0x8d4>
 8008ca8:	d0c9      	beq.n	8008c3e <_dtoa_r+0x846>
 8008caa:	9a05      	ldr	r2, [sp, #20]
 8008cac:	331c      	adds	r3, #28
 8008cae:	441a      	add	r2, r3
 8008cb0:	9205      	str	r2, [sp, #20]
 8008cb2:	441d      	add	r5, r3
 8008cb4:	4498      	add	r8, r3
 8008cb6:	e7c2      	b.n	8008c3e <_dtoa_r+0x846>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	e7f6      	b.n	8008caa <_dtoa_r+0x8b2>
 8008cbc:	f1b9 0f00 	cmp.w	r9, #0
 8008cc0:	dc38      	bgt.n	8008d34 <_dtoa_r+0x93c>
 8008cc2:	9b06      	ldr	r3, [sp, #24]
 8008cc4:	2b02      	cmp	r3, #2
 8008cc6:	dd35      	ble.n	8008d34 <_dtoa_r+0x93c>
 8008cc8:	f8cd 9008 	str.w	r9, [sp, #8]
 8008ccc:	9b02      	ldr	r3, [sp, #8]
 8008cce:	b963      	cbnz	r3, 8008cea <_dtoa_r+0x8f2>
 8008cd0:	4639      	mov	r1, r7
 8008cd2:	2205      	movs	r2, #5
 8008cd4:	4620      	mov	r0, r4
 8008cd6:	f000 f9b3 	bl	8009040 <__multadd>
 8008cda:	4601      	mov	r1, r0
 8008cdc:	4607      	mov	r7, r0
 8008cde:	9804      	ldr	r0, [sp, #16]
 8008ce0:	f000 fb78 	bl	80093d4 <__mcmp>
 8008ce4:	2800      	cmp	r0, #0
 8008ce6:	f73f adcc 	bgt.w	8008882 <_dtoa_r+0x48a>
 8008cea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008cec:	465d      	mov	r5, fp
 8008cee:	ea6f 0a03 	mvn.w	sl, r3
 8008cf2:	f04f 0900 	mov.w	r9, #0
 8008cf6:	4639      	mov	r1, r7
 8008cf8:	4620      	mov	r0, r4
 8008cfa:	f000 f98a 	bl	8009012 <_Bfree>
 8008cfe:	2e00      	cmp	r6, #0
 8008d00:	f43f aeb7 	beq.w	8008a72 <_dtoa_r+0x67a>
 8008d04:	f1b9 0f00 	cmp.w	r9, #0
 8008d08:	d005      	beq.n	8008d16 <_dtoa_r+0x91e>
 8008d0a:	45b1      	cmp	r9, r6
 8008d0c:	d003      	beq.n	8008d16 <_dtoa_r+0x91e>
 8008d0e:	4649      	mov	r1, r9
 8008d10:	4620      	mov	r0, r4
 8008d12:	f000 f97e 	bl	8009012 <_Bfree>
 8008d16:	4631      	mov	r1, r6
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f000 f97a 	bl	8009012 <_Bfree>
 8008d1e:	e6a8      	b.n	8008a72 <_dtoa_r+0x67a>
 8008d20:	2700      	movs	r7, #0
 8008d22:	463e      	mov	r6, r7
 8008d24:	e7e1      	b.n	8008cea <_dtoa_r+0x8f2>
 8008d26:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008d2a:	463e      	mov	r6, r7
 8008d2c:	e5a9      	b.n	8008882 <_dtoa_r+0x48a>
 8008d2e:	bf00      	nop
 8008d30:	40240000 	.word	0x40240000
 8008d34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008d36:	f8cd 9008 	str.w	r9, [sp, #8]
 8008d3a:	2b00      	cmp	r3, #0
 8008d3c:	f000 80fa 	beq.w	8008f34 <_dtoa_r+0xb3c>
 8008d40:	2d00      	cmp	r5, #0
 8008d42:	dd05      	ble.n	8008d50 <_dtoa_r+0x958>
 8008d44:	4631      	mov	r1, r6
 8008d46:	462a      	mov	r2, r5
 8008d48:	4620      	mov	r0, r4
 8008d4a:	f000 faef 	bl	800932c <__lshift>
 8008d4e:	4606      	mov	r6, r0
 8008d50:	9b07      	ldr	r3, [sp, #28]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d04c      	beq.n	8008df0 <_dtoa_r+0x9f8>
 8008d56:	6871      	ldr	r1, [r6, #4]
 8008d58:	4620      	mov	r0, r4
 8008d5a:	f000 f926 	bl	8008faa <_Balloc>
 8008d5e:	6932      	ldr	r2, [r6, #16]
 8008d60:	3202      	adds	r2, #2
 8008d62:	4605      	mov	r5, r0
 8008d64:	0092      	lsls	r2, r2, #2
 8008d66:	f106 010c 	add.w	r1, r6, #12
 8008d6a:	300c      	adds	r0, #12
 8008d6c:	f000 f912 	bl	8008f94 <memcpy>
 8008d70:	2201      	movs	r2, #1
 8008d72:	4629      	mov	r1, r5
 8008d74:	4620      	mov	r0, r4
 8008d76:	f000 fad9 	bl	800932c <__lshift>
 8008d7a:	9b00      	ldr	r3, [sp, #0]
 8008d7c:	f8cd b014 	str.w	fp, [sp, #20]
 8008d80:	f003 0301 	and.w	r3, r3, #1
 8008d84:	46b1      	mov	r9, r6
 8008d86:	9307      	str	r3, [sp, #28]
 8008d88:	4606      	mov	r6, r0
 8008d8a:	4639      	mov	r1, r7
 8008d8c:	9804      	ldr	r0, [sp, #16]
 8008d8e:	f7ff faa5 	bl	80082dc <quorem>
 8008d92:	4649      	mov	r1, r9
 8008d94:	4605      	mov	r5, r0
 8008d96:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008d9a:	9804      	ldr	r0, [sp, #16]
 8008d9c:	f000 fb1a 	bl	80093d4 <__mcmp>
 8008da0:	4632      	mov	r2, r6
 8008da2:	9000      	str	r0, [sp, #0]
 8008da4:	4639      	mov	r1, r7
 8008da6:	4620      	mov	r0, r4
 8008da8:	f000 fb2e 	bl	8009408 <__mdiff>
 8008dac:	68c3      	ldr	r3, [r0, #12]
 8008dae:	4602      	mov	r2, r0
 8008db0:	bb03      	cbnz	r3, 8008df4 <_dtoa_r+0x9fc>
 8008db2:	4601      	mov	r1, r0
 8008db4:	9008      	str	r0, [sp, #32]
 8008db6:	9804      	ldr	r0, [sp, #16]
 8008db8:	f000 fb0c 	bl	80093d4 <__mcmp>
 8008dbc:	9a08      	ldr	r2, [sp, #32]
 8008dbe:	4603      	mov	r3, r0
 8008dc0:	4611      	mov	r1, r2
 8008dc2:	4620      	mov	r0, r4
 8008dc4:	9308      	str	r3, [sp, #32]
 8008dc6:	f000 f924 	bl	8009012 <_Bfree>
 8008dca:	9b08      	ldr	r3, [sp, #32]
 8008dcc:	b9a3      	cbnz	r3, 8008df8 <_dtoa_r+0xa00>
 8008dce:	9a06      	ldr	r2, [sp, #24]
 8008dd0:	b992      	cbnz	r2, 8008df8 <_dtoa_r+0xa00>
 8008dd2:	9a07      	ldr	r2, [sp, #28]
 8008dd4:	b982      	cbnz	r2, 8008df8 <_dtoa_r+0xa00>
 8008dd6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008dda:	d029      	beq.n	8008e30 <_dtoa_r+0xa38>
 8008ddc:	9b00      	ldr	r3, [sp, #0]
 8008dde:	2b00      	cmp	r3, #0
 8008de0:	dd01      	ble.n	8008de6 <_dtoa_r+0x9ee>
 8008de2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008de6:	9b05      	ldr	r3, [sp, #20]
 8008de8:	1c5d      	adds	r5, r3, #1
 8008dea:	f883 8000 	strb.w	r8, [r3]
 8008dee:	e782      	b.n	8008cf6 <_dtoa_r+0x8fe>
 8008df0:	4630      	mov	r0, r6
 8008df2:	e7c2      	b.n	8008d7a <_dtoa_r+0x982>
 8008df4:	2301      	movs	r3, #1
 8008df6:	e7e3      	b.n	8008dc0 <_dtoa_r+0x9c8>
 8008df8:	9a00      	ldr	r2, [sp, #0]
 8008dfa:	2a00      	cmp	r2, #0
 8008dfc:	db04      	blt.n	8008e08 <_dtoa_r+0xa10>
 8008dfe:	d125      	bne.n	8008e4c <_dtoa_r+0xa54>
 8008e00:	9a06      	ldr	r2, [sp, #24]
 8008e02:	bb1a      	cbnz	r2, 8008e4c <_dtoa_r+0xa54>
 8008e04:	9a07      	ldr	r2, [sp, #28]
 8008e06:	bb0a      	cbnz	r2, 8008e4c <_dtoa_r+0xa54>
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	ddec      	ble.n	8008de6 <_dtoa_r+0x9ee>
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	9904      	ldr	r1, [sp, #16]
 8008e10:	4620      	mov	r0, r4
 8008e12:	f000 fa8b 	bl	800932c <__lshift>
 8008e16:	4639      	mov	r1, r7
 8008e18:	9004      	str	r0, [sp, #16]
 8008e1a:	f000 fadb 	bl	80093d4 <__mcmp>
 8008e1e:	2800      	cmp	r0, #0
 8008e20:	dc03      	bgt.n	8008e2a <_dtoa_r+0xa32>
 8008e22:	d1e0      	bne.n	8008de6 <_dtoa_r+0x9ee>
 8008e24:	f018 0f01 	tst.w	r8, #1
 8008e28:	d0dd      	beq.n	8008de6 <_dtoa_r+0x9ee>
 8008e2a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008e2e:	d1d8      	bne.n	8008de2 <_dtoa_r+0x9ea>
 8008e30:	9b05      	ldr	r3, [sp, #20]
 8008e32:	9a05      	ldr	r2, [sp, #20]
 8008e34:	1c5d      	adds	r5, r3, #1
 8008e36:	2339      	movs	r3, #57	; 0x39
 8008e38:	7013      	strb	r3, [r2, #0]
 8008e3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008e3e:	2b39      	cmp	r3, #57	; 0x39
 8008e40:	f105 32ff 	add.w	r2, r5, #4294967295
 8008e44:	d04f      	beq.n	8008ee6 <_dtoa_r+0xaee>
 8008e46:	3301      	adds	r3, #1
 8008e48:	7013      	strb	r3, [r2, #0]
 8008e4a:	e754      	b.n	8008cf6 <_dtoa_r+0x8fe>
 8008e4c:	9a05      	ldr	r2, [sp, #20]
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	f102 0501 	add.w	r5, r2, #1
 8008e54:	dd06      	ble.n	8008e64 <_dtoa_r+0xa6c>
 8008e56:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008e5a:	d0e9      	beq.n	8008e30 <_dtoa_r+0xa38>
 8008e5c:	f108 0801 	add.w	r8, r8, #1
 8008e60:	9b05      	ldr	r3, [sp, #20]
 8008e62:	e7c2      	b.n	8008dea <_dtoa_r+0x9f2>
 8008e64:	9a02      	ldr	r2, [sp, #8]
 8008e66:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008e6a:	eba5 030b 	sub.w	r3, r5, fp
 8008e6e:	4293      	cmp	r3, r2
 8008e70:	d021      	beq.n	8008eb6 <_dtoa_r+0xabe>
 8008e72:	2300      	movs	r3, #0
 8008e74:	220a      	movs	r2, #10
 8008e76:	9904      	ldr	r1, [sp, #16]
 8008e78:	4620      	mov	r0, r4
 8008e7a:	f000 f8e1 	bl	8009040 <__multadd>
 8008e7e:	45b1      	cmp	r9, r6
 8008e80:	9004      	str	r0, [sp, #16]
 8008e82:	f04f 0300 	mov.w	r3, #0
 8008e86:	f04f 020a 	mov.w	r2, #10
 8008e8a:	4649      	mov	r1, r9
 8008e8c:	4620      	mov	r0, r4
 8008e8e:	d105      	bne.n	8008e9c <_dtoa_r+0xaa4>
 8008e90:	f000 f8d6 	bl	8009040 <__multadd>
 8008e94:	4681      	mov	r9, r0
 8008e96:	4606      	mov	r6, r0
 8008e98:	9505      	str	r5, [sp, #20]
 8008e9a:	e776      	b.n	8008d8a <_dtoa_r+0x992>
 8008e9c:	f000 f8d0 	bl	8009040 <__multadd>
 8008ea0:	4631      	mov	r1, r6
 8008ea2:	4681      	mov	r9, r0
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	220a      	movs	r2, #10
 8008ea8:	4620      	mov	r0, r4
 8008eaa:	f000 f8c9 	bl	8009040 <__multadd>
 8008eae:	4606      	mov	r6, r0
 8008eb0:	e7f2      	b.n	8008e98 <_dtoa_r+0xaa0>
 8008eb2:	f04f 0900 	mov.w	r9, #0
 8008eb6:	2201      	movs	r2, #1
 8008eb8:	9904      	ldr	r1, [sp, #16]
 8008eba:	4620      	mov	r0, r4
 8008ebc:	f000 fa36 	bl	800932c <__lshift>
 8008ec0:	4639      	mov	r1, r7
 8008ec2:	9004      	str	r0, [sp, #16]
 8008ec4:	f000 fa86 	bl	80093d4 <__mcmp>
 8008ec8:	2800      	cmp	r0, #0
 8008eca:	dcb6      	bgt.n	8008e3a <_dtoa_r+0xa42>
 8008ecc:	d102      	bne.n	8008ed4 <_dtoa_r+0xadc>
 8008ece:	f018 0f01 	tst.w	r8, #1
 8008ed2:	d1b2      	bne.n	8008e3a <_dtoa_r+0xa42>
 8008ed4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008ed8:	2b30      	cmp	r3, #48	; 0x30
 8008eda:	f105 32ff 	add.w	r2, r5, #4294967295
 8008ede:	f47f af0a 	bne.w	8008cf6 <_dtoa_r+0x8fe>
 8008ee2:	4615      	mov	r5, r2
 8008ee4:	e7f6      	b.n	8008ed4 <_dtoa_r+0xadc>
 8008ee6:	4593      	cmp	fp, r2
 8008ee8:	d105      	bne.n	8008ef6 <_dtoa_r+0xafe>
 8008eea:	2331      	movs	r3, #49	; 0x31
 8008eec:	f10a 0a01 	add.w	sl, sl, #1
 8008ef0:	f88b 3000 	strb.w	r3, [fp]
 8008ef4:	e6ff      	b.n	8008cf6 <_dtoa_r+0x8fe>
 8008ef6:	4615      	mov	r5, r2
 8008ef8:	e79f      	b.n	8008e3a <_dtoa_r+0xa42>
 8008efa:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008f60 <_dtoa_r+0xb68>
 8008efe:	e007      	b.n	8008f10 <_dtoa_r+0xb18>
 8008f00:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f02:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008f64 <_dtoa_r+0xb6c>
 8008f06:	b11b      	cbz	r3, 8008f10 <_dtoa_r+0xb18>
 8008f08:	f10b 0308 	add.w	r3, fp, #8
 8008f0c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008f0e:	6013      	str	r3, [r2, #0]
 8008f10:	4658      	mov	r0, fp
 8008f12:	b017      	add	sp, #92	; 0x5c
 8008f14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f18:	9b06      	ldr	r3, [sp, #24]
 8008f1a:	2b01      	cmp	r3, #1
 8008f1c:	f77f ae35 	ble.w	8008b8a <_dtoa_r+0x792>
 8008f20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008f22:	9307      	str	r3, [sp, #28]
 8008f24:	e649      	b.n	8008bba <_dtoa_r+0x7c2>
 8008f26:	9b02      	ldr	r3, [sp, #8]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	dc03      	bgt.n	8008f34 <_dtoa_r+0xb3c>
 8008f2c:	9b06      	ldr	r3, [sp, #24]
 8008f2e:	2b02      	cmp	r3, #2
 8008f30:	f73f aecc 	bgt.w	8008ccc <_dtoa_r+0x8d4>
 8008f34:	465d      	mov	r5, fp
 8008f36:	4639      	mov	r1, r7
 8008f38:	9804      	ldr	r0, [sp, #16]
 8008f3a:	f7ff f9cf 	bl	80082dc <quorem>
 8008f3e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008f42:	f805 8b01 	strb.w	r8, [r5], #1
 8008f46:	9a02      	ldr	r2, [sp, #8]
 8008f48:	eba5 030b 	sub.w	r3, r5, fp
 8008f4c:	429a      	cmp	r2, r3
 8008f4e:	ddb0      	ble.n	8008eb2 <_dtoa_r+0xaba>
 8008f50:	2300      	movs	r3, #0
 8008f52:	220a      	movs	r2, #10
 8008f54:	9904      	ldr	r1, [sp, #16]
 8008f56:	4620      	mov	r0, r4
 8008f58:	f000 f872 	bl	8009040 <__multadd>
 8008f5c:	9004      	str	r0, [sp, #16]
 8008f5e:	e7ea      	b.n	8008f36 <_dtoa_r+0xb3e>
 8008f60:	0801d540 	.word	0x0801d540
 8008f64:	0801d564 	.word	0x0801d564

08008f68 <_localeconv_r>:
 8008f68:	4b04      	ldr	r3, [pc, #16]	; (8008f7c <_localeconv_r+0x14>)
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	6a18      	ldr	r0, [r3, #32]
 8008f6e:	4b04      	ldr	r3, [pc, #16]	; (8008f80 <_localeconv_r+0x18>)
 8008f70:	2800      	cmp	r0, #0
 8008f72:	bf08      	it	eq
 8008f74:	4618      	moveq	r0, r3
 8008f76:	30f0      	adds	r0, #240	; 0xf0
 8008f78:	4770      	bx	lr
 8008f7a:	bf00      	nop
 8008f7c:	20000030 	.word	0x20000030
 8008f80:	20000094 	.word	0x20000094

08008f84 <malloc>:
 8008f84:	4b02      	ldr	r3, [pc, #8]	; (8008f90 <malloc+0xc>)
 8008f86:	4601      	mov	r1, r0
 8008f88:	6818      	ldr	r0, [r3, #0]
 8008f8a:	f000 bb45 	b.w	8009618 <_malloc_r>
 8008f8e:	bf00      	nop
 8008f90:	20000030 	.word	0x20000030

08008f94 <memcpy>:
 8008f94:	b510      	push	{r4, lr}
 8008f96:	1e43      	subs	r3, r0, #1
 8008f98:	440a      	add	r2, r1
 8008f9a:	4291      	cmp	r1, r2
 8008f9c:	d100      	bne.n	8008fa0 <memcpy+0xc>
 8008f9e:	bd10      	pop	{r4, pc}
 8008fa0:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008fa4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008fa8:	e7f7      	b.n	8008f9a <memcpy+0x6>

08008faa <_Balloc>:
 8008faa:	b570      	push	{r4, r5, r6, lr}
 8008fac:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008fae:	4604      	mov	r4, r0
 8008fb0:	460e      	mov	r6, r1
 8008fb2:	b93d      	cbnz	r5, 8008fc4 <_Balloc+0x1a>
 8008fb4:	2010      	movs	r0, #16
 8008fb6:	f7ff ffe5 	bl	8008f84 <malloc>
 8008fba:	6260      	str	r0, [r4, #36]	; 0x24
 8008fbc:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008fc0:	6005      	str	r5, [r0, #0]
 8008fc2:	60c5      	str	r5, [r0, #12]
 8008fc4:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8008fc6:	68eb      	ldr	r3, [r5, #12]
 8008fc8:	b183      	cbz	r3, 8008fec <_Balloc+0x42>
 8008fca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008fcc:	68db      	ldr	r3, [r3, #12]
 8008fce:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008fd2:	b9b8      	cbnz	r0, 8009004 <_Balloc+0x5a>
 8008fd4:	2101      	movs	r1, #1
 8008fd6:	fa01 f506 	lsl.w	r5, r1, r6
 8008fda:	1d6a      	adds	r2, r5, #5
 8008fdc:	0092      	lsls	r2, r2, #2
 8008fde:	4620      	mov	r0, r4
 8008fe0:	f000 fabe 	bl	8009560 <_calloc_r>
 8008fe4:	b160      	cbz	r0, 8009000 <_Balloc+0x56>
 8008fe6:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8008fea:	e00e      	b.n	800900a <_Balloc+0x60>
 8008fec:	2221      	movs	r2, #33	; 0x21
 8008fee:	2104      	movs	r1, #4
 8008ff0:	4620      	mov	r0, r4
 8008ff2:	f000 fab5 	bl	8009560 <_calloc_r>
 8008ff6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ff8:	60e8      	str	r0, [r5, #12]
 8008ffa:	68db      	ldr	r3, [r3, #12]
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d1e4      	bne.n	8008fca <_Balloc+0x20>
 8009000:	2000      	movs	r0, #0
 8009002:	bd70      	pop	{r4, r5, r6, pc}
 8009004:	6802      	ldr	r2, [r0, #0]
 8009006:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800900a:	2300      	movs	r3, #0
 800900c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009010:	e7f7      	b.n	8009002 <_Balloc+0x58>

08009012 <_Bfree>:
 8009012:	b570      	push	{r4, r5, r6, lr}
 8009014:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8009016:	4606      	mov	r6, r0
 8009018:	460d      	mov	r5, r1
 800901a:	b93c      	cbnz	r4, 800902c <_Bfree+0x1a>
 800901c:	2010      	movs	r0, #16
 800901e:	f7ff ffb1 	bl	8008f84 <malloc>
 8009022:	6270      	str	r0, [r6, #36]	; 0x24
 8009024:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009028:	6004      	str	r4, [r0, #0]
 800902a:	60c4      	str	r4, [r0, #12]
 800902c:	b13d      	cbz	r5, 800903e <_Bfree+0x2c>
 800902e:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009030:	686a      	ldr	r2, [r5, #4]
 8009032:	68db      	ldr	r3, [r3, #12]
 8009034:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009038:	6029      	str	r1, [r5, #0]
 800903a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800903e:	bd70      	pop	{r4, r5, r6, pc}

08009040 <__multadd>:
 8009040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009044:	690d      	ldr	r5, [r1, #16]
 8009046:	461f      	mov	r7, r3
 8009048:	4606      	mov	r6, r0
 800904a:	460c      	mov	r4, r1
 800904c:	f101 0c14 	add.w	ip, r1, #20
 8009050:	2300      	movs	r3, #0
 8009052:	f8dc 0000 	ldr.w	r0, [ip]
 8009056:	b281      	uxth	r1, r0
 8009058:	fb02 7101 	mla	r1, r2, r1, r7
 800905c:	0c0f      	lsrs	r7, r1, #16
 800905e:	0c00      	lsrs	r0, r0, #16
 8009060:	fb02 7000 	mla	r0, r2, r0, r7
 8009064:	b289      	uxth	r1, r1
 8009066:	3301      	adds	r3, #1
 8009068:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800906c:	429d      	cmp	r5, r3
 800906e:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8009072:	f84c 1b04 	str.w	r1, [ip], #4
 8009076:	dcec      	bgt.n	8009052 <__multadd+0x12>
 8009078:	b1d7      	cbz	r7, 80090b0 <__multadd+0x70>
 800907a:	68a3      	ldr	r3, [r4, #8]
 800907c:	42ab      	cmp	r3, r5
 800907e:	dc12      	bgt.n	80090a6 <__multadd+0x66>
 8009080:	6861      	ldr	r1, [r4, #4]
 8009082:	4630      	mov	r0, r6
 8009084:	3101      	adds	r1, #1
 8009086:	f7ff ff90 	bl	8008faa <_Balloc>
 800908a:	6922      	ldr	r2, [r4, #16]
 800908c:	3202      	adds	r2, #2
 800908e:	f104 010c 	add.w	r1, r4, #12
 8009092:	4680      	mov	r8, r0
 8009094:	0092      	lsls	r2, r2, #2
 8009096:	300c      	adds	r0, #12
 8009098:	f7ff ff7c 	bl	8008f94 <memcpy>
 800909c:	4621      	mov	r1, r4
 800909e:	4630      	mov	r0, r6
 80090a0:	f7ff ffb7 	bl	8009012 <_Bfree>
 80090a4:	4644      	mov	r4, r8
 80090a6:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80090aa:	3501      	adds	r5, #1
 80090ac:	615f      	str	r7, [r3, #20]
 80090ae:	6125      	str	r5, [r4, #16]
 80090b0:	4620      	mov	r0, r4
 80090b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080090b6 <__hi0bits>:
 80090b6:	0c02      	lsrs	r2, r0, #16
 80090b8:	0412      	lsls	r2, r2, #16
 80090ba:	4603      	mov	r3, r0
 80090bc:	b9b2      	cbnz	r2, 80090ec <__hi0bits+0x36>
 80090be:	0403      	lsls	r3, r0, #16
 80090c0:	2010      	movs	r0, #16
 80090c2:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80090c6:	bf04      	itt	eq
 80090c8:	021b      	lsleq	r3, r3, #8
 80090ca:	3008      	addeq	r0, #8
 80090cc:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80090d0:	bf04      	itt	eq
 80090d2:	011b      	lsleq	r3, r3, #4
 80090d4:	3004      	addeq	r0, #4
 80090d6:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80090da:	bf04      	itt	eq
 80090dc:	009b      	lsleq	r3, r3, #2
 80090de:	3002      	addeq	r0, #2
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	db06      	blt.n	80090f2 <__hi0bits+0x3c>
 80090e4:	005b      	lsls	r3, r3, #1
 80090e6:	d503      	bpl.n	80090f0 <__hi0bits+0x3a>
 80090e8:	3001      	adds	r0, #1
 80090ea:	4770      	bx	lr
 80090ec:	2000      	movs	r0, #0
 80090ee:	e7e8      	b.n	80090c2 <__hi0bits+0xc>
 80090f0:	2020      	movs	r0, #32
 80090f2:	4770      	bx	lr

080090f4 <__lo0bits>:
 80090f4:	6803      	ldr	r3, [r0, #0]
 80090f6:	f013 0207 	ands.w	r2, r3, #7
 80090fa:	4601      	mov	r1, r0
 80090fc:	d00b      	beq.n	8009116 <__lo0bits+0x22>
 80090fe:	07da      	lsls	r2, r3, #31
 8009100:	d423      	bmi.n	800914a <__lo0bits+0x56>
 8009102:	0798      	lsls	r0, r3, #30
 8009104:	bf49      	itett	mi
 8009106:	085b      	lsrmi	r3, r3, #1
 8009108:	089b      	lsrpl	r3, r3, #2
 800910a:	2001      	movmi	r0, #1
 800910c:	600b      	strmi	r3, [r1, #0]
 800910e:	bf5c      	itt	pl
 8009110:	600b      	strpl	r3, [r1, #0]
 8009112:	2002      	movpl	r0, #2
 8009114:	4770      	bx	lr
 8009116:	b298      	uxth	r0, r3
 8009118:	b9a8      	cbnz	r0, 8009146 <__lo0bits+0x52>
 800911a:	0c1b      	lsrs	r3, r3, #16
 800911c:	2010      	movs	r0, #16
 800911e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009122:	bf04      	itt	eq
 8009124:	0a1b      	lsreq	r3, r3, #8
 8009126:	3008      	addeq	r0, #8
 8009128:	071a      	lsls	r2, r3, #28
 800912a:	bf04      	itt	eq
 800912c:	091b      	lsreq	r3, r3, #4
 800912e:	3004      	addeq	r0, #4
 8009130:	079a      	lsls	r2, r3, #30
 8009132:	bf04      	itt	eq
 8009134:	089b      	lsreq	r3, r3, #2
 8009136:	3002      	addeq	r0, #2
 8009138:	07da      	lsls	r2, r3, #31
 800913a:	d402      	bmi.n	8009142 <__lo0bits+0x4e>
 800913c:	085b      	lsrs	r3, r3, #1
 800913e:	d006      	beq.n	800914e <__lo0bits+0x5a>
 8009140:	3001      	adds	r0, #1
 8009142:	600b      	str	r3, [r1, #0]
 8009144:	4770      	bx	lr
 8009146:	4610      	mov	r0, r2
 8009148:	e7e9      	b.n	800911e <__lo0bits+0x2a>
 800914a:	2000      	movs	r0, #0
 800914c:	4770      	bx	lr
 800914e:	2020      	movs	r0, #32
 8009150:	4770      	bx	lr

08009152 <__i2b>:
 8009152:	b510      	push	{r4, lr}
 8009154:	460c      	mov	r4, r1
 8009156:	2101      	movs	r1, #1
 8009158:	f7ff ff27 	bl	8008faa <_Balloc>
 800915c:	2201      	movs	r2, #1
 800915e:	6144      	str	r4, [r0, #20]
 8009160:	6102      	str	r2, [r0, #16]
 8009162:	bd10      	pop	{r4, pc}

08009164 <__multiply>:
 8009164:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009168:	4614      	mov	r4, r2
 800916a:	690a      	ldr	r2, [r1, #16]
 800916c:	6923      	ldr	r3, [r4, #16]
 800916e:	429a      	cmp	r2, r3
 8009170:	bfb8      	it	lt
 8009172:	460b      	movlt	r3, r1
 8009174:	4688      	mov	r8, r1
 8009176:	bfbc      	itt	lt
 8009178:	46a0      	movlt	r8, r4
 800917a:	461c      	movlt	r4, r3
 800917c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009180:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009184:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009188:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800918c:	eb07 0609 	add.w	r6, r7, r9
 8009190:	42b3      	cmp	r3, r6
 8009192:	bfb8      	it	lt
 8009194:	3101      	addlt	r1, #1
 8009196:	f7ff ff08 	bl	8008faa <_Balloc>
 800919a:	f100 0514 	add.w	r5, r0, #20
 800919e:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80091a2:	462b      	mov	r3, r5
 80091a4:	2200      	movs	r2, #0
 80091a6:	4573      	cmp	r3, lr
 80091a8:	d316      	bcc.n	80091d8 <__multiply+0x74>
 80091aa:	f104 0214 	add.w	r2, r4, #20
 80091ae:	f108 0114 	add.w	r1, r8, #20
 80091b2:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80091b6:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80091ba:	9300      	str	r3, [sp, #0]
 80091bc:	9b00      	ldr	r3, [sp, #0]
 80091be:	9201      	str	r2, [sp, #4]
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d80c      	bhi.n	80091de <__multiply+0x7a>
 80091c4:	2e00      	cmp	r6, #0
 80091c6:	dd03      	ble.n	80091d0 <__multiply+0x6c>
 80091c8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d05d      	beq.n	800928c <__multiply+0x128>
 80091d0:	6106      	str	r6, [r0, #16]
 80091d2:	b003      	add	sp, #12
 80091d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091d8:	f843 2b04 	str.w	r2, [r3], #4
 80091dc:	e7e3      	b.n	80091a6 <__multiply+0x42>
 80091de:	f8b2 b000 	ldrh.w	fp, [r2]
 80091e2:	f1bb 0f00 	cmp.w	fp, #0
 80091e6:	d023      	beq.n	8009230 <__multiply+0xcc>
 80091e8:	4689      	mov	r9, r1
 80091ea:	46ac      	mov	ip, r5
 80091ec:	f04f 0800 	mov.w	r8, #0
 80091f0:	f859 4b04 	ldr.w	r4, [r9], #4
 80091f4:	f8dc a000 	ldr.w	sl, [ip]
 80091f8:	b2a3      	uxth	r3, r4
 80091fa:	fa1f fa8a 	uxth.w	sl, sl
 80091fe:	fb0b a303 	mla	r3, fp, r3, sl
 8009202:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009206:	f8dc 4000 	ldr.w	r4, [ip]
 800920a:	4443      	add	r3, r8
 800920c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009210:	fb0b 840a 	mla	r4, fp, sl, r8
 8009214:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8009218:	46e2      	mov	sl, ip
 800921a:	b29b      	uxth	r3, r3
 800921c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009220:	454f      	cmp	r7, r9
 8009222:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009226:	f84a 3b04 	str.w	r3, [sl], #4
 800922a:	d82b      	bhi.n	8009284 <__multiply+0x120>
 800922c:	f8cc 8004 	str.w	r8, [ip, #4]
 8009230:	9b01      	ldr	r3, [sp, #4]
 8009232:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8009236:	3204      	adds	r2, #4
 8009238:	f1ba 0f00 	cmp.w	sl, #0
 800923c:	d020      	beq.n	8009280 <__multiply+0x11c>
 800923e:	682b      	ldr	r3, [r5, #0]
 8009240:	4689      	mov	r9, r1
 8009242:	46a8      	mov	r8, r5
 8009244:	f04f 0b00 	mov.w	fp, #0
 8009248:	f8b9 c000 	ldrh.w	ip, [r9]
 800924c:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009250:	fb0a 440c 	mla	r4, sl, ip, r4
 8009254:	445c      	add	r4, fp
 8009256:	46c4      	mov	ip, r8
 8009258:	b29b      	uxth	r3, r3
 800925a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800925e:	f84c 3b04 	str.w	r3, [ip], #4
 8009262:	f859 3b04 	ldr.w	r3, [r9], #4
 8009266:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800926a:	0c1b      	lsrs	r3, r3, #16
 800926c:	fb0a b303 	mla	r3, sl, r3, fp
 8009270:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8009274:	454f      	cmp	r7, r9
 8009276:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800927a:	d805      	bhi.n	8009288 <__multiply+0x124>
 800927c:	f8c8 3004 	str.w	r3, [r8, #4]
 8009280:	3504      	adds	r5, #4
 8009282:	e79b      	b.n	80091bc <__multiply+0x58>
 8009284:	46d4      	mov	ip, sl
 8009286:	e7b3      	b.n	80091f0 <__multiply+0x8c>
 8009288:	46e0      	mov	r8, ip
 800928a:	e7dd      	b.n	8009248 <__multiply+0xe4>
 800928c:	3e01      	subs	r6, #1
 800928e:	e799      	b.n	80091c4 <__multiply+0x60>

08009290 <__pow5mult>:
 8009290:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009294:	4615      	mov	r5, r2
 8009296:	f012 0203 	ands.w	r2, r2, #3
 800929a:	4606      	mov	r6, r0
 800929c:	460f      	mov	r7, r1
 800929e:	d007      	beq.n	80092b0 <__pow5mult+0x20>
 80092a0:	3a01      	subs	r2, #1
 80092a2:	4c21      	ldr	r4, [pc, #132]	; (8009328 <__pow5mult+0x98>)
 80092a4:	2300      	movs	r3, #0
 80092a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80092aa:	f7ff fec9 	bl	8009040 <__multadd>
 80092ae:	4607      	mov	r7, r0
 80092b0:	10ad      	asrs	r5, r5, #2
 80092b2:	d035      	beq.n	8009320 <__pow5mult+0x90>
 80092b4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80092b6:	b93c      	cbnz	r4, 80092c8 <__pow5mult+0x38>
 80092b8:	2010      	movs	r0, #16
 80092ba:	f7ff fe63 	bl	8008f84 <malloc>
 80092be:	6270      	str	r0, [r6, #36]	; 0x24
 80092c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80092c4:	6004      	str	r4, [r0, #0]
 80092c6:	60c4      	str	r4, [r0, #12]
 80092c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80092cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80092d0:	b94c      	cbnz	r4, 80092e6 <__pow5mult+0x56>
 80092d2:	f240 2171 	movw	r1, #625	; 0x271
 80092d6:	4630      	mov	r0, r6
 80092d8:	f7ff ff3b 	bl	8009152 <__i2b>
 80092dc:	2300      	movs	r3, #0
 80092de:	f8c8 0008 	str.w	r0, [r8, #8]
 80092e2:	4604      	mov	r4, r0
 80092e4:	6003      	str	r3, [r0, #0]
 80092e6:	f04f 0800 	mov.w	r8, #0
 80092ea:	07eb      	lsls	r3, r5, #31
 80092ec:	d50a      	bpl.n	8009304 <__pow5mult+0x74>
 80092ee:	4639      	mov	r1, r7
 80092f0:	4622      	mov	r2, r4
 80092f2:	4630      	mov	r0, r6
 80092f4:	f7ff ff36 	bl	8009164 <__multiply>
 80092f8:	4639      	mov	r1, r7
 80092fa:	4681      	mov	r9, r0
 80092fc:	4630      	mov	r0, r6
 80092fe:	f7ff fe88 	bl	8009012 <_Bfree>
 8009302:	464f      	mov	r7, r9
 8009304:	106d      	asrs	r5, r5, #1
 8009306:	d00b      	beq.n	8009320 <__pow5mult+0x90>
 8009308:	6820      	ldr	r0, [r4, #0]
 800930a:	b938      	cbnz	r0, 800931c <__pow5mult+0x8c>
 800930c:	4622      	mov	r2, r4
 800930e:	4621      	mov	r1, r4
 8009310:	4630      	mov	r0, r6
 8009312:	f7ff ff27 	bl	8009164 <__multiply>
 8009316:	6020      	str	r0, [r4, #0]
 8009318:	f8c0 8000 	str.w	r8, [r0]
 800931c:	4604      	mov	r4, r0
 800931e:	e7e4      	b.n	80092ea <__pow5mult+0x5a>
 8009320:	4638      	mov	r0, r7
 8009322:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009326:	bf00      	nop
 8009328:	0801d6c8 	.word	0x0801d6c8

0800932c <__lshift>:
 800932c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009330:	460c      	mov	r4, r1
 8009332:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009336:	6923      	ldr	r3, [r4, #16]
 8009338:	6849      	ldr	r1, [r1, #4]
 800933a:	eb0a 0903 	add.w	r9, sl, r3
 800933e:	68a3      	ldr	r3, [r4, #8]
 8009340:	4607      	mov	r7, r0
 8009342:	4616      	mov	r6, r2
 8009344:	f109 0501 	add.w	r5, r9, #1
 8009348:	42ab      	cmp	r3, r5
 800934a:	db32      	blt.n	80093b2 <__lshift+0x86>
 800934c:	4638      	mov	r0, r7
 800934e:	f7ff fe2c 	bl	8008faa <_Balloc>
 8009352:	2300      	movs	r3, #0
 8009354:	4680      	mov	r8, r0
 8009356:	f100 0114 	add.w	r1, r0, #20
 800935a:	461a      	mov	r2, r3
 800935c:	4553      	cmp	r3, sl
 800935e:	db2b      	blt.n	80093b8 <__lshift+0x8c>
 8009360:	6920      	ldr	r0, [r4, #16]
 8009362:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009366:	f104 0314 	add.w	r3, r4, #20
 800936a:	f016 021f 	ands.w	r2, r6, #31
 800936e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009372:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009376:	d025      	beq.n	80093c4 <__lshift+0x98>
 8009378:	f1c2 0e20 	rsb	lr, r2, #32
 800937c:	2000      	movs	r0, #0
 800937e:	681e      	ldr	r6, [r3, #0]
 8009380:	468a      	mov	sl, r1
 8009382:	4096      	lsls	r6, r2
 8009384:	4330      	orrs	r0, r6
 8009386:	f84a 0b04 	str.w	r0, [sl], #4
 800938a:	f853 0b04 	ldr.w	r0, [r3], #4
 800938e:	459c      	cmp	ip, r3
 8009390:	fa20 f00e 	lsr.w	r0, r0, lr
 8009394:	d814      	bhi.n	80093c0 <__lshift+0x94>
 8009396:	6048      	str	r0, [r1, #4]
 8009398:	b108      	cbz	r0, 800939e <__lshift+0x72>
 800939a:	f109 0502 	add.w	r5, r9, #2
 800939e:	3d01      	subs	r5, #1
 80093a0:	4638      	mov	r0, r7
 80093a2:	f8c8 5010 	str.w	r5, [r8, #16]
 80093a6:	4621      	mov	r1, r4
 80093a8:	f7ff fe33 	bl	8009012 <_Bfree>
 80093ac:	4640      	mov	r0, r8
 80093ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80093b2:	3101      	adds	r1, #1
 80093b4:	005b      	lsls	r3, r3, #1
 80093b6:	e7c7      	b.n	8009348 <__lshift+0x1c>
 80093b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80093bc:	3301      	adds	r3, #1
 80093be:	e7cd      	b.n	800935c <__lshift+0x30>
 80093c0:	4651      	mov	r1, sl
 80093c2:	e7dc      	b.n	800937e <__lshift+0x52>
 80093c4:	3904      	subs	r1, #4
 80093c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80093ca:	f841 2f04 	str.w	r2, [r1, #4]!
 80093ce:	459c      	cmp	ip, r3
 80093d0:	d8f9      	bhi.n	80093c6 <__lshift+0x9a>
 80093d2:	e7e4      	b.n	800939e <__lshift+0x72>

080093d4 <__mcmp>:
 80093d4:	6903      	ldr	r3, [r0, #16]
 80093d6:	690a      	ldr	r2, [r1, #16]
 80093d8:	1a9b      	subs	r3, r3, r2
 80093da:	b530      	push	{r4, r5, lr}
 80093dc:	d10c      	bne.n	80093f8 <__mcmp+0x24>
 80093de:	0092      	lsls	r2, r2, #2
 80093e0:	3014      	adds	r0, #20
 80093e2:	3114      	adds	r1, #20
 80093e4:	1884      	adds	r4, r0, r2
 80093e6:	4411      	add	r1, r2
 80093e8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80093ec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80093f0:	4295      	cmp	r5, r2
 80093f2:	d003      	beq.n	80093fc <__mcmp+0x28>
 80093f4:	d305      	bcc.n	8009402 <__mcmp+0x2e>
 80093f6:	2301      	movs	r3, #1
 80093f8:	4618      	mov	r0, r3
 80093fa:	bd30      	pop	{r4, r5, pc}
 80093fc:	42a0      	cmp	r0, r4
 80093fe:	d3f3      	bcc.n	80093e8 <__mcmp+0x14>
 8009400:	e7fa      	b.n	80093f8 <__mcmp+0x24>
 8009402:	f04f 33ff 	mov.w	r3, #4294967295
 8009406:	e7f7      	b.n	80093f8 <__mcmp+0x24>

08009408 <__mdiff>:
 8009408:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800940c:	460d      	mov	r5, r1
 800940e:	4607      	mov	r7, r0
 8009410:	4611      	mov	r1, r2
 8009412:	4628      	mov	r0, r5
 8009414:	4614      	mov	r4, r2
 8009416:	f7ff ffdd 	bl	80093d4 <__mcmp>
 800941a:	1e06      	subs	r6, r0, #0
 800941c:	d108      	bne.n	8009430 <__mdiff+0x28>
 800941e:	4631      	mov	r1, r6
 8009420:	4638      	mov	r0, r7
 8009422:	f7ff fdc2 	bl	8008faa <_Balloc>
 8009426:	2301      	movs	r3, #1
 8009428:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800942c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009430:	bfa4      	itt	ge
 8009432:	4623      	movge	r3, r4
 8009434:	462c      	movge	r4, r5
 8009436:	4638      	mov	r0, r7
 8009438:	6861      	ldr	r1, [r4, #4]
 800943a:	bfa6      	itte	ge
 800943c:	461d      	movge	r5, r3
 800943e:	2600      	movge	r6, #0
 8009440:	2601      	movlt	r6, #1
 8009442:	f7ff fdb2 	bl	8008faa <_Balloc>
 8009446:	692b      	ldr	r3, [r5, #16]
 8009448:	60c6      	str	r6, [r0, #12]
 800944a:	6926      	ldr	r6, [r4, #16]
 800944c:	f105 0914 	add.w	r9, r5, #20
 8009450:	f104 0214 	add.w	r2, r4, #20
 8009454:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8009458:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800945c:	f100 0514 	add.w	r5, r0, #20
 8009460:	f04f 0e00 	mov.w	lr, #0
 8009464:	f852 ab04 	ldr.w	sl, [r2], #4
 8009468:	f859 4b04 	ldr.w	r4, [r9], #4
 800946c:	fa1e f18a 	uxtah	r1, lr, sl
 8009470:	b2a3      	uxth	r3, r4
 8009472:	1ac9      	subs	r1, r1, r3
 8009474:	0c23      	lsrs	r3, r4, #16
 8009476:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800947a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800947e:	b289      	uxth	r1, r1
 8009480:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8009484:	45c8      	cmp	r8, r9
 8009486:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800948a:	4694      	mov	ip, r2
 800948c:	f845 3b04 	str.w	r3, [r5], #4
 8009490:	d8e8      	bhi.n	8009464 <__mdiff+0x5c>
 8009492:	45bc      	cmp	ip, r7
 8009494:	d304      	bcc.n	80094a0 <__mdiff+0x98>
 8009496:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800949a:	b183      	cbz	r3, 80094be <__mdiff+0xb6>
 800949c:	6106      	str	r6, [r0, #16]
 800949e:	e7c5      	b.n	800942c <__mdiff+0x24>
 80094a0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80094a4:	fa1e f381 	uxtah	r3, lr, r1
 80094a8:	141a      	asrs	r2, r3, #16
 80094aa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80094ae:	b29b      	uxth	r3, r3
 80094b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80094b4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80094b8:	f845 3b04 	str.w	r3, [r5], #4
 80094bc:	e7e9      	b.n	8009492 <__mdiff+0x8a>
 80094be:	3e01      	subs	r6, #1
 80094c0:	e7e9      	b.n	8009496 <__mdiff+0x8e>

080094c2 <__d2b>:
 80094c2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80094c6:	460e      	mov	r6, r1
 80094c8:	2101      	movs	r1, #1
 80094ca:	ec59 8b10 	vmov	r8, r9, d0
 80094ce:	4615      	mov	r5, r2
 80094d0:	f7ff fd6b 	bl	8008faa <_Balloc>
 80094d4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80094d8:	4607      	mov	r7, r0
 80094da:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80094de:	bb34      	cbnz	r4, 800952e <__d2b+0x6c>
 80094e0:	9301      	str	r3, [sp, #4]
 80094e2:	f1b8 0300 	subs.w	r3, r8, #0
 80094e6:	d027      	beq.n	8009538 <__d2b+0x76>
 80094e8:	a802      	add	r0, sp, #8
 80094ea:	f840 3d08 	str.w	r3, [r0, #-8]!
 80094ee:	f7ff fe01 	bl	80090f4 <__lo0bits>
 80094f2:	9900      	ldr	r1, [sp, #0]
 80094f4:	b1f0      	cbz	r0, 8009534 <__d2b+0x72>
 80094f6:	9a01      	ldr	r2, [sp, #4]
 80094f8:	f1c0 0320 	rsb	r3, r0, #32
 80094fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009500:	430b      	orrs	r3, r1
 8009502:	40c2      	lsrs	r2, r0
 8009504:	617b      	str	r3, [r7, #20]
 8009506:	9201      	str	r2, [sp, #4]
 8009508:	9b01      	ldr	r3, [sp, #4]
 800950a:	61bb      	str	r3, [r7, #24]
 800950c:	2b00      	cmp	r3, #0
 800950e:	bf14      	ite	ne
 8009510:	2102      	movne	r1, #2
 8009512:	2101      	moveq	r1, #1
 8009514:	6139      	str	r1, [r7, #16]
 8009516:	b1c4      	cbz	r4, 800954a <__d2b+0x88>
 8009518:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800951c:	4404      	add	r4, r0
 800951e:	6034      	str	r4, [r6, #0]
 8009520:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009524:	6028      	str	r0, [r5, #0]
 8009526:	4638      	mov	r0, r7
 8009528:	b003      	add	sp, #12
 800952a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800952e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009532:	e7d5      	b.n	80094e0 <__d2b+0x1e>
 8009534:	6179      	str	r1, [r7, #20]
 8009536:	e7e7      	b.n	8009508 <__d2b+0x46>
 8009538:	a801      	add	r0, sp, #4
 800953a:	f7ff fddb 	bl	80090f4 <__lo0bits>
 800953e:	9b01      	ldr	r3, [sp, #4]
 8009540:	617b      	str	r3, [r7, #20]
 8009542:	2101      	movs	r1, #1
 8009544:	6139      	str	r1, [r7, #16]
 8009546:	3020      	adds	r0, #32
 8009548:	e7e5      	b.n	8009516 <__d2b+0x54>
 800954a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800954e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009552:	6030      	str	r0, [r6, #0]
 8009554:	6918      	ldr	r0, [r3, #16]
 8009556:	f7ff fdae 	bl	80090b6 <__hi0bits>
 800955a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800955e:	e7e1      	b.n	8009524 <__d2b+0x62>

08009560 <_calloc_r>:
 8009560:	b538      	push	{r3, r4, r5, lr}
 8009562:	fb02 f401 	mul.w	r4, r2, r1
 8009566:	4621      	mov	r1, r4
 8009568:	f000 f856 	bl	8009618 <_malloc_r>
 800956c:	4605      	mov	r5, r0
 800956e:	b118      	cbz	r0, 8009578 <_calloc_r+0x18>
 8009570:	4622      	mov	r2, r4
 8009572:	2100      	movs	r1, #0
 8009574:	f7fe fa2e 	bl	80079d4 <memset>
 8009578:	4628      	mov	r0, r5
 800957a:	bd38      	pop	{r3, r4, r5, pc}

0800957c <_free_r>:
 800957c:	b538      	push	{r3, r4, r5, lr}
 800957e:	4605      	mov	r5, r0
 8009580:	2900      	cmp	r1, #0
 8009582:	d045      	beq.n	8009610 <_free_r+0x94>
 8009584:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009588:	1f0c      	subs	r4, r1, #4
 800958a:	2b00      	cmp	r3, #0
 800958c:	bfb8      	it	lt
 800958e:	18e4      	addlt	r4, r4, r3
 8009590:	f000 fa29 	bl	80099e6 <__malloc_lock>
 8009594:	4a1f      	ldr	r2, [pc, #124]	; (8009614 <_free_r+0x98>)
 8009596:	6813      	ldr	r3, [r2, #0]
 8009598:	4610      	mov	r0, r2
 800959a:	b933      	cbnz	r3, 80095aa <_free_r+0x2e>
 800959c:	6063      	str	r3, [r4, #4]
 800959e:	6014      	str	r4, [r2, #0]
 80095a0:	4628      	mov	r0, r5
 80095a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80095a6:	f000 ba1f 	b.w	80099e8 <__malloc_unlock>
 80095aa:	42a3      	cmp	r3, r4
 80095ac:	d90c      	bls.n	80095c8 <_free_r+0x4c>
 80095ae:	6821      	ldr	r1, [r4, #0]
 80095b0:	1862      	adds	r2, r4, r1
 80095b2:	4293      	cmp	r3, r2
 80095b4:	bf04      	itt	eq
 80095b6:	681a      	ldreq	r2, [r3, #0]
 80095b8:	685b      	ldreq	r3, [r3, #4]
 80095ba:	6063      	str	r3, [r4, #4]
 80095bc:	bf04      	itt	eq
 80095be:	1852      	addeq	r2, r2, r1
 80095c0:	6022      	streq	r2, [r4, #0]
 80095c2:	6004      	str	r4, [r0, #0]
 80095c4:	e7ec      	b.n	80095a0 <_free_r+0x24>
 80095c6:	4613      	mov	r3, r2
 80095c8:	685a      	ldr	r2, [r3, #4]
 80095ca:	b10a      	cbz	r2, 80095d0 <_free_r+0x54>
 80095cc:	42a2      	cmp	r2, r4
 80095ce:	d9fa      	bls.n	80095c6 <_free_r+0x4a>
 80095d0:	6819      	ldr	r1, [r3, #0]
 80095d2:	1858      	adds	r0, r3, r1
 80095d4:	42a0      	cmp	r0, r4
 80095d6:	d10b      	bne.n	80095f0 <_free_r+0x74>
 80095d8:	6820      	ldr	r0, [r4, #0]
 80095da:	4401      	add	r1, r0
 80095dc:	1858      	adds	r0, r3, r1
 80095de:	4282      	cmp	r2, r0
 80095e0:	6019      	str	r1, [r3, #0]
 80095e2:	d1dd      	bne.n	80095a0 <_free_r+0x24>
 80095e4:	6810      	ldr	r0, [r2, #0]
 80095e6:	6852      	ldr	r2, [r2, #4]
 80095e8:	605a      	str	r2, [r3, #4]
 80095ea:	4401      	add	r1, r0
 80095ec:	6019      	str	r1, [r3, #0]
 80095ee:	e7d7      	b.n	80095a0 <_free_r+0x24>
 80095f0:	d902      	bls.n	80095f8 <_free_r+0x7c>
 80095f2:	230c      	movs	r3, #12
 80095f4:	602b      	str	r3, [r5, #0]
 80095f6:	e7d3      	b.n	80095a0 <_free_r+0x24>
 80095f8:	6820      	ldr	r0, [r4, #0]
 80095fa:	1821      	adds	r1, r4, r0
 80095fc:	428a      	cmp	r2, r1
 80095fe:	bf04      	itt	eq
 8009600:	6811      	ldreq	r1, [r2, #0]
 8009602:	6852      	ldreq	r2, [r2, #4]
 8009604:	6062      	str	r2, [r4, #4]
 8009606:	bf04      	itt	eq
 8009608:	1809      	addeq	r1, r1, r0
 800960a:	6021      	streq	r1, [r4, #0]
 800960c:	605c      	str	r4, [r3, #4]
 800960e:	e7c7      	b.n	80095a0 <_free_r+0x24>
 8009610:	bd38      	pop	{r3, r4, r5, pc}
 8009612:	bf00      	nop
 8009614:	20000334 	.word	0x20000334

08009618 <_malloc_r>:
 8009618:	b570      	push	{r4, r5, r6, lr}
 800961a:	1ccd      	adds	r5, r1, #3
 800961c:	f025 0503 	bic.w	r5, r5, #3
 8009620:	3508      	adds	r5, #8
 8009622:	2d0c      	cmp	r5, #12
 8009624:	bf38      	it	cc
 8009626:	250c      	movcc	r5, #12
 8009628:	2d00      	cmp	r5, #0
 800962a:	4606      	mov	r6, r0
 800962c:	db01      	blt.n	8009632 <_malloc_r+0x1a>
 800962e:	42a9      	cmp	r1, r5
 8009630:	d903      	bls.n	800963a <_malloc_r+0x22>
 8009632:	230c      	movs	r3, #12
 8009634:	6033      	str	r3, [r6, #0]
 8009636:	2000      	movs	r0, #0
 8009638:	bd70      	pop	{r4, r5, r6, pc}
 800963a:	f000 f9d4 	bl	80099e6 <__malloc_lock>
 800963e:	4a21      	ldr	r2, [pc, #132]	; (80096c4 <_malloc_r+0xac>)
 8009640:	6814      	ldr	r4, [r2, #0]
 8009642:	4621      	mov	r1, r4
 8009644:	b991      	cbnz	r1, 800966c <_malloc_r+0x54>
 8009646:	4c20      	ldr	r4, [pc, #128]	; (80096c8 <_malloc_r+0xb0>)
 8009648:	6823      	ldr	r3, [r4, #0]
 800964a:	b91b      	cbnz	r3, 8009654 <_malloc_r+0x3c>
 800964c:	4630      	mov	r0, r6
 800964e:	f000 f98f 	bl	8009970 <_sbrk_r>
 8009652:	6020      	str	r0, [r4, #0]
 8009654:	4629      	mov	r1, r5
 8009656:	4630      	mov	r0, r6
 8009658:	f000 f98a 	bl	8009970 <_sbrk_r>
 800965c:	1c43      	adds	r3, r0, #1
 800965e:	d124      	bne.n	80096aa <_malloc_r+0x92>
 8009660:	230c      	movs	r3, #12
 8009662:	6033      	str	r3, [r6, #0]
 8009664:	4630      	mov	r0, r6
 8009666:	f000 f9bf 	bl	80099e8 <__malloc_unlock>
 800966a:	e7e4      	b.n	8009636 <_malloc_r+0x1e>
 800966c:	680b      	ldr	r3, [r1, #0]
 800966e:	1b5b      	subs	r3, r3, r5
 8009670:	d418      	bmi.n	80096a4 <_malloc_r+0x8c>
 8009672:	2b0b      	cmp	r3, #11
 8009674:	d90f      	bls.n	8009696 <_malloc_r+0x7e>
 8009676:	600b      	str	r3, [r1, #0]
 8009678:	50cd      	str	r5, [r1, r3]
 800967a:	18cc      	adds	r4, r1, r3
 800967c:	4630      	mov	r0, r6
 800967e:	f000 f9b3 	bl	80099e8 <__malloc_unlock>
 8009682:	f104 000b 	add.w	r0, r4, #11
 8009686:	1d23      	adds	r3, r4, #4
 8009688:	f020 0007 	bic.w	r0, r0, #7
 800968c:	1ac3      	subs	r3, r0, r3
 800968e:	d0d3      	beq.n	8009638 <_malloc_r+0x20>
 8009690:	425a      	negs	r2, r3
 8009692:	50e2      	str	r2, [r4, r3]
 8009694:	e7d0      	b.n	8009638 <_malloc_r+0x20>
 8009696:	428c      	cmp	r4, r1
 8009698:	684b      	ldr	r3, [r1, #4]
 800969a:	bf16      	itet	ne
 800969c:	6063      	strne	r3, [r4, #4]
 800969e:	6013      	streq	r3, [r2, #0]
 80096a0:	460c      	movne	r4, r1
 80096a2:	e7eb      	b.n	800967c <_malloc_r+0x64>
 80096a4:	460c      	mov	r4, r1
 80096a6:	6849      	ldr	r1, [r1, #4]
 80096a8:	e7cc      	b.n	8009644 <_malloc_r+0x2c>
 80096aa:	1cc4      	adds	r4, r0, #3
 80096ac:	f024 0403 	bic.w	r4, r4, #3
 80096b0:	42a0      	cmp	r0, r4
 80096b2:	d005      	beq.n	80096c0 <_malloc_r+0xa8>
 80096b4:	1a21      	subs	r1, r4, r0
 80096b6:	4630      	mov	r0, r6
 80096b8:	f000 f95a 	bl	8009970 <_sbrk_r>
 80096bc:	3001      	adds	r0, #1
 80096be:	d0cf      	beq.n	8009660 <_malloc_r+0x48>
 80096c0:	6025      	str	r5, [r4, #0]
 80096c2:	e7db      	b.n	800967c <_malloc_r+0x64>
 80096c4:	20000334 	.word	0x20000334
 80096c8:	20000338 	.word	0x20000338

080096cc <__ssputs_r>:
 80096cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096d0:	688e      	ldr	r6, [r1, #8]
 80096d2:	429e      	cmp	r6, r3
 80096d4:	4682      	mov	sl, r0
 80096d6:	460c      	mov	r4, r1
 80096d8:	4690      	mov	r8, r2
 80096da:	4699      	mov	r9, r3
 80096dc:	d837      	bhi.n	800974e <__ssputs_r+0x82>
 80096de:	898a      	ldrh	r2, [r1, #12]
 80096e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80096e4:	d031      	beq.n	800974a <__ssputs_r+0x7e>
 80096e6:	6825      	ldr	r5, [r4, #0]
 80096e8:	6909      	ldr	r1, [r1, #16]
 80096ea:	1a6f      	subs	r7, r5, r1
 80096ec:	6965      	ldr	r5, [r4, #20]
 80096ee:	2302      	movs	r3, #2
 80096f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80096f4:	fb95 f5f3 	sdiv	r5, r5, r3
 80096f8:	f109 0301 	add.w	r3, r9, #1
 80096fc:	443b      	add	r3, r7
 80096fe:	429d      	cmp	r5, r3
 8009700:	bf38      	it	cc
 8009702:	461d      	movcc	r5, r3
 8009704:	0553      	lsls	r3, r2, #21
 8009706:	d530      	bpl.n	800976a <__ssputs_r+0x9e>
 8009708:	4629      	mov	r1, r5
 800970a:	f7ff ff85 	bl	8009618 <_malloc_r>
 800970e:	4606      	mov	r6, r0
 8009710:	b950      	cbnz	r0, 8009728 <__ssputs_r+0x5c>
 8009712:	230c      	movs	r3, #12
 8009714:	f8ca 3000 	str.w	r3, [sl]
 8009718:	89a3      	ldrh	r3, [r4, #12]
 800971a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800971e:	81a3      	strh	r3, [r4, #12]
 8009720:	f04f 30ff 	mov.w	r0, #4294967295
 8009724:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009728:	463a      	mov	r2, r7
 800972a:	6921      	ldr	r1, [r4, #16]
 800972c:	f7ff fc32 	bl	8008f94 <memcpy>
 8009730:	89a3      	ldrh	r3, [r4, #12]
 8009732:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009736:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800973a:	81a3      	strh	r3, [r4, #12]
 800973c:	6126      	str	r6, [r4, #16]
 800973e:	6165      	str	r5, [r4, #20]
 8009740:	443e      	add	r6, r7
 8009742:	1bed      	subs	r5, r5, r7
 8009744:	6026      	str	r6, [r4, #0]
 8009746:	60a5      	str	r5, [r4, #8]
 8009748:	464e      	mov	r6, r9
 800974a:	454e      	cmp	r6, r9
 800974c:	d900      	bls.n	8009750 <__ssputs_r+0x84>
 800974e:	464e      	mov	r6, r9
 8009750:	4632      	mov	r2, r6
 8009752:	4641      	mov	r1, r8
 8009754:	6820      	ldr	r0, [r4, #0]
 8009756:	f000 f92d 	bl	80099b4 <memmove>
 800975a:	68a3      	ldr	r3, [r4, #8]
 800975c:	1b9b      	subs	r3, r3, r6
 800975e:	60a3      	str	r3, [r4, #8]
 8009760:	6823      	ldr	r3, [r4, #0]
 8009762:	441e      	add	r6, r3
 8009764:	6026      	str	r6, [r4, #0]
 8009766:	2000      	movs	r0, #0
 8009768:	e7dc      	b.n	8009724 <__ssputs_r+0x58>
 800976a:	462a      	mov	r2, r5
 800976c:	f000 f93d 	bl	80099ea <_realloc_r>
 8009770:	4606      	mov	r6, r0
 8009772:	2800      	cmp	r0, #0
 8009774:	d1e2      	bne.n	800973c <__ssputs_r+0x70>
 8009776:	6921      	ldr	r1, [r4, #16]
 8009778:	4650      	mov	r0, sl
 800977a:	f7ff feff 	bl	800957c <_free_r>
 800977e:	e7c8      	b.n	8009712 <__ssputs_r+0x46>

08009780 <_svfiprintf_r>:
 8009780:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009784:	461d      	mov	r5, r3
 8009786:	898b      	ldrh	r3, [r1, #12]
 8009788:	061f      	lsls	r7, r3, #24
 800978a:	b09d      	sub	sp, #116	; 0x74
 800978c:	4680      	mov	r8, r0
 800978e:	460c      	mov	r4, r1
 8009790:	4616      	mov	r6, r2
 8009792:	d50f      	bpl.n	80097b4 <_svfiprintf_r+0x34>
 8009794:	690b      	ldr	r3, [r1, #16]
 8009796:	b96b      	cbnz	r3, 80097b4 <_svfiprintf_r+0x34>
 8009798:	2140      	movs	r1, #64	; 0x40
 800979a:	f7ff ff3d 	bl	8009618 <_malloc_r>
 800979e:	6020      	str	r0, [r4, #0]
 80097a0:	6120      	str	r0, [r4, #16]
 80097a2:	b928      	cbnz	r0, 80097b0 <_svfiprintf_r+0x30>
 80097a4:	230c      	movs	r3, #12
 80097a6:	f8c8 3000 	str.w	r3, [r8]
 80097aa:	f04f 30ff 	mov.w	r0, #4294967295
 80097ae:	e0c8      	b.n	8009942 <_svfiprintf_r+0x1c2>
 80097b0:	2340      	movs	r3, #64	; 0x40
 80097b2:	6163      	str	r3, [r4, #20]
 80097b4:	2300      	movs	r3, #0
 80097b6:	9309      	str	r3, [sp, #36]	; 0x24
 80097b8:	2320      	movs	r3, #32
 80097ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097be:	2330      	movs	r3, #48	; 0x30
 80097c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097c4:	9503      	str	r5, [sp, #12]
 80097c6:	f04f 0b01 	mov.w	fp, #1
 80097ca:	4637      	mov	r7, r6
 80097cc:	463d      	mov	r5, r7
 80097ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 80097d2:	b10b      	cbz	r3, 80097d8 <_svfiprintf_r+0x58>
 80097d4:	2b25      	cmp	r3, #37	; 0x25
 80097d6:	d13e      	bne.n	8009856 <_svfiprintf_r+0xd6>
 80097d8:	ebb7 0a06 	subs.w	sl, r7, r6
 80097dc:	d00b      	beq.n	80097f6 <_svfiprintf_r+0x76>
 80097de:	4653      	mov	r3, sl
 80097e0:	4632      	mov	r2, r6
 80097e2:	4621      	mov	r1, r4
 80097e4:	4640      	mov	r0, r8
 80097e6:	f7ff ff71 	bl	80096cc <__ssputs_r>
 80097ea:	3001      	adds	r0, #1
 80097ec:	f000 80a4 	beq.w	8009938 <_svfiprintf_r+0x1b8>
 80097f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80097f2:	4453      	add	r3, sl
 80097f4:	9309      	str	r3, [sp, #36]	; 0x24
 80097f6:	783b      	ldrb	r3, [r7, #0]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	f000 809d 	beq.w	8009938 <_svfiprintf_r+0x1b8>
 80097fe:	2300      	movs	r3, #0
 8009800:	f04f 32ff 	mov.w	r2, #4294967295
 8009804:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009808:	9304      	str	r3, [sp, #16]
 800980a:	9307      	str	r3, [sp, #28]
 800980c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009810:	931a      	str	r3, [sp, #104]	; 0x68
 8009812:	462f      	mov	r7, r5
 8009814:	2205      	movs	r2, #5
 8009816:	f817 1b01 	ldrb.w	r1, [r7], #1
 800981a:	4850      	ldr	r0, [pc, #320]	; (800995c <_svfiprintf_r+0x1dc>)
 800981c:	f7f6 fd00 	bl	8000220 <memchr>
 8009820:	9b04      	ldr	r3, [sp, #16]
 8009822:	b9d0      	cbnz	r0, 800985a <_svfiprintf_r+0xda>
 8009824:	06d9      	lsls	r1, r3, #27
 8009826:	bf44      	itt	mi
 8009828:	2220      	movmi	r2, #32
 800982a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800982e:	071a      	lsls	r2, r3, #28
 8009830:	bf44      	itt	mi
 8009832:	222b      	movmi	r2, #43	; 0x2b
 8009834:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009838:	782a      	ldrb	r2, [r5, #0]
 800983a:	2a2a      	cmp	r2, #42	; 0x2a
 800983c:	d015      	beq.n	800986a <_svfiprintf_r+0xea>
 800983e:	9a07      	ldr	r2, [sp, #28]
 8009840:	462f      	mov	r7, r5
 8009842:	2000      	movs	r0, #0
 8009844:	250a      	movs	r5, #10
 8009846:	4639      	mov	r1, r7
 8009848:	f811 3b01 	ldrb.w	r3, [r1], #1
 800984c:	3b30      	subs	r3, #48	; 0x30
 800984e:	2b09      	cmp	r3, #9
 8009850:	d94d      	bls.n	80098ee <_svfiprintf_r+0x16e>
 8009852:	b1b8      	cbz	r0, 8009884 <_svfiprintf_r+0x104>
 8009854:	e00f      	b.n	8009876 <_svfiprintf_r+0xf6>
 8009856:	462f      	mov	r7, r5
 8009858:	e7b8      	b.n	80097cc <_svfiprintf_r+0x4c>
 800985a:	4a40      	ldr	r2, [pc, #256]	; (800995c <_svfiprintf_r+0x1dc>)
 800985c:	1a80      	subs	r0, r0, r2
 800985e:	fa0b f000 	lsl.w	r0, fp, r0
 8009862:	4318      	orrs	r0, r3
 8009864:	9004      	str	r0, [sp, #16]
 8009866:	463d      	mov	r5, r7
 8009868:	e7d3      	b.n	8009812 <_svfiprintf_r+0x92>
 800986a:	9a03      	ldr	r2, [sp, #12]
 800986c:	1d11      	adds	r1, r2, #4
 800986e:	6812      	ldr	r2, [r2, #0]
 8009870:	9103      	str	r1, [sp, #12]
 8009872:	2a00      	cmp	r2, #0
 8009874:	db01      	blt.n	800987a <_svfiprintf_r+0xfa>
 8009876:	9207      	str	r2, [sp, #28]
 8009878:	e004      	b.n	8009884 <_svfiprintf_r+0x104>
 800987a:	4252      	negs	r2, r2
 800987c:	f043 0302 	orr.w	r3, r3, #2
 8009880:	9207      	str	r2, [sp, #28]
 8009882:	9304      	str	r3, [sp, #16]
 8009884:	783b      	ldrb	r3, [r7, #0]
 8009886:	2b2e      	cmp	r3, #46	; 0x2e
 8009888:	d10c      	bne.n	80098a4 <_svfiprintf_r+0x124>
 800988a:	787b      	ldrb	r3, [r7, #1]
 800988c:	2b2a      	cmp	r3, #42	; 0x2a
 800988e:	d133      	bne.n	80098f8 <_svfiprintf_r+0x178>
 8009890:	9b03      	ldr	r3, [sp, #12]
 8009892:	1d1a      	adds	r2, r3, #4
 8009894:	681b      	ldr	r3, [r3, #0]
 8009896:	9203      	str	r2, [sp, #12]
 8009898:	2b00      	cmp	r3, #0
 800989a:	bfb8      	it	lt
 800989c:	f04f 33ff 	movlt.w	r3, #4294967295
 80098a0:	3702      	adds	r7, #2
 80098a2:	9305      	str	r3, [sp, #20]
 80098a4:	4d2e      	ldr	r5, [pc, #184]	; (8009960 <_svfiprintf_r+0x1e0>)
 80098a6:	7839      	ldrb	r1, [r7, #0]
 80098a8:	2203      	movs	r2, #3
 80098aa:	4628      	mov	r0, r5
 80098ac:	f7f6 fcb8 	bl	8000220 <memchr>
 80098b0:	b138      	cbz	r0, 80098c2 <_svfiprintf_r+0x142>
 80098b2:	2340      	movs	r3, #64	; 0x40
 80098b4:	1b40      	subs	r0, r0, r5
 80098b6:	fa03 f000 	lsl.w	r0, r3, r0
 80098ba:	9b04      	ldr	r3, [sp, #16]
 80098bc:	4303      	orrs	r3, r0
 80098be:	3701      	adds	r7, #1
 80098c0:	9304      	str	r3, [sp, #16]
 80098c2:	7839      	ldrb	r1, [r7, #0]
 80098c4:	4827      	ldr	r0, [pc, #156]	; (8009964 <_svfiprintf_r+0x1e4>)
 80098c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80098ca:	2206      	movs	r2, #6
 80098cc:	1c7e      	adds	r6, r7, #1
 80098ce:	f7f6 fca7 	bl	8000220 <memchr>
 80098d2:	2800      	cmp	r0, #0
 80098d4:	d038      	beq.n	8009948 <_svfiprintf_r+0x1c8>
 80098d6:	4b24      	ldr	r3, [pc, #144]	; (8009968 <_svfiprintf_r+0x1e8>)
 80098d8:	bb13      	cbnz	r3, 8009920 <_svfiprintf_r+0x1a0>
 80098da:	9b03      	ldr	r3, [sp, #12]
 80098dc:	3307      	adds	r3, #7
 80098de:	f023 0307 	bic.w	r3, r3, #7
 80098e2:	3308      	adds	r3, #8
 80098e4:	9303      	str	r3, [sp, #12]
 80098e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80098e8:	444b      	add	r3, r9
 80098ea:	9309      	str	r3, [sp, #36]	; 0x24
 80098ec:	e76d      	b.n	80097ca <_svfiprintf_r+0x4a>
 80098ee:	fb05 3202 	mla	r2, r5, r2, r3
 80098f2:	2001      	movs	r0, #1
 80098f4:	460f      	mov	r7, r1
 80098f6:	e7a6      	b.n	8009846 <_svfiprintf_r+0xc6>
 80098f8:	2300      	movs	r3, #0
 80098fa:	3701      	adds	r7, #1
 80098fc:	9305      	str	r3, [sp, #20]
 80098fe:	4619      	mov	r1, r3
 8009900:	250a      	movs	r5, #10
 8009902:	4638      	mov	r0, r7
 8009904:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009908:	3a30      	subs	r2, #48	; 0x30
 800990a:	2a09      	cmp	r2, #9
 800990c:	d903      	bls.n	8009916 <_svfiprintf_r+0x196>
 800990e:	2b00      	cmp	r3, #0
 8009910:	d0c8      	beq.n	80098a4 <_svfiprintf_r+0x124>
 8009912:	9105      	str	r1, [sp, #20]
 8009914:	e7c6      	b.n	80098a4 <_svfiprintf_r+0x124>
 8009916:	fb05 2101 	mla	r1, r5, r1, r2
 800991a:	2301      	movs	r3, #1
 800991c:	4607      	mov	r7, r0
 800991e:	e7f0      	b.n	8009902 <_svfiprintf_r+0x182>
 8009920:	ab03      	add	r3, sp, #12
 8009922:	9300      	str	r3, [sp, #0]
 8009924:	4622      	mov	r2, r4
 8009926:	4b11      	ldr	r3, [pc, #68]	; (800996c <_svfiprintf_r+0x1ec>)
 8009928:	a904      	add	r1, sp, #16
 800992a:	4640      	mov	r0, r8
 800992c:	f7fe f8ee 	bl	8007b0c <_printf_float>
 8009930:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009934:	4681      	mov	r9, r0
 8009936:	d1d6      	bne.n	80098e6 <_svfiprintf_r+0x166>
 8009938:	89a3      	ldrh	r3, [r4, #12]
 800993a:	065b      	lsls	r3, r3, #25
 800993c:	f53f af35 	bmi.w	80097aa <_svfiprintf_r+0x2a>
 8009940:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009942:	b01d      	add	sp, #116	; 0x74
 8009944:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009948:	ab03      	add	r3, sp, #12
 800994a:	9300      	str	r3, [sp, #0]
 800994c:	4622      	mov	r2, r4
 800994e:	4b07      	ldr	r3, [pc, #28]	; (800996c <_svfiprintf_r+0x1ec>)
 8009950:	a904      	add	r1, sp, #16
 8009952:	4640      	mov	r0, r8
 8009954:	f7fe fb90 	bl	8008078 <_printf_i>
 8009958:	e7ea      	b.n	8009930 <_svfiprintf_r+0x1b0>
 800995a:	bf00      	nop
 800995c:	0801d6d4 	.word	0x0801d6d4
 8009960:	0801d6da 	.word	0x0801d6da
 8009964:	0801d6de 	.word	0x0801d6de
 8009968:	08007b0d 	.word	0x08007b0d
 800996c:	080096cd 	.word	0x080096cd

08009970 <_sbrk_r>:
 8009970:	b538      	push	{r3, r4, r5, lr}
 8009972:	4c06      	ldr	r4, [pc, #24]	; (800998c <_sbrk_r+0x1c>)
 8009974:	2300      	movs	r3, #0
 8009976:	4605      	mov	r5, r0
 8009978:	4608      	mov	r0, r1
 800997a:	6023      	str	r3, [r4, #0]
 800997c:	f7fd fda0 	bl	80074c0 <_sbrk>
 8009980:	1c43      	adds	r3, r0, #1
 8009982:	d102      	bne.n	800998a <_sbrk_r+0x1a>
 8009984:	6823      	ldr	r3, [r4, #0]
 8009986:	b103      	cbz	r3, 800998a <_sbrk_r+0x1a>
 8009988:	602b      	str	r3, [r5, #0]
 800998a:	bd38      	pop	{r3, r4, r5, pc}
 800998c:	20000638 	.word	0x20000638

08009990 <__ascii_mbtowc>:
 8009990:	b082      	sub	sp, #8
 8009992:	b901      	cbnz	r1, 8009996 <__ascii_mbtowc+0x6>
 8009994:	a901      	add	r1, sp, #4
 8009996:	b142      	cbz	r2, 80099aa <__ascii_mbtowc+0x1a>
 8009998:	b14b      	cbz	r3, 80099ae <__ascii_mbtowc+0x1e>
 800999a:	7813      	ldrb	r3, [r2, #0]
 800999c:	600b      	str	r3, [r1, #0]
 800999e:	7812      	ldrb	r2, [r2, #0]
 80099a0:	1c10      	adds	r0, r2, #0
 80099a2:	bf18      	it	ne
 80099a4:	2001      	movne	r0, #1
 80099a6:	b002      	add	sp, #8
 80099a8:	4770      	bx	lr
 80099aa:	4610      	mov	r0, r2
 80099ac:	e7fb      	b.n	80099a6 <__ascii_mbtowc+0x16>
 80099ae:	f06f 0001 	mvn.w	r0, #1
 80099b2:	e7f8      	b.n	80099a6 <__ascii_mbtowc+0x16>

080099b4 <memmove>:
 80099b4:	4288      	cmp	r0, r1
 80099b6:	b510      	push	{r4, lr}
 80099b8:	eb01 0302 	add.w	r3, r1, r2
 80099bc:	d807      	bhi.n	80099ce <memmove+0x1a>
 80099be:	1e42      	subs	r2, r0, #1
 80099c0:	4299      	cmp	r1, r3
 80099c2:	d00a      	beq.n	80099da <memmove+0x26>
 80099c4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80099c8:	f802 4f01 	strb.w	r4, [r2, #1]!
 80099cc:	e7f8      	b.n	80099c0 <memmove+0xc>
 80099ce:	4283      	cmp	r3, r0
 80099d0:	d9f5      	bls.n	80099be <memmove+0xa>
 80099d2:	1881      	adds	r1, r0, r2
 80099d4:	1ad2      	subs	r2, r2, r3
 80099d6:	42d3      	cmn	r3, r2
 80099d8:	d100      	bne.n	80099dc <memmove+0x28>
 80099da:	bd10      	pop	{r4, pc}
 80099dc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80099e0:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80099e4:	e7f7      	b.n	80099d6 <memmove+0x22>

080099e6 <__malloc_lock>:
 80099e6:	4770      	bx	lr

080099e8 <__malloc_unlock>:
 80099e8:	4770      	bx	lr

080099ea <_realloc_r>:
 80099ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099ec:	4607      	mov	r7, r0
 80099ee:	4614      	mov	r4, r2
 80099f0:	460e      	mov	r6, r1
 80099f2:	b921      	cbnz	r1, 80099fe <_realloc_r+0x14>
 80099f4:	4611      	mov	r1, r2
 80099f6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80099fa:	f7ff be0d 	b.w	8009618 <_malloc_r>
 80099fe:	b922      	cbnz	r2, 8009a0a <_realloc_r+0x20>
 8009a00:	f7ff fdbc 	bl	800957c <_free_r>
 8009a04:	4625      	mov	r5, r4
 8009a06:	4628      	mov	r0, r5
 8009a08:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009a0a:	f000 f821 	bl	8009a50 <_malloc_usable_size_r>
 8009a0e:	42a0      	cmp	r0, r4
 8009a10:	d20f      	bcs.n	8009a32 <_realloc_r+0x48>
 8009a12:	4621      	mov	r1, r4
 8009a14:	4638      	mov	r0, r7
 8009a16:	f7ff fdff 	bl	8009618 <_malloc_r>
 8009a1a:	4605      	mov	r5, r0
 8009a1c:	2800      	cmp	r0, #0
 8009a1e:	d0f2      	beq.n	8009a06 <_realloc_r+0x1c>
 8009a20:	4631      	mov	r1, r6
 8009a22:	4622      	mov	r2, r4
 8009a24:	f7ff fab6 	bl	8008f94 <memcpy>
 8009a28:	4631      	mov	r1, r6
 8009a2a:	4638      	mov	r0, r7
 8009a2c:	f7ff fda6 	bl	800957c <_free_r>
 8009a30:	e7e9      	b.n	8009a06 <_realloc_r+0x1c>
 8009a32:	4635      	mov	r5, r6
 8009a34:	e7e7      	b.n	8009a06 <_realloc_r+0x1c>

08009a36 <__ascii_wctomb>:
 8009a36:	b149      	cbz	r1, 8009a4c <__ascii_wctomb+0x16>
 8009a38:	2aff      	cmp	r2, #255	; 0xff
 8009a3a:	bf85      	ittet	hi
 8009a3c:	238a      	movhi	r3, #138	; 0x8a
 8009a3e:	6003      	strhi	r3, [r0, #0]
 8009a40:	700a      	strbls	r2, [r1, #0]
 8009a42:	f04f 30ff 	movhi.w	r0, #4294967295
 8009a46:	bf98      	it	ls
 8009a48:	2001      	movls	r0, #1
 8009a4a:	4770      	bx	lr
 8009a4c:	4608      	mov	r0, r1
 8009a4e:	4770      	bx	lr

08009a50 <_malloc_usable_size_r>:
 8009a50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009a54:	1f18      	subs	r0, r3, #4
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	bfbc      	itt	lt
 8009a5a:	580b      	ldrlt	r3, [r1, r0]
 8009a5c:	18c0      	addlt	r0, r0, r3
 8009a5e:	4770      	bx	lr

08009a60 <fmodf>:
 8009a60:	b5d0      	push	{r4, r6, r7, lr}
 8009a62:	ed2d 8b02 	vpush	{d8}
 8009a66:	b08a      	sub	sp, #40	; 0x28
 8009a68:	eef0 8a40 	vmov.f32	s17, s0
 8009a6c:	eeb0 8a60 	vmov.f32	s16, s1
 8009a70:	f000 f852 	bl	8009b18 <__ieee754_fmodf>
 8009a74:	4b26      	ldr	r3, [pc, #152]	; (8009b10 <fmodf+0xb0>)
 8009a76:	f993 4000 	ldrsb.w	r4, [r3]
 8009a7a:	1c63      	adds	r3, r4, #1
 8009a7c:	d035      	beq.n	8009aea <fmodf+0x8a>
 8009a7e:	eeb4 8a48 	vcmp.f32	s16, s16
 8009a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a86:	d630      	bvs.n	8009aea <fmodf+0x8a>
 8009a88:	eef4 8a68 	vcmp.f32	s17, s17
 8009a8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a90:	d62b      	bvs.n	8009aea <fmodf+0x8a>
 8009a92:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8009a96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009a9a:	d126      	bne.n	8009aea <fmodf+0x8a>
 8009a9c:	2301      	movs	r3, #1
 8009a9e:	9300      	str	r3, [sp, #0]
 8009aa0:	4b1c      	ldr	r3, [pc, #112]	; (8009b14 <fmodf+0xb4>)
 8009aa2:	9301      	str	r3, [sp, #4]
 8009aa4:	ee18 0a90 	vmov	r0, s17
 8009aa8:	2300      	movs	r3, #0
 8009aaa:	9308      	str	r3, [sp, #32]
 8009aac:	f7f6 fd6c 	bl	8000588 <__aeabi_f2d>
 8009ab0:	4606      	mov	r6, r0
 8009ab2:	460f      	mov	r7, r1
 8009ab4:	ee18 0a10 	vmov	r0, s16
 8009ab8:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8009abc:	f7f6 fd64 	bl	8000588 <__aeabi_f2d>
 8009ac0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009ac4:	b9ac      	cbnz	r4, 8009af2 <fmodf+0x92>
 8009ac6:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009aca:	4668      	mov	r0, sp
 8009acc:	f000 f8ac 	bl	8009c28 <matherr>
 8009ad0:	b1c8      	cbz	r0, 8009b06 <fmodf+0xa6>
 8009ad2:	9b08      	ldr	r3, [sp, #32]
 8009ad4:	b11b      	cbz	r3, 8009ade <fmodf+0x7e>
 8009ad6:	f7fd ff53 	bl	8007980 <__errno>
 8009ada:	9b08      	ldr	r3, [sp, #32]
 8009adc:	6003      	str	r3, [r0, #0]
 8009ade:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009ae2:	f7f7 f881 	bl	8000be8 <__aeabi_d2f>
 8009ae6:	ee00 0a10 	vmov	s0, r0
 8009aea:	b00a      	add	sp, #40	; 0x28
 8009aec:	ecbd 8b02 	vpop	{d8}
 8009af0:	bdd0      	pop	{r4, r6, r7, pc}
 8009af2:	2200      	movs	r2, #0
 8009af4:	2300      	movs	r3, #0
 8009af6:	4610      	mov	r0, r2
 8009af8:	4619      	mov	r1, r3
 8009afa:	f7f6 fec7 	bl	800088c <__aeabi_ddiv>
 8009afe:	2c02      	cmp	r4, #2
 8009b00:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009b04:	d1e1      	bne.n	8009aca <fmodf+0x6a>
 8009b06:	f7fd ff3b 	bl	8007980 <__errno>
 8009b0a:	2321      	movs	r3, #33	; 0x21
 8009b0c:	6003      	str	r3, [r0, #0]
 8009b0e:	e7e0      	b.n	8009ad2 <fmodf+0x72>
 8009b10:	20000200 	.word	0x20000200
 8009b14:	0801d7f0 	.word	0x0801d7f0

08009b18 <__ieee754_fmodf>:
 8009b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009b1a:	ee10 6a90 	vmov	r6, s1
 8009b1e:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 8009b22:	ee10 3a10 	vmov	r3, s0
 8009b26:	d009      	beq.n	8009b3c <__ieee754_fmodf+0x24>
 8009b28:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8009b2c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8009b30:	ee10 7a10 	vmov	r7, s0
 8009b34:	da02      	bge.n	8009b3c <__ieee754_fmodf+0x24>
 8009b36:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8009b3a:	dd0a      	ble.n	8009b52 <__ieee754_fmodf+0x3a>
 8009b3c:	ee07 3a90 	vmov	s15, r3
 8009b40:	ee67 0aa0 	vmul.f32	s1, s15, s1
 8009b44:	eec0 7aa0 	vdiv.f32	s15, s1, s1
 8009b48:	ee17 3a90 	vmov	r3, s15
 8009b4c:	ee00 3a10 	vmov	s0, r3
 8009b50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009b52:	42a9      	cmp	r1, r5
 8009b54:	dbfa      	blt.n	8009b4c <__ieee754_fmodf+0x34>
 8009b56:	f003 4400 	and.w	r4, r3, #2147483648	; 0x80000000
 8009b5a:	d105      	bne.n	8009b68 <__ieee754_fmodf+0x50>
 8009b5c:	4a30      	ldr	r2, [pc, #192]	; (8009c20 <__ieee754_fmodf+0x108>)
 8009b5e:	0fe3      	lsrs	r3, r4, #31
 8009b60:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	e7f1      	b.n	8009b4c <__ieee754_fmodf+0x34>
 8009b68:	4b2e      	ldr	r3, [pc, #184]	; (8009c24 <__ieee754_fmodf+0x10c>)
 8009b6a:	4299      	cmp	r1, r3
 8009b6c:	dc3e      	bgt.n	8009bec <__ieee754_fmodf+0xd4>
 8009b6e:	020a      	lsls	r2, r1, #8
 8009b70:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8009b74:	2a00      	cmp	r2, #0
 8009b76:	dc36      	bgt.n	8009be6 <__ieee754_fmodf+0xce>
 8009b78:	429d      	cmp	r5, r3
 8009b7a:	dc3a      	bgt.n	8009bf2 <__ieee754_fmodf+0xda>
 8009b7c:	022b      	lsls	r3, r5, #8
 8009b7e:	f06f 027d 	mvn.w	r2, #125	; 0x7d
 8009b82:	005b      	lsls	r3, r3, #1
 8009b84:	f102 32ff 	add.w	r2, r2, #4294967295
 8009b88:	d5fb      	bpl.n	8009b82 <__ieee754_fmodf+0x6a>
 8009b8a:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8009b8e:	bfbb      	ittet	lt
 8009b90:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 8009b94:	1a1b      	sublt	r3, r3, r0
 8009b96:	f3c7 0116 	ubfxge	r1, r7, #0, #23
 8009b9a:	4099      	lsllt	r1, r3
 8009b9c:	bfa8      	it	ge
 8009b9e:	f441 0100 	orrge.w	r1, r1, #8388608	; 0x800000
 8009ba2:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8009ba6:	bfb5      	itete	lt
 8009ba8:	f06f 037d 	mvnlt.w	r3, #125	; 0x7d
 8009bac:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 8009bb0:	1a9b      	sublt	r3, r3, r2
 8009bb2:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 8009bb6:	bfb8      	it	lt
 8009bb8:	409d      	lsllt	r5, r3
 8009bba:	1a80      	subs	r0, r0, r2
 8009bbc:	1b4b      	subs	r3, r1, r5
 8009bbe:	b9d8      	cbnz	r0, 8009bf8 <__ieee754_fmodf+0xe0>
 8009bc0:	ea33 0323 	bics.w	r3, r3, r3, asr #32
 8009bc4:	bf28      	it	cs
 8009bc6:	460b      	movcs	r3, r1
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d0c7      	beq.n	8009b5c <__ieee754_fmodf+0x44>
 8009bcc:	4915      	ldr	r1, [pc, #84]	; (8009c24 <__ieee754_fmodf+0x10c>)
 8009bce:	428b      	cmp	r3, r1
 8009bd0:	dd1a      	ble.n	8009c08 <__ieee754_fmodf+0xf0>
 8009bd2:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8009bd6:	db1a      	blt.n	8009c0e <__ieee754_fmodf+0xf6>
 8009bd8:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8009bdc:	4323      	orrs	r3, r4
 8009bde:	327f      	adds	r2, #127	; 0x7f
 8009be0:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8009be4:	e7b2      	b.n	8009b4c <__ieee754_fmodf+0x34>
 8009be6:	3801      	subs	r0, #1
 8009be8:	0052      	lsls	r2, r2, #1
 8009bea:	e7c3      	b.n	8009b74 <__ieee754_fmodf+0x5c>
 8009bec:	15c8      	asrs	r0, r1, #23
 8009bee:	387f      	subs	r0, #127	; 0x7f
 8009bf0:	e7c2      	b.n	8009b78 <__ieee754_fmodf+0x60>
 8009bf2:	15ea      	asrs	r2, r5, #23
 8009bf4:	3a7f      	subs	r2, #127	; 0x7f
 8009bf6:	e7c8      	b.n	8009b8a <__ieee754_fmodf+0x72>
 8009bf8:	2b00      	cmp	r3, #0
 8009bfa:	da02      	bge.n	8009c02 <__ieee754_fmodf+0xea>
 8009bfc:	0049      	lsls	r1, r1, #1
 8009bfe:	3801      	subs	r0, #1
 8009c00:	e7dc      	b.n	8009bbc <__ieee754_fmodf+0xa4>
 8009c02:	d0ab      	beq.n	8009b5c <__ieee754_fmodf+0x44>
 8009c04:	0059      	lsls	r1, r3, #1
 8009c06:	e7fa      	b.n	8009bfe <__ieee754_fmodf+0xe6>
 8009c08:	005b      	lsls	r3, r3, #1
 8009c0a:	3a01      	subs	r2, #1
 8009c0c:	e7df      	b.n	8009bce <__ieee754_fmodf+0xb6>
 8009c0e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009c12:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009c16:	3282      	adds	r2, #130	; 0x82
 8009c18:	4113      	asrs	r3, r2
 8009c1a:	4323      	orrs	r3, r4
 8009c1c:	e796      	b.n	8009b4c <__ieee754_fmodf+0x34>
 8009c1e:	bf00      	nop
 8009c20:	0801d7f8 	.word	0x0801d7f8
 8009c24:	007fffff 	.word	0x007fffff

08009c28 <matherr>:
 8009c28:	2000      	movs	r0, #0
 8009c2a:	4770      	bx	lr

08009c2c <_init>:
 8009c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c2e:	bf00      	nop
 8009c30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c32:	bc08      	pop	{r3}
 8009c34:	469e      	mov	lr, r3
 8009c36:	4770      	bx	lr

08009c38 <_fini>:
 8009c38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c3a:	bf00      	nop
 8009c3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009c3e:	bc08      	pop	{r3}
 8009c40:	469e      	mov	lr, r3
 8009c42:	4770      	bx	lr
