module wideexpr_00572(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = {$signed($unsigned({2{{1'sb1}}})),(ctrl[4]?$signed(4'sb1110):2'sb11)};
  assign y1 = 1'sb1;
  assign y2 = +({4{((ctrl[3]?((4'sb1100)<<<(6'sb111010))>>>({1{3'sb111}}):3'sb010))>>>($unsigned(s6))}});
  assign y3 = (ctrl[2]?$signed(s7):+((ctrl[3]?+(({1{((ctrl[5]?s3:(s4)&(6'sb000011)))^~(s2)}})>>>((6'sb001110)<<<(2'sb01))):$signed(5'sb10011))));
  assign y4 = ({(ctrl[7]?{(((ctrl[5]?+(u2):$signed(2'sb10)))^~(s2))^~((ctrl[6]?s4:($signed(4'sb1010))&((s3)-(3'sb100)))),$signed(s5)}:(u3)==(2'b01))})>>(((!(({6'sb101011})>>>(+(~|(4'sb1000)))))>>>(u1))>>((ctrl[5]?{2'sb00,s3,s6}:(ctrl[2]?{u2,$signed((u2)>>(~^(s2)))}:1'sb0))));
  assign y5 = u0;
  assign y6 = ((ctrl[2]?((2'sb10)+(s5))<<(s6):s5))<<($unsigned(4'sb0101));
  assign y7 = {s2,{1{((ctrl[4]?$signed((ctrl[5]?5'b00000:$unsigned((s5)|(4'sb0000)))):5'sb10011))<<<(1'sb1)}},5'sb11101,(({s3,(ctrl[3]?({1{(ctrl[6]?1'sb0:5'sb00101)}})>({2{{3{2'sb11}}}}):(((u4)!=(u7))&((u6)>=(3'sb010)))>>(+((4'b1100)<<<(3'sb111)))),$signed(s1)})^({1{$unsigned(({3{(s2)<(5'b11100)}})+(({5'sb01011,2'b11})>>>({3{s7}})))}}))<=(((u4)<<<($signed({1{(s6)<<<((ctrl[7]?1'sb1:s5))}})))^~((&((ctrl[3]?4'sb0100:(ctrl[3]?(2'sb00)<<<(s1):$signed(1'sb0)))))>>>(s2)))};
endmodule
