== RV64D Instructions

=== fcvt.l.d

cccc|

[width="66%",cols="16%,12%,12%,12%,12%,12%,12%,12%",]
|===
|31-27 |26-25 |24-20 |19-15 |14-12 |11-7 |6-2 |1-0
|11000 |01 |00010 |rs1 |rm |rd |10100 |11
|===

Format::
  [verse]
  --
  fcvt.l.d rd,rs1
  --
Description::
  [verse]
  --

  --
Implementation::
  [verse]
  --
  x[rd] = link:[s64]\{f64}(f[rs1])
  --

=== fcvt.lu.d

cccc|

[width="66%",cols="16%,12%,12%,12%,12%,12%,12%,12%",]
|===
|31-27 |26-25 |24-20 |19-15 |14-12 |11-7 |6-2 |1-0
|11000 |01 |00011 |rs1 |rm |rd |10100 |11
|===

Format::
  [verse]
  --
  fcvt.lu.d rd,rs1
  --
Description::
  [verse]
  --

  --
Implementation::
  [verse]
  --
  x[rd] = link:[u64]\{f64}(f[rs1])
  --

=== fmv.x.d

cccc|

[width="66%",cols="16%,12%,12%,12%,12%,12%,12%,12%",]
|===
|31-27 |26-25 |24-20 |19-15 |14-12 |11-7 |6-2 |1-0
|11100 |01 |00000 |rs1 |000 |rd |10100 |11
|===

Format::
  [verse]
  --
  fmv.x.d rd,rs1
  --
Description::
  [verse]
  --

  --
Implementation::
  [verse]
  --
  x[rd] = f[rs1][63:0]
  --

=== fcvt.d.l

cccc|

[width="66%",cols="16%,12%,12%,12%,12%,12%,12%,12%",]
|===
|31-27 |26-25 |24-20 |19-15 |14-12 |11-7 |6-2 |1-0
|11010 |01 |00010 |rs1 |rm |rd |10100 |11
|===

Format::
  [verse]
  --
  fcvt.d.l rd,rs1
  --
Description::
  [verse]
  --

  --
Implementation::
  [verse]
  --
  f[rd] = link:[f64]\{s64}(x[rs1])
  --

=== fcvt.d.lu

cccc|

[width="66%",cols="16%,12%,12%,12%,12%,12%,12%,12%",]
|===
|31-27 |26-25 |24-20 |19-15 |14-12 |11-7 |6-2 |1-0
|11010 |01 |00011 |rs1 |rm |rd |10100 |11
|===

Format::
  [verse]
  --
  fcvt.d.lu rd,rs1
  --
Description::
  [verse]
  --

  --
Implementation::
  [verse]
  --
  f[rd] = link:[f64]\{u64}(x[rs1])
  --

=== fmv.d.x

cccc|

[width="66%",cols="16%,12%,12%,12%,12%,12%,12%,12%",]
|===
|31-27 |26-25 |24-20 |19-15 |14-12 |11-7 |6-2 |1-0
|11110 |01 |00000 |rs1 |000 |rd |10100 |11
|===

Format::
  [verse]
  --
  fmv.d.x rd,rs1
  --
Description::
  [verse]
  --

  --
Implementation::
  [verse]
  --
  f[rd] = x[rs1][63:0]
  --
