<?xml version="1.0" encoding="ASCII"?>
<pct_data xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="schema.xsd">
<version>3.0</version>
<fingerprint>f68148acf82d160b69e01f9973ebe083041067df</fingerprint>
<library>
<name>Keranous_pcie_tile</name>
<examples/>
<protocols>
<protocol>
<name>tlm2_gp</name>
<library_reference>TLM2_PROTOCOLS</library_reference>
<documentation_file>${CWR_TLM2_PL}/Documentation/IP_TLM2_PL/index.html#page/IP_TLM2_PL/IP_TLM2_PL_pro_3.html</documentation_file>
<lib_documentation_file>${CWR_TLM2_PL}/Documentation/IP_TLM2_PL/index.html#page/IP_TLM2_PL/IP_TLM2_PL_pre_2.html</lib_documentation_file>
<fingerprint>f9fb6c0b9777dc83df6ef47992b4a3b9b7ff9653</fingerprint>
<tcl_file>${CWR_TLM2_PROTOCOLS}/Internal/script/pct_callbacks.tcl</tcl_file>
<tcl_proc>::TLM2_PROTOCOLS::protocol_parameter_mismatch_cb</tcl_proc>
<common_parameters>
<parameter>
<name>address_width</name>
<value>
<type>sfIntegerParameter</type>
<default>32</default>
<visibility>NotRuntime</visibility>
<editability>until_simulation_build</editability>
</value>
</parameter>
<parameter>
<name>data_width</name>
<value>
<type>sfIntegerParameter</type>
<default>32</default>
<visibility>NotRuntime</visibility>
<editability>until_simulation_build</editability>
</value>
</parameter>
<parameter>
<name>N</name>
<value>
<type>sfIntegerParameter</type>
<default>1</default>
<visibility>NotRuntime</visibility>
<editability>until_simulation_build</editability>
</value>
</parameter>
<parameter>
<name>pol</name>
<value>
<type>sfStringParameter</type>
<default>sc_core::SC_ONE_OR_MORE_BOUND</default>
<quoted>false</quoted>
<string_restrict>
<item>sc_core::SC_ZERO_OR_MORE_BOUND</item>
<item>sc_core::SC_ONE_OR_MORE_BOUND</item>
<item>sc_core::SC_ALL_BOUND</item>
</string_restrict>
<visibility>NotRuntime</visibility>
<editability>until_simulation_build</editability>
</value>
</parameter>
<parameter>
<name>ft_protocol_tag</name>
<value>
<type>sfStringParameter</type>
<default>TLM2_GP</default>
<quoted>false</quoted>
<string_restrict>
<item>TLM2_GP</item>
<item>AXI</item>
<item>GFT</item>
<item>NTTP</item>
<item>AXI4Stream</item>
<item>CHI</item>
<item>AGFT</item>
<item>PCIe</item>
<item>CXL</item>
</string_restrict>
<visibility>Assembly</visibility>
<editability>until_simulation_build</editability>
</value>
</parameter>
</common_parameters>
<address_width>
<value>#address_width</value>
</address_width>
<data_width>
<value>#data_width</value>
</data_width>
<tlm_implementation>
<implementation_name>TLM</implementation_name>
<initiator_socket_base_type>
<datatype>tlm::tlm_base_initiator_socket&lt;#data_width, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, #N, #pol></datatype>
<include>tlm.h</include>
<stubtype>conf::tlm_initiator_socket_stub&lt;#data_width, tlm::tlm_base_protocol_types, #N, #pol></stubtype>
<interface_direction>InOut</interface_direction>
<interface_masterslaveness>Slave</interface_masterslaveness>
<port_direction>InOut</port_direction>
<port_masterslaveness>Master</port_masterslaveness>
</initiator_socket_base_type>
<target_socket_base_type>
<datatype>tlm::tlm_base_target_socket&lt;#data_width, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, #N, #pol></datatype>
<include>tlm.h</include>
<stubtype>conf::tlm_target_socket_stub&lt;#data_width, tlm::tlm_base_protocol_types, #N, #pol></stubtype>
<interface_direction>InOut</interface_direction>
<interface_masterslaveness>Slave</interface_masterslaveness>
<port_direction>InOut</port_direction>
<port_masterslaveness>Master</port_masterslaveness>
</target_socket_base_type>
</tlm_implementation>
</protocol>
</protocols>
<blocks>
<block>
<name>Keranous_pcie_tile</name>
<shape>0</shape>
<ports>
<port io_id="1">
<name>noc_n_target</name>
<category>MEMORY</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<inout/>
<possible_protocols>
<protocol>
<description>tlm2_gp</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="2">
<name>noc_n_initiator</name>
<category>MEMORY</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<inout/>
<possible_protocols>
<protocol>
<description>tlm2_gp</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="3">
<name>smn_n_target</name>
<category>MEMORY</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<inout/>
<possible_protocols>
<protocol>
<description>tlm2_gp</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="4">
<name>smn_n_initiator</name>
<category>MEMORY</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<inout/>
<possible_protocols>
<protocol>
<description>tlm2_gp</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="5">
<name>pcie_controller_target</name>
<category>MEMORY</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<inout/>
<possible_protocols>
<protocol>
<description>tlm2_gp</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="6">
<name>pcie_controller_initiator</name>
<category>MEMORY</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<inout/>
<possible_protocols>
<protocol>
<description>tlm2_gp</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="7">
<name>cold_reset_n</name>
<category>RESET</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>RESET</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="8">
<name>warm_reset_n</name>
<category>RESET</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>RESET</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="9">
<name>isolate_req</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="10">
<name>function_level_reset</name>
<category>RESET</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<out/>
<possible_protocols>
<protocol>
<description>RESET</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="11">
<name>hot_reset_requested</name>
<category>RESET</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<out/>
<possible_protocols>
<protocol>
<description>RESET</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="12">
<name>config_update</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<out/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="13">
<name>ras_error</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<out/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="14">
<name>dma_completion</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<out/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="15">
<name>controller_misc_int</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<out/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="16">
<name>noc_timeout</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<out/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="17">
<name>pcie_cii_hv</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="18">
<name>pcie_cii_hdr_type</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="19">
<name>pcie_cii_hdr_addr</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="20">
<name>pcie_core_clk</name>
<category>CLOCK</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>CLOCK</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="21">
<name>pcie_controller_reset_n</name>
<category>RESET</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>RESET</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="22">
<name>pcie_flr_request</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="23">
<name>pcie_hot_reset</name>
<category>RESET</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>RESET</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="24">
<name>pcie_ras_error</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="25">
<name>pcie_dma_completion</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="26">
<name>pcie_misc_int</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="27">
<name>pcie_app_bus_num</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<out/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="28">
<name>pcie_app_dev_num</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<out/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="29">
<name>pcie_device_type</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<out/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="30">
<name>pcie_sys_int</name>
<category>CONTROL</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<master/>
<out/>
<possible_protocols>
<protocol>
<description>Default</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
<port io_id="31">
<name>axi_clk</name>
<category>CLOCK</category>
<abstraction_level>BCA</abstraction_level>
<cardinality>one</cardinality>
<addressing_mode>BYTE</addressing_mode>
<bca_cosim_supported>false</bca_cosim_supported>
<slave/>
<in/>
<possible_protocols>
<protocol>
<description>CLOCK</description>
</protocol>
</possible_protocols>
<target_location_info>
<nr_of_remap_states>1</nr_of_remap_states>
</target_location_info>
<kinds>
<kind>sc_port</kind>
<kind>sc_export</kind>
</kinds>
</port>
</ports>
<encapsulations>
<encapsulation io_id="32">
<class_name>keraunos::pcie::KeraunosPcieTile</class_name>
<real_class_name>keraunos::pcie::KeraunosPcieTile</real_class_name>
<constructors>
<constructor io_id="33"/>
</constructors>
<default_constructor>keraunos::pcie::KeraunosPcieTile()</default_constructor>
<ports>
<tlm_port>
<name>noc_n_target</name>
<port_type>targetsocket</port_type>
<datatype>
<value>tlm::tlm_base_target_socket&lt;64, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types >, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types >, 1, sc_core::SC_ONE_OR_MORE_BOUND></value>
</datatype>
<sc_port_type_regular_port/>
</tlm_port>
<tlm_port>
<name>noc_n_initiator</name>
<port_type>initiatorsocket</port_type>
<datatype>
<value>tlm::tlm_base_initiator_socket&lt;64, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types >, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types >, 1, sc_core::SC_ONE_OR_MORE_BOUND></value>
</datatype>
<sc_port_type_regular_port/>
</tlm_port>
<tlm_port>
<name>smn_n_target</name>
<port_type>targetsocket</port_type>
<datatype>
<value>tlm::tlm_base_target_socket&lt;64, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types >, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types >, 1, sc_core::SC_ONE_OR_MORE_BOUND></value>
</datatype>
<sc_port_type_regular_port/>
</tlm_port>
<tlm_port>
<name>smn_n_initiator</name>
<port_type>initiatorsocket</port_type>
<datatype>
<value>tlm::tlm_base_initiator_socket&lt;64, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types >, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types >, 1, sc_core::SC_ONE_OR_MORE_BOUND></value>
</datatype>
<sc_port_type_regular_port/>
</tlm_port>
<tlm_port>
<name>pcie_controller_target</name>
<port_type>targetsocket</port_type>
<datatype>
<value>tlm::tlm_base_target_socket&lt;64, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types >, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types >, 1, sc_core::SC_ONE_OR_MORE_BOUND></value>
</datatype>
<sc_port_type_regular_port/>
</tlm_port>
<tlm_port>
<name>pcie_controller_initiator</name>
<port_type>initiatorsocket</port_type>
<datatype>
<value>tlm::tlm_base_initiator_socket&lt;64, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types >, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types >, 1, sc_core::SC_ONE_OR_MORE_BOUND></value>
</datatype>
<sc_port_type_regular_port/>
</tlm_port>
<bca_port>
<name>cold_reset_n</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>warm_reset_n</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>isolate_req</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>function_level_reset</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<out/>
</bca_port>
<bca_port>
<name>hot_reset_requested</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<out/>
</bca_port>
<bca_port>
<name>config_update</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<out/>
</bca_port>
<bca_port>
<name>ras_error</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<out/>
</bca_port>
<bca_port>
<name>dma_completion</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<out/>
</bca_port>
<bca_port>
<name>controller_misc_int</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<out/>
</bca_port>
<bca_port>
<name>noc_timeout</name>
<datatype>
<value>sc_bv&lt;3 ></value>
</datatype>
<sc_port_type_regular_port/>
<out/>
</bca_port>
<bca_port>
<name>pcie_cii_hv</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>pcie_cii_hdr_type</name>
<datatype>
<value>sc_bv&lt;5 ></value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>pcie_cii_hdr_addr</name>
<datatype>
<value>sc_bv&lt;12 ></value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>pcie_core_clk</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>pcie_controller_reset_n</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>pcie_flr_request</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>pcie_hot_reset</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>pcie_ras_error</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>pcie_dma_completion</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>pcie_misc_int</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
<bca_port>
<name>pcie_app_bus_num</name>
<datatype>
<value>unsigned char</value>
</datatype>
<sc_port_type_regular_port/>
<out/>
</bca_port>
<bca_port>
<name>pcie_app_dev_num</name>
<datatype>
<value>unsigned char</value>
</datatype>
<sc_port_type_regular_port/>
<out/>
</bca_port>
<bca_port>
<name>pcie_device_type</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<out/>
</bca_port>
<bca_port>
<name>pcie_sys_int</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<out/>
</bca_port>
<bca_port>
<name>axi_clk</name>
<datatype>
<value>bool</value>
</datatype>
<sc_port_type_regular_port/>
<in/>
</bca_port>
</ports>
<mappings>
<tlm_mapping>
<block_port>noc_n_target</block_port>
<encap_port>noc_n_target</encap_port>
</tlm_mapping>
<tlm_mapping>
<block_port>noc_n_initiator</block_port>
<encap_port>noc_n_initiator</encap_port>
</tlm_mapping>
<tlm_mapping>
<block_port>smn_n_target</block_port>
<encap_port>smn_n_target</encap_port>
</tlm_mapping>
<tlm_mapping>
<block_port>smn_n_initiator</block_port>
<encap_port>smn_n_initiator</encap_port>
</tlm_mapping>
<tlm_mapping>
<block_port>pcie_controller_target</block_port>
<encap_port>pcie_controller_target</encap_port>
</tlm_mapping>
<tlm_mapping>
<block_port>pcie_controller_initiator</block_port>
<encap_port>pcie_controller_initiator</encap_port>
</tlm_mapping>
<bca_mapping>
<block_port>cold_reset_n</block_port>
<block_protocol>RESET</block_protocol>
<block_pin>pin</block_pin>
<encap_port>cold_reset_n</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>warm_reset_n</block_port>
<block_protocol>RESET</block_protocol>
<block_pin>pin</block_pin>
<encap_port>warm_reset_n</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>isolate_req</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>isolate_req</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>function_level_reset</block_port>
<block_protocol>RESET</block_protocol>
<block_pin>pin</block_pin>
<encap_port>function_level_reset</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>hot_reset_requested</block_port>
<block_protocol>RESET</block_protocol>
<block_pin>pin</block_pin>
<encap_port>hot_reset_requested</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>config_update</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>config_update</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>ras_error</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>ras_error</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>dma_completion</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>dma_completion</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>controller_misc_int</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>controller_misc_int</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>noc_timeout</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>noc_timeout</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_cii_hv</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_cii_hv</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_cii_hdr_type</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_cii_hdr_type</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_cii_hdr_addr</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_cii_hdr_addr</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_core_clk</block_port>
<block_protocol>CLOCK</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_core_clk</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_controller_reset_n</block_port>
<block_protocol>RESET</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_controller_reset_n</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_flr_request</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_flr_request</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_hot_reset</block_port>
<block_protocol>RESET</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_hot_reset</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_ras_error</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_ras_error</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_dma_completion</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_dma_completion</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_misc_int</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_misc_int</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_app_bus_num</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_app_bus_num</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_app_dev_num</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_app_dev_num</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_device_type</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_device_type</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>pcie_sys_int</block_port>
<block_protocol>Default</block_protocol>
<block_pin>pin</block_pin>
<encap_port>pcie_sys_int</encap_port>
</bca_mapping>
<bca_mapping>
<block_port>axi_clk</block_port>
<block_protocol>CLOCK</block_protocol>
<block_pin>pin</block_pin>
<encap_port>axi_clk</encap_port>
</bca_mapping>
</mappings>
<encap_prots>
<encap_prot>
<port_ref>
<io_reference>1</io_reference>
</port_ref>
<protocol>
<description>tlm2_gp</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_width" value="64" read_only="true"/>
<parameter_value name="N" value="1" read_only="true"/>
<parameter_value name="pol" value="sc_core::SC_ONE_OR_MORE_BOUND" read_only="true"/>
</parameter_list>
</parameters_value>
<parameters_value>
<name>Protocol TLM properties</name>
<parameter_list>
<parameter_value name="Port type" value="targetsocket" read_only="true"/>
</parameter_list>
</parameters_value>
</parameters_set>
<sc_interfaces>
<abstraction_level>TLM</abstraction_level>
</sc_interfaces>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>2</io_reference>
</port_ref>
<protocol>
<description>tlm2_gp</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_width" value="64" read_only="true"/>
<parameter_value name="N" value="1" read_only="true"/>
<parameter_value name="pol" value="sc_core::SC_ONE_OR_MORE_BOUND" read_only="true"/>
</parameter_list>
</parameters_value>
<parameters_value>
<name>Protocol TLM properties</name>
<parameter_list>
<parameter_value name="Port type" value="initiatorsocket" read_only="true"/>
</parameter_list>
</parameters_value>
</parameters_set>
<sc_interfaces>
<abstraction_level>TLM</abstraction_level>
</sc_interfaces>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>3</io_reference>
</port_ref>
<protocol>
<description>tlm2_gp</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_width" value="64" read_only="true"/>
<parameter_value name="N" value="1" read_only="true"/>
<parameter_value name="pol" value="sc_core::SC_ONE_OR_MORE_BOUND" read_only="true"/>
</parameter_list>
</parameters_value>
<parameters_value>
<name>Protocol TLM properties</name>
<parameter_list>
<parameter_value name="Port type" value="targetsocket" read_only="true"/>
</parameter_list>
</parameters_value>
</parameters_set>
<sc_interfaces>
<abstraction_level>TLM</abstraction_level>
</sc_interfaces>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>4</io_reference>
</port_ref>
<protocol>
<description>tlm2_gp</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_width" value="64" read_only="true"/>
<parameter_value name="N" value="1" read_only="true"/>
<parameter_value name="pol" value="sc_core::SC_ONE_OR_MORE_BOUND" read_only="true"/>
</parameter_list>
</parameters_value>
<parameters_value>
<name>Protocol TLM properties</name>
<parameter_list>
<parameter_value name="Port type" value="initiatorsocket" read_only="true"/>
</parameter_list>
</parameters_value>
</parameters_set>
<sc_interfaces>
<abstraction_level>TLM</abstraction_level>
</sc_interfaces>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>5</io_reference>
</port_ref>
<protocol>
<description>tlm2_gp</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_width" value="64" read_only="true"/>
<parameter_value name="N" value="1" read_only="true"/>
<parameter_value name="pol" value="sc_core::SC_ONE_OR_MORE_BOUND" read_only="true"/>
</parameter_list>
</parameters_value>
<parameters_value>
<name>Protocol TLM properties</name>
<parameter_list>
<parameter_value name="Port type" value="targetsocket" read_only="true"/>
</parameter_list>
</parameters_value>
</parameters_set>
<sc_interfaces>
<abstraction_level>TLM</abstraction_level>
</sc_interfaces>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>6</io_reference>
</port_ref>
<protocol>
<description>tlm2_gp</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_width" value="64" read_only="true"/>
<parameter_value name="N" value="1" read_only="true"/>
<parameter_value name="pol" value="sc_core::SC_ONE_OR_MORE_BOUND" read_only="true"/>
</parameter_list>
</parameters_value>
<parameters_value>
<name>Protocol TLM properties</name>
<parameter_list>
<parameter_value name="Port type" value="initiatorsocket" read_only="true"/>
</parameter_list>
</parameters_value>
</parameters_set>
<sc_interfaces>
<abstraction_level>TLM</abstraction_level>
</sc_interfaces>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>7</io_reference>
</port_ref>
<protocol>
<description>RESET</description>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>8</io_reference>
</port_ref>
<protocol>
<description>RESET</description>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>9</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>10</io_reference>
</port_ref>
<protocol>
<description>RESET</description>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>11</io_reference>
</port_ref>
<protocol>
<description>RESET</description>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>12</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>13</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>14</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>15</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>16</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="sc_bv&lt;3 >" read_only="true"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>17</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>18</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="sc_bv&lt;5 >" read_only="true"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>19</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="sc_bv&lt;12 >" read_only="true"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>20</io_reference>
</port_ref>
<protocol>
<description>CLOCK</description>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>21</io_reference>
</port_ref>
<protocol>
<description>RESET</description>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>22</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>23</io_reference>
</port_ref>
<protocol>
<description>RESET</description>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>24</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>25</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>26</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>27</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="unsigned char" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(unsigned char)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>28</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="unsigned char" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(unsigned char)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>29</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>30</io_reference>
</port_ref>
<protocol>
<description>Default</description>
<parameters_set>
<parameters_value>
<name>Protocol Common Parameters</name>
<parameter_list>
<parameter_value name="data_type" value="bool" read_only="true"/>
<parameter_value name="data_width" value="bitwidth(bool)"/>
</parameter_list>
</parameters_value>
</parameters_set>
</protocol>
</encap_prot>
<encap_prot>
<port_ref>
<io_reference>31</io_reference>
</port_ref>
<protocol>
<description>CLOCK</description>
</protocol>
</encap_prot>
</encap_prots>
<encap_language>SystemC</encap_language>
<configurations>
<configuration>
<name>FastBuild</name>
<class>
<name>package</name>
<setting>
<name>inno_runtime</name>
<setting_value>
<value>0</value>
</setting_value>
</setting>
<setting>
<name>scampi</name>
<setting_value>
<value>0</value>
</setting_value>
</setting>
<setting>
<name>include_path</name>
<setting_value>
<value>../..</value>
</setting_value>
<setting_value>
<value>../../SystemC/include</value>
</setting_value>
<setting_value>
<value>#(SNPS_VP_HOME)#/tlmcreator/templates/models/common/include</value>
</setting_value>
</setting>
<setting>
<name>define</name>
<setting_value>
<value>SC_INCLUDE_DYNAMIC_PROCESSES</value>
<value/>
</setting_value>
</setting>
<setting>
<name>package_file</name>
<setting_value>
<condition>msvc-14.29-64</condition>
<value>../../SystemC/libso-%(COMPILER)%/FastBuild/Keranous_pcie_tile.dll</value>
<value>simulation/FastBuild/</value>
</setting_value>
<setting_value>
<condition>msvc-14.34-64</condition>
<value>../../SystemC/libso-%(COMPILER)%/FastBuild/Keranous_pcie_tile.dll</value>
<value>simulation/FastBuild/</value>
</setting_value>
<setting_value>
<condition>gcc-9.2-64</condition>
<value>../../SystemC/libso-%(COMPILER)%/FastBuild/libKeranous_pcie_tile.so</value>
<value>simulation/FastBuild/</value>
</setting_value>
<setting_value>
<condition>gcc-9.5-64</condition>
<value>../../SystemC/libso-%(COMPILER)%/FastBuild/libKeranous_pcie_tile.so</value>
<value>simulation/FastBuild/</value>
</setting_value>
</setting>
<setting>
<name>dynamic_load</name>
<setting_value>
<value>Keranous_pcie_tile</value>
<value>%(EXPORTHOME)%/simulation/FastBuild/</value>
</setting_value>
<setting_value>
<value>Keranous_pcie_tile</value>
<value>../../SystemC/libso-%(COMPILER)%/FastBuild</value>
</setting_value>
</setting>
</class>
<class>
<name>build</name>
<setting>
<name>enabled</name>
<setting_value>
<value>0</value>
</setting_value>
</setting>
<setting>
<name>debug</name>
<setting_value>
<value>0</value>
</setting_value>
</setting>
<setting>
<name>optimized</name>
<setting_value>
<value>0</value>
</setting_value>
</setting>
<setting>
<name>assertions</name>
<setting_value>
<value>0</value>
</setting_value>
</setting>
<setting>
<name>dynamic_library</name>
<setting_value>
<value>0</value>
</setting_value>
</setting>
<setting>
<name>inno_runtime</name>
<setting_value>
<value>0</value>
</setting_value>
</setting>
<setting>
<name>scampi</name>
<setting_value>
<value>0</value>
</setting_value>
</setting>
<setting>
<name>extra_creator</name>
<setting_value>
<value>initiator_socket</value>
<value>conf::tlm_initiator_socket_stub&lt;64, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></value>
</setting_value>
<setting_value>
<value>initiator_socket</value>
<value>tlm::tlm_base_initiator_socket&lt;64, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_in&lt;bool></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_in&lt;sc_bv&lt;12> ></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_in&lt;sc_bv&lt;3> ></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_in&lt;sc_bv&lt;5> ></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_in&lt;unsigned char></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_inout&lt;bool></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_inout&lt;sc_bv&lt;12> ></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_inout&lt;sc_bv&lt;3> ></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_inout&lt;sc_bv&lt;5> ></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_inout&lt;unsigned char></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_out&lt;bool></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_out&lt;sc_bv&lt;12> ></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_out&lt;sc_bv&lt;3> ></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_out&lt;sc_bv&lt;5> ></value>
</setting_value>
<setting_value>
<value>port</value>
<value>sc_out&lt;unsigned char></value>
</setting_value>
<setting_value>
<value>primitive_channel</value>
<value>sc_signal&lt;bool></value>
</setting_value>
<setting_value>
<value>primitive_channel</value>
<value>sc_signal&lt;sc_bv&lt;12> ></value>
</setting_value>
<setting_value>
<value>primitive_channel</value>
<value>sc_signal&lt;sc_bv&lt;3> ></value>
</setting_value>
<setting_value>
<value>primitive_channel</value>
<value>sc_signal&lt;sc_bv&lt;5> ></value>
</setting_value>
<setting_value>
<value>primitive_channel</value>
<value>sc_signal&lt;unsigned char></value>
</setting_value>
<setting_value>
<value>target_socket</value>
<value>conf::tlm_target_socket_stub&lt;64, tlm::tlm_base_protocol_types, 1, sc_core::SC_ONE_OR_MORE_BOUND></value>
</setting_value>
<setting_value>
<value>target_socket</value>
<value>tlm::tlm_base_target_socket&lt;64, tlm::tlm_fw_transport_if&lt;tlm::tlm_base_protocol_types>, tlm::tlm_bw_transport_if&lt;tlm::tlm_base_protocol_types>, 1, sc_core::SC_ONE_OR_MORE_BOUND></value>
</setting_value>
</setting>
<setting>
<name>component_helper</name>
<setting_value>
<value>coverage</value>
<value>::Keranous_pcie_tileCovermodel</value>
</setting_value>
</setting>
</class>
</configuration>
</configurations>
<default_configuration>FastBuild</default_configuration>
</encapsulation>
</encapsulations>
<dictionary>
<item>
<name>VDKCv1_0oO_initDone</name>
</item>
<item>
<name>VDKCv1_0oO_ports_0oO_cold_reset_n_0oO_params_0oO_active_level</name>
<value>false</value>
</item>
<item>
<name>VDKCv1_0oO_ports_0oO_function_level_reset_0oO_params_0oO_active_level</name>
<value>false</value>
</item>
<item>
<name>VDKCv1_0oO_ports_0oO_hot_reset_requested_0oO_params_0oO_active_level</name>
<value>false</value>
</item>
<item>
<name>VDKCv1_0oO_ports_0oO_pcie_controller_reset_n_0oO_params_0oO_active_level</name>
<value>false</value>
</item>
<item>
<name>VDKCv1_0oO_ports_0oO_pcie_hot_reset_0oO_params_0oO_active_level</name>
<value>false</value>
</item>
<item>
<name>VDKCv1_0oO_ports_0oO_warm_reset_n_0oO_params_0oO_active_level</name>
<value>false</value>
</item>
</dictionary>
<tcl_generators>
<tcl_generator>
<name>parameter_change_cb</name>
<tcl_proc>::Keranous_pcie_tile::handle_parameter_changed</tcl_proc>
<tcl_file>Keranous_pcie_tile_callback.tcl</tcl_file>
<phase>100.000000</phase>
<event>parameter_change</event>
<pass_old_value>0</pass_old_value>
</tcl_generator>
<tcl_generator>
<name>instantiate_cb</name>
<tcl_proc>::Keranous_pcie_tile::handle_block_instantiated</tcl_proc>
<tcl_file>Keranous_pcie_tile_callback.tcl</tcl_file>
<phase>100.000000</phase>
<event>instantiate</event>
</tcl_generator>
</tcl_generators>
</block>
</blocks>
</library>
</pct_data>
