$date
	Sun Oct 23 05:25:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#135073
b1 !
1"
#135074
b1 &
b1 %
1$
#135075
0"
#135078
1#
#135082
b0 &
b0 %
0#
0$
#1154116
b11101 !
1"
#1154118
b11101 &
b11101 %
1$
#1154119
0"
#1154122
b1011000 &
b1011000 %
#1154126
b101100 &
b101100 %
#1154130
b10110 &
b10110 %
#1154134
b1011 &
b1011 %
#1154138
b100010 &
b100010 %
#1154142
b10001 &
b10001 %
#1154146
b110100 &
b110100 %
#1154150
b11010 &
b11010 %
#1154154
b1101 &
b1101 %
#1154158
b101000 &
b101000 %
#1154162
b10100 &
b10100 %
#1154166
b1010 &
b1010 %
#1154170
b101 &
b101 %
#1154174
b10000 &
b10000 %
#1154178
b1000 &
b1000 %
#1154182
b100 &
b100 %
#1154186
b10 &
b10 %
#1154190
b1 &
1#
b1 %
#1154194
b0 &
b0 %
0#
0$
#2188178
b10001 &
b10001 %
1$
b10001 !
1"
#2188179
0"
#2188182
b110100 &
b110100 %
#2188186
b11010 &
b11010 %
#2188190
b1101 &
b1101 %
#2188194
b101000 &
b101000 %
#2188198
b10100 &
b10100 %
#2188202
b1010 &
b1010 %
#2188206
b101 &
b101 %
#2188210
b10000 &
b10000 %
#2188214
b1000 &
b1000 %
#2188218
b100 &
b100 %
#2188222
b10 &
b10 %
#2188226
b1 &
b1 %
1#
#2188230
b0 &
0#
b0 %
0$
#4500012
