
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.510042                       # Number of seconds simulated
sim_ticks                                1510042101500                       # Number of ticks simulated
final_tick                               1510042101500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 693436                       # Simulator instruction rate (inst/s)
host_op_rate                                   889347                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2094236449                       # Simulator tick rate (ticks/s)
host_mem_usage                                 827748                       # Number of bytes of host memory used
host_seconds                                   721.05                       # Real time elapsed on the host
sim_insts                                   500000001                       # Number of instructions simulated
sim_ops                                     641260670                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           33728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       447102912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          447136640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        33728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    435601920                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       435601920                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          6985983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6986510                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       6806280                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6806280                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              22336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          296086388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             296108724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         22336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            22336                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       288470050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            288470050                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       288470050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             22336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         296086388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            584578774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     6986510                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6806280                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6986510                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6806280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              447136640                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               435600512                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               447136640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            435601920                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs       163323                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            436730                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            436619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            436697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            436671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            436680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            436692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            436621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            436614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            436573                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            436622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           436894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           436589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           436672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           436609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           436591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           436636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            425507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            425460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            425467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            425511                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            425457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            425426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            425322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            425332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            425293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            425300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           425336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           425292                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           425306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           425322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           425446                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           425481                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1510041477500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6986510                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6806280                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6986510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 369416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 369804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 379107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 379136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 379126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 379129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 379127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 379126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 379125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 379183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 379997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 379127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 379133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 379172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 379129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 379176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 379127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 379125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1662809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    530.871045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   342.156380                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.329030                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       138283      8.32%      8.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       581175     34.95%     43.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77663      4.67%     47.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        65767      3.96%     51.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        63379      3.81%     55.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        60313      3.63%     59.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        59283      3.57%     62.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        63889      3.84%     66.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       553057     33.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1662809                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       379125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.997473                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.950543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     23.422345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511        379123    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13824-14335            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        379125                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       379125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.952543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.949560                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.315926                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9320      2.46%      2.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              383      0.10%      2.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           368391     97.17%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1031      0.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        379125                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  71904110750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            202901173250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                34932550000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10291.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29041.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       296.11                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       288.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    296.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    288.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  6150153                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5979806                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.03                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                87.86                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     109480.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               6294093120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               3434277000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             27247927200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            22054563360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          98628600720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         532472717340                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         438943996500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1129076175240                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            747.711664                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 720636814000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   50423360000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  738981792250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               6276742920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               3424810125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             27246850800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            22049988480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          98628600720                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         533458982070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         438078860250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1129164835365                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            747.770371                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 719200455250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   50423360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  740418164750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   19                       # Number of system calls
system.cpu.numCycles                       3020084203                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000001                       # Number of instructions committed
system.cpu.committedOps                     641260670                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             637137353                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                9227435                       # Number of float alu accesses
system.cpu.num_func_calls                         660                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     16683844                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    637137353                       # number of integer instructions
system.cpu.num_fp_insts                       9227435                       # number of float instructions
system.cpu.num_int_register_reads          1249374303                       # number of times the integer registers were read
system.cpu.num_int_register_writes          553481593                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             12369393                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             8527128                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             84591760                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           269610148                       # number of times the CC registers were written
system.cpu.num_mem_refs                     206857898                       # number of memory refs
system.cpu.num_load_insts                   144386317                       # Number of load instructions
system.cpu.num_store_insts                   62471581                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3020084203                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          16714695                       # Number of branches fetched
system.cpu.op_class::No_OpClass                   139      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                 430201596     67.09%     67.09% # Class of executed instruction
system.cpu.op_class::IntMult                   215447      0.03%     67.12% # Class of executed instruction
system.cpu.op_class::IntDiv                        70      0.00%     67.12% # Class of executed instruction
system.cpu.op_class::FloatAdd                 3985520      0.62%     67.74% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.74% # Class of executed instruction
system.cpu.op_class::MemRead                144386317     22.52%     90.26% # Class of executed instruction
system.cpu.op_class::MemWrite                62471581      9.74%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  641260670                       # Class of executed instruction
system.cpu.dcache.tags.replacements           7199036                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.966587                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           199658361                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           7199548                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.732069                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         187606500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.966587                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999935                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          253                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         214057457                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        214057457                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    143980506                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       143980506                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     55677855                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       55677855                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     199658361                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        199658361                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    199658361                       # number of overall hits
system.cpu.dcache.overall_hits::total       199658361                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       405821                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        405821                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      6793727                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6793727                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      7199548                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        7199548                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      7199548                       # number of overall misses
system.cpu.dcache.overall_misses::total       7199548                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  24820785000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  24820785000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 545974759500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 545974759500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 570795544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 570795544500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 570795544500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 570795544500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    144386327                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    144386327                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     62471582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     62471582                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    206857909                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    206857909                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    206857909                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    206857909                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002811                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002811                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.108749                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.108749                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.034804                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034804                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.034804                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034804                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61161.903894                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61161.903894                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80364.542099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80364.542099                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79282.136115                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79282.136115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79282.136115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79282.136115                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      7011852                       # number of writebacks
system.cpu.dcache.writebacks::total           7011852                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       405821                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       405821                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      6793727                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      6793727                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      7199548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7199548                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      7199548                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7199548                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  24414964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  24414964000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 539181032500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 539181032500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 563595996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 563595996500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 563595996500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 563595996500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002811                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002811                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.108749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.108749                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.034804                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034804                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.034804                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034804                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 60161.903894                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60161.903894                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79364.542099                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79364.542099                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78282.136115                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78282.136115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78282.136115                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78282.136115                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                 5                       # number of replacements
system.cpu.icache.tags.tagsinuse           489.926722                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           739547019                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               528                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1400657.232955                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   489.926722                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.478444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.478444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          523                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          523                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.510742                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5916380904                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5916380904                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    739547019                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       739547019                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     739547019                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        739547019                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    739547019                       # number of overall hits
system.cpu.icache.overall_hits::total       739547019                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          528                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           528                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          528                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            528                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          528                       # number of overall misses
system.cpu.icache.overall_misses::total           528                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     41186000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     41186000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     41186000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     41186000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     41186000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     41186000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    739547547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    739547547                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    739547547                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    739547547                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    739547547                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    739547547                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78003.787879                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78003.787879                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 78003.787879                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78003.787879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 78003.787879                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78003.787879                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks            5                       # number of writebacks
system.cpu.icache.writebacks::total                 5                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          528                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          528                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          528                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          528                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          528                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     40658000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40658000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     40658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40658000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     40658000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40658000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77003.787879                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77003.787879                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77003.787879                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77003.787879                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77003.787879                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77003.787879                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   6975136                       # number of replacements
system.l2.tags.tagsinuse                 15901.732924                       # Cycle average of tags in use
system.l2.tags.total_refs                      613558                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6991519                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.087757                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              1373381374500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    14495.256848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.447889                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1406.028187                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.884720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000027                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.085817                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970565                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16383                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          234                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2322                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13802                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999939                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  28184363                       # Number of tag accesses
system.l2.tags.data_accesses                 28184363                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      7011852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7011852                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            5                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                5                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              93596                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 93596                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         119969                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            119969                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                213565                       # number of demand (read+write) hits
system.l2.demand_hits::total                   213566                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::cpu.data               213565                       # number of overall hits
system.l2.overall_hits::total                  213566                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          6700131                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6700131                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           527                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              527                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       285852                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          285852                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 527                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             6985983                       # number of demand (read+write) misses
system.l2.demand_misses::total                6986510                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                527                       # number of overall misses
system.l2.overall_misses::cpu.data            6985983                       # number of overall misses
system.l2.overall_misses::total               6986510                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 528007684000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  528007684000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     39855000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39855000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  22546558000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  22546558000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      39855000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  550554242000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     550594097000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     39855000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 550554242000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    550594097000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      7011852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7011852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            5                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            5                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        6793727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6793727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            528                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       405821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        405821                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               528                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           7199548                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7200076                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              528                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          7199548                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7200076                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.986223                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986223                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.998106                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.998106                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.704380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.704380                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.998106                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.970336                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.970338                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.998106                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.970336                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.970338                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78805.576189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78805.576189                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75626.185958                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75626.185958                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 78874.935281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78874.935281                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75626.185958                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 78808.414220                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78808.174181                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75626.185958                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 78808.414220                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78808.174181                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              6806280                       # number of writebacks
system.l2.writebacks::total                   6806280                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks          291                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           291                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      6700131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6700131                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          527                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          527                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       285852                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       285852                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            527                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        6985983                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6986510                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           527                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       6985983                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6986510                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 461006374000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 461006374000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     34585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34585000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  19688038000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  19688038000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     34585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 480694412000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 480728997000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     34585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 480694412000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 480728997000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.986223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.998106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.998106                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.704380                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.704380                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.998106                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.970336                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.970338                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.998106                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.970336                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.970338                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68805.576189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68805.576189                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65626.185958                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65626.185958                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 68874.935281                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68874.935281                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65626.185958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 68808.414220                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68808.174181                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65626.185958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 68808.414220                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68808.174181                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp             286379                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6806280                       # Transaction distribution
system.membus.trans_dist::CleanEvict           163323                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6700131                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6700131                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        286379                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20942623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20942623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20942623                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    882738560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    882738560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               882738560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          13956113                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                13956113    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            13956113                       # Request fanout histogram
system.membus.reqLayer2.occupancy         41181236000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36793225750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     14399117                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      7199041                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           5824                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5824                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            406349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13818132                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            5                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          356040                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6793727                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6793727                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           528                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       405821                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1061                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     21598132                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              21599193                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        34112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    909529600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              909563712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6975136                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         14175212                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000411                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020265                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14169388     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5824      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           14175212                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14211415500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            792000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       10799322000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
