{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524105950289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524105950309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 18 20:45:49 2018 " "Processing started: Wed Apr 18 20:45:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524105950309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105950309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto1_ProcesadorVectorial -c Proyecto1_ProcesadorVectorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto1_ProcesadorVectorial -c Proyecto1_ProcesadorVectorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105950309 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524105952179 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524105952180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_sel_dat.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_sel_dat.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Sel_Dat " "Found entity 1: Mux_Sel_Dat" {  } { { "files/Mux_Sel_Dat.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/Mux_Sel_Dat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/regpc.v 1 1 " "Found 1 design units, including 1 entities, in source file files/regpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegPC " "Found entity 1: RegPC" {  } { { "files/RegPC.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/RegPC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/pcadder.v 1 1 " "Found 1 design units, including 1 entities, in source file files/pcadder.v" { { "Info" "ISGN_ENTITY_NAME" "1 pcAdder " "Found entity 1: pcAdder" {  } { { "files/pcAdder.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/pcAdder.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/muxoperb.v 1 1 " "Found 1 design units, including 1 entities, in source file files/muxoperb.v" { { "Info" "ISGN_ENTITY_NAME" "1 muxOperB " "Found entity 1: muxOperB" {  } { { "files/muxOperB.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/muxOperB.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_sel_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_sel_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_Sel_PC " "Found entity 1: Mux_Sel_PC" {  } { { "files/Mux_Sel_PC.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/Mux_Sel_PC.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel4.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel4 " "Found entity 1: mux_pixel4" {  } { { "files/mux_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel3.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel3 " "Found entity 1: mux_pixel3" {  } { { "files/mux_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel2.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel2 " "Found entity 1: mux_pixel2" {  } { { "files/mux_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_pixel1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_pixel1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pixel1 " "Found entity 1: mux_pixel1" {  } { { "files/mux_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mux_pixel1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/mux_alu_concat.v 1 1 " "Found 1 design units, including 1 entities, in source file files/mux_alu_concat.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_alu_concat " "Found entity 1: mux_alu_concat" {  } { { "files/mux_alu_concat.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/mux_alu_concat.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memwbreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/memwbreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEMWBreg " "Found entity 1: MEMWBreg" {  } { { "files/MEMWBreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/MEMWBreg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/meminst.v 1 1 " "Found 1 design units, including 1 entities, in source file files/meminst.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemInst " "Found entity 1: MemInst" {  } { { "files/MemInst.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/MemInst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/ifidreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/ifidreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFIDreg " "Found entity 1: IFIDreg" {  } { { "files/IFIDreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IFIDreg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/idexreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/idexreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDEXreg " "Found entity 1: IDEXreg" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/exmemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file files/exmemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXMEMreg " "Found entity 1: EXMEMreg" {  } { { "files/EXMEMreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/EXMEMreg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/concat_pixels.v 1 1 " "Found 1 design units, including 1 entities, in source file files/concat_pixels.v" { { "Info" "ISGN_ENTITY_NAME" "1 concat_pixels " "Found entity 1: concat_pixels" {  } { { "files/concat_pixels.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/concat_pixels.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/bancoregistros.v 1 1 " "Found 1 design units, including 1 entities, in source file files/bancoregistros.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistros " "Found entity 1: BancoRegistros" {  } { { "files/BancoRegistros.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/BancoRegistros.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel4.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel4.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel4 " "Found entity 1: alu_pixel4" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105985982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105985982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel3.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel3.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel3 " "Found entity 1: alu_pixel3" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel2.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel2.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel2 " "Found entity 1: alu_pixel2" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_pixel1.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_pixel1.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_pixel1 " "Found entity 1: alu_pixel1" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/alu_operands.v 1 1 " "Found 1 design units, including 1 entities, in source file files/alu_operands.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_operands " "Found entity 1: alu_operands" {  } { { "files/alu_operands.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_operands.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/fetchstage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/fetchstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetchStage " "Found entity 1: fetchStage" {  } { { "files/fetchStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/proyecto1_procesadorvectorial.v 1 1 " "Found 1 design units, including 1 entities, in source file files/proyecto1_procesadorvectorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto1_ProcesadorVectorial " "Found entity 1: Proyecto1_ProcesadorVectorial" {  } { { "files/Proyecto1_ProcesadorVectorial.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/Proyecto1_ProcesadorVectorial.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/decostage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/decostage.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoStage " "Found entity 1: decoStage" {  } { { "files/decoStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/decoStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/exestage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/exestage.v" { { "Info" "ISGN_ENTITY_NAME" "1 exeStage " "Found entity 1: exeStage" {  } { { "files/exeStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memstage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/memstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 memStage " "Found entity 1: memStage" {  } { { "files/memStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/wbstage.v 1 1 " "Found 1 design units, including 1 entities, in source file files/wbstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 wbStage " "Found entity 1: wbStage" {  } { { "files/wbStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/wbStage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/meminstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file files/meminstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 memInstruction " "Found entity 1: memInstruction" {  } { { "files/memInstruction.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memInstruction.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/procesador.v 1 1 " "Found 1 design units, including 1 entities, in source file files/procesador.v" { { "Info" "ISGN_ENTITY_NAME" "1 procesador " "Found entity 1: procesador" {  } { { "files/procesador.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "files/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file files/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "files/memory.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105986140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105986140 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel1_out procesador.v(171) " "Verilog HDL Implicit Net warning at procesador.v(171): created implicit net for \"pixel1_out\"" {  } { { "files/procesador.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 171 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105986196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel2_out procesador.v(172) " "Verilog HDL Implicit Net warning at procesador.v(172): created implicit net for \"pixel2_out\"" {  } { { "files/procesador.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105986196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel3_out procesador.v(173) " "Verilog HDL Implicit Net warning at procesador.v(173): created implicit net for \"pixel3_out\"" {  } { { "files/procesador.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 173 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105986196 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pixel4_out procesador.v(174) " "Verilog HDL Implicit Net warning at procesador.v(174): created implicit net for \"pixel4_out\"" {  } { { "files/procesador.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 174 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105986197 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto1_ProcesadorVectorial " "Elaborating entity \"Proyecto1_ProcesadorVectorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524105986834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "procesador procesador:cpu " "Elaborating entity \"procesador\" for hierarchy \"procesador:cpu\"" {  } { { "files/Proyecto1_ProcesadorVectorial.v" "cpu" { Text "D:/FPGA_ArquiII/Proyecto 1/files/Proyecto1_ProcesadorVectorial.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105986871 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 procesador.v(230) " "Verilog HDL assignment warning at procesador.v(230): truncated value with size 48 to match size of target (32)" {  } { { "files/procesador.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105986945 "|Proyecto1_ProcesadorVectorial|procesador:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "48 32 procesador.v(231) " "Verilog HDL assignment warning at procesador.v(231): truncated value with size 48 to match size of target (32)" {  } { { "files/procesador.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105986945 "|Proyecto1_ProcesadorVectorial|procesador:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetchStage procesador:cpu\|fetchStage:FS " "Elaborating entity \"fetchStage\" for hierarchy \"procesador:cpu\|fetchStage:FS\"" {  } { { "files/procesador.v" "FS" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105986948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Sel_PC procesador:cpu\|fetchStage:FS\|Mux_Sel_PC:mPC " "Elaborating entity \"Mux_Sel_PC\" for hierarchy \"procesador:cpu\|fetchStage:FS\|Mux_Sel_PC:mPC\"" {  } { { "files/fetchStage.v" "mPC" { Text "D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105986992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegPC procesador:cpu\|fetchStage:FS\|RegPC:rPC " "Elaborating entity \"RegPC\" for hierarchy \"procesador:cpu\|fetchStage:FS\|RegPC:rPC\"" {  } { { "files/fetchStage.v" "rPC" { Text "D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105987046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcAdder procesador:cpu\|fetchStage:FS\|pcAdder:pcA " "Elaborating entity \"pcAdder\" for hierarchy \"procesador:cpu\|fetchStage:FS\|pcAdder:pcA\"" {  } { { "files/fetchStage.v" "pcA" { Text "D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105987093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memInstruction procesador:cpu\|fetchStage:FS\|memInstruction:memI " "Elaborating entity \"memInstruction\" for hierarchy \"procesador:cpu\|fetchStage:FS\|memInstruction:memI\"" {  } { { "files/fetchStage.v" "memI" { Text "D:/FPGA_ArquiII/Proyecto 1/files/fetchStage.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105987138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram procesador:cpu\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"procesador:cpu\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\"" {  } { { "files/memInstruction.v" "altsyncram_component" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memInstruction.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105987762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "procesador:cpu\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"procesador:cpu\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\"" {  } { { "files/memInstruction.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memInstruction.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105987810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "procesador:cpu\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component " "Instantiated megafunction \"procesador:cpu\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROMINS.mif " "Parameter \"init_file\" = \"ROMINS.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 48 " "Parameter \"width_a\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1524105987823 ""}  } { { "files/memInstruction.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memInstruction.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1524105987823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4ag1 " "Found entity 1: altsyncram_4ag1" {  } { { "db/altsyncram_4ag1.tdf" "" { Text "D:/FPGA_ArquiII/Proyecto 1/db/altsyncram_4ag1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524105988174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4ag1 procesador:cpu\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated " "Elaborating entity \"altsyncram_4ag1\" for hierarchy \"procesador:cpu\|fetchStage:FS\|memInstruction:memI\|altsyncram:altsyncram_component\|altsyncram_4ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFIDreg procesador:cpu\|IFIDreg:ifreg " "Elaborating entity \"IFIDreg\" for hierarchy \"procesador:cpu\|IFIDreg:ifreg\"" {  } { { "files/procesador.v" "ifreg" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 IFIDreg.v(134) " "Verilog HDL assignment warning at IFIDreg.v(134): truncated value with size 4 to match size of target (3)" {  } { { "files/IFIDreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IFIDreg.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105988439 "|Proyecto1_ProcesadorVectorial|procesador:cpu|IFIDreg:ifreg"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoStage procesador:cpu\|decoStage:DS " "Elaborating entity \"decoStage\" for hierarchy \"procesador:cpu\|decoStage:DS\"" {  } { { "files/procesador.v" "DS" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistros procesador:cpu\|decoStage:DS\|BancoRegistros:BR " "Elaborating entity \"BancoRegistros\" for hierarchy \"procesador:cpu\|decoStage:DS\|BancoRegistros:BR\"" {  } { { "files/decoStage.v" "BR" { Text "D:/FPGA_ArquiII/Proyecto 1/files/decoStage.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDEXreg procesador:cpu\|IDEXreg:idreg " "Elaborating entity \"IDEXreg\" for hierarchy \"procesador:cpu\|IDEXreg:idreg\"" {  } { { "files/procesador.v" "idreg" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exeStage procesador:cpu\|exeStage:ES " "Elaborating entity \"exeStage\" for hierarchy \"procesador:cpu\|exeStage:ES\"" {  } { { "files/procesador.v" "ES" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxOperB procesador:cpu\|exeStage:ES\|muxOperB:mB " "Elaborating entity \"muxOperB\" for hierarchy \"procesador:cpu\|exeStage:ES\|muxOperB:mB\"" {  } { { "files/exeStage.v" "mB" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_operands procesador:cpu\|exeStage:ES\|alu_operands:ALU_OP " "Elaborating entity \"alu_operands\" for hierarchy \"procesador:cpu\|exeStage:ES\|alu_operands:ALU_OP\"" {  } { { "files/exeStage.v" "ALU_OP" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_operands.v(41) " "Verilog HDL assignment warning at alu_operands.v(41): truncated value with size 32 to match size of target (1)" {  } { { "files/alu_operands.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_operands.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105988695 "|Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_operands:ALU_OP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu_operands.v(42) " "Verilog HDL assignment warning at alu_operands.v(42): truncated value with size 32 to match size of target (1)" {  } { { "files/alu_operands.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_operands.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105988695 "|Proyecto1_ProcesadorVectorial|procesador:cpu|exeStage:ES|alu_operands:ALU_OP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pixel1 procesador:cpu\|exeStage:ES\|mux_pixel1:mp1 " "Elaborating entity \"mux_pixel1\" for hierarchy \"procesador:cpu\|exeStage:ES\|mux_pixel1:mp1\"" {  } { { "files/exeStage.v" "mp1" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pixel1 procesador:cpu\|exeStage:ES\|alu_pixel1:ap1 " "Elaborating entity \"alu_pixel1\" for hierarchy \"procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\"" {  } { { "files/exeStage.v" "ap1" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel1.v(38) " "Verilog HDL assignment warning at alu_pixel1.v(38): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105988768 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel1.v(42) " "Verilog HDL assignment warning at alu_pixel1.v(42): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105988768 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_pixel1.v(35) " "Verilog HDL Case Statement warning at alu_pixel1.v(35): incomplete case statement has no default case item" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524105988768 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_bit alu_pixel1.v(35) " "Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable \"tmp_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988768 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_reg alu_pixel1.v(35) " "Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable \"result_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988768 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_overflow alu_pixel1.v(35) " "Verilog HDL Always Construct warning at alu_pixel1.v(35): inferring latch(es) for variable \"tmp_overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988768 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[0\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[0\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988769 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[1\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[1\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988769 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[2\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[2\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988769 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[3\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[3\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988769 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[4\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[4\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988769 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[5\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[5\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988769 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[6\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[6\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988769 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[7\] alu_pixel1.v(35) " "Inferred latch for \"result_reg\[7\]\" at alu_pixel1.v(35)" {  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988769 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel1:ap1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pixel2 procesador:cpu\|exeStage:ES\|mux_pixel2:mp2 " "Elaborating entity \"mux_pixel2\" for hierarchy \"procesador:cpu\|exeStage:ES\|mux_pixel2:mp2\"" {  } { { "files/exeStage.v" "mp2" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pixel2 procesador:cpu\|exeStage:ES\|alu_pixel2:ap2 " "Elaborating entity \"alu_pixel2\" for hierarchy \"procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\"" {  } { { "files/exeStage.v" "ap2" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel2.v(38) " "Verilog HDL assignment warning at alu_pixel2.v(38): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105988833 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel2.v(42) " "Verilog HDL assignment warning at alu_pixel2.v(42): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105988833 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_pixel2.v(35) " "Verilog HDL Case Statement warning at alu_pixel2.v(35): incomplete case statement has no default case item" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524105988836 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_bit alu_pixel2.v(35) " "Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable \"tmp_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988836 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_reg alu_pixel2.v(35) " "Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable \"result_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988836 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_overflow alu_pixel2.v(35) " "Verilog HDL Always Construct warning at alu_pixel2.v(35): inferring latch(es) for variable \"tmp_overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988837 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[0\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[0\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988837 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[1\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[1\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988837 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[2\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[2\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988837 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[3\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[3\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988837 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[4\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[4\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988838 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[5\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[5\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988838 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[6\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[6\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988838 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[7\] alu_pixel2.v(35) " "Inferred latch for \"result_reg\[7\]\" at alu_pixel2.v(35)" {  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988838 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel2:ap2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pixel3 procesador:cpu\|exeStage:ES\|mux_pixel3:mp3 " "Elaborating entity \"mux_pixel3\" for hierarchy \"procesador:cpu\|exeStage:ES\|mux_pixel3:mp3\"" {  } { { "files/exeStage.v" "mp3" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pixel3 procesador:cpu\|exeStage:ES\|alu_pixel3:ap3 " "Elaborating entity \"alu_pixel3\" for hierarchy \"procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\"" {  } { { "files/exeStage.v" "ap3" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel3.v(38) " "Verilog HDL assignment warning at alu_pixel3.v(38): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105988914 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel3.v(42) " "Verilog HDL assignment warning at alu_pixel3.v(42): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105988914 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_pixel3.v(35) " "Verilog HDL Case Statement warning at alu_pixel3.v(35): incomplete case statement has no default case item" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524105988914 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_bit alu_pixel3.v(35) " "Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable \"tmp_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988914 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_reg alu_pixel3.v(35) " "Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable \"result_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988914 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_overflow alu_pixel3.v(35) " "Verilog HDL Always Construct warning at alu_pixel3.v(35): inferring latch(es) for variable \"tmp_overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988915 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[0\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[0\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988915 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[1\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[1\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988915 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[2\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[2\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988915 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[3\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[3\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988915 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[4\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[4\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988915 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[5\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[5\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988915 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[6\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[6\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988915 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[7\] alu_pixel3.v(35) " "Inferred latch for \"result_reg\[7\]\" at alu_pixel3.v(35)" {  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988915 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel3:ap3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pixel4 procesador:cpu\|exeStage:ES\|mux_pixel4:mp4 " "Elaborating entity \"mux_pixel4\" for hierarchy \"procesador:cpu\|exeStage:ES\|mux_pixel4:mp4\"" {  } { { "files/exeStage.v" "mp4" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_pixel4 procesador:cpu\|exeStage:ES\|alu_pixel4:ap4 " "Elaborating entity \"alu_pixel4\" for hierarchy \"procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\"" {  } { { "files/exeStage.v" "ap4" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988939 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel4.v(38) " "Verilog HDL assignment warning at alu_pixel4.v(38): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105988971 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 alu_pixel4.v(42) " "Verilog HDL assignment warning at alu_pixel4.v(42): truncated value with size 32 to match size of target (8)" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524105988971 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_pixel4.v(35) " "Verilog HDL Case Statement warning at alu_pixel4.v(35): incomplete case statement has no default case item" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1524105988971 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_bit alu_pixel4.v(35) " "Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable \"tmp_bit\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988971 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result_reg alu_pixel4.v(35) " "Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable \"result_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988972 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tmp_overflow alu_pixel4.v(35) " "Verilog HDL Always Construct warning at alu_pixel4.v(35): inferring latch(es) for variable \"tmp_overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524105988972 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[0\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[0\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988972 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[1\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[1\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988972 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[2\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[2\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988972 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[3\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[3\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988972 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[4\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[4\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988973 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[5\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[5\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988973 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[6\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[6\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988973 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result_reg\[7\] alu_pixel4.v(35) " "Inferred latch for \"result_reg\[7\]\" at alu_pixel4.v(35)" {  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524105988973 "|Proyecto1_ProcesadorVectorial|exeStage:ES|alu_pixel4:ap4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "concat_pixels procesador:cpu\|exeStage:ES\|concat_pixels:cp " "Elaborating entity \"concat_pixels\" for hierarchy \"procesador:cpu\|exeStage:ES\|concat_pixels:cp\"" {  } { { "files/exeStage.v" "cp" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_alu_concat procesador:cpu\|exeStage:ES\|mux_alu_concat:mux_al_c " "Elaborating entity \"mux_alu_concat\" for hierarchy \"procesador:cpu\|exeStage:ES\|mux_alu_concat:mux_al_c\"" {  } { { "files/exeStage.v" "mux_al_c" { Text "D:/FPGA_ArquiII/Proyecto 1/files/exeStage.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105988994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXMEMreg procesador:cpu\|EXMEMreg:exreg " "Elaborating entity \"EXMEMreg\" for hierarchy \"procesador:cpu\|EXMEMreg:exreg\"" {  } { { "files/procesador.v" "exreg" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105989027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memStage procesador:cpu\|memStage:MS " "Elaborating entity \"memStage\" for hierarchy \"procesador:cpu\|memStage:MS\"" {  } { { "files/procesador.v" "MS" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105989054 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "mem_data memStage.v(9) " "Output port \"mem_data\" at memStage.v(9) has no driver" {  } { { "files/memStage.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/memStage.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524105989075 "|Proyecto1_ProcesadorVectorial|procesador:cpu|memStage:MS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEMWBreg procesador:cpu\|MEMWBreg:memreg " "Elaborating entity \"MEMWBreg\" for hierarchy \"procesador:cpu\|MEMWBreg:memreg\"" {  } { { "files/procesador.v" "memreg" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105989077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wbStage procesador:cpu\|wbStage:WS " "Elaborating entity \"wbStage\" for hierarchy \"procesador:cpu\|wbStage:WS\"" {  } { { "files/procesador.v" "WS" { Text "D:/FPGA_ArquiII/Proyecto 1/files/procesador.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105989098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Sel_Dat procesador:cpu\|wbStage:WS\|Mux_Sel_Dat:msd " "Elaborating entity \"Mux_Sel_Dat\" for hierarchy \"procesador:cpu\|wbStage:WS\|Mux_Sel_Dat:msd\"" {  } { { "files/wbStage.v" "msd" { Text "D:/FPGA_ArquiII/Proyecto 1/files/wbStage.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524105989119 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524105992033 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524105994891 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[0\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[2\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995078 ""}  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[1\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995078 ""}  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995078 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[2\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995079 ""}  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[3\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995079 ""}  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995079 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[4\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995080 ""}  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[5\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995080 ""}  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995080 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[6\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995081 ""}  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[7\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel1:ap1\|result_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995081 ""}  } { { "files/alu_pixel1.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel1.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995081 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[0\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[2\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995082 ""}  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[1\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995082 ""}  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995082 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[2\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995083 ""}  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[3\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995083 ""}  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995083 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[4\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995084 ""}  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[5\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995084 ""}  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995084 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[6\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995085 ""}  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[7\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel2:ap2\|result_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995085 ""}  } { { "files/alu_pixel2.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel2.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995085 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[0\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[2\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995086 ""}  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[1\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995086 ""}  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995086 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[2\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995087 ""}  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[3\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995087 ""}  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995087 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[4\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995088 ""}  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[5\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995088 ""}  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[6\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995089 ""}  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[7\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel3:ap3\|result_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995089 ""}  } { { "files/alu_pixel3.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel3.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[0\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[2\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[2\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995090 ""}  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[1\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995090 ""}  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995090 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[2\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995091 ""}  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[3\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995091 ""}  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[4\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995091 ""}  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995091 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[5\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995092 ""}  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[6\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995092 ""}  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[7\] " "Latch procesador:cpu\|exeStage:ES\|alu_pixel4:ap4\|result_reg\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\] " "Ports D and ENA on the latch are fed by the same signal procesador:cpu\|IDEXreg:idreg\|flagsALU_reg\[1\]" {  } { { "files/IDEXreg.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/IDEXreg.v" 32 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1524105995093 ""}  } { { "files/alu_pixel4.v" "" { Text "D:/FPGA_ArquiII/Proyecto 1/files/alu_pixel4.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1524105995093 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524106001849 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524106001849 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3091 " "Implemented 3091 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524106003253 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524106003253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2976 " "Implemented 2976 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524106003253 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1524106003253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524106003253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524106003429 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 18 20:46:43 2018 " "Processing ended: Wed Apr 18 20:46:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524106003429 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524106003429 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:28 " "Total CPU time (on all processors): 00:01:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524106003429 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524106003429 ""}
