;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* PWM_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT6_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT6_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT6_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT6_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT6_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT6_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT6_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT6_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT6_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT6_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT6_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x40
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 6
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x4000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 14
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x40000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 30
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x400000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 22
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x40
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 6
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x40
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 6
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 6
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT6_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT6_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT6_TR_CTRL2

/* SPI_1 */
SPI_1_miso_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_miso_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_miso_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_miso_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_miso_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_1_miso_m__0__HSIOM_GPIO EQU 0
SPI_1_miso_m__0__HSIOM_I2C EQU 14
SPI_1_miso_m__0__HSIOM_I2C_SDA EQU 14
SPI_1_miso_m__0__HSIOM_MASK EQU 0x000000F0
SPI_1_miso_m__0__HSIOM_SHIFT EQU 4
SPI_1_miso_m__0__HSIOM_SPI EQU 15
SPI_1_miso_m__0__HSIOM_SPI_MISO EQU 15
SPI_1_miso_m__0__HSIOM_UART EQU 9
SPI_1_miso_m__0__HSIOM_UART_TX EQU 9
SPI_1_miso_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_miso_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_miso_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_miso_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_miso_m__0__MASK EQU 0x02
SPI_1_miso_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_miso_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_miso_m__0__PORT EQU 1
SPI_1_miso_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_miso_m__0__SHIFT EQU 1
SPI_1_miso_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_miso_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_miso_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_miso_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_miso_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_miso_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_miso_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_miso_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_miso_m__MASK EQU 0x02
SPI_1_miso_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_miso_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_miso_m__PORT EQU 1
SPI_1_miso_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_miso_m__SHIFT EQU 1
SPI_1_mosi_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_mosi_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_mosi_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_mosi_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_mosi_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_1_mosi_m__0__HSIOM_GPIO EQU 0
SPI_1_mosi_m__0__HSIOM_I2C EQU 14
SPI_1_mosi_m__0__HSIOM_I2C_SCL EQU 14
SPI_1_mosi_m__0__HSIOM_MASK EQU 0x0000000F
SPI_1_mosi_m__0__HSIOM_SHIFT EQU 0
SPI_1_mosi_m__0__HSIOM_SPI EQU 15
SPI_1_mosi_m__0__HSIOM_SPI_MOSI EQU 15
SPI_1_mosi_m__0__HSIOM_UART EQU 9
SPI_1_mosi_m__0__HSIOM_UART_RX EQU 9
SPI_1_mosi_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_mosi_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_mosi_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_mosi_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_mosi_m__0__MASK EQU 0x01
SPI_1_mosi_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_mosi_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_mosi_m__0__PORT EQU 1
SPI_1_mosi_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_mosi_m__0__SHIFT EQU 0
SPI_1_mosi_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_mosi_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_mosi_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_mosi_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_mosi_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_mosi_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_mosi_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_mosi_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_mosi_m__MASK EQU 0x01
SPI_1_mosi_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_mosi_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_mosi_m__PORT EQU 1
SPI_1_mosi_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_mosi_m__SHIFT EQU 0
SPI_1_SCB__CTRL EQU CYREG_SCB0_CTRL
SPI_1_SCB__EZ_DATA0 EQU CYREG_SCB0_EZ_DATA0
SPI_1_SCB__EZ_DATA1 EQU CYREG_SCB0_EZ_DATA1
SPI_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
SPI_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
SPI_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
SPI_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
SPI_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
SPI_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
SPI_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
SPI_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
SPI_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
SPI_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
SPI_1_SCB__EZ_DATA2 EQU CYREG_SCB0_EZ_DATA2
SPI_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
SPI_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
SPI_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
SPI_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
SPI_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
SPI_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
SPI_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
SPI_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
SPI_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
SPI_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
SPI_1_SCB__EZ_DATA3 EQU CYREG_SCB0_EZ_DATA3
SPI_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
SPI_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
SPI_1_SCB__EZ_DATA4 EQU CYREG_SCB0_EZ_DATA4
SPI_1_SCB__EZ_DATA5 EQU CYREG_SCB0_EZ_DATA5
SPI_1_SCB__EZ_DATA6 EQU CYREG_SCB0_EZ_DATA6
SPI_1_SCB__EZ_DATA7 EQU CYREG_SCB0_EZ_DATA7
SPI_1_SCB__EZ_DATA8 EQU CYREG_SCB0_EZ_DATA8
SPI_1_SCB__EZ_DATA9 EQU CYREG_SCB0_EZ_DATA9
SPI_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
SPI_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
SPI_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
SPI_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
SPI_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
SPI_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
SPI_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
SPI_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
SPI_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
SPI_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
SPI_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
SPI_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
SPI_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
SPI_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
SPI_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
SPI_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
SPI_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
SPI_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
SPI_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
SPI_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
SPI_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
SPI_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
SPI_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
SPI_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
SPI_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
SPI_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
SPI_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
SPI_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
SPI_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
SPI_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
SPI_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
SPI_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
SPI_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
SPI_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
SPI_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
SPI_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
SPI_1_SCB__SS0_POSISTION EQU 0
SPI_1_SCB__SS1_POSISTION EQU 1
SPI_1_SCB__SS2_POSISTION EQU 2
SPI_1_SCB__SS3_POSISTION EQU 3
SPI_1_SCB__STATUS EQU CYREG_SCB0_STATUS
SPI_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
SPI_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
SPI_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
SPI_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
SPI_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
SPI_1_SCB__UART_FLOW_CTRL EQU CYREG_SCB0_UART_FLOW_CTRL
SPI_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
SPI_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
SPI_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL
SPI_1_sclk_m__0__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_sclk_m__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_sclk_m__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_sclk_m__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_sclk_m__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
SPI_1_sclk_m__0__HSIOM_GPIO EQU 0
SPI_1_sclk_m__0__HSIOM_MASK EQU 0x00000F00
SPI_1_sclk_m__0__HSIOM_SHIFT EQU 8
SPI_1_sclk_m__0__HSIOM_SPI EQU 15
SPI_1_sclk_m__0__HSIOM_SPI_CLK EQU 15
SPI_1_sclk_m__0__HSIOM_UART EQU 9
SPI_1_sclk_m__0__HSIOM_UART_CTS EQU 9
SPI_1_sclk_m__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_sclk_m__0__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_sclk_m__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_sclk_m__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_sclk_m__0__MASK EQU 0x04
SPI_1_sclk_m__0__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_sclk_m__0__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_sclk_m__0__PORT EQU 1
SPI_1_sclk_m__0__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_sclk_m__0__SHIFT EQU 2
SPI_1_sclk_m__DR EQU CYREG_GPIO_PRT1_DR
SPI_1_sclk_m__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
SPI_1_sclk_m__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
SPI_1_sclk_m__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
SPI_1_sclk_m__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_sclk_m__INTR EQU CYREG_GPIO_PRT1_INTR
SPI_1_sclk_m__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
SPI_1_sclk_m__INTSTAT EQU CYREG_GPIO_PRT1_INTR
SPI_1_sclk_m__MASK EQU 0x04
SPI_1_sclk_m__PC EQU CYREG_GPIO_PRT1_PC
SPI_1_sclk_m__PC2 EQU CYREG_GPIO_PRT1_PC2
SPI_1_sclk_m__PORT EQU 1
SPI_1_sclk_m__PS EQU CYREG_GPIO_PRT1_PS
SPI_1_sclk_m__SHIFT EQU 2

/* PushSW */
PushSW__0__DR EQU CYREG_GPIO_PRT1_DR
PushSW__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PushSW__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PushSW__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PushSW__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
PushSW__0__HSIOM_MASK EQU 0x0000F000
PushSW__0__HSIOM_SHIFT EQU 12
PushSW__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PushSW__0__INTR EQU CYREG_GPIO_PRT1_INTR
PushSW__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PushSW__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PushSW__0__MASK EQU 0x08
PushSW__0__PC EQU CYREG_GPIO_PRT1_PC
PushSW__0__PC2 EQU CYREG_GPIO_PRT1_PC2
PushSW__0__PORT EQU 1
PushSW__0__PS EQU CYREG_GPIO_PRT1_PS
PushSW__0__SHIFT EQU 3
PushSW__DR EQU CYREG_GPIO_PRT1_DR
PushSW__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
PushSW__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
PushSW__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
PushSW__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
PushSW__INTR EQU CYREG_GPIO_PRT1_INTR
PushSW__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
PushSW__INTSTAT EQU CYREG_GPIO_PRT1_INTR
PushSW__MASK EQU 0x08
PushSW__PC EQU CYREG_GPIO_PRT1_PC
PushSW__PC2 EQU CYREG_GPIO_PRT1_PC2
PushSW__PORT EQU 1
PushSW__PS EQU CYREG_GPIO_PRT1_PS
PushSW__SHIFT EQU 3

/* UART_3 */
UART_3_SCB__CTRL EQU CYREG_SCB2_CTRL
UART_3_SCB__EZ_DATA0 EQU CYREG_SCB2_EZ_DATA0
UART_3_SCB__EZ_DATA1 EQU CYREG_SCB2_EZ_DATA1
UART_3_SCB__EZ_DATA10 EQU CYREG_SCB2_EZ_DATA10
UART_3_SCB__EZ_DATA11 EQU CYREG_SCB2_EZ_DATA11
UART_3_SCB__EZ_DATA12 EQU CYREG_SCB2_EZ_DATA12
UART_3_SCB__EZ_DATA13 EQU CYREG_SCB2_EZ_DATA13
UART_3_SCB__EZ_DATA14 EQU CYREG_SCB2_EZ_DATA14
UART_3_SCB__EZ_DATA15 EQU CYREG_SCB2_EZ_DATA15
UART_3_SCB__EZ_DATA16 EQU CYREG_SCB2_EZ_DATA16
UART_3_SCB__EZ_DATA17 EQU CYREG_SCB2_EZ_DATA17
UART_3_SCB__EZ_DATA18 EQU CYREG_SCB2_EZ_DATA18
UART_3_SCB__EZ_DATA19 EQU CYREG_SCB2_EZ_DATA19
UART_3_SCB__EZ_DATA2 EQU CYREG_SCB2_EZ_DATA2
UART_3_SCB__EZ_DATA20 EQU CYREG_SCB2_EZ_DATA20
UART_3_SCB__EZ_DATA21 EQU CYREG_SCB2_EZ_DATA21
UART_3_SCB__EZ_DATA22 EQU CYREG_SCB2_EZ_DATA22
UART_3_SCB__EZ_DATA23 EQU CYREG_SCB2_EZ_DATA23
UART_3_SCB__EZ_DATA24 EQU CYREG_SCB2_EZ_DATA24
UART_3_SCB__EZ_DATA25 EQU CYREG_SCB2_EZ_DATA25
UART_3_SCB__EZ_DATA26 EQU CYREG_SCB2_EZ_DATA26
UART_3_SCB__EZ_DATA27 EQU CYREG_SCB2_EZ_DATA27
UART_3_SCB__EZ_DATA28 EQU CYREG_SCB2_EZ_DATA28
UART_3_SCB__EZ_DATA29 EQU CYREG_SCB2_EZ_DATA29
UART_3_SCB__EZ_DATA3 EQU CYREG_SCB2_EZ_DATA3
UART_3_SCB__EZ_DATA30 EQU CYREG_SCB2_EZ_DATA30
UART_3_SCB__EZ_DATA31 EQU CYREG_SCB2_EZ_DATA31
UART_3_SCB__EZ_DATA4 EQU CYREG_SCB2_EZ_DATA4
UART_3_SCB__EZ_DATA5 EQU CYREG_SCB2_EZ_DATA5
UART_3_SCB__EZ_DATA6 EQU CYREG_SCB2_EZ_DATA6
UART_3_SCB__EZ_DATA7 EQU CYREG_SCB2_EZ_DATA7
UART_3_SCB__EZ_DATA8 EQU CYREG_SCB2_EZ_DATA8
UART_3_SCB__EZ_DATA9 EQU CYREG_SCB2_EZ_DATA9
UART_3_SCB__I2C_CFG EQU CYREG_SCB2_I2C_CFG
UART_3_SCB__I2C_CTRL EQU CYREG_SCB2_I2C_CTRL
UART_3_SCB__I2C_M_CMD EQU CYREG_SCB2_I2C_M_CMD
UART_3_SCB__I2C_S_CMD EQU CYREG_SCB2_I2C_S_CMD
UART_3_SCB__I2C_STATUS EQU CYREG_SCB2_I2C_STATUS
UART_3_SCB__INTR_CAUSE EQU CYREG_SCB2_INTR_CAUSE
UART_3_SCB__INTR_I2C_EC EQU CYREG_SCB2_INTR_I2C_EC
UART_3_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB2_INTR_I2C_EC_MASK
UART_3_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB2_INTR_I2C_EC_MASKED
UART_3_SCB__INTR_M EQU CYREG_SCB2_INTR_M
UART_3_SCB__INTR_M_MASK EQU CYREG_SCB2_INTR_M_MASK
UART_3_SCB__INTR_M_MASKED EQU CYREG_SCB2_INTR_M_MASKED
UART_3_SCB__INTR_M_SET EQU CYREG_SCB2_INTR_M_SET
UART_3_SCB__INTR_RX EQU CYREG_SCB2_INTR_RX
UART_3_SCB__INTR_RX_MASK EQU CYREG_SCB2_INTR_RX_MASK
UART_3_SCB__INTR_RX_MASKED EQU CYREG_SCB2_INTR_RX_MASKED
UART_3_SCB__INTR_RX_SET EQU CYREG_SCB2_INTR_RX_SET
UART_3_SCB__INTR_S EQU CYREG_SCB2_INTR_S
UART_3_SCB__INTR_S_MASK EQU CYREG_SCB2_INTR_S_MASK
UART_3_SCB__INTR_S_MASKED EQU CYREG_SCB2_INTR_S_MASKED
UART_3_SCB__INTR_S_SET EQU CYREG_SCB2_INTR_S_SET
UART_3_SCB__INTR_SPI_EC EQU CYREG_SCB2_INTR_SPI_EC
UART_3_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB2_INTR_SPI_EC_MASK
UART_3_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB2_INTR_SPI_EC_MASKED
UART_3_SCB__INTR_TX EQU CYREG_SCB2_INTR_TX
UART_3_SCB__INTR_TX_MASK EQU CYREG_SCB2_INTR_TX_MASK
UART_3_SCB__INTR_TX_MASKED EQU CYREG_SCB2_INTR_TX_MASKED
UART_3_SCB__INTR_TX_SET EQU CYREG_SCB2_INTR_TX_SET
UART_3_SCB__RX_CTRL EQU CYREG_SCB2_RX_CTRL
UART_3_SCB__RX_FIFO_CTRL EQU CYREG_SCB2_RX_FIFO_CTRL
UART_3_SCB__RX_FIFO_RD EQU CYREG_SCB2_RX_FIFO_RD
UART_3_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB2_RX_FIFO_RD_SILENT
UART_3_SCB__RX_FIFO_STATUS EQU CYREG_SCB2_RX_FIFO_STATUS
UART_3_SCB__RX_MATCH EQU CYREG_SCB2_RX_MATCH
UART_3_SCB__SPI_CTRL EQU CYREG_SCB2_SPI_CTRL
UART_3_SCB__SPI_STATUS EQU CYREG_SCB2_SPI_STATUS
UART_3_SCB__SS0_POSISTION EQU 0
UART_3_SCB__SS1_POSISTION EQU 1
UART_3_SCB__SS2_POSISTION EQU 2
UART_3_SCB__SS3_POSISTION EQU 3
UART_3_SCB__STATUS EQU CYREG_SCB2_STATUS
UART_3_SCB__TX_CTRL EQU CYREG_SCB2_TX_CTRL
UART_3_SCB__TX_FIFO_CTRL EQU CYREG_SCB2_TX_FIFO_CTRL
UART_3_SCB__TX_FIFO_STATUS EQU CYREG_SCB2_TX_FIFO_STATUS
UART_3_SCB__TX_FIFO_WR EQU CYREG_SCB2_TX_FIFO_WR
UART_3_SCB__UART_CTRL EQU CYREG_SCB2_UART_CTRL
UART_3_SCB__UART_FLOW_CTRL EQU CYREG_SCB2_UART_FLOW_CTRL
UART_3_SCB__UART_RX_CTRL EQU CYREG_SCB2_UART_RX_CTRL
UART_3_SCB__UART_RX_STATUS EQU CYREG_SCB2_UART_RX_STATUS
UART_3_SCB__UART_TX_CTRL EQU CYREG_SCB2_UART_TX_CTRL
UART_3_SCBCLK__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL2
UART_3_SCBCLK__DIV_ID EQU 0x00000044
UART_3_SCBCLK__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL4
UART_3_SCBCLK__PA_DIV_ID EQU 0x000000FF
UART_3_tx__0__DR EQU CYREG_GPIO_PRT0_DR
UART_3_tx__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_3_tx__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_3_tx__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_3_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
UART_3_tx__0__HSIOM_GPIO EQU 0
UART_3_tx__0__HSIOM_MASK EQU 0x0F000000
UART_3_tx__0__HSIOM_SHIFT EQU 24
UART_3_tx__0__HSIOM_UART EQU 11
UART_3_tx__0__HSIOM_UART_TX EQU 11
UART_3_tx__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_3_tx__0__INTR EQU CYREG_GPIO_PRT0_INTR
UART_3_tx__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_3_tx__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_3_tx__0__MASK EQU 0x40
UART_3_tx__0__PC EQU CYREG_GPIO_PRT0_PC
UART_3_tx__0__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_3_tx__0__PORT EQU 0
UART_3_tx__0__PS EQU CYREG_GPIO_PRT0_PS
UART_3_tx__0__SHIFT EQU 6
UART_3_tx__DR EQU CYREG_GPIO_PRT0_DR
UART_3_tx__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
UART_3_tx__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
UART_3_tx__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
UART_3_tx__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_3_tx__INTR EQU CYREG_GPIO_PRT0_INTR
UART_3_tx__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
UART_3_tx__INTSTAT EQU CYREG_GPIO_PRT0_INTR
UART_3_tx__MASK EQU 0x40
UART_3_tx__PC EQU CYREG_GPIO_PRT0_PC
UART_3_tx__PC2 EQU CYREG_GPIO_PRT0_PC2
UART_3_tx__PORT EQU 0
UART_3_tx__PS EQU CYREG_GPIO_PRT0_PS
UART_3_tx__SHIFT EQU 6

/* Clock_1 */
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock_1__DIV_ID EQU 0x00000042
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock_1__PA_DIV_ID EQU 0x000000FF

/* Clock_2 */
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL0
Clock_2__DIV_ID EQU 0x00000041
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_2__PA_DIV_ID EQU 0x000000FF

/* BATTRead */
BATTRead__0__DR EQU CYREG_GPIO_PRT2_DR
BATTRead__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BATTRead__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BATTRead__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BATTRead__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
BATTRead__0__HSIOM_MASK EQU 0x0F000000
BATTRead__0__HSIOM_SHIFT EQU 24
BATTRead__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BATTRead__0__INTR EQU CYREG_GPIO_PRT2_INTR
BATTRead__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BATTRead__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BATTRead__0__MASK EQU 0x40
BATTRead__0__PC EQU CYREG_GPIO_PRT2_PC
BATTRead__0__PC2 EQU CYREG_GPIO_PRT2_PC2
BATTRead__0__PORT EQU 2
BATTRead__0__PS EQU CYREG_GPIO_PRT2_PS
BATTRead__0__SHIFT EQU 6
BATTRead__DR EQU CYREG_GPIO_PRT2_DR
BATTRead__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
BATTRead__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
BATTRead__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
BATTRead__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
BATTRead__INTR EQU CYREG_GPIO_PRT2_INTR
BATTRead__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
BATTRead__INTSTAT EQU CYREG_GPIO_PRT2_INTR
BATTRead__MASK EQU 0x40
BATTRead__PC EQU CYREG_GPIO_PRT2_PC
BATTRead__PC2 EQU CYREG_GPIO_PRT2_PC2
BATTRead__PORT EQU 2
BATTRead__PS EQU CYREG_GPIO_PRT2_PS
BATTRead__SHIFT EQU 6

/* CapSense_1 */
CapSense_1_Cmod__0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Cmod__0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Cmod__0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Cmod__0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Cmod__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Cmod__0__HSIOM_MASK EQU 0x000000F0
CapSense_1_Cmod__0__HSIOM_SHIFT EQU 4
CapSense_1_Cmod__0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__0__MASK EQU 0x02
CapSense_1_Cmod__0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Cmod__0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Cmod__0__PORT EQU 4
CapSense_1_Cmod__0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Cmod__0__SHIFT EQU 1
CapSense_1_Cmod__Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Cmod__Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Cmod__Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Cmod__Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Cmod__Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__Cmod__MASK EQU 0x02
CapSense_1_Cmod__Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Cmod__Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Cmod__Cmod__PORT EQU 4
CapSense_1_Cmod__Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Cmod__Cmod__SHIFT EQU 1
CapSense_1_Cmod__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Cmod__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Cmod__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Cmod__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Cmod__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Cmod__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Cmod__MASK EQU 0x02
CapSense_1_Cmod__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Cmod__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Cmod__PORT EQU 4
CapSense_1_Cmod__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Cmod__SHIFT EQU 1
CapSense_1_CSD__ADC_CTL EQU CYREG_CSD_ADC_CTL
CapSense_1_CSD__CMOD_PAD EQU 1
CapSense_1_CSD__CSD_CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_CSD__CSD_INTR EQU CYREG_CSD_INTR
CapSense_1_CSD__CSD_INTR_SET EQU CYREG_CSD_INTR_SET
CapSense_1_CSD__CSD_NUMBER EQU 0
CapSense_1_CSD__CSD_STATUS EQU CYREG_CSD_STATUS
CapSense_1_CSD__CSDCMP EQU CYREG_CSD_CSDCMP
CapSense_1_CSD__CSH_TANK_PAD EQU 2
CapSense_1_CSD__CSHIELD_PAD EQU 4
CapSense_1_CSD__DEDICATED_IO0 EQU CapSense_1_CSD__CSHIELD_PAD
CapSense_1_CSD__HSCMP EQU CYREG_CSD_HSCMP
CapSense_1_CSD__INTR_MASK EQU CYREG_CSD_INTR_MASK
CapSense_1_CSD__REFGEN EQU CYREG_CSD_REFGEN
CapSense_1_CSD__RESULT_VAL1 EQU CYREG_CSD_RESULT_VAL1
CapSense_1_CSD__RESULT_VAL2 EQU CYREG_CSD_RESULT_VAL2
CapSense_1_CSD__SENSE_DUTY EQU CYREG_CSD_SENSE_DUTY
CapSense_1_CSD__SENSE_PERIOD EQU CYREG_CSD_SENSE_PERIOD
CapSense_1_CSD__SEQ_INIT_CNT EQU CYREG_CSD_SEQ_INIT_CNT
CapSense_1_CSD__SEQ_NORM_CNT EQU CYREG_CSD_SEQ_NORM_CNT
CapSense_1_CSD__SEQ_START EQU CYREG_CSD_SEQ_START
CapSense_1_CSD__SEQ_TIME EQU CYREG_CSD_SEQ_TIME
CapSense_1_CSD__SW_AMUXBUF_SEL EQU CYREG_CSD_SW_AMUXBUF_SEL
CapSense_1_CSD__SW_BYP_SEL EQU CYREG_CSD_SW_BYP_SEL
CapSense_1_CSD__SW_CMP_N_SEL EQU CYREG_CSD_SW_CMP_N_SEL
CapSense_1_CSD__SW_CMP_P_SEL EQU CYREG_CSD_SW_CMP_P_SEL
CapSense_1_CSD__SW_DSI_SEL EQU CYREG_CSD_SW_DSI_SEL
CapSense_1_CSD__SW_FW_MOD_SEL EQU CYREG_CSD_SW_FW_MOD_SEL
CapSense_1_CSD__SW_FW_TANK_SEL EQU CYREG_CSD_SW_FW_TANK_SEL
CapSense_1_CSD__SW_HS_N_SEL EQU CYREG_CSD_SW_HS_N_SEL
CapSense_1_CSD__SW_HS_P_SEL EQU CYREG_CSD_SW_HS_P_SEL
CapSense_1_CSD__SW_REFGEN_SEL EQU CYREG_CSD_SW_REFGEN_SEL
CapSense_1_CSD__SW_RES EQU CYREG_CSD_SW_RES
CapSense_1_CSD__SW_SHIELD_SEL EQU CYREG_CSD_SW_SHIELD_SEL
CapSense_1_CSD__VREF_EXT_PAD EQU 8
CapSense_1_IDACComp__CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_IDACComp__IDAC EQU CYREG_CSD_IDACB
CapSense_1_IDACComp__POSITION EQU 1
CapSense_1_IDACMod__CONFIG EQU CYREG_CSD_CONFIG
CapSense_1_IDACMod__IDAC EQU CYREG_CSD_IDACA
CapSense_1_IDACMod__POSITION EQU 0
CapSense_1_ISR__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
CapSense_1_ISR__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
CapSense_1_ISR__INTC_MASK EQU 0x10000
CapSense_1_ISR__INTC_NUMBER EQU 16
CapSense_1_ISR__INTC_PRIOR_MASK EQU 0xC0
CapSense_1_ISR__INTC_PRIOR_NUM EQU 3
CapSense_1_ISR__INTC_PRIOR_REG EQU CYREG_CM0P_IPR4
CapSense_1_ISR__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
CapSense_1_ISR__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR
CapSense_1_ModClk__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL5
CapSense_1_ModClk__DIV_ID EQU 0x00000040
CapSense_1_ModClk__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
CapSense_1_ModClk__PA_DIV_ID EQU 0x000000FF
CapSense_1_Sns__0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__0__HSIOM_MASK EQU 0x0000F000
CapSense_1_Sns__0__HSIOM_SHIFT EQU 12
CapSense_1_Sns__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__0__MASK EQU 0x08
CapSense_1_Sns__0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__0__PORT EQU 0
CapSense_1_Sns__0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__0__SHIFT EQU 3
CapSense_1_Sns__1__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__1__HSIOM_MASK EQU 0x000F0000
CapSense_1_Sns__1__HSIOM_SHIFT EQU 16
CapSense_1_Sns__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__1__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__1__MASK EQU 0x10
CapSense_1_Sns__1__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__1__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__1__PORT EQU 0
CapSense_1_Sns__1__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__1__SHIFT EQU 4
CapSense_1_Sns__10__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Sns__10__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Sns__10__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Sns__10__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Sns__10__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Sns__10__HSIOM_MASK EQU 0x0000F000
CapSense_1_Sns__10__HSIOM_SHIFT EQU 12
CapSense_1_Sns__10__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__10__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__10__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__10__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__10__MASK EQU 0x08
CapSense_1_Sns__10__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Sns__10__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Sns__10__PORT EQU 4
CapSense_1_Sns__10__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Sns__10__SHIFT EQU 3
CapSense_1_Sns__11__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__11__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__11__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__11__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__11__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__11__HSIOM_MASK EQU 0x0000000F
CapSense_1_Sns__11__HSIOM_SHIFT EQU 0
CapSense_1_Sns__11__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__11__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__11__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__11__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__11__MASK EQU 0x01
CapSense_1_Sns__11__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__11__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__11__PORT EQU 0
CapSense_1_Sns__11__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__11__SHIFT EQU 0
CapSense_1_Sns__12__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__12__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__12__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__12__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__12__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__12__HSIOM_MASK EQU 0x000000F0
CapSense_1_Sns__12__HSIOM_SHIFT EQU 4
CapSense_1_Sns__12__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__12__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__12__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__12__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__12__MASK EQU 0x02
CapSense_1_Sns__12__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__12__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__12__PORT EQU 0
CapSense_1_Sns__12__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__12__SHIFT EQU 1
CapSense_1_Sns__13__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__13__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__13__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__13__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__13__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__13__HSIOM_MASK EQU 0x00000F00
CapSense_1_Sns__13__HSIOM_SHIFT EQU 8
CapSense_1_Sns__13__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__13__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__13__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__13__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__13__MASK EQU 0x04
CapSense_1_Sns__13__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__13__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__13__PORT EQU 0
CapSense_1_Sns__13__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__13__SHIFT EQU 2
CapSense_1_Sns__14__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__14__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__14__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__14__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__14__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_1_Sns__14__HSIOM_MASK EQU 0x0000000F
CapSense_1_Sns__14__HSIOM_SHIFT EQU 0
CapSense_1_Sns__14__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__14__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__14__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__14__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__14__MASK EQU 0x01
CapSense_1_Sns__14__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__14__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__14__PORT EQU 6
CapSense_1_Sns__14__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__14__SHIFT EQU 0
CapSense_1_Sns__15__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__15__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__15__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__15__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__15__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_1_Sns__15__HSIOM_MASK EQU 0x000000F0
CapSense_1_Sns__15__HSIOM_SHIFT EQU 4
CapSense_1_Sns__15__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__15__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__15__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__15__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__15__MASK EQU 0x02
CapSense_1_Sns__15__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__15__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__15__PORT EQU 6
CapSense_1_Sns__15__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__15__SHIFT EQU 1
CapSense_1_Sns__16__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__16__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__16__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__16__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__16__HSIOM EQU CYREG_HSIOM_PORT_SEL6
CapSense_1_Sns__16__HSIOM_MASK EQU 0x00000F00
CapSense_1_Sns__16__HSIOM_SHIFT EQU 8
CapSense_1_Sns__16__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__16__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__16__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__16__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__16__MASK EQU 0x04
CapSense_1_Sns__16__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__16__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__16__PORT EQU 6
CapSense_1_Sns__16__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__16__SHIFT EQU 2
CapSense_1_Sns__17__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__17__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__17__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__17__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__17__HSIOM EQU CYREG_HSIOM_PORT_SEL0
CapSense_1_Sns__17__HSIOM_MASK EQU 0x00F00000
CapSense_1_Sns__17__HSIOM_SHIFT EQU 20
CapSense_1_Sns__17__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__17__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__17__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__17__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__17__MASK EQU 0x20
CapSense_1_Sns__17__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__17__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__17__PORT EQU 0
CapSense_1_Sns__17__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__17__SHIFT EQU 5
CapSense_1_Sns__2__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__2__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_1_Sns__2__HSIOM_MASK EQU 0x0000000F
CapSense_1_Sns__2__HSIOM_SHIFT EQU 0
CapSense_1_Sns__2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__2__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__2__MASK EQU 0x01
CapSense_1_Sns__2__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__2__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__2__PORT EQU 3
CapSense_1_Sns__2__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__2__SHIFT EQU 0
CapSense_1_Sns__3__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__3__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_1_Sns__3__HSIOM_MASK EQU 0x000000F0
CapSense_1_Sns__3__HSIOM_SHIFT EQU 4
CapSense_1_Sns__3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__3__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__3__MASK EQU 0x02
CapSense_1_Sns__3__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__3__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__3__PORT EQU 3
CapSense_1_Sns__3__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__3__SHIFT EQU 1
CapSense_1_Sns__4__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__4__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_1_Sns__4__HSIOM_MASK EQU 0x000F0000
CapSense_1_Sns__4__HSIOM_SHIFT EQU 16
CapSense_1_Sns__4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__4__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__4__MASK EQU 0x10
CapSense_1_Sns__4__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__4__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__4__PORT EQU 3
CapSense_1_Sns__4__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__4__SHIFT EQU 4
CapSense_1_Sns__5__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__5__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__5__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__5__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__5__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_1_Sns__5__HSIOM_MASK EQU 0x00F00000
CapSense_1_Sns__5__HSIOM_SHIFT EQU 20
CapSense_1_Sns__5__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__5__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__5__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__5__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__5__MASK EQU 0x20
CapSense_1_Sns__5__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__5__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__5__PORT EQU 3
CapSense_1_Sns__5__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__5__SHIFT EQU 5
CapSense_1_Sns__6__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__6__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__6__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__6__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__6__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_1_Sns__6__HSIOM_MASK EQU 0x0F000000
CapSense_1_Sns__6__HSIOM_SHIFT EQU 24
CapSense_1_Sns__6__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__6__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__6__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__6__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__6__MASK EQU 0x40
CapSense_1_Sns__6__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__6__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__6__PORT EQU 3
CapSense_1_Sns__6__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__6__SHIFT EQU 6
CapSense_1_Sns__7__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__7__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__7__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__7__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__7__HSIOM EQU CYREG_HSIOM_PORT_SEL3
CapSense_1_Sns__7__HSIOM_MASK EQU 0xF0000000
CapSense_1_Sns__7__HSIOM_SHIFT EQU 28
CapSense_1_Sns__7__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__7__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__7__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__7__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__7__MASK EQU 0x80
CapSense_1_Sns__7__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__7__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__7__PORT EQU 3
CapSense_1_Sns__7__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__7__SHIFT EQU 7
CapSense_1_Sns__8__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Sns__8__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Sns__8__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Sns__8__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Sns__8__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Sns__8__HSIOM_MASK EQU 0x0000000F
CapSense_1_Sns__8__HSIOM_SHIFT EQU 0
CapSense_1_Sns__8__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__8__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__8__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__8__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__8__MASK EQU 0x01
CapSense_1_Sns__8__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Sns__8__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Sns__8__PORT EQU 4
CapSense_1_Sns__8__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Sns__8__SHIFT EQU 0
CapSense_1_Sns__9__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Sns__9__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Sns__9__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Sns__9__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Sns__9__HSIOM EQU CYREG_HSIOM_PORT_SEL4
CapSense_1_Sns__9__HSIOM_MASK EQU 0x00000F00
CapSense_1_Sns__9__HSIOM_SHIFT EQU 8
CapSense_1_Sns__9__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__9__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__9__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__9__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__9__MASK EQU 0x04
CapSense_1_Sns__9__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Sns__9__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Sns__9__PORT EQU 4
CapSense_1_Sns__9__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Sns__9__SHIFT EQU 2
CapSense_1_Sns__Button0_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__Button0_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__Button0_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__Button0_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__Button0_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Button0_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Button0_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Button0_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Button0_Sns0__MASK EQU 0x08
CapSense_1_Sns__Button0_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__Button0_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__Button0_Sns0__PORT EQU 0
CapSense_1_Sns__Button0_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__Button0_Sns0__SHIFT EQU 3
CapSense_1_Sns__Button1_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__Button1_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__Button1_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__Button1_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__Button1_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Button1_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Button1_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Button1_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Button1_Sns0__MASK EQU 0x10
CapSense_1_Sns__Button1_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__Button1_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__Button1_Sns0__PORT EQU 0
CapSense_1_Sns__Button1_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__Button1_Sns0__SHIFT EQU 4
CapSense_1_Sns__Button2_Sns0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__Button2_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__Button2_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__Button2_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__Button2_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__Button2_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__Button2_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__Button2_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__Button2_Sns0__MASK EQU 0x01
CapSense_1_Sns__Button2_Sns0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__Button2_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__Button2_Sns0__PORT EQU 6
CapSense_1_Sns__Button2_Sns0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__Button2_Sns0__SHIFT EQU 0
CapSense_1_Sns__Button3_Sns0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__Button3_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__Button3_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__Button3_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__Button3_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__Button3_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__Button3_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__Button3_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__Button3_Sns0__MASK EQU 0x02
CapSense_1_Sns__Button3_Sns0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__Button3_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__Button3_Sns0__PORT EQU 6
CapSense_1_Sns__Button3_Sns0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__Button3_Sns0__SHIFT EQU 1
CapSense_1_Sns__Button4_Sns0__DR EQU CYREG_GPIO_PRT6_DR
CapSense_1_Sns__Button4_Sns0__DR_CLR EQU CYREG_GPIO_PRT6_DR_CLR
CapSense_1_Sns__Button4_Sns0__DR_INV EQU CYREG_GPIO_PRT6_DR_INV
CapSense_1_Sns__Button4_Sns0__DR_SET EQU CYREG_GPIO_PRT6_DR_SET
CapSense_1_Sns__Button4_Sns0__INTCFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__Button4_Sns0__INTR EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__Button4_Sns0__INTR_CFG EQU CYREG_GPIO_PRT6_INTR_CFG
CapSense_1_Sns__Button4_Sns0__INTSTAT EQU CYREG_GPIO_PRT6_INTR
CapSense_1_Sns__Button4_Sns0__MASK EQU 0x04
CapSense_1_Sns__Button4_Sns0__PC EQU CYREG_GPIO_PRT6_PC
CapSense_1_Sns__Button4_Sns0__PC2 EQU CYREG_GPIO_PRT6_PC2
CapSense_1_Sns__Button4_Sns0__PORT EQU 6
CapSense_1_Sns__Button4_Sns0__PS EQU CYREG_GPIO_PRT6_PS
CapSense_1_Sns__Button4_Sns0__SHIFT EQU 2
CapSense_1_Sns__Button5_Sns0__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__Button5_Sns0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__Button5_Sns0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__Button5_Sns0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__Button5_Sns0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Button5_Sns0__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Button5_Sns0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Button5_Sns0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Button5_Sns0__MASK EQU 0x20
CapSense_1_Sns__Button5_Sns0__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__Button5_Sns0__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__Button5_Sns0__PORT EQU 0
CapSense_1_Sns__Button5_Sns0__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__Button5_Sns0__SHIFT EQU 5
CapSense_1_Sns__Touchpad0_Col0__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__Touchpad0_Col0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__Touchpad0_Col0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__Touchpad0_Col0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__Touchpad0_Col0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col0__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col0__MASK EQU 0x01
CapSense_1_Sns__Touchpad0_Col0__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__Touchpad0_Col0__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__Touchpad0_Col0__PORT EQU 3
CapSense_1_Sns__Touchpad0_Col0__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__Touchpad0_Col0__SHIFT EQU 0
CapSense_1_Sns__Touchpad0_Col1__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__Touchpad0_Col1__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__Touchpad0_Col1__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__Touchpad0_Col1__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__Touchpad0_Col1__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col1__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col1__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col1__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col1__MASK EQU 0x02
CapSense_1_Sns__Touchpad0_Col1__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__Touchpad0_Col1__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__Touchpad0_Col1__PORT EQU 3
CapSense_1_Sns__Touchpad0_Col1__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__Touchpad0_Col1__SHIFT EQU 1
CapSense_1_Sns__Touchpad0_Col2__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__Touchpad0_Col2__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__Touchpad0_Col2__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__Touchpad0_Col2__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__Touchpad0_Col2__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col2__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col2__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col2__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col2__MASK EQU 0x10
CapSense_1_Sns__Touchpad0_Col2__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__Touchpad0_Col2__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__Touchpad0_Col2__PORT EQU 3
CapSense_1_Sns__Touchpad0_Col2__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__Touchpad0_Col2__SHIFT EQU 4
CapSense_1_Sns__Touchpad0_Col3__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__Touchpad0_Col3__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__Touchpad0_Col3__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__Touchpad0_Col3__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__Touchpad0_Col3__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col3__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col3__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col3__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col3__MASK EQU 0x20
CapSense_1_Sns__Touchpad0_Col3__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__Touchpad0_Col3__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__Touchpad0_Col3__PORT EQU 3
CapSense_1_Sns__Touchpad0_Col3__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__Touchpad0_Col3__SHIFT EQU 5
CapSense_1_Sns__Touchpad0_Col4__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__Touchpad0_Col4__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__Touchpad0_Col4__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__Touchpad0_Col4__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__Touchpad0_Col4__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col4__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col4__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col4__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col4__MASK EQU 0x40
CapSense_1_Sns__Touchpad0_Col4__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__Touchpad0_Col4__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__Touchpad0_Col4__PORT EQU 3
CapSense_1_Sns__Touchpad0_Col4__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__Touchpad0_Col4__SHIFT EQU 6
CapSense_1_Sns__Touchpad0_Col5__DR EQU CYREG_GPIO_PRT3_DR
CapSense_1_Sns__Touchpad0_Col5__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
CapSense_1_Sns__Touchpad0_Col5__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
CapSense_1_Sns__Touchpad0_Col5__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
CapSense_1_Sns__Touchpad0_Col5__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col5__INTR EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col5__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
CapSense_1_Sns__Touchpad0_Col5__INTSTAT EQU CYREG_GPIO_PRT3_INTR
CapSense_1_Sns__Touchpad0_Col5__MASK EQU 0x80
CapSense_1_Sns__Touchpad0_Col5__PC EQU CYREG_GPIO_PRT3_PC
CapSense_1_Sns__Touchpad0_Col5__PC2 EQU CYREG_GPIO_PRT3_PC2
CapSense_1_Sns__Touchpad0_Col5__PORT EQU 3
CapSense_1_Sns__Touchpad0_Col5__PS EQU CYREG_GPIO_PRT3_PS
CapSense_1_Sns__Touchpad0_Col5__SHIFT EQU 7
CapSense_1_Sns__Touchpad0_Row0__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Sns__Touchpad0_Row0__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Sns__Touchpad0_Row0__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Sns__Touchpad0_Row0__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Sns__Touchpad0_Row0__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__Touchpad0_Row0__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__Touchpad0_Row0__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__Touchpad0_Row0__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__Touchpad0_Row0__MASK EQU 0x01
CapSense_1_Sns__Touchpad0_Row0__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Sns__Touchpad0_Row0__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Sns__Touchpad0_Row0__PORT EQU 4
CapSense_1_Sns__Touchpad0_Row0__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Sns__Touchpad0_Row0__SHIFT EQU 0
CapSense_1_Sns__Touchpad0_Row1__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Sns__Touchpad0_Row1__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Sns__Touchpad0_Row1__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Sns__Touchpad0_Row1__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Sns__Touchpad0_Row1__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__Touchpad0_Row1__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__Touchpad0_Row1__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__Touchpad0_Row1__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__Touchpad0_Row1__MASK EQU 0x04
CapSense_1_Sns__Touchpad0_Row1__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Sns__Touchpad0_Row1__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Sns__Touchpad0_Row1__PORT EQU 4
CapSense_1_Sns__Touchpad0_Row1__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Sns__Touchpad0_Row1__SHIFT EQU 2
CapSense_1_Sns__Touchpad0_Row2__DR EQU CYREG_GPIO_PRT4_DR
CapSense_1_Sns__Touchpad0_Row2__DR_CLR EQU CYREG_GPIO_PRT4_DR_CLR
CapSense_1_Sns__Touchpad0_Row2__DR_INV EQU CYREG_GPIO_PRT4_DR_INV
CapSense_1_Sns__Touchpad0_Row2__DR_SET EQU CYREG_GPIO_PRT4_DR_SET
CapSense_1_Sns__Touchpad0_Row2__INTCFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__Touchpad0_Row2__INTR EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__Touchpad0_Row2__INTR_CFG EQU CYREG_GPIO_PRT4_INTR_CFG
CapSense_1_Sns__Touchpad0_Row2__INTSTAT EQU CYREG_GPIO_PRT4_INTR
CapSense_1_Sns__Touchpad0_Row2__MASK EQU 0x08
CapSense_1_Sns__Touchpad0_Row2__PC EQU CYREG_GPIO_PRT4_PC
CapSense_1_Sns__Touchpad0_Row2__PC2 EQU CYREG_GPIO_PRT4_PC2
CapSense_1_Sns__Touchpad0_Row2__PORT EQU 4
CapSense_1_Sns__Touchpad0_Row2__PS EQU CYREG_GPIO_PRT4_PS
CapSense_1_Sns__Touchpad0_Row2__SHIFT EQU 3
CapSense_1_Sns__Touchpad0_Row3__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__Touchpad0_Row3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__Touchpad0_Row3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__Touchpad0_Row3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__Touchpad0_Row3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Touchpad0_Row3__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Touchpad0_Row3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Touchpad0_Row3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Touchpad0_Row3__MASK EQU 0x01
CapSense_1_Sns__Touchpad0_Row3__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__Touchpad0_Row3__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__Touchpad0_Row3__PORT EQU 0
CapSense_1_Sns__Touchpad0_Row3__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__Touchpad0_Row3__SHIFT EQU 0
CapSense_1_Sns__Touchpad0_Row4__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__Touchpad0_Row4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__Touchpad0_Row4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__Touchpad0_Row4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__Touchpad0_Row4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Touchpad0_Row4__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Touchpad0_Row4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Touchpad0_Row4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Touchpad0_Row4__MASK EQU 0x02
CapSense_1_Sns__Touchpad0_Row4__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__Touchpad0_Row4__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__Touchpad0_Row4__PORT EQU 0
CapSense_1_Sns__Touchpad0_Row4__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__Touchpad0_Row4__SHIFT EQU 1
CapSense_1_Sns__Touchpad0_Row5__DR EQU CYREG_GPIO_PRT0_DR
CapSense_1_Sns__Touchpad0_Row5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
CapSense_1_Sns__Touchpad0_Row5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
CapSense_1_Sns__Touchpad0_Row5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
CapSense_1_Sns__Touchpad0_Row5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Touchpad0_Row5__INTR EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Touchpad0_Row5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
CapSense_1_Sns__Touchpad0_Row5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
CapSense_1_Sns__Touchpad0_Row5__MASK EQU 0x04
CapSense_1_Sns__Touchpad0_Row5__PC EQU CYREG_GPIO_PRT0_PC
CapSense_1_Sns__Touchpad0_Row5__PC2 EQU CYREG_GPIO_PRT0_PC2
CapSense_1_Sns__Touchpad0_Row5__PORT EQU 0
CapSense_1_Sns__Touchpad0_Row5__PS EQU CYREG_GPIO_PRT0_PS
CapSense_1_Sns__Touchpad0_Row5__SHIFT EQU 2

/* ADC_SAR_Seq_1 */
ADC_SAR_Seq_1_cy_psoc4_sar__CLOCK_DIV_ID EQU 0x00000043
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_ANA_TRIM EQU CYREG_SAR_ANA_TRIM
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_AVG_STAT EQU CYREG_SAR_AVG_STAT
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG08 EQU CYREG_SAR_CHAN_CONFIG8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG09 EQU CYREG_SAR_CHAN_CONFIG9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG10 EQU CYREG_SAR_CHAN_CONFIG10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG11 EQU CYREG_SAR_CHAN_CONFIG11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG12 EQU CYREG_SAR_CHAN_CONFIG12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG13 EQU CYREG_SAR_CHAN_CONFIG13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG14 EQU CYREG_SAR_CHAN_CONFIG14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_CONFIG15 EQU CYREG_SAR_CHAN_CONFIG15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT08 EQU CYREG_SAR_CHAN_RESULT8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT09 EQU CYREG_SAR_CHAN_RESULT9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT10 EQU CYREG_SAR_CHAN_RESULT10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT11 EQU CYREG_SAR_CHAN_RESULT11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT12 EQU CYREG_SAR_CHAN_RESULT12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT13 EQU CYREG_SAR_CHAN_RESULT13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT14 EQU CYREG_SAR_CHAN_RESULT14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_RESULT15 EQU CYREG_SAR_CHAN_RESULT15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK2
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK3
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK4
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK5
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK6
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK7
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK08 EQU CYREG_SAR_CHAN_WORK8
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK09 EQU CYREG_SAR_CHAN_WORK9
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK10 EQU CYREG_SAR_CHAN_WORK10
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK11 EQU CYREG_SAR_CHAN_WORK11
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK12 EQU CYREG_SAR_CHAN_WORK12
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK13 EQU CYREG_SAR_CHAN_WORK13
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK14 EQU CYREG_SAR_CHAN_WORK14
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CHAN_WORK15 EQU CYREG_SAR_CHAN_WORK15
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_DFT_CTRL EQU CYREG_SAR_DFT_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR0 EQU CYREG_SAR_MUX_SWITCH_CLEAR0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_CLEAR1 EQU CYREG_SAR_MUX_SWITCH_CLEAR1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_HW_CTRL EQU CYREG_SAR_MUX_SWITCH_HW_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH_STATUS EQU CYREG_SAR_MUX_SWITCH_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH0 EQU CYREG_SAR_MUX_SWITCH0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_MUX_SWITCH1 EQU CYREG_SAR_MUX_SWITCH1
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_PUMP_CTRL EQU CYREG_SAR_PUMP_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR EQU CYREG_SAR_RANGE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR EQU CYREG_SAR_SATURATE_INTR
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_START_CTRL EQU CYREG_SAR_START_CTRL
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS
ADC_SAR_Seq_1_cy_psoc4_sar__SAR_WOUNDING EQU CYREG_SAR_WOUNDING
ADC_SAR_Seq_1_intClock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL18
ADC_SAR_Seq_1_intClock__DIV_ID EQU 0x00000043
ADC_SAR_Seq_1_intClock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL3
ADC_SAR_Seq_1_intClock__PA_DIV_ID EQU 0x000000FF
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0P_ICER
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0P_ICPR
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x2000000
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 25
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK EQU 0xC000
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0P_IPR6
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0P_ISER
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0P_ISPR

/* IlluminationPWM */
IlluminationPWM__0__DR EQU CYREG_GPIO_PRT1_DR
IlluminationPWM__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
IlluminationPWM__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
IlluminationPWM__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
IlluminationPWM__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
IlluminationPWM__0__HSIOM_MASK EQU 0x000F0000
IlluminationPWM__0__HSIOM_SHIFT EQU 16
IlluminationPWM__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
IlluminationPWM__0__INTR EQU CYREG_GPIO_PRT1_INTR
IlluminationPWM__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
IlluminationPWM__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
IlluminationPWM__0__MASK EQU 0x10
IlluminationPWM__0__PC EQU CYREG_GPIO_PRT1_PC
IlluminationPWM__0__PC2 EQU CYREG_GPIO_PRT1_PC2
IlluminationPWM__0__PORT EQU 1
IlluminationPWM__0__PS EQU CYREG_GPIO_PRT1_PS
IlluminationPWM__0__SHIFT EQU 4
IlluminationPWM__DR EQU CYREG_GPIO_PRT1_DR
IlluminationPWM__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
IlluminationPWM__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
IlluminationPWM__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
IlluminationPWM__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
IlluminationPWM__INTR EQU CYREG_GPIO_PRT1_INTR
IlluminationPWM__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
IlluminationPWM__INTSTAT EQU CYREG_GPIO_PRT1_INTR
IlluminationPWM__MASK EQU 0x10
IlluminationPWM__PC EQU CYREG_GPIO_PRT1_PC
IlluminationPWM__PC2 EQU CYREG_GPIO_PRT1_PC2
IlluminationPWM__PORT EQU 1
IlluminationPWM__PS EQU CYREG_GPIO_PRT1_PS
IlluminationPWM__SHIFT EQU 4

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x257C11B5
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4V
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4V_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 8
CYDEV_DFT_SELECT_CLK1 EQU 9
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 14
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv3_VERSION EQU 1
CYIPBLOCK_m0s8crypto_VERSION EQU 2
CYIPBLOCK_m0s8csdv2_VERSION EQU 2
CYIPBLOCK_m0s8exco_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8pass4a_VERSION EQU 1
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8srsslt_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
