-- Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
-- Date        : Fri Jan 17 23:03:44 2025
-- Host        : shakeelarkam00-Latitude-7520 running 64-bit Ubuntu 18.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ top_StreamingDataflowPartition_1_0_sim_netlist.vhdl
-- Design      : top_StreamingDataflowPartition_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init is
  port (
    ap_done_cache : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_764_reg[6]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \nf_1_fu_1028_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_iter1_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln290_fu_8732_p2 : out STD_LOGIC;
    \icmp_ln249_reg_11263_reg[0]\ : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg_reg : out STD_LOGIC;
    \i_fu_764_reg[7]\ : out STD_LOGIC;
    \i_fu_764_reg[6]_0\ : out STD_LOGIC;
    \i_fu_764_reg[2]\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    \icmp_ln272_reg_11275_reg[0]\ : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[3]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[1]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[5]_0\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_1\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_2\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_3\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_4\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_5\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_6\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_7\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_8\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_9\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_10\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_11\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_12\ : out STD_LOGIC;
    \inputBuf_V_48_fu_1024_reg[6]\ : out STD_LOGIC;
    \i_fu_764_reg[5]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \inputBuf_V_48_fu_1024_reg[13]\ : out STD_LOGIC;
    \inputBuf_V_48_fu_1024_reg[15]\ : out STD_LOGIC;
    \icmp_ln272_reg_11275_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \nf_1_fu_1028_reg[1]\ : out STD_LOGIC;
    \nf_1_fu_1028_reg[0]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln290_reg_11935_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln249_reg_11263_pp0_iter1_reg : in STD_LOGIC;
    ap_loop_init_int_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_760_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    \icmp_ln290_reg_11935_reg[0]\ : in STD_LOGIC;
    \nf_1_fu_1028[31]_i_3_0\ : in STD_LOGIC;
    \nf_1_fu_1028_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_iter1_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln249_reg_11263 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \i_fu_764_reg[7]_0\ : in STD_LOGIC;
    \i_fu_764_reg[5]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_fu_764_reg[7]_1\ : in STD_LOGIC;
    \i_fu_764_reg[4]\ : in STD_LOGIC;
    \i_fu_764_reg[4]_0\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \icmp_ln272_reg_11275_reg[0]_1\ : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    \add_ln840_241_reg_11900_reg[1]\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \add_ln840_12_reg_11330[1]_i_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_39_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_39_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_39_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_39_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_39_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_39_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_39_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_39_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_40_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_40_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_40_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_40_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_40_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_40_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_40_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_40_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_41_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_41_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_41_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_41_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_41_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_41_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_41_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_41_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_42_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_42_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_42_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_42_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_42_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_42_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_42_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_42_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_43_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_43_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_43_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_43_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_43_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_43_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_43_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_43_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_44_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_44_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_44_2\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_44_3\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_44_4\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_44_5\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_44_6\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_i_44_7\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \icmp_ln290_reg_11935_reg[0]_0\ : in STD_LOGIC;
    \icmp_ln290_reg_11935_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_11935_reg[0]_2\ : in STD_LOGIC;
    \nf_1_fu_1028_reg[0]_0\ : in STD_LOGIC;
    \nf_1_fu_1028_reg[0]_1\ : in STD_LOGIC;
    \nf_1_fu_1028_reg[0]_2\ : in STD_LOGIC;
    ap_NS_fsm10_out : in STD_LOGIC;
    \trunc_ln218_reg_11939_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init is
  signal \^d\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln840_10_reg_11325[1]_i_24_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_25_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_26_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_27_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_28_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_29_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_30_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_31_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_32_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_33_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_34_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_35_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_36_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_37_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_38_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_39_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_40_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_41_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_42_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_43_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_45_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_46_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_47_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_48_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_49_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln840_10_reg_11325_reg[1]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_27_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_28_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_29_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_30_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_31_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_32_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_33_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_34_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_35_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_36_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_37_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_38_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_45_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_46_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_47_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_48_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_53_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_54_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_55_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_56_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_57_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_58_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_59_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_60_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_61_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_62_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_63_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_64_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_65_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_66_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_67_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_68_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_69_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_70_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_71_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_72_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330[1]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_22_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_24_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_25_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_26_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_39_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_40_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_41_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_42_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_43_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_49_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_50_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_51_n_3\ : STD_LOGIC;
  signal \add_ln840_12_reg_11330_reg[1]_i_52_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_22_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_24_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_25_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_26_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_27_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_28_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_29_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_30_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_31_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_32_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_33_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_34_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_35_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_36_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_37_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_38_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_39_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_40_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_41_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_42_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_43_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \add_ln840_1_reg_11300_reg[1]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_22_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_24_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_25_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_26_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_27_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_28_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_29_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_30_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_31_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_32_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_33_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_34_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_35_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_36_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_37_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_38_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_39_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_40_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_41_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_42_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_43_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \add_ln840_3_reg_11305_reg[1]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_22_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_24_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_25_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_26_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_27_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_28_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_29_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_30_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_31_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_32_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_33_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_34_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_35_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_36_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_37_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_38_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_39_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_40_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_41_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_42_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_43_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \add_ln840_4_reg_11310_reg[1]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_22_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_24_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_25_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_26_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_27_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_28_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_29_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_30_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_31_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_32_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_33_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_34_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_35_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_36_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_37_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_38_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_39_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_40_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_41_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_42_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_43_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \add_ln840_7_reg_11315_reg[1]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_22_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_24_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_25_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_26_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_27_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_28_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_29_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_30_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_31_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_32_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_33_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_34_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_35_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_36_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_37_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_38_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_39_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_40_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_41_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_42_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_43_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_44_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_16_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_17_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_20_n_3\ : STD_LOGIC;
  signal \add_ln840_8_reg_11320_reg[1]_i_9_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_4_n_3\ : STD_LOGIC;
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \^ap_loop_exit_ready_pp0_iter2_reg_reg\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_ready : STD_LOGIC;
  signal \i_fu_764[5]_i_10_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_11_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_12_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_13_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_14_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_15_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_3_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_4_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_5_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_6_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_7_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_8_n_3\ : STD_LOGIC;
  signal \i_fu_764[5]_i_9_n_3\ : STD_LOGIC;
  signal \i_fu_764[6]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_764[7]_i_2_n_3\ : STD_LOGIC;
  signal \^i_fu_764_reg[6]\ : STD_LOGIC;
  signal \icmp_ln272_reg_11275[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_11275[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_11275[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_11275[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_11275[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_11275[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_11275[0]_i_8_n_3\ : STD_LOGIC;
  signal \^icmp_ln290_fu_8732_p2\ : STD_LOGIC;
  signal \icmp_ln290_reg_11935[0]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_12_fu_880[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_16_fu_896[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_20_fu_912[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_24_fu_928[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_28_fu_944[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_32_fu_960[15]_i_3_n_3\ : STD_LOGIC;
  signal \inputBuf_V_4_fu_848[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_8_fu_864[15]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_fu_832[15]_i_3_n_3\ : STD_LOGIC;
  signal \inputBuf_V_fu_832[15]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[12]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[12]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[12]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[12]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[16]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[16]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[16]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[16]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[20]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[20]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[20]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[20]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[24]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[24]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[24]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[24]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[28]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[28]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[28]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[28]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_6_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_7_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[4]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[4]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[4]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[4]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[4]_i_6_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[8]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[8]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[8]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[8]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \^nf_1_fu_1028_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_1_fu_1028_reg[31]_i_2_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[31]_i_2_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_760[12]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_760[12]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_760[12]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_760[12]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_760[16]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_760[16]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_760[16]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_760[16]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_760[20]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_760[20]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_760[20]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_760[20]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_760[24]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_760[24]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_760[24]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_760[24]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_760[28]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_760[28]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_760[28]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_760[28]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_760[31]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_760[31]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_760[31]_i_6_n_3\ : STD_LOGIC;
  signal \sf_fu_760[4]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_760[4]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_760[4]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_760[4]_i_6_n_3\ : STD_LOGIC;
  signal \sf_fu_760[8]_i_2_n_3\ : STD_LOGIC;
  signal \sf_fu_760[8]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_760[8]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_760[8]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_760_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_760_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_760_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_760_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_760_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_760_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_760_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_760_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_760_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_760_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_760_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_760_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_760_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_760_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_760_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_760_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_760_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_760_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_760_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_760_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_760_reg[31]_i_3_n_5\ : STD_LOGIC;
  signal \sf_fu_760_reg[31]_i_3_n_6\ : STD_LOGIC;
  signal \sf_fu_760_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_760_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_760_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_760_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \sf_fu_760_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sf_fu_760_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sf_fu_760_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sf_fu_760_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_12_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_13_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_14_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_15_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_16_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_17_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_18_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_19_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_20_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_21_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_22_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_23_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295[0]_i_4_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295_reg[0]_i_10_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295_reg[0]_i_5_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295_reg[0]_i_6_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295_reg[0]_i_7_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \xor_ln1019_27_reg_11295_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \NLW_nf_1_fu_1028_reg[31]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_1_fu_1028_reg[31]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_fu_760_reg[31]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_fu_760_reg[31]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_3\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_11325[1]_i_11\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_11325[1]_i_17\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_11330[1]_i_12\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_3\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_i_1 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \i_fu_764[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i_fu_764[1]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i_fu_764[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i_fu_764[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i_fu_764[5]_i_5\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \i_fu_764[5]_i_6\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \icmp_ln249_reg_11263[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \inputBuf_V_10_fu_872[15]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \inputBuf_V_11_fu_876[15]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \inputBuf_V_12_fu_880[15]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \inputBuf_V_13_fu_884[15]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \inputBuf_V_14_fu_888[15]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_892[15]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \inputBuf_V_16_fu_896[15]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \inputBuf_V_17_fu_900[15]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \inputBuf_V_18_fu_904[15]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \inputBuf_V_19_fu_908[15]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \inputBuf_V_1_fu_836[15]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \inputBuf_V_20_fu_912[15]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \inputBuf_V_21_fu_916[15]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \inputBuf_V_22_fu_920[15]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \inputBuf_V_23_fu_924[15]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \inputBuf_V_24_fu_928[15]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \inputBuf_V_25_fu_932[15]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \inputBuf_V_26_fu_936[15]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \inputBuf_V_27_fu_940[15]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \inputBuf_V_28_fu_944[15]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \inputBuf_V_29_fu_948[15]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \inputBuf_V_2_fu_840[15]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \inputBuf_V_30_fu_952[15]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \inputBuf_V_31_fu_956[15]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \inputBuf_V_32_fu_960[15]_i_3\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \inputBuf_V_3_fu_844[15]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \inputBuf_V_48_fu_1024[15]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \inputBuf_V_4_fu_848[15]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \inputBuf_V_5_fu_852[15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \inputBuf_V_6_fu_856[15]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \inputBuf_V_7_fu_860[15]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \inputBuf_V_8_fu_864[15]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \inputBuf_V_9_fu_868[15]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[15]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \nf_1_fu_1028[0]_i_1\ : label is "soft_lutpair145";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \nf_1_fu_1028_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1028_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1028_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1028_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1028_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1028_reg[31]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1028_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_1028_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sf_fu_760[0]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sf_fu_760[31]_i_1\ : label is "soft_lutpair143";
  attribute ADDER_THRESHOLD of \sf_fu_760_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_760_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_760_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_760_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_760_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_760_reg[31]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_760_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_fu_760_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \xor_ln1019_27_reg_11295[0]_i_3\ : label is "soft_lutpair142";
begin
  D(31 downto 0) <= \^d\(31 downto 0);
  E(0) <= \^e\(0);
  ap_done_cache <= \^ap_done_cache\;
  ap_loop_exit_ready_pp0_iter2_reg_reg <= \^ap_loop_exit_ready_pp0_iter2_reg_reg\;
  \i_fu_764_reg[6]\ <= \^i_fu_764_reg[6]\;
  icmp_ln290_fu_8732_p2 <= \^icmp_ln290_fu_8732_p2\;
  \nf_1_fu_1028_reg[31]\(31 downto 0) <= \^nf_1_fu_1028_reg[31]\(31 downto 0);
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => Q(2),
      I1 => \^e\(0),
      I2 => \i_fu_764[5]_i_4_n_3\,
      O => \ap_CS_fsm_reg[2]\
    );
\add_ln840_10_reg_11325[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(4)
    );
\add_ln840_10_reg_11325[1]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_10_reg_11325[1]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(5)
    );
\add_ln840_10_reg_11325[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BBBBBBBBB"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(3),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_10_reg_11325[1]_i_5_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_10_reg_11325[1]_i_6_n_3\,
      O => \sf_fu_760_reg[5]_1\
    );
\add_ln840_10_reg_11325[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(3),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(3),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(3),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_24_n_3\
    );
\add_ln840_10_reg_11325[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(3),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(3),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(3),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_25_n_3\
    );
\add_ln840_10_reg_11325[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(3),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(3),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(3),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_26_n_3\
    );
\add_ln840_10_reg_11325[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(3),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(3),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(3),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_27_n_3\
    );
\add_ln840_10_reg_11325[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(3),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(3),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(3),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_28_n_3\
    );
\add_ln840_10_reg_11325[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(3),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(3),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(3),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_29_n_3\
    );
\add_ln840_10_reg_11325[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BBBBBBBBB"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(4),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_10_reg_11325[1]_i_7_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_10_reg_11325[1]_i_8_n_3\,
      O => \sf_fu_760_reg[5]_0\
    );
\add_ln840_10_reg_11325[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(3),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(3),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(3),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_30_n_3\
    );
\add_ln840_10_reg_11325[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(3),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(3),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(3),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_31_n_3\
    );
\add_ln840_10_reg_11325[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(3),
      O => \add_ln840_10_reg_11325[1]_i_32_n_3\
    );
\add_ln840_10_reg_11325[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(3),
      O => \add_ln840_10_reg_11325[1]_i_33_n_3\
    );
\add_ln840_10_reg_11325[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(3),
      O => \add_ln840_10_reg_11325[1]_i_34_n_3\
    );
\add_ln840_10_reg_11325[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(3),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(3),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(3),
      O => \add_ln840_10_reg_11325[1]_i_35_n_3\
    );
\add_ln840_10_reg_11325[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(4),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(4),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(4),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_36_n_3\
    );
\add_ln840_10_reg_11325[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(4),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(4),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(4),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_37_n_3\
    );
\add_ln840_10_reg_11325[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(4),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(4),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(4),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_38_n_3\
    );
\add_ln840_10_reg_11325[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(4),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(4),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(4),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_39_n_3\
    );
\add_ln840_10_reg_11325[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(4),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(4),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(4),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_40_n_3\
    );
\add_ln840_10_reg_11325[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(4),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(4),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(4),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_41_n_3\
    );
\add_ln840_10_reg_11325[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(4),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(4),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(4),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_42_n_3\
    );
\add_ln840_10_reg_11325[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(4),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(4),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(4),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_43_n_3\
    );
\add_ln840_10_reg_11325[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(4),
      O => \add_ln840_10_reg_11325[1]_i_44_n_3\
    );
\add_ln840_10_reg_11325[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(4),
      O => \add_ln840_10_reg_11325[1]_i_45_n_3\
    );
\add_ln840_10_reg_11325[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(4),
      O => \add_ln840_10_reg_11325[1]_i_46_n_3\
    );
\add_ln840_10_reg_11325[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(4),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(4),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(4),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(4),
      O => \add_ln840_10_reg_11325[1]_i_47_n_3\
    );
\add_ln840_10_reg_11325[1]_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \add_ln840_10_reg_11325[1]_i_48_n_3\
    );
\add_ln840_10_reg_11325[1]_i_49\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \add_ln840_10_reg_11325[1]_i_49_n_3\
    );
\add_ln840_10_reg_11325[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_10_reg_11325_reg[1]_i_9_n_3\,
      I1 => \add_ln840_10_reg_11325_reg[1]_i_10_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_10_reg_11325_reg[1]_i_12_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_10_reg_11325_reg[1]_i_14_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_5_n_3\
    );
\add_ln840_10_reg_11325[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFFFFB8FFFF"
    )
        port map (
      I0 => \add_ln840_10_reg_11325_reg[1]_i_15_n_3\,
      I1 => ap_sig_allocacmp_sf_1(3),
      I2 => \add_ln840_10_reg_11325_reg[1]_i_16_n_3\,
      I3 => \sf_fu_760_reg[31]\(4),
      I4 => ap_sig_allocacmp_sf_1(5),
      I5 => \add_ln840_12_reg_11330[1]_i_4\(3),
      O => \add_ln840_10_reg_11325[1]_i_6_n_3\
    );
\add_ln840_10_reg_11325[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_10_reg_11325_reg[1]_i_18_n_3\,
      I1 => \add_ln840_10_reg_11325_reg[1]_i_19_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_10_reg_11325_reg[1]_i_20_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_10_reg_11325_reg[1]_i_21_n_3\,
      O => \add_ln840_10_reg_11325[1]_i_7_n_3\
    );
\add_ln840_10_reg_11325[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFFFFB8FFFF"
    )
        port map (
      I0 => \add_ln840_10_reg_11325_reg[1]_i_22_n_3\,
      I1 => ap_sig_allocacmp_sf_1(3),
      I2 => \add_ln840_10_reg_11325_reg[1]_i_23_n_3\,
      I3 => \sf_fu_760_reg[31]\(4),
      I4 => ap_sig_allocacmp_sf_1(5),
      I5 => \add_ln840_12_reg_11330[1]_i_4\(4),
      O => \add_ln840_10_reg_11325[1]_i_8_n_3\
    );
\add_ln840_10_reg_11325_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_26_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_27_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_10_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_11325_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_28_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_29_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_12_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_11325_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_30_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_31_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_14_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_11325_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_32_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_33_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_15_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_11325_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_34_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_35_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_16_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_11325_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_36_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_37_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_18_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_11325_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_38_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_39_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_19_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_11325_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_40_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_41_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_20_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_11325_reg[1]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_42_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_43_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_21_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_11325_reg[1]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_44_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_45_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_22_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_11325_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_46_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_47_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_23_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_10_reg_11325_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_10_reg_11325[1]_i_24_n_3\,
      I1 => \add_ln840_10_reg_11325[1]_i_25_n_3\,
      O => \add_ln840_10_reg_11325_reg[1]_i_9_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330[1]_i_4\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_20_n_3\,
      I2 => ap_sig_allocacmp_sf_1(5),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_21_n_3\,
      I4 => ap_sig_allocacmp_sf_1(4),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_22_n_3\,
      O => \inputBuf_V_48_fu_1024_reg[15]\
    );
\add_ln840_12_reg_11330[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400440004"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(4),
      I1 => \sf_fu_760_reg[31]\(5),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_23_n_3\,
      I3 => \i_fu_764[5]_i_5_n_3\,
      I4 => \sf_fu_760_reg[31]\(3),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_24_n_3\,
      O => \add_ln840_12_reg_11330[1]_i_11_n_3\
    );
\add_ln840_12_reg_11330[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(4),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \sf_fu_760_reg[31]\(5),
      O => \add_ln840_12_reg_11330[1]_i_12_n_3\
    );
\add_ln840_12_reg_11330[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFCEEECAAACEEE"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_25_n_3\,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \sf_fu_760_reg[31]\(4),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_26_n_3\,
      O => \add_ln840_12_reg_11330[1]_i_13_n_3\
    );
\add_ln840_12_reg_11330[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(5),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(5),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(5),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_12_reg_11330[1]_i_27_n_3\
    );
\add_ln840_12_reg_11330[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(5),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(5),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(5),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_12_reg_11330[1]_i_28_n_3\
    );
\add_ln840_12_reg_11330[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(5),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(5),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(5),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_12_reg_11330[1]_i_29_n_3\
    );
\add_ln840_12_reg_11330[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BBBBBBBBB"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(5),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_12_reg_11330[1]_i_8_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_12_reg_11330[1]_i_9_n_3\,
      O => \sf_fu_760_reg[5]_12\
    );
\add_ln840_12_reg_11330[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(5),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(5),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(5),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_12_reg_11330[1]_i_30_n_3\
    );
\add_ln840_12_reg_11330[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(5),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(5),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(5),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_12_reg_11330[1]_i_31_n_3\
    );
\add_ln840_12_reg_11330[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(5),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(5),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(5),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_12_reg_11330[1]_i_32_n_3\
    );
\add_ln840_12_reg_11330[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(5),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(5),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(5),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_12_reg_11330[1]_i_33_n_3\
    );
\add_ln840_12_reg_11330[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(5),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(5),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(5),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_12_reg_11330[1]_i_34_n_3\
    );
\add_ln840_12_reg_11330[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(5),
      O => \add_ln840_12_reg_11330[1]_i_35_n_3\
    );
\add_ln840_12_reg_11330[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(5),
      O => \add_ln840_12_reg_11330[1]_i_36_n_3\
    );
\add_ln840_12_reg_11330[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(5),
      O => \add_ln840_12_reg_11330[1]_i_37_n_3\
    );
\add_ln840_12_reg_11330[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(5),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(5),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(5),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(5),
      O => \add_ln840_12_reg_11330[1]_i_38_n_3\
    );
\add_ln840_12_reg_11330[1]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(6),
      O => \add_ln840_12_reg_11330[1]_i_45_n_3\
    );
\add_ln840_12_reg_11330[1]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(6),
      O => \add_ln840_12_reg_11330[1]_i_46_n_3\
    );
\add_ln840_12_reg_11330[1]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(6),
      O => \add_ln840_12_reg_11330[1]_i_47_n_3\
    );
\add_ln840_12_reg_11330[1]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(6),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(6),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(6),
      O => \add_ln840_12_reg_11330[1]_i_48_n_3\
    );
\add_ln840_12_reg_11330[1]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(15),
      O => \add_ln840_12_reg_11330[1]_i_53_n_3\
    );
\add_ln840_12_reg_11330[1]_i_54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(15),
      O => \add_ln840_12_reg_11330[1]_i_54_n_3\
    );
\add_ln840_12_reg_11330[1]_i_55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(15),
      O => \add_ln840_12_reg_11330[1]_i_55_n_3\
    );
\add_ln840_12_reg_11330[1]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(15),
      O => \add_ln840_12_reg_11330[1]_i_56_n_3\
    );
\add_ln840_12_reg_11330[1]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(15),
      O => \add_ln840_12_reg_11330[1]_i_57_n_3\
    );
\add_ln840_12_reg_11330[1]_i_58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(15),
      O => \add_ln840_12_reg_11330[1]_i_58_n_3\
    );
\add_ln840_12_reg_11330[1]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(15),
      O => \add_ln840_12_reg_11330[1]_i_59_n_3\
    );
\add_ln840_12_reg_11330[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005100FFFF5100"
    )
        port map (
      I0 => \add_ln840_12_reg_11330[1]_i_11_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_4\(6),
      I2 => \add_ln840_12_reg_11330[1]_i_12_n_3\,
      I3 => \add_ln840_12_reg_11330[1]_i_13_n_3\,
      I4 => \^i_fu_764_reg[6]\,
      I5 => \add_ln840_241_reg_11900_reg[1]\(6),
      O => \inputBuf_V_48_fu_1024_reg[6]\
    );
\add_ln840_12_reg_11330[1]_i_60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(15),
      O => \add_ln840_12_reg_11330[1]_i_60_n_3\
    );
\add_ln840_12_reg_11330[1]_i_61\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(15),
      O => \add_ln840_12_reg_11330[1]_i_61_n_3\
    );
\add_ln840_12_reg_11330[1]_i_62\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(15),
      O => \add_ln840_12_reg_11330[1]_i_62_n_3\
    );
\add_ln840_12_reg_11330[1]_i_63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(15),
      O => \add_ln840_12_reg_11330[1]_i_63_n_3\
    );
\add_ln840_12_reg_11330[1]_i_64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(15),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(15),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(15),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(15),
      O => \add_ln840_12_reg_11330[1]_i_64_n_3\
    );
\add_ln840_12_reg_11330[1]_i_65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(6),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(6),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(6),
      O => \add_ln840_12_reg_11330[1]_i_65_n_3\
    );
\add_ln840_12_reg_11330[1]_i_66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(6),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(6),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(6),
      O => \add_ln840_12_reg_11330[1]_i_66_n_3\
    );
\add_ln840_12_reg_11330[1]_i_67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(6),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(6),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(6),
      O => \add_ln840_12_reg_11330[1]_i_67_n_3\
    );
\add_ln840_12_reg_11330[1]_i_68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(6),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(6),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(6),
      O => \add_ln840_12_reg_11330[1]_i_68_n_3\
    );
\add_ln840_12_reg_11330[1]_i_69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(6),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(6),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(6),
      O => \add_ln840_12_reg_11330[1]_i_69_n_3\
    );
\add_ln840_12_reg_11330[1]_i_70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(6),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(6),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(6),
      O => \add_ln840_12_reg_11330[1]_i_70_n_3\
    );
\add_ln840_12_reg_11330[1]_i_71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(6),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(6),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(6),
      O => \add_ln840_12_reg_11330[1]_i_71_n_3\
    );
\add_ln840_12_reg_11330[1]_i_72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(6),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(6),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(6),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(6),
      O => \add_ln840_12_reg_11330[1]_i_72_n_3\
    );
\add_ln840_12_reg_11330[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_14_n_3\,
      I1 => \add_ln840_12_reg_11330_reg[1]_i_15_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_16_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_17_n_3\,
      O => \add_ln840_12_reg_11330[1]_i_8_n_3\
    );
\add_ln840_12_reg_11330[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFFFFB8FFFF"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_18_n_3\,
      I1 => ap_sig_allocacmp_sf_1(3),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_19_n_3\,
      I3 => \sf_fu_760_reg[31]\(4),
      I4 => ap_sig_allocacmp_sf_1(5),
      I5 => \add_ln840_12_reg_11330[1]_i_4\(5),
      O => \add_ln840_12_reg_11330[1]_i_9_n_3\
    );
\add_ln840_12_reg_11330_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_27_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_28_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_14_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_29_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_30_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_15_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_31_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_32_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_16_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_33_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_34_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_17_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_35_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_36_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_18_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_37_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_38_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_19_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_20\: unisim.vcomponents.MUXF8
     port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_n_3\,
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_20_n_3\,
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_11330_reg[1]_i_21\: unisim.vcomponents.MUXF8
     port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_n_3\,
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_21_n_3\,
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_11330_reg[1]_i_22\: unisim.vcomponents.MUXF8
     port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_n_3\,
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_22_n_3\,
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_11330_reg[1]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_45_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_46_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_23_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_47_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_48_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_24_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_25\: unisim.vcomponents.MUXF8
     port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_49_n_3\,
      I1 => \add_ln840_12_reg_11330_reg[1]_i_50_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_25_n_3\,
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_11330_reg[1]_i_26\: unisim.vcomponents.MUXF8
     port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_51_n_3\,
      I1 => \add_ln840_12_reg_11330_reg[1]_i_52_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_26_n_3\,
      S => ap_sig_allocacmp_sf_1(3)
    );
\add_ln840_12_reg_11330_reg[1]_i_39\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_53_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_54_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_39_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_40\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_55_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_56_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_40_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_41\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_57_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_58_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_41_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_42\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_59_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_60_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_42_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_43\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_61_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_62_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_43_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_44\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_63_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_64_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_44_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_49\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_65_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_66_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_49_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_50\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_67_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_68_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_50_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_51\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_69_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_70_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_51_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_12_reg_11330_reg[1]_i_52\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_12_reg_11330[1]_i_71_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_72_n_3\,
      O => \add_ln840_12_reg_11330_reg[1]_i_52_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BBBBBBBBB"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(12),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_1_reg_11300[1]_i_5_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_1_reg_11300[1]_i_6_n_3\,
      O => \sf_fu_760_reg[5]_7\
    );
\add_ln840_1_reg_11300[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(12),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(12),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(12),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_21_n_3\
    );
\add_ln840_1_reg_11300[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(12),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(12),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(12),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_22_n_3\
    );
\add_ln840_1_reg_11300[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(12),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(12),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(12),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_23_n_3\
    );
\add_ln840_1_reg_11300[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(12),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(12),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(12),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_24_n_3\
    );
\add_ln840_1_reg_11300[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(12),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(12),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(12),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_25_n_3\
    );
\add_ln840_1_reg_11300[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(12),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(12),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(12),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_26_n_3\
    );
\add_ln840_1_reg_11300[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(12),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(12),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(12),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_27_n_3\
    );
\add_ln840_1_reg_11300[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(12),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(12),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(12),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_28_n_3\
    );
\add_ln840_1_reg_11300[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(12),
      O => \add_ln840_1_reg_11300[1]_i_29_n_3\
    );
\add_ln840_1_reg_11300[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BBBBBBBBB"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(13),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_1_reg_11300[1]_i_7_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_1_reg_11300[1]_i_8_n_3\,
      O => \sf_fu_760_reg[5]_6\
    );
\add_ln840_1_reg_11300[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(12),
      O => \add_ln840_1_reg_11300[1]_i_30_n_3\
    );
\add_ln840_1_reg_11300[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(12),
      O => \add_ln840_1_reg_11300[1]_i_31_n_3\
    );
\add_ln840_1_reg_11300[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(12),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(12),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(12),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(12),
      O => \add_ln840_1_reg_11300[1]_i_32_n_3\
    );
\add_ln840_1_reg_11300[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(14),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(14),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(14),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_33_n_3\
    );
\add_ln840_1_reg_11300[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(14),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(14),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(14),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_34_n_3\
    );
\add_ln840_1_reg_11300[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(14),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(14),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(14),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_35_n_3\
    );
\add_ln840_1_reg_11300[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(14),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(14),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(14),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_36_n_3\
    );
\add_ln840_1_reg_11300[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(14),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(14),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(14),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_37_n_3\
    );
\add_ln840_1_reg_11300[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(14),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(14),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(14),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_38_n_3\
    );
\add_ln840_1_reg_11300[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(14),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(14),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(14),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_39_n_3\
    );
\add_ln840_1_reg_11300[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(14),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(14),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(14),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_40_n_3\
    );
\add_ln840_1_reg_11300[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(14),
      O => \add_ln840_1_reg_11300[1]_i_41_n_3\
    );
\add_ln840_1_reg_11300[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(14),
      O => \add_ln840_1_reg_11300[1]_i_42_n_3\
    );
\add_ln840_1_reg_11300[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(14),
      O => \add_ln840_1_reg_11300[1]_i_43_n_3\
    );
\add_ln840_1_reg_11300[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(14),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(14),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(14),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(14),
      O => \add_ln840_1_reg_11300[1]_i_44_n_3\
    );
\add_ln840_1_reg_11300[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_1_reg_11300_reg[1]_i_9_n_3\,
      I1 => \add_ln840_1_reg_11300_reg[1]_i_10_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_1_reg_11300_reg[1]_i_11_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_1_reg_11300_reg[1]_i_12_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_5_n_3\
    );
\add_ln840_1_reg_11300[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFFFFB8FFFF"
    )
        port map (
      I0 => \add_ln840_1_reg_11300_reg[1]_i_13_n_3\,
      I1 => ap_sig_allocacmp_sf_1(3),
      I2 => \add_ln840_1_reg_11300_reg[1]_i_14_n_3\,
      I3 => \sf_fu_760_reg[31]\(4),
      I4 => ap_sig_allocacmp_sf_1(5),
      I5 => \add_ln840_12_reg_11330[1]_i_4\(12),
      O => \add_ln840_1_reg_11300[1]_i_6_n_3\
    );
\add_ln840_1_reg_11300[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_1_reg_11300_reg[1]_i_15_n_3\,
      I1 => \add_ln840_1_reg_11300_reg[1]_i_16_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_1_reg_11300_reg[1]_i_17_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_1_reg_11300_reg[1]_i_18_n_3\,
      O => \add_ln840_1_reg_11300[1]_i_7_n_3\
    );
\add_ln840_1_reg_11300[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFFFFB8FFFF"
    )
        port map (
      I0 => \add_ln840_1_reg_11300_reg[1]_i_19_n_3\,
      I1 => ap_sig_allocacmp_sf_1(3),
      I2 => \add_ln840_1_reg_11300_reg[1]_i_20_n_3\,
      I3 => \sf_fu_760_reg[31]\(4),
      I4 => ap_sig_allocacmp_sf_1(5),
      I5 => \add_ln840_12_reg_11330[1]_i_4\(14),
      O => \add_ln840_1_reg_11300[1]_i_8_n_3\
    );
\add_ln840_1_reg_11300_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_23_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_24_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_10_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_25_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_26_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_11_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_27_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_28_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_12_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_29_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_30_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_13_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_31_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_32_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_14_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_33_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_34_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_15_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_35_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_36_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_16_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_37_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_38_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_17_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_39_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_40_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_18_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_41_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_42_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_19_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_43_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_44_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_20_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_1_reg_11300_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_1_reg_11300[1]_i_21_n_3\,
      I1 => \add_ln840_1_reg_11300[1]_i_22_n_3\,
      O => \add_ln840_1_reg_11300_reg[1]_i_9_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BBBBBBBBB"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(8),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_3_reg_11305[1]_i_5_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_3_reg_11305[1]_i_6_n_3\,
      O => \sf_fu_760_reg[5]_5\
    );
\add_ln840_3_reg_11305[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(8),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(8),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(8),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_21_n_3\
    );
\add_ln840_3_reg_11305[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(8),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(8),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(8),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_22_n_3\
    );
\add_ln840_3_reg_11305[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(8),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(8),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(8),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_23_n_3\
    );
\add_ln840_3_reg_11305[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(8),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(8),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(8),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_24_n_3\
    );
\add_ln840_3_reg_11305[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(8),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(8),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(8),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_25_n_3\
    );
\add_ln840_3_reg_11305[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(8),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(8),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(8),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_26_n_3\
    );
\add_ln840_3_reg_11305[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(8),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(8),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(8),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_27_n_3\
    );
\add_ln840_3_reg_11305[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(8),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(8),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(8),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_28_n_3\
    );
\add_ln840_3_reg_11305[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(8),
      O => \add_ln840_3_reg_11305[1]_i_29_n_3\
    );
\add_ln840_3_reg_11305[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BBBBBBBBB"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(11),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_3_reg_11305[1]_i_7_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_3_reg_11305[1]_i_8_n_3\,
      O => \sf_fu_760_reg[5]_4\
    );
\add_ln840_3_reg_11305[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(8),
      O => \add_ln840_3_reg_11305[1]_i_30_n_3\
    );
\add_ln840_3_reg_11305[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(8),
      O => \add_ln840_3_reg_11305[1]_i_31_n_3\
    );
\add_ln840_3_reg_11305[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(8),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(8),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(8),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(8),
      O => \add_ln840_3_reg_11305[1]_i_32_n_3\
    );
\add_ln840_3_reg_11305[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(11),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(11),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(11),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_33_n_3\
    );
\add_ln840_3_reg_11305[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(11),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(11),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(11),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_34_n_3\
    );
\add_ln840_3_reg_11305[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(11),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(11),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(11),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_35_n_3\
    );
\add_ln840_3_reg_11305[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(11),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(11),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(11),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_36_n_3\
    );
\add_ln840_3_reg_11305[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(11),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(11),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(11),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_37_n_3\
    );
\add_ln840_3_reg_11305[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(11),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(11),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(11),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_38_n_3\
    );
\add_ln840_3_reg_11305[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(11),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(11),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(11),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_39_n_3\
    );
\add_ln840_3_reg_11305[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(11),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(11),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(11),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_40_n_3\
    );
\add_ln840_3_reg_11305[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(11),
      O => \add_ln840_3_reg_11305[1]_i_41_n_3\
    );
\add_ln840_3_reg_11305[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(11),
      O => \add_ln840_3_reg_11305[1]_i_42_n_3\
    );
\add_ln840_3_reg_11305[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(11),
      O => \add_ln840_3_reg_11305[1]_i_43_n_3\
    );
\add_ln840_3_reg_11305[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(11),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(11),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(11),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(11),
      O => \add_ln840_3_reg_11305[1]_i_44_n_3\
    );
\add_ln840_3_reg_11305[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_3_reg_11305_reg[1]_i_9_n_3\,
      I1 => \add_ln840_3_reg_11305_reg[1]_i_10_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_3_reg_11305_reg[1]_i_11_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_3_reg_11305_reg[1]_i_12_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_5_n_3\
    );
\add_ln840_3_reg_11305[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFFFFB8FFFF"
    )
        port map (
      I0 => \add_ln840_3_reg_11305_reg[1]_i_13_n_3\,
      I1 => ap_sig_allocacmp_sf_1(3),
      I2 => \add_ln840_3_reg_11305_reg[1]_i_14_n_3\,
      I3 => \sf_fu_760_reg[31]\(4),
      I4 => ap_sig_allocacmp_sf_1(5),
      I5 => \add_ln840_12_reg_11330[1]_i_4\(8),
      O => \add_ln840_3_reg_11305[1]_i_6_n_3\
    );
\add_ln840_3_reg_11305[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_3_reg_11305_reg[1]_i_15_n_3\,
      I1 => \add_ln840_3_reg_11305_reg[1]_i_16_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_3_reg_11305_reg[1]_i_17_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_3_reg_11305_reg[1]_i_18_n_3\,
      O => \add_ln840_3_reg_11305[1]_i_7_n_3\
    );
\add_ln840_3_reg_11305[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFFFFB8FFFF"
    )
        port map (
      I0 => \add_ln840_3_reg_11305_reg[1]_i_19_n_3\,
      I1 => ap_sig_allocacmp_sf_1(3),
      I2 => \add_ln840_3_reg_11305_reg[1]_i_20_n_3\,
      I3 => \sf_fu_760_reg[31]\(4),
      I4 => ap_sig_allocacmp_sf_1(5),
      I5 => \add_ln840_12_reg_11330[1]_i_4\(11),
      O => \add_ln840_3_reg_11305[1]_i_8_n_3\
    );
\add_ln840_3_reg_11305_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_23_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_24_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_10_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_25_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_26_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_11_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_27_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_28_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_12_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_29_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_30_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_13_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_31_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_32_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_14_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_33_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_34_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_15_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_35_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_36_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_16_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_37_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_38_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_17_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_39_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_40_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_18_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_41_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_42_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_19_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_43_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_44_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_20_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_3_reg_11305_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_3_reg_11305[1]_i_21_n_3\,
      I1 => \add_ln840_3_reg_11305[1]_i_22_n_3\,
      O => \add_ln840_3_reg_11305_reg[1]_i_9_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BBBBBBBBB"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(10),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_4_reg_11310[1]_i_5_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_4_reg_11310[1]_i_6_n_3\,
      O => \sf_fu_760_reg[5]_11\
    );
\add_ln840_4_reg_11310[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(10),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(10),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(10),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_21_n_3\
    );
\add_ln840_4_reg_11310[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(10),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(10),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(10),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_22_n_3\
    );
\add_ln840_4_reg_11310[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(10),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(10),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(10),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_23_n_3\
    );
\add_ln840_4_reg_11310[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(10),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(10),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(10),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_24_n_3\
    );
\add_ln840_4_reg_11310[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(10),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(10),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(10),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_25_n_3\
    );
\add_ln840_4_reg_11310[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(10),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(10),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(10),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_26_n_3\
    );
\add_ln840_4_reg_11310[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(10),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(10),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(10),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_27_n_3\
    );
\add_ln840_4_reg_11310[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(10),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(10),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(10),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_28_n_3\
    );
\add_ln840_4_reg_11310[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(10),
      O => \add_ln840_4_reg_11310[1]_i_29_n_3\
    );
\add_ln840_4_reg_11310[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BBBBBBBBB"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(7),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_4_reg_11310[1]_i_7_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_4_reg_11310[1]_i_8_n_3\,
      O => \sf_fu_760_reg[5]_10\
    );
\add_ln840_4_reg_11310[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(10),
      O => \add_ln840_4_reg_11310[1]_i_30_n_3\
    );
\add_ln840_4_reg_11310[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(10),
      O => \add_ln840_4_reg_11310[1]_i_31_n_3\
    );
\add_ln840_4_reg_11310[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(10),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(10),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(10),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(10),
      O => \add_ln840_4_reg_11310[1]_i_32_n_3\
    );
\add_ln840_4_reg_11310[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(7),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(7),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(7),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_33_n_3\
    );
\add_ln840_4_reg_11310[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(7),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(7),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(7),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_34_n_3\
    );
\add_ln840_4_reg_11310[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(7),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(7),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(7),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_35_n_3\
    );
\add_ln840_4_reg_11310[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(7),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(7),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(7),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_36_n_3\
    );
\add_ln840_4_reg_11310[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(7),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(7),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(7),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_37_n_3\
    );
\add_ln840_4_reg_11310[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(7),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(7),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(7),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_38_n_3\
    );
\add_ln840_4_reg_11310[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(7),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(7),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(7),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_39_n_3\
    );
\add_ln840_4_reg_11310[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(7),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(7),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(7),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_40_n_3\
    );
\add_ln840_4_reg_11310[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(7),
      O => \add_ln840_4_reg_11310[1]_i_41_n_3\
    );
\add_ln840_4_reg_11310[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(7),
      O => \add_ln840_4_reg_11310[1]_i_42_n_3\
    );
\add_ln840_4_reg_11310[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(7),
      O => \add_ln840_4_reg_11310[1]_i_43_n_3\
    );
\add_ln840_4_reg_11310[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(7),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(7),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(7),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(7),
      O => \add_ln840_4_reg_11310[1]_i_44_n_3\
    );
\add_ln840_4_reg_11310[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_4_reg_11310_reg[1]_i_9_n_3\,
      I1 => \add_ln840_4_reg_11310_reg[1]_i_10_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_4_reg_11310_reg[1]_i_11_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_4_reg_11310_reg[1]_i_12_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_5_n_3\
    );
\add_ln840_4_reg_11310[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFFFFB8FFFF"
    )
        port map (
      I0 => \add_ln840_4_reg_11310_reg[1]_i_13_n_3\,
      I1 => ap_sig_allocacmp_sf_1(3),
      I2 => \add_ln840_4_reg_11310_reg[1]_i_14_n_3\,
      I3 => \sf_fu_760_reg[31]\(4),
      I4 => ap_sig_allocacmp_sf_1(5),
      I5 => \add_ln840_12_reg_11330[1]_i_4\(10),
      O => \add_ln840_4_reg_11310[1]_i_6_n_3\
    );
\add_ln840_4_reg_11310[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_4_reg_11310_reg[1]_i_15_n_3\,
      I1 => \add_ln840_4_reg_11310_reg[1]_i_16_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_4_reg_11310_reg[1]_i_17_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_4_reg_11310_reg[1]_i_18_n_3\,
      O => \add_ln840_4_reg_11310[1]_i_7_n_3\
    );
\add_ln840_4_reg_11310[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFFFFB8FFFF"
    )
        port map (
      I0 => \add_ln840_4_reg_11310_reg[1]_i_19_n_3\,
      I1 => ap_sig_allocacmp_sf_1(3),
      I2 => \add_ln840_4_reg_11310_reg[1]_i_20_n_3\,
      I3 => \sf_fu_760_reg[31]\(4),
      I4 => ap_sig_allocacmp_sf_1(5),
      I5 => \add_ln840_12_reg_11330[1]_i_4\(7),
      O => \add_ln840_4_reg_11310[1]_i_8_n_3\
    );
\add_ln840_4_reg_11310_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_23_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_24_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_10_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_25_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_26_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_11_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_27_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_28_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_12_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_29_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_30_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_13_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_31_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_32_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_14_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_33_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_34_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_15_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_35_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_36_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_16_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_37_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_38_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_17_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_39_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_40_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_18_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_41_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_42_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_19_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_43_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_44_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_20_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_4_reg_11310_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_4_reg_11310[1]_i_21_n_3\,
      I1 => \add_ln840_4_reg_11310[1]_i_22_n_3\,
      O => \add_ln840_4_reg_11310_reg[1]_i_9_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(0),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_7_reg_11315[1]_i_5_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_7_reg_11315[1]_i_6_n_3\,
      O => \sf_fu_760_reg[5]_3\
    );
\add_ln840_7_reg_11315[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(0),
      O => \add_ln840_7_reg_11315[1]_i_21_n_3\
    );
\add_ln840_7_reg_11315[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(0),
      O => \add_ln840_7_reg_11315[1]_i_22_n_3\
    );
\add_ln840_7_reg_11315[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(0),
      O => \add_ln840_7_reg_11315[1]_i_23_n_3\
    );
\add_ln840_7_reg_11315[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(0),
      O => \add_ln840_7_reg_11315[1]_i_24_n_3\
    );
\add_ln840_7_reg_11315[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(0),
      O => \add_ln840_7_reg_11315[1]_i_25_n_3\
    );
\add_ln840_7_reg_11315[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(0),
      O => \add_ln840_7_reg_11315[1]_i_26_n_3\
    );
\add_ln840_7_reg_11315[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(0),
      O => \add_ln840_7_reg_11315[1]_i_27_n_3\
    );
\add_ln840_7_reg_11315[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(0),
      O => \add_ln840_7_reg_11315[1]_i_28_n_3\
    );
\add_ln840_7_reg_11315[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(0),
      O => \add_ln840_7_reg_11315[1]_i_29_n_3\
    );
\add_ln840_7_reg_11315[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBB8BB8888B888"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(9),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_7_reg_11315[1]_i_7_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_7_reg_11315[1]_i_8_n_3\,
      O => \sf_fu_760_reg[5]_2\
    );
\add_ln840_7_reg_11315[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(0),
      O => \add_ln840_7_reg_11315[1]_i_30_n_3\
    );
\add_ln840_7_reg_11315[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(0),
      O => \add_ln840_7_reg_11315[1]_i_31_n_3\
    );
\add_ln840_7_reg_11315[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(0),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(0),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(0),
      O => \add_ln840_7_reg_11315[1]_i_32_n_3\
    );
\add_ln840_7_reg_11315[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(9),
      O => \add_ln840_7_reg_11315[1]_i_33_n_3\
    );
\add_ln840_7_reg_11315[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(9),
      O => \add_ln840_7_reg_11315[1]_i_34_n_3\
    );
\add_ln840_7_reg_11315[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(9),
      O => \add_ln840_7_reg_11315[1]_i_35_n_3\
    );
\add_ln840_7_reg_11315[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(9),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(9),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(9),
      O => \add_ln840_7_reg_11315[1]_i_36_n_3\
    );
\add_ln840_7_reg_11315[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(9),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(9),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(9),
      O => \add_ln840_7_reg_11315[1]_i_37_n_3\
    );
\add_ln840_7_reg_11315[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(9),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(9),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(9),
      O => \add_ln840_7_reg_11315[1]_i_38_n_3\
    );
\add_ln840_7_reg_11315[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(9),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(9),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(9),
      O => \add_ln840_7_reg_11315[1]_i_39_n_3\
    );
\add_ln840_7_reg_11315[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(9),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(9),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(9),
      O => \add_ln840_7_reg_11315[1]_i_40_n_3\
    );
\add_ln840_7_reg_11315[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(9),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(9),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(9),
      O => \add_ln840_7_reg_11315[1]_i_41_n_3\
    );
\add_ln840_7_reg_11315[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(9),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(9),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(9),
      O => \add_ln840_7_reg_11315[1]_i_42_n_3\
    );
\add_ln840_7_reg_11315[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(9),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(9),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(9),
      O => \add_ln840_7_reg_11315[1]_i_43_n_3\
    );
\add_ln840_7_reg_11315[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(9),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(9),
      I2 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      I3 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(9),
      I4 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I5 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(9),
      O => \add_ln840_7_reg_11315[1]_i_44_n_3\
    );
\add_ln840_7_reg_11315[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FB0BFB08FB08"
    )
        port map (
      I0 => \add_ln840_12_reg_11330[1]_i_4\(0),
      I1 => \sf_fu_760_reg[31]\(4),
      I2 => \i_fu_764[5]_i_5_n_3\,
      I3 => \add_ln840_7_reg_11315_reg[1]_i_9_n_3\,
      I4 => \add_ln840_7_reg_11315_reg[1]_i_10_n_3\,
      I5 => \sf_fu_760_reg[31]\(3),
      O => \add_ln840_7_reg_11315[1]_i_5_n_3\
    );
\add_ln840_7_reg_11315[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_7_reg_11315_reg[1]_i_11_n_3\,
      I1 => \add_ln840_7_reg_11315_reg[1]_i_12_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_7_reg_11315_reg[1]_i_13_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_7_reg_11315_reg[1]_i_14_n_3\,
      O => \add_ln840_7_reg_11315[1]_i_6_n_3\
    );
\add_ln840_7_reg_11315[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F808FB0BFB08FB08"
    )
        port map (
      I0 => \add_ln840_12_reg_11330[1]_i_4\(9),
      I1 => \sf_fu_760_reg[31]\(4),
      I2 => \i_fu_764[5]_i_5_n_3\,
      I3 => \add_ln840_7_reg_11315_reg[1]_i_15_n_3\,
      I4 => \add_ln840_7_reg_11315_reg[1]_i_16_n_3\,
      I5 => \sf_fu_760_reg[31]\(3),
      O => \add_ln840_7_reg_11315[1]_i_7_n_3\
    );
\add_ln840_7_reg_11315[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_7_reg_11315_reg[1]_i_17_n_3\,
      I1 => \add_ln840_7_reg_11315_reg[1]_i_18_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_7_reg_11315_reg[1]_i_19_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_7_reg_11315_reg[1]_i_20_n_3\,
      O => \add_ln840_7_reg_11315[1]_i_8_n_3\
    );
\add_ln840_7_reg_11315_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_23_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_24_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_10_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_25_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_26_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_11_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_27_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_28_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_12_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_29_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_30_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_13_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_31_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_32_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_14_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_33_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_34_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_15_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_35_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_36_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_16_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_37_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_38_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_17_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_39_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_40_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_18_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_41_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_42_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_19_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_43_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_44_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_20_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_7_reg_11315_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_7_reg_11315[1]_i_21_n_3\,
      I1 => \add_ln840_7_reg_11315[1]_i_22_n_3\,
      O => \add_ln840_7_reg_11315_reg[1]_i_9_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BBBBBBBBB"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(1),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_8_reg_11320[1]_i_5_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_8_reg_11320[1]_i_6_n_3\,
      O => \sf_fu_760_reg[5]_9\
    );
\add_ln840_8_reg_11320[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(1),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(1),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(1),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_21_n_3\
    );
\add_ln840_8_reg_11320[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(1),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(1),
      I3 => ap_sig_allocacmp_sf_1(0),
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(1),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_22_n_3\
    );
\add_ln840_8_reg_11320[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(1),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(1),
      I3 => ap_sig_allocacmp_sf_1(0),
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(1),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_23_n_3\
    );
\add_ln840_8_reg_11320[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(1),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(1),
      I3 => ap_sig_allocacmp_sf_1(0),
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(1),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_24_n_3\
    );
\add_ln840_8_reg_11320[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(1),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(1),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(1),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_25_n_3\
    );
\add_ln840_8_reg_11320[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(1),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(1),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(1),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_26_n_3\
    );
\add_ln840_8_reg_11320[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(1),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(1),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(1),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_27_n_3\
    );
\add_ln840_8_reg_11320[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(1),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(1),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(1),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_28_n_3\
    );
\add_ln840_8_reg_11320[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(1),
      O => \add_ln840_8_reg_11320[1]_i_29_n_3\
    );
\add_ln840_8_reg_11320[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B888BBBBBBBBB"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\(2),
      I1 => \^i_fu_764_reg[6]\,
      I2 => \add_ln840_8_reg_11320[1]_i_7_n_3\,
      I3 => \sf_fu_760_reg[31]\(5),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \add_ln840_8_reg_11320[1]_i_8_n_3\,
      O => \sf_fu_760_reg[5]_8\
    );
\add_ln840_8_reg_11320[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(1),
      O => \add_ln840_8_reg_11320[1]_i_30_n_3\
    );
\add_ln840_8_reg_11320[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(1),
      O => \add_ln840_8_reg_11320[1]_i_31_n_3\
    );
\add_ln840_8_reg_11320[1]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(1),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(1),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(1),
      O => \add_ln840_8_reg_11320[1]_i_32_n_3\
    );
\add_ln840_8_reg_11320[1]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(2),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(2),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(2),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_33_n_3\
    );
\add_ln840_8_reg_11320[1]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(2),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(2),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(2),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_34_n_3\
    );
\add_ln840_8_reg_11320[1]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(2),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(2),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(2),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_35_n_3\
    );
\add_ln840_8_reg_11320[1]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(2),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(2),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(2),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_36_n_3\
    );
\add_ln840_8_reg_11320[1]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(2),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(2),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(2),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_37_n_3\
    );
\add_ln840_8_reg_11320[1]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(2),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(2),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(2),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_38_n_3\
    );
\add_ln840_8_reg_11320[1]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(2),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(2),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(2),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_39_n_3\
    );
\add_ln840_8_reg_11320[1]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(2),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(2),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(2),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \add_ln840_8_reg_11320[1]_i_40_n_3\
    );
\add_ln840_8_reg_11320[1]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(2),
      O => \add_ln840_8_reg_11320[1]_i_41_n_3\
    );
\add_ln840_8_reg_11320[1]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(2),
      O => \add_ln840_8_reg_11320[1]_i_42_n_3\
    );
\add_ln840_8_reg_11320[1]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(2),
      O => \add_ln840_8_reg_11320[1]_i_43_n_3\
    );
\add_ln840_8_reg_11320[1]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(2),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(2),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(2),
      O => \add_ln840_8_reg_11320[1]_i_44_n_3\
    );
\add_ln840_8_reg_11320[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_8_reg_11320_reg[1]_i_9_n_3\,
      I1 => \add_ln840_8_reg_11320_reg[1]_i_10_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_8_reg_11320_reg[1]_i_11_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_8_reg_11320_reg[1]_i_12_n_3\,
      O => \add_ln840_8_reg_11320[1]_i_5_n_3\
    );
\add_ln840_8_reg_11320[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFFFFB8FFFF"
    )
        port map (
      I0 => \add_ln840_8_reg_11320_reg[1]_i_13_n_3\,
      I1 => ap_sig_allocacmp_sf_1(3),
      I2 => \add_ln840_8_reg_11320_reg[1]_i_14_n_3\,
      I3 => \sf_fu_760_reg[31]\(4),
      I4 => ap_sig_allocacmp_sf_1(5),
      I5 => \add_ln840_12_reg_11330[1]_i_4\(1),
      O => \add_ln840_8_reg_11320[1]_i_6_n_3\
    );
\add_ln840_8_reg_11320[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_8_reg_11320_reg[1]_i_15_n_3\,
      I1 => \add_ln840_8_reg_11320_reg[1]_i_16_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \add_ln840_8_reg_11320_reg[1]_i_17_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \add_ln840_8_reg_11320_reg[1]_i_18_n_3\,
      O => \add_ln840_8_reg_11320[1]_i_7_n_3\
    );
\add_ln840_8_reg_11320[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFFFFB8FFFF"
    )
        port map (
      I0 => \add_ln840_8_reg_11320_reg[1]_i_19_n_3\,
      I1 => ap_sig_allocacmp_sf_1(3),
      I2 => \add_ln840_8_reg_11320_reg[1]_i_20_n_3\,
      I3 => \sf_fu_760_reg[31]\(4),
      I4 => ap_sig_allocacmp_sf_1(5),
      I5 => \add_ln840_12_reg_11330[1]_i_4\(2),
      O => \add_ln840_8_reg_11320[1]_i_8_n_3\
    );
\add_ln840_8_reg_11320_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_23_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_24_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_10_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_25_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_26_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_11_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_27_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_28_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_12_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_29_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_30_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_13_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_31_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_32_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_14_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_33_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_34_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_15_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320_reg[1]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_35_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_36_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_16_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320_reg[1]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_37_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_38_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_17_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320_reg[1]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_39_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_40_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_18_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320_reg[1]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_41_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_42_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_19_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320_reg[1]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_43_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_44_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_20_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\add_ln840_8_reg_11320_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \add_ln840_8_reg_11320[1]_i_21_n_3\,
      I1 => \add_ln840_8_reg_11320[1]_i_22_n_3\,
      O => \add_ln840_8_reg_11320_reg[1]_i_9_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => \^ap_done_cache\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => \^ap_loop_exit_ready_pp0_iter2_reg_reg\,
      I3 => Q(2),
      I4 => Q(1),
      O => \ap_CS_fsm_reg[0]\(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10001101"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => \ap_CS_fsm[3]_i_2_n_3\,
      I4 => ap_NS_fsm10_out,
      O => \ap_CS_fsm_reg[0]\(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \^ap_done_cache\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => \^ap_loop_exit_ready_pp0_iter2_reg_reg\,
      I3 => Q(2),
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_iter1_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2022"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_ready,
      I2 => \ap_CS_iter1_fsm_reg[0]_0\(0),
      I3 => \ap_CS_iter1_fsm[1]_i_4_n_3\,
      O => \ap_CS_iter1_fsm_reg[0]\(0)
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DDFD"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_ready,
      I2 => \ap_CS_iter1_fsm[1]_i_4_n_3\,
      I3 => \ap_CS_iter1_fsm_reg[0]_0\(0),
      O => \ap_CS_iter1_fsm_reg[0]\(1)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF4FFFFF"
    )
        port map (
      I0 => in0_V_TVALID_int_regslice,
      I1 => \i_fu_764[5]_i_4_n_3\,
      I2 => weights_V_TVALID_int_regslice,
      I3 => \ap_CS_iter1_fsm[1]_i_4_n_3\,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_CS_iter1_fsm[1]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \i_fu_764[5]_i_3_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => \ap_CS_iter1_fsm[1]_i_4_n_3\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_ready
    );
\ap_CS_iter1_fsm[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00700000"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => Q(2),
      I2 => icmp_ln290_reg_11935_pp0_iter1_reg,
      I3 => icmp_ln249_reg_11263_pp0_iter1_reg,
      I4 => ap_loop_init_int_reg_2(0),
      O => \ap_CS_iter1_fsm[1]_i_4_n_3\
    );
ap_done_cache_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888808880888088"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_loop_init_int_reg_2(0),
      I2 => icmp_ln249_reg_11263_pp0_iter1_reg,
      I3 => icmp_ln290_reg_11935_pp0_iter1_reg,
      I4 => Q(2),
      I5 => out_V_TREADY_int_regslice,
      O => \^ap_loop_exit_ready_pp0_iter2_reg_reg\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_reg_0,
      Q => \^ap_done_cache\,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EC"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_ready,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2FFF0FF"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_ready,
      I2 => \^ap_loop_exit_ready_pp0_iter2_reg_reg\,
      I3 => ap_rst_n,
      I4 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_ready,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_764[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \i_fu_764[5]_i_3_n_3\,
      I1 => ap_loop_init_int,
      I2 => \i_fu_764_reg[4]_0\,
      O => ap_loop_init_int_reg_1
    );
\i_fu_764[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"14"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \i_fu_764_reg[4]_0\,
      I2 => \i_fu_764_reg[5]_0\(0),
      O => \i_fu_764_reg[5]\(0)
    );
\i_fu_764[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02080808"
    )
        port map (
      I0 => \i_fu_764[5]_i_3_n_3\,
      I1 => \i_fu_764_reg[4]\,
      I2 => ap_loop_init_int,
      I3 => \i_fu_764_reg[4]_0\,
      I4 => \i_fu_764_reg[5]_0\(0),
      O => \i_fu_764_reg[2]\
    );
\i_fu_764[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \i_fu_764_reg[5]_0\(1),
      I1 => \i_fu_764_reg[4]\,
      I2 => \i_fu_764_reg[5]_0\(0),
      I3 => \i_fu_764_reg[4]_0\,
      I4 => ap_loop_init_int,
      O => \i_fu_764_reg[5]\(1)
    );
\i_fu_764[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1222222222222222"
    )
        port map (
      I0 => \i_fu_764_reg[5]_0\(2),
      I1 => \i_fu_764[5]_i_5_n_3\,
      I2 => \i_fu_764_reg[4]_0\,
      I3 => \i_fu_764_reg[5]_0\(0),
      I4 => \i_fu_764_reg[4]\,
      I5 => \i_fu_764_reg[5]_0\(1),
      O => \i_fu_764_reg[5]\(2)
    );
\i_fu_764[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080000000800"
    )
        port map (
      I0 => \i_fu_764[5]_i_3_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => \ap_CS_iter1_fsm[1]_i_4_n_3\,
      I3 => weights_V_TVALID_int_regslice,
      I4 => \i_fu_764[5]_i_4_n_3\,
      I5 => in0_V_TVALID_int_regslice,
      O => \^e\(0)
    );
\i_fu_764[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(11),
      I1 => \nf_1_fu_1028_reg[31]_0\(14),
      I2 => \nf_1_fu_1028_reg[31]_0\(9),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1028_reg[31]_0\(10),
      O => \i_fu_764[5]_i_10_n_3\
    );
\i_fu_764[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(8),
      I1 => \nf_1_fu_1028_reg[31]_0\(18),
      I2 => \nf_1_fu_1028_reg[31]_0\(19),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1028_reg[31]_0\(16),
      O => \i_fu_764[5]_i_11_n_3\
    );
\i_fu_764[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(24),
      I1 => \i_fu_764[5]_i_5_n_3\,
      I2 => \nf_1_fu_1028_reg[31]_0\(26),
      I3 => \nf_1_fu_1028_reg[31]_0\(25),
      I4 => \nf_1_fu_1028_reg[31]_0\(28),
      I5 => \i_fu_764[5]_i_14_n_3\,
      O => \i_fu_764[5]_i_12_n_3\
    );
\i_fu_764[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(13),
      I1 => \i_fu_764[5]_i_5_n_3\,
      I2 => \nf_1_fu_1028_reg[31]_0\(27),
      I3 => \nf_1_fu_1028_reg[31]_0\(29),
      I4 => \nf_1_fu_1028_reg[31]_0\(31),
      I5 => \i_fu_764[5]_i_15_n_3\,
      O => \i_fu_764[5]_i_13_n_3\
    );
\i_fu_764[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(6),
      I1 => \nf_1_fu_1028_reg[31]_0\(5),
      I2 => \nf_1_fu_1028_reg[31]_0\(4),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1028_reg[31]_0\(30),
      O => \i_fu_764[5]_i_14_n_3\
    );
\i_fu_764[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(12),
      I1 => \nf_1_fu_1028_reg[31]_0\(3),
      I2 => \nf_1_fu_1028_reg[31]_0\(7),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1028_reg[31]_0\(23),
      O => \i_fu_764[5]_i_15_n_3\
    );
\i_fu_764[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1222222222222222"
    )
        port map (
      I0 => \i_fu_764_reg[5]_0\(3),
      I1 => \i_fu_764[5]_i_5_n_3\,
      I2 => \i_fu_764_reg[5]_0\(1),
      I3 => \i_fu_764_reg[4]\,
      I4 => \i_fu_764[5]_i_6_n_3\,
      I5 => \i_fu_764_reg[5]_0\(2),
      O => \i_fu_764_reg[5]\(3)
    );
\i_fu_764[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFDFFFF"
    )
        port map (
      I0 => \i_fu_764_reg[7]_1\,
      I1 => \i_fu_764[5]_i_5_n_3\,
      I2 => \i_fu_764[5]_i_7_n_3\,
      I3 => \i_fu_764_reg[5]_0\(2),
      I4 => \i_fu_764_reg[7]_0\,
      I5 => \i_fu_764_reg[5]_0\(1),
      O => \i_fu_764[5]_i_3_n_3\
    );
\i_fu_764[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \i_fu_764[5]_i_8_n_3\,
      I1 => \i_fu_764[5]_i_9_n_3\,
      I2 => \i_fu_764[5]_i_10_n_3\,
      I3 => \i_fu_764[5]_i_11_n_3\,
      I4 => \i_fu_764[5]_i_12_n_3\,
      I5 => \i_fu_764[5]_i_13_n_3\,
      O => \i_fu_764[5]_i_4_n_3\
    );
\i_fu_764[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_764[5]_i_5_n_3\
    );
\i_fu_764[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \i_fu_764_reg[5]_0\(0),
      I1 => \i_fu_764_reg[4]_0\,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \i_fu_764[5]_i_6_n_3\
    );
\i_fu_764[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \i_fu_764_reg[4]_0\,
      I1 => \i_fu_764_reg[5]_0\(0),
      I2 => \i_fu_764_reg[4]\,
      I3 => \i_fu_764_reg[5]_0\(3),
      O => \i_fu_764[5]_i_7_n_3\
    );
\i_fu_764[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(22),
      I1 => \nf_1_fu_1028_reg[31]_0\(0),
      I2 => \nf_1_fu_1028_reg[31]_0\(2),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1028_reg[31]_0\(1),
      O => \i_fu_764[5]_i_8_n_3\
    );
\i_fu_764[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(20),
      I1 => \nf_1_fu_1028_reg[31]_0\(21),
      I2 => \nf_1_fu_1028_reg[31]_0\(15),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \nf_1_fu_1028_reg[31]_0\(17),
      O => \i_fu_764[5]_i_9_n_3\
    );
\i_fu_764[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000028888888"
    )
        port map (
      I0 => \i_fu_764[5]_i_3_n_3\,
      I1 => \i_fu_764_reg[7]_1\,
      I2 => \i_fu_764_reg[5]_0\(2),
      I3 => \i_fu_764[6]_i_2_n_3\,
      I4 => \i_fu_764_reg[5]_0\(3),
      I5 => ap_loop_init_int,
      O => \i_fu_764_reg[6]_0\
    );
\i_fu_764[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => \i_fu_764_reg[5]_0\(1),
      I1 => \i_fu_764_reg[4]\,
      I2 => \i_fu_764_reg[5]_0\(0),
      I3 => \i_fu_764_reg[4]_0\,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \i_fu_764[6]_i_2_n_3\
    );
\i_fu_764[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0208080808080808"
    )
        port map (
      I0 => \i_fu_764[5]_i_3_n_3\,
      I1 => \i_fu_764_reg[7]_0\,
      I2 => ap_loop_init_int,
      I3 => \i_fu_764_reg[5]_0\(3),
      I4 => \i_fu_764[7]_i_2_n_3\,
      I5 => \i_fu_764_reg[7]_1\,
      O => \i_fu_764_reg[7]\
    );
\i_fu_764[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \i_fu_764_reg[5]_0\(2),
      I1 => \i_fu_764[5]_i_5_n_3\,
      I2 => \i_fu_764_reg[4]_0\,
      I3 => \i_fu_764_reg[5]_0\(0),
      I4 => \i_fu_764_reg[4]\,
      I5 => \i_fu_764_reg[5]_0\(1),
      O => \i_fu_764[7]_i_2_n_3\
    );
\icmp_ln249_reg_11263[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F0D"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_ready,
      I2 => \i_fu_764[5]_i_3_n_3\,
      I3 => icmp_ln249_reg_11263,
      O => \icmp_ln249_reg_11263_reg[0]\
    );
\icmp_ln272_reg_11275[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_1\,
      I1 => \icmp_ln272_reg_11275[0]_i_2_n_3\,
      I2 => \icmp_ln272_reg_11275[0]_i_3_n_3\,
      I3 => \inputBuf_V_fu_832[15]_i_4_n_3\,
      I4 => \icmp_ln272_reg_11275[0]_i_4_n_3\,
      I5 => \^e\(0),
      O => \icmp_ln272_reg_11275_reg[0]\
    );
\icmp_ln272_reg_11275[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(20),
      I1 => \i_fu_764[5]_i_5_n_3\,
      I2 => \sf_fu_760_reg[31]\(25),
      I3 => \sf_fu_760_reg[31]\(10),
      I4 => \sf_fu_760_reg[31]\(18),
      I5 => \icmp_ln272_reg_11275[0]_i_5_n_3\,
      O => \icmp_ln272_reg_11275[0]_i_2_n_3\
    );
\icmp_ln272_reg_11275[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFAFAE"
    )
        port map (
      I0 => \icmp_ln272_reg_11275[0]_i_6_n_3\,
      I1 => \sf_fu_760_reg[31]\(26),
      I2 => \i_fu_764[5]_i_5_n_3\,
      I3 => \sf_fu_760_reg[31]\(29),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \icmp_ln272_reg_11275[0]_i_3_n_3\
    );
\icmp_ln272_reg_11275[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(27),
      I1 => \i_fu_764[5]_i_5_n_3\,
      I2 => \sf_fu_760_reg[31]\(14),
      I3 => \sf_fu_760_reg[31]\(7),
      I4 => \sf_fu_760_reg[31]\(21),
      I5 => \icmp_ln272_reg_11275[0]_i_7_n_3\,
      O => \icmp_ln272_reg_11275[0]_i_4_n_3\
    );
\icmp_ln272_reg_11275[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(13),
      I1 => \sf_fu_760_reg[31]\(12),
      I2 => \sf_fu_760_reg[31]\(11),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \sf_fu_760_reg[31]\(9),
      O => \icmp_ln272_reg_11275[0]_i_5_n_3\
    );
\icmp_ln272_reg_11275[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(24),
      I1 => \sf_fu_760_reg[31]\(30),
      I2 => \sf_fu_760_reg[31]\(19),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \sf_fu_760_reg[31]\(22),
      O => \icmp_ln272_reg_11275[0]_i_6_n_3\
    );
\icmp_ln272_reg_11275[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(31),
      I1 => \i_fu_764[5]_i_5_n_3\,
      I2 => \sf_fu_760_reg[31]\(6),
      I3 => \sf_fu_760_reg[31]\(28),
      I4 => \sf_fu_760_reg[31]\(15),
      I5 => \icmp_ln272_reg_11275[0]_i_8_n_3\,
      O => \icmp_ln272_reg_11275[0]_i_7_n_3\
    );
\icmp_ln272_reg_11275[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(23),
      I1 => \sf_fu_760_reg[31]\(8),
      I2 => \sf_fu_760_reg[31]\(16),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \sf_fu_760_reg[31]\(17),
      O => \icmp_ln272_reg_11275[0]_i_8_n_3\
    );
\icmp_ln272_reg_11275[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_1\,
      I1 => \icmp_ln272_reg_11275[0]_i_2_n_3\,
      I2 => \icmp_ln272_reg_11275[0]_i_3_n_3\,
      I3 => \inputBuf_V_fu_832[15]_i_4_n_3\,
      I4 => \icmp_ln272_reg_11275[0]_i_4_n_3\,
      I5 => \^e\(0),
      O => \icmp_ln272_reg_11275_reg[0]_0\
    );
\icmp_ln290_reg_11935[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \icmp_ln290_reg_11935[0]_i_2_n_3\,
      I1 => \icmp_ln290_reg_11935_reg[0]_0\,
      I2 => \icmp_ln290_reg_11935_reg[0]_1\,
      I3 => \icmp_ln290_reg_11935_reg[0]_2\,
      O => \^icmp_ln290_fu_8732_p2\
    );
\icmp_ln290_reg_11935[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_sig_allocacmp_sf_1(0),
      I1 => \icmp_ln290_reg_11935_reg[0]\,
      I2 => \^d\(23),
      I3 => \^d\(10),
      I4 => \^d\(30),
      O => \icmp_ln290_reg_11935[0]_i_2_n_3\
    );
\inputBuf_V_10_fu_872[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \inputBuf_V_8_fu_864[15]_i_2_n_3\,
      O => \sf_fu_760_reg[0]_2\(0)
    );
\inputBuf_V_11_fu_876[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \inputBuf_V_8_fu_864[15]_i_2_n_3\,
      O => \sf_fu_760_reg[0]_11\(0)
    );
\inputBuf_V_12_fu_880[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_12_fu_880[15]_i_2_n_3\,
      I3 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[1]_1\(0)
    );
\inputBuf_V_12_fu_880[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFDFDFFFFFFFF"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(3),
      I1 => \sf_fu_760_reg[31]\(5),
      I2 => \sf_fu_760_reg[31]\(4),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \sf_fu_760_reg[31]\(2),
      O => \inputBuf_V_12_fu_880[15]_i_2_n_3\
    );
\inputBuf_V_13_fu_884[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_12_fu_880[15]_i_2_n_3\,
      I3 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[1]_16\(0)
    );
\inputBuf_V_14_fu_888[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_12_fu_880[15]_i_2_n_3\,
      O => \sf_fu_760_reg[1]_2\(0)
    );
\inputBuf_V_15_fu_892[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_12_fu_880[15]_i_2_n_3\,
      O => \sf_fu_760_reg[1]_15\(0)
    );
\inputBuf_V_16_fu_896[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_16_fu_896[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_760_reg[0]_3\(0)
    );
\inputBuf_V_16_fu_896[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEEEFFFF"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(2),
      I1 => \sf_fu_760_reg[31]\(5),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \sf_fu_760_reg[31]\(4),
      I5 => \sf_fu_760_reg[31]\(3),
      O => \inputBuf_V_16_fu_896[15]_i_2_n_3\
    );
\inputBuf_V_17_fu_900[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_16_fu_896[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_760_reg[0]_10\(0)
    );
\inputBuf_V_18_fu_904[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \inputBuf_V_16_fu_896[15]_i_2_n_3\,
      O => \sf_fu_760_reg[0]_4\(0)
    );
\inputBuf_V_19_fu_908[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \inputBuf_V_16_fu_896[15]_i_2_n_3\,
      O => \sf_fu_760_reg[0]_9\(0)
    );
\inputBuf_V_1_fu_836[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_4_n_3\,
      I1 => ap_sig_allocacmp_sf_1(1),
      I2 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I3 => ap_sig_allocacmp_sf_1(0),
      O => \sf_fu_760_reg[2]\(0)
    );
\inputBuf_V_20_fu_912[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_20_fu_912[15]_i_2_n_3\,
      I3 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[1]_3\(0)
    );
\inputBuf_V_20_fu_912[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFBFBFFFFFFFF"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(5),
      I1 => \sf_fu_760_reg[31]\(4),
      I2 => \sf_fu_760_reg[31]\(3),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \sf_fu_760_reg[31]\(2),
      O => \inputBuf_V_20_fu_912[15]_i_2_n_3\
    );
\inputBuf_V_21_fu_916[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_20_fu_912[15]_i_2_n_3\,
      I3 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[1]_14\(0)
    );
\inputBuf_V_22_fu_920[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_20_fu_912[15]_i_2_n_3\,
      O => \sf_fu_760_reg[1]_4\(0)
    );
\inputBuf_V_23_fu_924[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_20_fu_912[15]_i_2_n_3\,
      O => \sf_fu_760_reg[1]_13\(0)
    );
\inputBuf_V_24_fu_928[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_24_fu_928[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_760_reg[0]_5\(0)
    );
\inputBuf_V_24_fu_928[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFBFBFFFFFFFF"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(2),
      I1 => \sf_fu_760_reg[31]\(3),
      I2 => \sf_fu_760_reg[31]\(5),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \sf_fu_760_reg[31]\(4),
      O => \inputBuf_V_24_fu_928[15]_i_2_n_3\
    );
\inputBuf_V_25_fu_932[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_24_fu_928[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_760_reg[0]_8\(0)
    );
\inputBuf_V_26_fu_936[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \inputBuf_V_24_fu_928[15]_i_2_n_3\,
      O => \sf_fu_760_reg[0]_6\(0)
    );
\inputBuf_V_27_fu_940[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \inputBuf_V_24_fu_928[15]_i_2_n_3\,
      O => \sf_fu_760_reg[0]_7\(0)
    );
\inputBuf_V_28_fu_944[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_28_fu_944[15]_i_2_n_3\,
      I3 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[1]_5\(0)
    );
\inputBuf_V_28_fu_944[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDFFFFFFFFF"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(3),
      I1 => \sf_fu_760_reg[31]\(5),
      I2 => \sf_fu_760_reg[31]\(4),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \sf_fu_760_reg[31]\(2),
      O => \inputBuf_V_28_fu_944[15]_i_2_n_3\
    );
\inputBuf_V_29_fu_948[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_28_fu_944[15]_i_2_n_3\,
      I3 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[1]_12\(0)
    );
\inputBuf_V_2_fu_840[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \inputBuf_V_fu_832[15]_i_4_n_3\,
      O => \sf_fu_760_reg[0]_0\(0)
    );
\inputBuf_V_30_fu_952[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_28_fu_944[15]_i_2_n_3\,
      O => \sf_fu_760_reg[1]_6\(0)
    );
\inputBuf_V_31_fu_956[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_28_fu_944[15]_i_2_n_3\,
      O => \sf_fu_760_reg[1]_11\(0)
    );
\inputBuf_V_32_fu_960[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(2),
      I3 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I4 => \sf_fu_760_reg[31]\(3),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_760_reg[3]\(0)
    );
\inputBuf_V_32_fu_960[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(2)
    );
\inputBuf_V_32_fu_960[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \sf_fu_760_reg[31]\(5),
      I3 => \sf_fu_760_reg[31]\(4),
      O => \inputBuf_V_32_fu_960[15]_i_3_n_3\
    );
\inputBuf_V_33_fu_964[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(2),
      I3 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I4 => \sf_fu_760_reg[31]\(3),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_760_reg[3]_10\(0)
    );
\inputBuf_V_34_fu_968[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => ap_sig_allocacmp_sf_1(2),
      I4 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I5 => \sf_fu_760_reg[31]\(3),
      O => \sf_fu_760_reg[3]_0\(0)
    );
\inputBuf_V_35_fu_972[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => ap_sig_allocacmp_sf_1(2),
      I4 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I5 => \sf_fu_760_reg[31]\(3),
      O => \sf_fu_760_reg[3]_9\(0)
    );
\inputBuf_V_36_fu_976[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I3 => \sf_fu_760_reg[31]\(3),
      I4 => ap_sig_allocacmp_sf_1(2),
      I5 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[3]_1\(0)
    );
\inputBuf_V_37_fu_980[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I3 => \sf_fu_760_reg[31]\(3),
      I4 => ap_sig_allocacmp_sf_1(2),
      I5 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[3]_8\(0)
    );
\inputBuf_V_38_fu_984[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I4 => \sf_fu_760_reg[31]\(3),
      I5 => ap_sig_allocacmp_sf_1(2),
      O => \sf_fu_760_reg[1]_7\(0)
    );
\inputBuf_V_39_fu_988[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I4 => \sf_fu_760_reg[31]\(3),
      I5 => ap_sig_allocacmp_sf_1(2),
      O => \sf_fu_760_reg[1]_10\(0)
    );
\inputBuf_V_3_fu_844[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \inputBuf_V_fu_832[15]_i_4_n_3\,
      O => \sf_fu_760_reg[0]_13\(0)
    );
\inputBuf_V_40_fu_992[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(2),
      I3 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I4 => \sf_fu_760_reg[31]\(3),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_760_reg[3]_2\(0)
    );
\inputBuf_V_41_fu_996[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(2),
      I3 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I4 => \sf_fu_760_reg[31]\(3),
      I5 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_760_reg[3]_7\(0)
    );
\inputBuf_V_42_fu_1000[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => ap_sig_allocacmp_sf_1(2),
      I4 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I5 => \sf_fu_760_reg[31]\(3),
      O => \sf_fu_760_reg[3]_3\(0)
    );
\inputBuf_V_43_fu_1004[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => ap_sig_allocacmp_sf_1(2),
      I4 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I5 => \sf_fu_760_reg[31]\(3),
      O => \sf_fu_760_reg[3]_6\(0)
    );
\inputBuf_V_44_fu_1008[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I3 => \sf_fu_760_reg[31]\(3),
      I4 => ap_sig_allocacmp_sf_1(2),
      I5 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[3]_4\(0)
    );
\inputBuf_V_45_fu_1012[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I3 => \sf_fu_760_reg[31]\(3),
      I4 => ap_sig_allocacmp_sf_1(2),
      I5 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[3]_5\(0)
    );
\inputBuf_V_46_fu_1016[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I4 => \sf_fu_760_reg[31]\(3),
      I5 => ap_sig_allocacmp_sf_1(2),
      O => \sf_fu_760_reg[1]_8\(0)
    );
\inputBuf_V_47_fu_1020[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_32_fu_960[15]_i_3_n_3\,
      I4 => \sf_fu_760_reg[31]\(3),
      I5 => ap_sig_allocacmp_sf_1(2),
      O => \sf_fu_760_reg[1]_9\(0)
    );
\inputBuf_V_48_fu_1024[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04440000"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => \sf_fu_760_reg[31]\(5),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => \sf_fu_760_reg[31]\(4),
      O => \sf_fu_760_reg[5]\(0)
    );
\inputBuf_V_4_fu_848[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_4_fu_848[15]_i_2_n_3\,
      I3 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[1]\(0)
    );
\inputBuf_V_4_fu_848[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFEFEFFFFFFFF"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(5),
      I1 => \sf_fu_760_reg[31]\(4),
      I2 => \sf_fu_760_reg[31]\(3),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \sf_fu_760_reg[31]\(2),
      O => \inputBuf_V_4_fu_848[15]_i_2_n_3\
    );
\inputBuf_V_5_fu_852[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_4_fu_848[15]_i_2_n_3\,
      I3 => \sf_fu_760_reg[31]\(1),
      O => \sf_fu_760_reg[1]_18\(0)
    );
\inputBuf_V_6_fu_856[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_4_fu_848[15]_i_2_n_3\,
      O => \sf_fu_760_reg[1]_0\(0)
    );
\inputBuf_V_7_fu_860[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \sf_fu_760_reg[31]\(1),
      I3 => \inputBuf_V_4_fu_848[15]_i_2_n_3\,
      O => \sf_fu_760_reg[1]_17\(0)
    );
\inputBuf_V_8_fu_864[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_8_fu_864[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_760_reg[0]_1\(0)
    );
\inputBuf_V_8_fu_864[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBBB"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(2),
      I1 => \sf_fu_760_reg[31]\(3),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => \sf_fu_760_reg[31]\(5),
      I5 => \sf_fu_760_reg[31]\(4),
      O => \inputBuf_V_8_fu_864[15]_i_2_n_3\
    );
\inputBuf_V_9_fu_868[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_8_fu_864[15]_i_2_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_760_reg[0]_12\(0)
    );
\inputBuf_V_fu_832[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \inputBuf_V_fu_832[15]_i_3_n_3\,
      I1 => ap_sig_allocacmp_sf_1(0),
      I2 => \inputBuf_V_fu_832[15]_i_4_n_3\,
      I3 => ap_sig_allocacmp_sf_1(1),
      O => \sf_fu_760_reg[0]\(0)
    );
\inputBuf_V_fu_832[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \i_fu_764[5]_i_4_n_3\,
      I1 => \^e\(0),
      O => \inputBuf_V_fu_832[15]_i_3_n_3\
    );
\inputBuf_V_fu_832[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF0FFF0FFF0EEE"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(2),
      I1 => \sf_fu_760_reg[31]\(5),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \sf_fu_760_reg[31]\(4),
      I5 => \sf_fu_760_reg[31]\(3),
      O => \inputBuf_V_fu_832[15]_i_4_n_3\
    );
\inputBuf_V_fu_832[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(1)
    );
\nf_1_fu_1028[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \nf_1_fu_1028_reg[31]_0\(0),
      O => \^nf_1_fu_1028_reg[31]\(0)
    );
\nf_1_fu_1028[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[12]_i_2_n_3\
    );
\nf_1_fu_1028[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[12]_i_3_n_3\
    );
\nf_1_fu_1028[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[12]_i_4_n_3\
    );
\nf_1_fu_1028[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[12]_i_5_n_3\
    );
\nf_1_fu_1028[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[16]_i_2_n_3\
    );
\nf_1_fu_1028[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[16]_i_3_n_3\
    );
\nf_1_fu_1028[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[16]_i_4_n_3\
    );
\nf_1_fu_1028[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[16]_i_5_n_3\
    );
\nf_1_fu_1028[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[20]_i_2_n_3\
    );
\nf_1_fu_1028[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[20]_i_3_n_3\
    );
\nf_1_fu_1028[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[20]_i_4_n_3\
    );
\nf_1_fu_1028[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[20]_i_5_n_3\
    );
\nf_1_fu_1028[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[24]_i_2_n_3\
    );
\nf_1_fu_1028[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[24]_i_3_n_3\
    );
\nf_1_fu_1028[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[24]_i_4_n_3\
    );
\nf_1_fu_1028[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[24]_i_5_n_3\
    );
\nf_1_fu_1028[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[28]_i_2_n_3\
    );
\nf_1_fu_1028[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[28]_i_3_n_3\
    );
\nf_1_fu_1028[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[28]_i_4_n_3\
    );
\nf_1_fu_1028[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[28]_i_5_n_3\
    );
\nf_1_fu_1028[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0DDD0DD00DD00"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_ready,
      I2 => \^e\(0),
      I3 => ap_loop_init_int,
      I4 => \nf_1_fu_1028[31]_i_3_n_3\,
      I5 => \^icmp_ln290_fu_8732_p2\,
      O => ap_loop_init_int_reg_0(0)
    );
\nf_1_fu_1028[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \nf_1_fu_1028[31]_i_7_n_3\,
      I1 => \nf_1_fu_1028_reg[0]_0\,
      I2 => \nf_1_fu_1028_reg[0]_1\,
      I3 => \nf_1_fu_1028_reg[0]_2\,
      O => \nf_1_fu_1028[31]_i_3_n_3\
    );
\nf_1_fu_1028[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[31]_i_4_n_3\
    );
\nf_1_fu_1028[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[31]_i_5_n_3\
    );
\nf_1_fu_1028[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[31]_i_6_n_3\
    );
\nf_1_fu_1028[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \nf_1_fu_1028[31]_i_3_0\,
      I1 => \^nf_1_fu_1028_reg[31]\(25),
      I2 => \^nf_1_fu_1028_reg[31]\(1),
      I3 => \^nf_1_fu_1028_reg[31]\(24),
      I4 => \i_fu_764[5]_i_5_n_3\,
      I5 => \nf_1_fu_1028_reg[31]_0\(0),
      O => \nf_1_fu_1028[31]_i_7_n_3\
    );
\nf_1_fu_1028[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[4]_i_2_n_3\
    );
\nf_1_fu_1028[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[4]_i_3_n_3\
    );
\nf_1_fu_1028[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[4]_i_4_n_3\
    );
\nf_1_fu_1028[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[4]_i_5_n_3\
    );
\nf_1_fu_1028[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[4]_i_6_n_3\
    );
\nf_1_fu_1028[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[8]_i_2_n_3\
    );
\nf_1_fu_1028[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[8]_i_3_n_3\
    );
\nf_1_fu_1028[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[8]_i_4_n_3\
    );
\nf_1_fu_1028[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \nf_1_fu_1028[8]_i_5_n_3\
    );
\nf_1_fu_1028_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1028_reg[8]_i_1_n_3\,
      CO(3) => \nf_1_fu_1028_reg[12]_i_1_n_3\,
      CO(2) => \nf_1_fu_1028_reg[12]_i_1_n_4\,
      CO(1) => \nf_1_fu_1028_reg[12]_i_1_n_5\,
      CO(0) => \nf_1_fu_1028_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_1028_reg[31]\(12 downto 9),
      S(3) => \nf_1_fu_1028[12]_i_2_n_3\,
      S(2) => \nf_1_fu_1028[12]_i_3_n_3\,
      S(1) => \nf_1_fu_1028[12]_i_4_n_3\,
      S(0) => \nf_1_fu_1028[12]_i_5_n_3\
    );
\nf_1_fu_1028_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1028_reg[12]_i_1_n_3\,
      CO(3) => \nf_1_fu_1028_reg[16]_i_1_n_3\,
      CO(2) => \nf_1_fu_1028_reg[16]_i_1_n_4\,
      CO(1) => \nf_1_fu_1028_reg[16]_i_1_n_5\,
      CO(0) => \nf_1_fu_1028_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_1028_reg[31]\(16 downto 13),
      S(3) => \nf_1_fu_1028[16]_i_2_n_3\,
      S(2) => \nf_1_fu_1028[16]_i_3_n_3\,
      S(1) => \nf_1_fu_1028[16]_i_4_n_3\,
      S(0) => \nf_1_fu_1028[16]_i_5_n_3\
    );
\nf_1_fu_1028_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1028_reg[16]_i_1_n_3\,
      CO(3) => \nf_1_fu_1028_reg[20]_i_1_n_3\,
      CO(2) => \nf_1_fu_1028_reg[20]_i_1_n_4\,
      CO(1) => \nf_1_fu_1028_reg[20]_i_1_n_5\,
      CO(0) => \nf_1_fu_1028_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_1028_reg[31]\(20 downto 17),
      S(3) => \nf_1_fu_1028[20]_i_2_n_3\,
      S(2) => \nf_1_fu_1028[20]_i_3_n_3\,
      S(1) => \nf_1_fu_1028[20]_i_4_n_3\,
      S(0) => \nf_1_fu_1028[20]_i_5_n_3\
    );
\nf_1_fu_1028_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1028_reg[20]_i_1_n_3\,
      CO(3) => \nf_1_fu_1028_reg[24]_i_1_n_3\,
      CO(2) => \nf_1_fu_1028_reg[24]_i_1_n_4\,
      CO(1) => \nf_1_fu_1028_reg[24]_i_1_n_5\,
      CO(0) => \nf_1_fu_1028_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_1028_reg[31]\(24 downto 21),
      S(3) => \nf_1_fu_1028[24]_i_2_n_3\,
      S(2) => \nf_1_fu_1028[24]_i_3_n_3\,
      S(1) => \nf_1_fu_1028[24]_i_4_n_3\,
      S(0) => \nf_1_fu_1028[24]_i_5_n_3\
    );
\nf_1_fu_1028_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1028_reg[24]_i_1_n_3\,
      CO(3) => \nf_1_fu_1028_reg[28]_i_1_n_3\,
      CO(2) => \nf_1_fu_1028_reg[28]_i_1_n_4\,
      CO(1) => \nf_1_fu_1028_reg[28]_i_1_n_5\,
      CO(0) => \nf_1_fu_1028_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_1028_reg[31]\(28 downto 25),
      S(3) => \nf_1_fu_1028[28]_i_2_n_3\,
      S(2) => \nf_1_fu_1028[28]_i_3_n_3\,
      S(1) => \nf_1_fu_1028[28]_i_4_n_3\,
      S(0) => \nf_1_fu_1028[28]_i_5_n_3\
    );
\nf_1_fu_1028_reg[31]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1028_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_nf_1_fu_1028_reg[31]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_1_fu_1028_reg[31]_i_2_n_5\,
      CO(0) => \nf_1_fu_1028_reg[31]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_1_fu_1028_reg[31]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \^nf_1_fu_1028_reg[31]\(31 downto 29),
      S(3) => '0',
      S(2) => \nf_1_fu_1028[31]_i_4_n_3\,
      S(1) => \nf_1_fu_1028[31]_i_5_n_3\,
      S(0) => \nf_1_fu_1028[31]_i_6_n_3\
    );
\nf_1_fu_1028_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_1_fu_1028_reg[4]_i_1_n_3\,
      CO(2) => \nf_1_fu_1028_reg[4]_i_1_n_4\,
      CO(1) => \nf_1_fu_1028_reg[4]_i_1_n_5\,
      CO(0) => \nf_1_fu_1028_reg[4]_i_1_n_6\,
      CYINIT => \nf_1_fu_1028[4]_i_2_n_3\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_1028_reg[31]\(4 downto 1),
      S(3) => \nf_1_fu_1028[4]_i_3_n_3\,
      S(2) => \nf_1_fu_1028[4]_i_4_n_3\,
      S(1) => \nf_1_fu_1028[4]_i_5_n_3\,
      S(0) => \nf_1_fu_1028[4]_i_6_n_3\
    );
\nf_1_fu_1028_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_1028_reg[4]_i_1_n_3\,
      CO(3) => \nf_1_fu_1028_reg[8]_i_1_n_3\,
      CO(2) => \nf_1_fu_1028_reg[8]_i_1_n_4\,
      CO(1) => \nf_1_fu_1028_reg[8]_i_1_n_5\,
      CO(0) => \nf_1_fu_1028_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^nf_1_fu_1028_reg[31]\(8 downto 5),
      S(3) => \nf_1_fu_1028[8]_i_2_n_3\,
      S(2) => \nf_1_fu_1028[8]_i_3_n_3\,
      S(1) => \nf_1_fu_1028[8]_i_4_n_3\,
      S(0) => \nf_1_fu_1028[8]_i_5_n_3\
    );
\sf_fu_760[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \sf_fu_760_reg[31]\(0),
      O => \^d\(0)
    );
\sf_fu_760[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[12]_i_2_n_3\
    );
\sf_fu_760[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[12]_i_3_n_3\
    );
\sf_fu_760[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[12]_i_4_n_3\
    );
\sf_fu_760[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[12]_i_5_n_3\
    );
\sf_fu_760[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[16]_i_2_n_3\
    );
\sf_fu_760[16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[16]_i_3_n_3\
    );
\sf_fu_760[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[16]_i_4_n_3\
    );
\sf_fu_760[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[16]_i_5_n_3\
    );
\sf_fu_760[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[20]_i_2_n_3\
    );
\sf_fu_760[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[20]_i_3_n_3\
    );
\sf_fu_760[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[20]_i_4_n_3\
    );
\sf_fu_760[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[20]_i_5_n_3\
    );
\sf_fu_760[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[24]_i_2_n_3\
    );
\sf_fu_760[24]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[24]_i_3_n_3\
    );
\sf_fu_760[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[24]_i_4_n_3\
    );
\sf_fu_760[24]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[24]_i_5_n_3\
    );
\sf_fu_760[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[28]_i_2_n_3\
    );
\sf_fu_760[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[28]_i_3_n_3\
    );
\sf_fu_760[28]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[28]_i_4_n_3\
    );
\sf_fu_760[28]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[28]_i_5_n_3\
    );
\sf_fu_760[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^icmp_ln290_fu_8732_p2\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg(0)
    );
\sf_fu_760[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^icmp_ln290_fu_8732_p2\,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0(0)
    );
\sf_fu_760[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[31]_i_4_n_3\
    );
\sf_fu_760[31]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[31]_i_5_n_3\
    );
\sf_fu_760[31]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[31]_i_6_n_3\
    );
\sf_fu_760[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(0)
    );
\sf_fu_760[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[4]_i_3_n_3\
    );
\sf_fu_760[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[4]_i_4_n_3\
    );
\sf_fu_760[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[4]_i_5_n_3\
    );
\sf_fu_760[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[4]_i_6_n_3\
    );
\sf_fu_760[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[8]_i_2_n_3\
    );
\sf_fu_760[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[8]_i_3_n_3\
    );
\sf_fu_760[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[8]_i_4_n_3\
    );
\sf_fu_760[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \sf_fu_760_reg[31]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \sf_fu_760[8]_i_5_n_3\
    );
\sf_fu_760_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_760_reg[8]_i_1_n_3\,
      CO(3) => \sf_fu_760_reg[12]_i_1_n_3\,
      CO(2) => \sf_fu_760_reg[12]_i_1_n_4\,
      CO(1) => \sf_fu_760_reg[12]_i_1_n_5\,
      CO(0) => \sf_fu_760_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(12 downto 9),
      S(3) => \sf_fu_760[12]_i_2_n_3\,
      S(2) => \sf_fu_760[12]_i_3_n_3\,
      S(1) => \sf_fu_760[12]_i_4_n_3\,
      S(0) => \sf_fu_760[12]_i_5_n_3\
    );
\sf_fu_760_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_760_reg[12]_i_1_n_3\,
      CO(3) => \sf_fu_760_reg[16]_i_1_n_3\,
      CO(2) => \sf_fu_760_reg[16]_i_1_n_4\,
      CO(1) => \sf_fu_760_reg[16]_i_1_n_5\,
      CO(0) => \sf_fu_760_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(16 downto 13),
      S(3) => \sf_fu_760[16]_i_2_n_3\,
      S(2) => \sf_fu_760[16]_i_3_n_3\,
      S(1) => \sf_fu_760[16]_i_4_n_3\,
      S(0) => \sf_fu_760[16]_i_5_n_3\
    );
\sf_fu_760_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_760_reg[16]_i_1_n_3\,
      CO(3) => \sf_fu_760_reg[20]_i_1_n_3\,
      CO(2) => \sf_fu_760_reg[20]_i_1_n_4\,
      CO(1) => \sf_fu_760_reg[20]_i_1_n_5\,
      CO(0) => \sf_fu_760_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(20 downto 17),
      S(3) => \sf_fu_760[20]_i_2_n_3\,
      S(2) => \sf_fu_760[20]_i_3_n_3\,
      S(1) => \sf_fu_760[20]_i_4_n_3\,
      S(0) => \sf_fu_760[20]_i_5_n_3\
    );
\sf_fu_760_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_760_reg[20]_i_1_n_3\,
      CO(3) => \sf_fu_760_reg[24]_i_1_n_3\,
      CO(2) => \sf_fu_760_reg[24]_i_1_n_4\,
      CO(1) => \sf_fu_760_reg[24]_i_1_n_5\,
      CO(0) => \sf_fu_760_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(24 downto 21),
      S(3) => \sf_fu_760[24]_i_2_n_3\,
      S(2) => \sf_fu_760[24]_i_3_n_3\,
      S(1) => \sf_fu_760[24]_i_4_n_3\,
      S(0) => \sf_fu_760[24]_i_5_n_3\
    );
\sf_fu_760_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_760_reg[24]_i_1_n_3\,
      CO(3) => \sf_fu_760_reg[28]_i_1_n_3\,
      CO(2) => \sf_fu_760_reg[28]_i_1_n_4\,
      CO(1) => \sf_fu_760_reg[28]_i_1_n_5\,
      CO(0) => \sf_fu_760_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(28 downto 25),
      S(3) => \sf_fu_760[28]_i_2_n_3\,
      S(2) => \sf_fu_760[28]_i_3_n_3\,
      S(1) => \sf_fu_760[28]_i_4_n_3\,
      S(0) => \sf_fu_760[28]_i_5_n_3\
    );
\sf_fu_760_reg[31]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_760_reg[28]_i_1_n_3\,
      CO(3 downto 2) => \NLW_sf_fu_760_reg[31]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_fu_760_reg[31]_i_3_n_5\,
      CO(0) => \sf_fu_760_reg[31]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_fu_760_reg[31]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => \^d\(31 downto 29),
      S(3) => '0',
      S(2) => \sf_fu_760[31]_i_4_n_3\,
      S(1) => \sf_fu_760[31]_i_5_n_3\,
      S(0) => \sf_fu_760[31]_i_6_n_3\
    );
\sf_fu_760_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sf_fu_760_reg[4]_i_1_n_3\,
      CO(2) => \sf_fu_760_reg[4]_i_1_n_4\,
      CO(1) => \sf_fu_760_reg[4]_i_1_n_5\,
      CO(0) => \sf_fu_760_reg[4]_i_1_n_6\,
      CYINIT => ap_sig_allocacmp_sf_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(4 downto 1),
      S(3) => \sf_fu_760[4]_i_3_n_3\,
      S(2) => \sf_fu_760[4]_i_4_n_3\,
      S(1) => \sf_fu_760[4]_i_5_n_3\,
      S(0) => \sf_fu_760[4]_i_6_n_3\
    );
\sf_fu_760_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_fu_760_reg[4]_i_1_n_3\,
      CO(3) => \sf_fu_760_reg[8]_i_1_n_3\,
      CO(2) => \sf_fu_760_reg[8]_i_1_n_4\,
      CO(1) => \sf_fu_760_reg[8]_i_1_n_5\,
      CO(0) => \sf_fu_760_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \^d\(8 downto 5),
      S(3) => \sf_fu_760[8]_i_2_n_3\,
      S(2) => \sf_fu_760[8]_i_3_n_3\,
      S(1) => \sf_fu_760[8]_i_4_n_3\,
      S(0) => \sf_fu_760[8]_i_5_n_3\
    );
\trunc_ln218_reg_11939[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFF2A000000"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => \^e\(0),
      I4 => \^icmp_ln290_fu_8732_p2\,
      I5 => \trunc_ln218_reg_11939_reg[1]\(0),
      O => \nf_1_fu_1028_reg[0]\
    );
\trunc_ln218_reg_11939[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AFFFFFF2A000000"
    )
        port map (
      I0 => \nf_1_fu_1028_reg[31]_0\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I3 => \^e\(0),
      I4 => \^icmp_ln290_fu_8732_p2\,
      I5 => \trunc_ln218_reg_11939_reg[1]\(1),
      O => \nf_1_fu_1028_reg[1]\
    );
\xor_ln1019_27_reg_11295[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_4\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_5\(13),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_6\(13),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_7\(13),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \xor_ln1019_27_reg_11295[0]_i_12_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_42_0\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_42_1\(13),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_42_2\(13),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_42_3\(13),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \xor_ln1019_27_reg_11295[0]_i_13_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_4\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_5\(13),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_6\(13),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_7\(13),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \xor_ln1019_27_reg_11295[0]_i_14_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_41_0\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_41_1\(13),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_41_2\(13),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_41_3\(13),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \xor_ln1019_27_reg_11295[0]_i_15_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_4\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_5\(13),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_6\(13),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_7\(13),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \xor_ln1019_27_reg_11295[0]_i_16_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_44_0\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_44_1\(13),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_44_2\(13),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_44_3\(13),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \xor_ln1019_27_reg_11295[0]_i_17_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_4\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_5\(13),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_6\(13),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_7\(13),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \xor_ln1019_27_reg_11295[0]_i_18_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFF55335533"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_43_0\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_43_1\(13),
      I2 => \add_ln840_12_reg_11330_reg[1]_i_43_2\(13),
      I3 => \add_ln840_10_reg_11325[1]_i_48_n_3\,
      I4 => \add_ln840_12_reg_11330_reg[1]_i_43_3\(13),
      I5 => \add_ln840_10_reg_11325[1]_i_49_n_3\,
      O => \xor_ln1019_27_reg_11295[0]_i_19_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55C5550555C555F5"
    )
        port map (
      I0 => \xor_ln1019_27_reg_11295[0]_i_4_n_3\,
      I1 => \add_ln840_12_reg_11330[1]_i_4\(13),
      I2 => \sf_fu_760_reg[31]\(5),
      I3 => \i_fu_764[5]_i_5_n_3\,
      I4 => \sf_fu_760_reg[31]\(4),
      I5 => \xor_ln1019_27_reg_11295_reg[0]_i_5_n_3\,
      O => \inputBuf_V_48_fu_1024_reg[13]\
    );
\xor_ln1019_27_reg_11295[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_0\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_1\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_2\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_3\(13),
      O => \xor_ln1019_27_reg_11295[0]_i_20_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_39_4\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_39_5\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_39_6\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_39_7\(13),
      O => \xor_ln1019_27_reg_11295[0]_i_21_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_0\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_1\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_2\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_3\(13),
      O => \xor_ln1019_27_reg_11295[0]_i_22_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \add_ln840_12_reg_11330_reg[1]_i_40_4\(13),
      I1 => \add_ln840_12_reg_11330_reg[1]_i_40_5\(13),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_12_reg_11330_reg[1]_i_40_6\(13),
      I4 => ap_sig_allocacmp_sf_1(0),
      I5 => \add_ln840_12_reg_11330_reg[1]_i_40_7\(13),
      O => \xor_ln1019_27_reg_11295[0]_i_23_n_3\
    );
\xor_ln1019_27_reg_11295[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \i_fu_764[5]_i_4_n_3\,
      I1 => \i_fu_764[5]_i_3_n_3\,
      O => \^i_fu_764_reg[6]\
    );
\xor_ln1019_27_reg_11295[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \xor_ln1019_27_reg_11295_reg[0]_i_6_n_3\,
      I1 => \xor_ln1019_27_reg_11295_reg[0]_i_7_n_3\,
      I2 => ap_sig_allocacmp_sf_1(4),
      I3 => \xor_ln1019_27_reg_11295_reg[0]_i_8_n_3\,
      I4 => ap_sig_allocacmp_sf_1(3),
      I5 => \xor_ln1019_27_reg_11295_reg[0]_i_9_n_3\,
      O => \xor_ln1019_27_reg_11295[0]_i_4_n_3\
    );
\xor_ln1019_27_reg_11295_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \xor_ln1019_27_reg_11295[0]_i_20_n_3\,
      I1 => \xor_ln1019_27_reg_11295[0]_i_21_n_3\,
      O => \xor_ln1019_27_reg_11295_reg[0]_i_10_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_27_reg_11295_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \xor_ln1019_27_reg_11295[0]_i_22_n_3\,
      I1 => \xor_ln1019_27_reg_11295[0]_i_23_n_3\,
      O => \xor_ln1019_27_reg_11295_reg[0]_i_11_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_27_reg_11295_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \xor_ln1019_27_reg_11295_reg[0]_i_10_n_3\,
      I1 => \xor_ln1019_27_reg_11295_reg[0]_i_11_n_3\,
      O => \xor_ln1019_27_reg_11295_reg[0]_i_5_n_3\,
      S => ap_sig_allocacmp_sf_1(3)
    );
\xor_ln1019_27_reg_11295_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \xor_ln1019_27_reg_11295[0]_i_12_n_3\,
      I1 => \xor_ln1019_27_reg_11295[0]_i_13_n_3\,
      O => \xor_ln1019_27_reg_11295_reg[0]_i_6_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_27_reg_11295_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \xor_ln1019_27_reg_11295[0]_i_14_n_3\,
      I1 => \xor_ln1019_27_reg_11295[0]_i_15_n_3\,
      O => \xor_ln1019_27_reg_11295_reg[0]_i_7_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_27_reg_11295_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \xor_ln1019_27_reg_11295[0]_i_16_n_3\,
      I1 => \xor_ln1019_27_reg_11295[0]_i_17_n_3\,
      O => \xor_ln1019_27_reg_11295_reg[0]_i_8_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_27_reg_11295_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \xor_ln1019_27_reg_11295[0]_i_18_n_3\,
      I1 => \xor_ln1019_27_reg_11295[0]_i_19_n_3\,
      O => \xor_ln1019_27_reg_11295_reg[0]_i_9_n_3\,
      S => ap_sig_allocacmp_sf_1(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[15]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \B_V_data_1_state_reg[1]_1\ : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    \add_ln840_252_reg_11930_reg[1]\ : in STD_LOGIC;
    \add_ln840_252_reg_11930_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \B_V_data_1_payload_A[15]_i_1_n_3\ : STD_LOGIC;
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_2_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_11330[1]_i_4\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[0]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[10]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[11]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[12]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[14]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[15]_i_2\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[1]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[8]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \inputBuf_V_fu_832[9]_i_1\ : label is "soft_lutpair169";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[15]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1_n_3\,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^in0_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_1\,
      I1 => \^in0_v_tvalid_int_regslice\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[1]_1\,
      I2 => in0_V_TVALID,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => \^in0_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => \B_V_data_1_state_reg[1]_1\,
      I1 => \^in0_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => in0_V_TVALID,
      O => \B_V_data_1_state[1]_i_2_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_2_n_3\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => SR(0)
    );
\add_ln840_12_reg_11330[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      I3 => \add_ln840_252_reg_11930_reg[1]\,
      I4 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[15]_0\
    );
\inputBuf_V_fu_832[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => B_V_data_1_sel,
      O => D(0)
    );
\inputBuf_V_fu_832[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => B_V_data_1_sel,
      O => D(10)
    );
\inputBuf_V_fu_832[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => B_V_data_1_sel,
      O => D(11)
    );
\inputBuf_V_fu_832[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => B_V_data_1_sel,
      O => D(12)
    );
\inputBuf_V_fu_832[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => B_V_data_1_sel,
      O => D(13)
    );
\inputBuf_V_fu_832[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => B_V_data_1_sel,
      O => D(14)
    );
\inputBuf_V_fu_832[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => B_V_data_1_sel,
      O => D(15)
    );
\inputBuf_V_fu_832[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => B_V_data_1_sel,
      O => D(1)
    );
\inputBuf_V_fu_832[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => B_V_data_1_sel,
      O => D(2)
    );
\inputBuf_V_fu_832[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => B_V_data_1_sel,
      O => D(3)
    );
\inputBuf_V_fu_832[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => B_V_data_1_sel,
      O => D(4)
    );
\inputBuf_V_fu_832[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => B_V_data_1_sel,
      O => D(5)
    );
\inputBuf_V_fu_832[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => B_V_data_1_sel,
      O => D(6)
    );
\inputBuf_V_fu_832[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => B_V_data_1_sel,
      O => D(7)
    );
\inputBuf_V_fu_832[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => B_V_data_1_sel,
      O => D(8)
    );
\inputBuf_V_fu_832[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => B_V_data_1_sel,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both_0 is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_NS_fsm10_out : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both_0 : entity is "MatrixVectorActivation_0_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both_0 is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \out_V_TDATA[10]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \out_V_TDATA[11]_INST_0\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \out_V_TDATA[12]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \out_V_TDATA[13]_INST_0\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \out_V_TDATA[14]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \out_V_TDATA[15]_INST_0\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \out_V_TDATA[8]_INST_0\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair178";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => \B_V_data_1_payload_A[15]_i_1__0_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[15]_i_1__0_n_3\,
      D => \B_V_data_1_payload_A_reg[15]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => SR(0)
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => out_V_TREADY,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      I3 => \^out_v_tready_int_regslice\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      O => \B_V_data_1_state[1]_i_1__0_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__0_n_3\,
      Q => \^out_v_tready_int_regslice\,
      R => SR(0)
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F00"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => out_V_TREADY,
      O => ap_NS_fsm10_out
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(10)
    );
\out_V_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(11)
    );
\out_V_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(12)
    );
\out_V_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(13)
    );
\out_V_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(14)
    );
\out_V_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(15)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
\out_V_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(8)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_2 : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_3 : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_4 : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_5 : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_rep_0 : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_rep_1 : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_rep_2 : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_rep_3 : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_rep_4 : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_rep_5 : out STD_LOGIC;
    \B_V_data_1_sel_rd_reg_rep__0_0\ : out STD_LOGIC;
    \B_V_data_1_sel_rd_reg_rep__0_1\ : out STD_LOGIC;
    \B_V_data_1_sel_rd_reg_rep__0_2\ : out STD_LOGIC;
    \B_V_data_1_sel_rd_reg_rep__0_3\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[243]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[227]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[211]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[195]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[179]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[163]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[147]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[131]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[115]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[99]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[83]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[67]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[51]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[35]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[240]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[224]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[208]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[192]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[176]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[160]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[144]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[128]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[112]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[96]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[80]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[64]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[48]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[32]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[248]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[232]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[216]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[200]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[184]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[168]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[152]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[136]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[120]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[104]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[88]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[72]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[56]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[40]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[24]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[252]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[236]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[220]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[204]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[188]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[172]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[156]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[140]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[124]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[108]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[92]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[76]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[60]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[44]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[28]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[12]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[241]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[225]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[209]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[193]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[177]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[161]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[145]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[129]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[113]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[97]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[81]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[65]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[49]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[33]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[250]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[234]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[218]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[202]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[186]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[170]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[154]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[138]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[122]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[106]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[90]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[74]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[58]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[42]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[26]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[245]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[229]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[213]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[197]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[181]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[165]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[149]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[133]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[117]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[101]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[85]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[69]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[53]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[37]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[21]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_fu_764 : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC;
    \xor_ln1019_507_reg_11895_reg[0]\ : in STD_LOGIC;
    \xor_ln1019_507_reg_11895_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_250_reg_11925_reg[1]\ : in STD_LOGIC;
    \add_ln840_250_reg_11925_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_247_reg_11915_reg[1]\ : in STD_LOGIC;
    \add_ln840_247_reg_11915_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_243_reg_11905_reg[1]\ : in STD_LOGIC;
    \add_ln840_243_reg_11905_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_241_reg_11900_reg[1]\ : in STD_LOGIC;
    \add_ln840_241_reg_11900_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_248_reg_11920_reg[1]\ : in STD_LOGIC;
    \add_ln840_248_reg_11920_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_244_reg_11910_reg[1]\ : in STD_LOGIC;
    \add_ln840_244_reg_11910_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_252_reg_11930_reg[1]\ : in STD_LOGIC;
    \add_ln840_252_reg_11930_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_252_reg_11930_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both__parameterized0\ : entity is "MatrixVectorActivation_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both__parameterized0\ is
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[255]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[100]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[101]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[102]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[103]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[104]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[105]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[106]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[107]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[108]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[109]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[110]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[111]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[112]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[113]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[114]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[115]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[116]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[117]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[118]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[119]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[120]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[121]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[122]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[123]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[124]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[125]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[126]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[127]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[128]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[129]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[130]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[131]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[132]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[133]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[134]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[135]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[136]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[137]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[138]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[139]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[140]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[141]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[142]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[143]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[144]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[145]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[146]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[147]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[148]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[149]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[150]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[151]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[152]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[153]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[154]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[155]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[156]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[157]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[158]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[159]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[160]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[161]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[162]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[163]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[164]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[165]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[166]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[167]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[168]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[169]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[170]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[171]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[172]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[173]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[174]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[175]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[176]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[177]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[178]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[179]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[180]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[181]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[182]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[183]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[184]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[185]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[186]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[187]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[188]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[189]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[190]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[191]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[192]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[193]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[194]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[195]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[196]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[197]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[198]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[199]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[200]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[201]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[202]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[203]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[204]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[205]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[206]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[207]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[208]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[209]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[210]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[211]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[212]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[213]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[214]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[215]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[216]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[217]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[218]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[219]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[220]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[221]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[222]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[223]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[224]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[225]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[226]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[227]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[228]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[229]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[230]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[231]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[232]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[233]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[234]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[235]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[236]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[237]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[238]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[239]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[240]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[241]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[242]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[243]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[244]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[245]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[246]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[247]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[248]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[249]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[250]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[251]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[252]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[253]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[254]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[255]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[80]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[81]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[82]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[83]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[84]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[85]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[86]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[87]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[88]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[89]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[90]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[91]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[92]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[93]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[94]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[95]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[96]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[97]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[98]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[99]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \B_V_data_1_sel_rd_reg_rep__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_rep_n_3 : STD_LOGIC;
  signal \B_V_data_1_sel_rd_rep_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_rep_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal weights_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 255 downto 2 );
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of B_V_data_1_sel_rd_reg_rep : label is "B_V_data_1_sel_rd_reg";
  attribute ORIG_CELL_NAME of \B_V_data_1_sel_rd_reg_rep__0\ : label is "B_V_data_1_sel_rd_reg";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln840_100_reg_11550[1]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \add_ln840_103_reg_11555[1]_i_2\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \add_ln840_104_reg_11560[1]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \add_ln840_106_reg_11565[1]_i_2\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \add_ln840_108_reg_11570[1]_i_2\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \add_ln840_108_reg_11570[1]_i_3\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \add_ln840_108_reg_11570[1]_i_4\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_11325[1]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \add_ln840_113_reg_11580[1]_i_2\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \add_ln840_115_reg_11585[1]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \add_ln840_116_reg_11590[1]_i_2\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \add_ln840_119_reg_11595[1]_i_2\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \add_ln840_120_reg_11600[1]_i_2\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \add_ln840_122_reg_11605[1]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \add_ln840_124_reg_11610[1]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \add_ln840_124_reg_11610[1]_i_3\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \add_ln840_124_reg_11610[1]_i_4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \add_ln840_129_reg_11620[1]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_11330[1]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_11330[1]_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \add_ln840_12_reg_11330[1]_i_7\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \add_ln840_131_reg_11625[1]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \add_ln840_132_reg_11630[1]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln840_135_reg_11635[1]_i_2\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \add_ln840_136_reg_11640[1]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \add_ln840_138_reg_11645[1]_i_2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \add_ln840_140_reg_11650[1]_i_2\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \add_ln840_140_reg_11650[1]_i_3\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \add_ln840_140_reg_11650[1]_i_4\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \add_ln840_145_reg_11660[1]_i_2\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln840_147_reg_11665[1]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln840_148_reg_11670[1]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \add_ln840_151_reg_11675[1]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln840_152_reg_11680[1]_i_2\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \add_ln840_154_reg_11685[1]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \add_ln840_156_reg_11690[1]_i_2\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \add_ln840_156_reg_11690[1]_i_3\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln840_156_reg_11690[1]_i_4\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \add_ln840_161_reg_11700[1]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \add_ln840_163_reg_11705[1]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \add_ln840_164_reg_11710[1]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln840_167_reg_11715[1]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln840_168_reg_11720[1]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln840_170_reg_11725[1]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln840_172_reg_11730[1]_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \add_ln840_172_reg_11730[1]_i_3\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \add_ln840_172_reg_11730[1]_i_4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \add_ln840_177_reg_11740[1]_i_2\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add_ln840_179_reg_11745[1]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \add_ln840_17_reg_11340[1]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \add_ln840_180_reg_11750[1]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \add_ln840_183_reg_11755[1]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \add_ln840_184_reg_11760[1]_i_2\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \add_ln840_186_reg_11765[1]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \add_ln840_188_reg_11770[1]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \add_ln840_188_reg_11770[1]_i_3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add_ln840_188_reg_11770[1]_i_4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \add_ln840_193_reg_11780[1]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \add_ln840_195_reg_11785[1]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \add_ln840_196_reg_11790[1]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \add_ln840_199_reg_11795[1]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \add_ln840_19_reg_11345[1]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \add_ln840_1_reg_11300[1]_i_4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \add_ln840_200_reg_11800[1]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \add_ln840_202_reg_11805[1]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \add_ln840_204_reg_11810[1]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \add_ln840_204_reg_11810[1]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \add_ln840_204_reg_11810[1]_i_4\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \add_ln840_209_reg_11820[1]_i_2\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \add_ln840_20_reg_11350[1]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \add_ln840_211_reg_11825[1]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \add_ln840_212_reg_11830[1]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \add_ln840_215_reg_11835[1]_i_2\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \add_ln840_216_reg_11840[1]_i_2\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \add_ln840_218_reg_11845[1]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \add_ln840_220_reg_11850[1]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \add_ln840_220_reg_11850[1]_i_3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \add_ln840_220_reg_11850[1]_i_4\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \add_ln840_225_reg_11860[1]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \add_ln840_227_reg_11865[1]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \add_ln840_228_reg_11870[1]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \add_ln840_231_reg_11875[1]_i_2\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \add_ln840_232_reg_11880[1]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \add_ln840_234_reg_11885[1]_i_2\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \add_ln840_236_reg_11890[1]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \add_ln840_236_reg_11890[1]_i_3\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \add_ln840_236_reg_11890[1]_i_4\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \add_ln840_23_reg_11355[1]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \add_ln840_241_reg_11900[1]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \add_ln840_243_reg_11905[1]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \add_ln840_244_reg_11910[1]_i_2\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \add_ln840_247_reg_11915[1]_i_2\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \add_ln840_248_reg_11920[1]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \add_ln840_24_reg_11360[1]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \add_ln840_250_reg_11925[1]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \add_ln840_252_reg_11930[1]_i_2\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \add_ln840_252_reg_11930[1]_i_3\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \add_ln840_252_reg_11930[1]_i_4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \add_ln840_26_reg_11365[1]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_11370[1]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_11370[1]_i_3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \add_ln840_28_reg_11370[1]_i_4\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \add_ln840_33_reg_11380[1]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln840_35_reg_11385[1]_i_2\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \add_ln840_36_reg_11390[1]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \add_ln840_39_reg_11395[1]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \add_ln840_3_reg_11305[1]_i_4\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \add_ln840_40_reg_11400[1]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \add_ln840_42_reg_11405[1]_i_2\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_11410[1]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_11410[1]_i_3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln840_44_reg_11410[1]_i_4\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \add_ln840_49_reg_11420[1]_i_2\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \add_ln840_4_reg_11310[1]_i_4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln840_51_reg_11425[1]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \add_ln840_52_reg_11430[1]_i_2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \add_ln840_55_reg_11435[1]_i_2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \add_ln840_56_reg_11440[1]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \add_ln840_58_reg_11445[1]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_11450[1]_i_2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_11450[1]_i_3\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \add_ln840_60_reg_11450[1]_i_4\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \add_ln840_65_reg_11460[1]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \add_ln840_67_reg_11465[1]_i_2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \add_ln840_68_reg_11470[1]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \add_ln840_71_reg_11475[1]_i_2\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \add_ln840_72_reg_11480[1]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \add_ln840_74_reg_11485[1]_i_2\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \add_ln840_76_reg_11490[1]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \add_ln840_76_reg_11490[1]_i_3\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \add_ln840_76_reg_11490[1]_i_4\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \add_ln840_7_reg_11315[1]_i_4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln840_81_reg_11500[1]_i_2\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \add_ln840_83_reg_11505[1]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \add_ln840_84_reg_11510[1]_i_2\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \add_ln840_87_reg_11515[1]_i_2\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \add_ln840_88_reg_11520[1]_i_2\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \add_ln840_8_reg_11320[1]_i_4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \add_ln840_90_reg_11525[1]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \add_ln840_92_reg_11530[1]_i_2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \add_ln840_92_reg_11530[1]_i_3\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \add_ln840_92_reg_11530[1]_i_4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \add_ln840_97_reg_11540[1]_i_2\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \add_ln840_99_reg_11545[1]_i_2\ : label is "soft_lutpair212";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  SR(0) <= \^sr\(0);
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[255]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_payload_A[255]_i_1_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_A_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_A_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_A_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_A_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_A_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_A_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_A_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_A_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_A_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_A_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_A_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_A_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_A_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_A_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_A_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_A_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_A_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_A_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_A_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_A_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_A_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_A_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_A_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_A_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_A_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_A_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_A_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_A_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_A_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_A_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_A_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_A_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_A_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_A_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_A_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_A_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_A_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_A_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_A_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_A_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_A_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_A_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_A_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_A_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_A_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_A_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_A_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_A_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_A_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_A_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_A_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_A_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_A_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_A_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_A_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_A_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_A_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_A_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_A_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_A_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_A_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_A_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_A_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_A_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_A_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_A_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_A_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_A_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_A_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_A_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_A_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_A_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_A_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_A_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_A_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_A_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_A_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_A_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_A_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_A_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_A_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_A_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_A_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_A_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_A_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_A_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_A_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_A_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_A_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_A_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_A_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_A_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_A_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_A_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_A_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_A_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_A_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_A_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_A_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_A_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_A_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_A_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_A_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_A_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_A_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_A_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_A_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_A_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_A_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_A_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_A_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_A_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_A_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_A_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_A_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_A_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_A_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_A_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_A_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_A_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_A_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_A_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_A_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_A_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_A_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_A_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_A_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_A_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_A_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_A_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_A_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_A_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_A_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_A_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_A_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_A_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_A_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_A_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_A_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_A_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_A_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_A_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_A_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_A_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_A_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_A_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_A_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_A_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_A_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_A_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_A_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_A_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_A_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_A_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_A_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_A_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_A_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_A_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_A_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_A_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_A_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_A_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_A_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_A_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_A_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_A_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_A_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_A_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_A_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_A_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_A_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_A_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_A_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_A_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_A_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_A_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_A_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_A_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_A_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_A_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_A_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_A_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_A_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_A_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_A_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_A_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_A_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_A_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_A_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_A_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_A_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_A_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_A_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_A_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_A_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_A_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_A_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_A_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_A_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_A_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_A_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_A_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_A_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_A_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_A_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_A_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_A_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_A_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \B_V_data_1_payload_A[255]_i_1_n_3\,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[255]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^weights_v_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(100),
      Q => \B_V_data_1_payload_B_reg_n_3_[100]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(101),
      Q => \B_V_data_1_payload_B_reg_n_3_[101]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(102),
      Q => \B_V_data_1_payload_B_reg_n_3_[102]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(103),
      Q => \B_V_data_1_payload_B_reg_n_3_[103]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(104),
      Q => \B_V_data_1_payload_B_reg_n_3_[104]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(105),
      Q => \B_V_data_1_payload_B_reg_n_3_[105]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(106),
      Q => \B_V_data_1_payload_B_reg_n_3_[106]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(107),
      Q => \B_V_data_1_payload_B_reg_n_3_[107]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(108),
      Q => \B_V_data_1_payload_B_reg_n_3_[108]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(109),
      Q => \B_V_data_1_payload_B_reg_n_3_[109]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(110),
      Q => \B_V_data_1_payload_B_reg_n_3_[110]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(111),
      Q => \B_V_data_1_payload_B_reg_n_3_[111]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(112),
      Q => \B_V_data_1_payload_B_reg_n_3_[112]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(113),
      Q => \B_V_data_1_payload_B_reg_n_3_[113]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(114),
      Q => \B_V_data_1_payload_B_reg_n_3_[114]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(115),
      Q => \B_V_data_1_payload_B_reg_n_3_[115]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(116),
      Q => \B_V_data_1_payload_B_reg_n_3_[116]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(117),
      Q => \B_V_data_1_payload_B_reg_n_3_[117]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(118),
      Q => \B_V_data_1_payload_B_reg_n_3_[118]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(119),
      Q => \B_V_data_1_payload_B_reg_n_3_[119]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(120),
      Q => \B_V_data_1_payload_B_reg_n_3_[120]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(121),
      Q => \B_V_data_1_payload_B_reg_n_3_[121]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(122),
      Q => \B_V_data_1_payload_B_reg_n_3_[122]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(123),
      Q => \B_V_data_1_payload_B_reg_n_3_[123]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(124),
      Q => \B_V_data_1_payload_B_reg_n_3_[124]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(125),
      Q => \B_V_data_1_payload_B_reg_n_3_[125]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(126),
      Q => \B_V_data_1_payload_B_reg_n_3_[126]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(127),
      Q => \B_V_data_1_payload_B_reg_n_3_[127]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(128),
      Q => \B_V_data_1_payload_B_reg_n_3_[128]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(129),
      Q => \B_V_data_1_payload_B_reg_n_3_[129]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(130),
      Q => \B_V_data_1_payload_B_reg_n_3_[130]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(131),
      Q => \B_V_data_1_payload_B_reg_n_3_[131]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(132),
      Q => \B_V_data_1_payload_B_reg_n_3_[132]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(133),
      Q => \B_V_data_1_payload_B_reg_n_3_[133]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(134),
      Q => \B_V_data_1_payload_B_reg_n_3_[134]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(135),
      Q => \B_V_data_1_payload_B_reg_n_3_[135]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(136),
      Q => \B_V_data_1_payload_B_reg_n_3_[136]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(137),
      Q => \B_V_data_1_payload_B_reg_n_3_[137]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(138),
      Q => \B_V_data_1_payload_B_reg_n_3_[138]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(139),
      Q => \B_V_data_1_payload_B_reg_n_3_[139]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(140),
      Q => \B_V_data_1_payload_B_reg_n_3_[140]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(141),
      Q => \B_V_data_1_payload_B_reg_n_3_[141]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(142),
      Q => \B_V_data_1_payload_B_reg_n_3_[142]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(143),
      Q => \B_V_data_1_payload_B_reg_n_3_[143]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(144),
      Q => \B_V_data_1_payload_B_reg_n_3_[144]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(145),
      Q => \B_V_data_1_payload_B_reg_n_3_[145]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(146),
      Q => \B_V_data_1_payload_B_reg_n_3_[146]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(147),
      Q => \B_V_data_1_payload_B_reg_n_3_[147]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(148),
      Q => \B_V_data_1_payload_B_reg_n_3_[148]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(149),
      Q => \B_V_data_1_payload_B_reg_n_3_[149]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(150),
      Q => \B_V_data_1_payload_B_reg_n_3_[150]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(151),
      Q => \B_V_data_1_payload_B_reg_n_3_[151]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(152),
      Q => \B_V_data_1_payload_B_reg_n_3_[152]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(153),
      Q => \B_V_data_1_payload_B_reg_n_3_[153]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(154),
      Q => \B_V_data_1_payload_B_reg_n_3_[154]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(155),
      Q => \B_V_data_1_payload_B_reg_n_3_[155]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(156),
      Q => \B_V_data_1_payload_B_reg_n_3_[156]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(157),
      Q => \B_V_data_1_payload_B_reg_n_3_[157]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(158),
      Q => \B_V_data_1_payload_B_reg_n_3_[158]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(159),
      Q => \B_V_data_1_payload_B_reg_n_3_[159]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(160),
      Q => \B_V_data_1_payload_B_reg_n_3_[160]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(161),
      Q => \B_V_data_1_payload_B_reg_n_3_[161]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(162),
      Q => \B_V_data_1_payload_B_reg_n_3_[162]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(163),
      Q => \B_V_data_1_payload_B_reg_n_3_[163]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(164),
      Q => \B_V_data_1_payload_B_reg_n_3_[164]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(165),
      Q => \B_V_data_1_payload_B_reg_n_3_[165]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(166),
      Q => \B_V_data_1_payload_B_reg_n_3_[166]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(167),
      Q => \B_V_data_1_payload_B_reg_n_3_[167]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(168),
      Q => \B_V_data_1_payload_B_reg_n_3_[168]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(169),
      Q => \B_V_data_1_payload_B_reg_n_3_[169]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(170),
      Q => \B_V_data_1_payload_B_reg_n_3_[170]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(171),
      Q => \B_V_data_1_payload_B_reg_n_3_[171]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(172),
      Q => \B_V_data_1_payload_B_reg_n_3_[172]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(173),
      Q => \B_V_data_1_payload_B_reg_n_3_[173]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(174),
      Q => \B_V_data_1_payload_B_reg_n_3_[174]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(175),
      Q => \B_V_data_1_payload_B_reg_n_3_[175]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(176),
      Q => \B_V_data_1_payload_B_reg_n_3_[176]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(177),
      Q => \B_V_data_1_payload_B_reg_n_3_[177]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(178),
      Q => \B_V_data_1_payload_B_reg_n_3_[178]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(179),
      Q => \B_V_data_1_payload_B_reg_n_3_[179]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(180),
      Q => \B_V_data_1_payload_B_reg_n_3_[180]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(181),
      Q => \B_V_data_1_payload_B_reg_n_3_[181]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(182),
      Q => \B_V_data_1_payload_B_reg_n_3_[182]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(183),
      Q => \B_V_data_1_payload_B_reg_n_3_[183]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(184),
      Q => \B_V_data_1_payload_B_reg_n_3_[184]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(185),
      Q => \B_V_data_1_payload_B_reg_n_3_[185]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(186),
      Q => \B_V_data_1_payload_B_reg_n_3_[186]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(187),
      Q => \B_V_data_1_payload_B_reg_n_3_[187]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(188),
      Q => \B_V_data_1_payload_B_reg_n_3_[188]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(189),
      Q => \B_V_data_1_payload_B_reg_n_3_[189]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(190),
      Q => \B_V_data_1_payload_B_reg_n_3_[190]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(191),
      Q => \B_V_data_1_payload_B_reg_n_3_[191]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(192),
      Q => \B_V_data_1_payload_B_reg_n_3_[192]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(193),
      Q => \B_V_data_1_payload_B_reg_n_3_[193]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(194),
      Q => \B_V_data_1_payload_B_reg_n_3_[194]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(195),
      Q => \B_V_data_1_payload_B_reg_n_3_[195]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(196),
      Q => \B_V_data_1_payload_B_reg_n_3_[196]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(197),
      Q => \B_V_data_1_payload_B_reg_n_3_[197]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(198),
      Q => \B_V_data_1_payload_B_reg_n_3_[198]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(199),
      Q => \B_V_data_1_payload_B_reg_n_3_[199]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(200),
      Q => \B_V_data_1_payload_B_reg_n_3_[200]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(201),
      Q => \B_V_data_1_payload_B_reg_n_3_[201]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(202),
      Q => \B_V_data_1_payload_B_reg_n_3_[202]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(203),
      Q => \B_V_data_1_payload_B_reg_n_3_[203]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(204),
      Q => \B_V_data_1_payload_B_reg_n_3_[204]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(205),
      Q => \B_V_data_1_payload_B_reg_n_3_[205]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(206),
      Q => \B_V_data_1_payload_B_reg_n_3_[206]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(207),
      Q => \B_V_data_1_payload_B_reg_n_3_[207]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(208),
      Q => \B_V_data_1_payload_B_reg_n_3_[208]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(209),
      Q => \B_V_data_1_payload_B_reg_n_3_[209]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(210),
      Q => \B_V_data_1_payload_B_reg_n_3_[210]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(211),
      Q => \B_V_data_1_payload_B_reg_n_3_[211]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(212),
      Q => \B_V_data_1_payload_B_reg_n_3_[212]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(213),
      Q => \B_V_data_1_payload_B_reg_n_3_[213]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(214),
      Q => \B_V_data_1_payload_B_reg_n_3_[214]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(215),
      Q => \B_V_data_1_payload_B_reg_n_3_[215]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(216),
      Q => \B_V_data_1_payload_B_reg_n_3_[216]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(217),
      Q => \B_V_data_1_payload_B_reg_n_3_[217]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(218),
      Q => \B_V_data_1_payload_B_reg_n_3_[218]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(219),
      Q => \B_V_data_1_payload_B_reg_n_3_[219]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(220),
      Q => \B_V_data_1_payload_B_reg_n_3_[220]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(221),
      Q => \B_V_data_1_payload_B_reg_n_3_[221]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(222),
      Q => \B_V_data_1_payload_B_reg_n_3_[222]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(223),
      Q => \B_V_data_1_payload_B_reg_n_3_[223]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(224),
      Q => \B_V_data_1_payload_B_reg_n_3_[224]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(225),
      Q => \B_V_data_1_payload_B_reg_n_3_[225]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(226),
      Q => \B_V_data_1_payload_B_reg_n_3_[226]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(227),
      Q => \B_V_data_1_payload_B_reg_n_3_[227]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(228),
      Q => \B_V_data_1_payload_B_reg_n_3_[228]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(229),
      Q => \B_V_data_1_payload_B_reg_n_3_[229]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(230),
      Q => \B_V_data_1_payload_B_reg_n_3_[230]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(231),
      Q => \B_V_data_1_payload_B_reg_n_3_[231]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(232),
      Q => \B_V_data_1_payload_B_reg_n_3_[232]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(233),
      Q => \B_V_data_1_payload_B_reg_n_3_[233]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(234),
      Q => \B_V_data_1_payload_B_reg_n_3_[234]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(235),
      Q => \B_V_data_1_payload_B_reg_n_3_[235]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(236),
      Q => \B_V_data_1_payload_B_reg_n_3_[236]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(237),
      Q => \B_V_data_1_payload_B_reg_n_3_[237]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(238),
      Q => \B_V_data_1_payload_B_reg_n_3_[238]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(239),
      Q => \B_V_data_1_payload_B_reg_n_3_[239]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(240),
      Q => \B_V_data_1_payload_B_reg_n_3_[240]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(241),
      Q => \B_V_data_1_payload_B_reg_n_3_[241]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(242),
      Q => \B_V_data_1_payload_B_reg_n_3_[242]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(243),
      Q => \B_V_data_1_payload_B_reg_n_3_[243]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(244),
      Q => \B_V_data_1_payload_B_reg_n_3_[244]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(245),
      Q => \B_V_data_1_payload_B_reg_n_3_[245]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(246),
      Q => \B_V_data_1_payload_B_reg_n_3_[246]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(247),
      Q => \B_V_data_1_payload_B_reg_n_3_[247]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(248),
      Q => \B_V_data_1_payload_B_reg_n_3_[248]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(249),
      Q => \B_V_data_1_payload_B_reg_n_3_[249]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(250),
      Q => \B_V_data_1_payload_B_reg_n_3_[250]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(251),
      Q => \B_V_data_1_payload_B_reg_n_3_[251]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(252),
      Q => \B_V_data_1_payload_B_reg_n_3_[252]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(253),
      Q => \B_V_data_1_payload_B_reg_n_3_[253]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(254),
      Q => \B_V_data_1_payload_B_reg_n_3_[254]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(255),
      Q => \B_V_data_1_payload_B_reg_n_3_[255]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_B_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_B_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_B_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_B_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_B_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_B_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_B_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_B_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_B_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_B_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_B_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_B_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_B_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_B_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_B_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_B_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(64),
      Q => \B_V_data_1_payload_B_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(65),
      Q => \B_V_data_1_payload_B_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(66),
      Q => \B_V_data_1_payload_B_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(67),
      Q => \B_V_data_1_payload_B_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(68),
      Q => \B_V_data_1_payload_B_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(69),
      Q => \B_V_data_1_payload_B_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(70),
      Q => \B_V_data_1_payload_B_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(71),
      Q => \B_V_data_1_payload_B_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(72),
      Q => \B_V_data_1_payload_B_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(73),
      Q => \B_V_data_1_payload_B_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(74),
      Q => \B_V_data_1_payload_B_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(75),
      Q => \B_V_data_1_payload_B_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(76),
      Q => \B_V_data_1_payload_B_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(77),
      Q => \B_V_data_1_payload_B_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(78),
      Q => \B_V_data_1_payload_B_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(79),
      Q => \B_V_data_1_payload_B_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(80),
      Q => \B_V_data_1_payload_B_reg_n_3_[80]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(81),
      Q => \B_V_data_1_payload_B_reg_n_3_[81]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(82),
      Q => \B_V_data_1_payload_B_reg_n_3_[82]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(83),
      Q => \B_V_data_1_payload_B_reg_n_3_[83]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(84),
      Q => \B_V_data_1_payload_B_reg_n_3_[84]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(85),
      Q => \B_V_data_1_payload_B_reg_n_3_[85]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(86),
      Q => \B_V_data_1_payload_B_reg_n_3_[86]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(87),
      Q => \B_V_data_1_payload_B_reg_n_3_[87]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(88),
      Q => \B_V_data_1_payload_B_reg_n_3_[88]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(89),
      Q => \B_V_data_1_payload_B_reg_n_3_[89]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(90),
      Q => \B_V_data_1_payload_B_reg_n_3_[90]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(91),
      Q => \B_V_data_1_payload_B_reg_n_3_[91]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(92),
      Q => \B_V_data_1_payload_B_reg_n_3_[92]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(93),
      Q => \B_V_data_1_payload_B_reg_n_3_[93]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(94),
      Q => \B_V_data_1_payload_B_reg_n_3_[94]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(95),
      Q => \B_V_data_1_payload_B_reg_n_3_[95]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(96),
      Q => \B_V_data_1_payload_B_reg_n_3_[96]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(97),
      Q => \B_V_data_1_payload_B_reg_n_3_[97]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(98),
      Q => \B_V_data_1_payload_B_reg_n_3_[98]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(99),
      Q => \B_V_data_1_payload_B_reg_n_3_[99]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_764,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_i_1_n_3
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => \^sr\(0)
    );
B_V_data_1_sel_rd_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_rep_i_1_n_3,
      Q => B_V_data_1_sel_rd_reg_rep_n_3,
      R => \^sr\(0)
    );
\B_V_data_1_sel_rd_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_rep_i_1__0_n_3\,
      Q => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      R => \^sr\(0)
    );
B_V_data_1_sel_rd_rep_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_764,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => B_V_data_1_sel_rd_rep_i_1_n_3
    );
\B_V_data_1_sel_rd_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_764,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_rep_i_1__0_n_3\
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => weights_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^sr\(0)
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAA000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => i_fu_764,
      I2 => Q(0),
      I3 => weights_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \^weights_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F8FFF8F"
    )
        port map (
      I0 => Q(0),
      I1 => i_fu_764,
      I2 => \^weights_v_tvalid_int_regslice\,
      I3 => \^b_v_data_1_state_reg[1]_0\,
      I4 => weights_V_TVALID,
      O => \B_V_data_1_state[1]_i_1__1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[1]_i_1__1_n_3\,
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^sr\(0)
    );
\add_ln840_100_reg_11550[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[106]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[106]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(103),
      O => \B_V_data_1_payload_B_reg[106]_0\(0)
    );
\add_ln840_100_reg_11550[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[106]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[106]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(103),
      O => \B_V_data_1_payload_B_reg[106]_0\(1)
    );
\add_ln840_100_reg_11550[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[103]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[103]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(103)
    );
\add_ln840_103_reg_11555[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[96]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[96]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(105),
      O => \B_V_data_1_payload_B_reg[96]_0\(0)
    );
\add_ln840_103_reg_11555[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[96]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[96]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(105),
      O => \B_V_data_1_payload_B_reg[96]_0\(1)
    );
\add_ln840_103_reg_11555[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[105]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[105]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(105)
    );
\add_ln840_104_reg_11560[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[97]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[97]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(98),
      O => \B_V_data_1_payload_B_reg[97]_0\(0)
    );
\add_ln840_104_reg_11560[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[97]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[97]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(98),
      O => \B_V_data_1_payload_B_reg[97]_0\(1)
    );
\add_ln840_104_reg_11560[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[98]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[98]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(98)
    );
\add_ln840_106_reg_11565[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[99]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[99]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(100),
      O => \B_V_data_1_payload_B_reg[99]_0\(0)
    );
\add_ln840_106_reg_11565[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[99]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[99]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(100),
      O => \B_V_data_1_payload_B_reg[99]_0\(1)
    );
\add_ln840_106_reg_11565[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[100]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[100]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(100)
    );
\add_ln840_108_reg_11570[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(101),
      I2 => weights_V_TDATA_int_regslice(102),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(111),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[101]_0\(0)
    );
\add_ln840_108_reg_11570[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(101),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(111),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(102),
      O => \B_V_data_1_payload_B_reg[101]_0\(1)
    );
\add_ln840_108_reg_11570[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[101]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[101]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(101)
    );
\add_ln840_108_reg_11570[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[111]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[111]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(111)
    );
\add_ln840_108_reg_11570[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[102]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[102]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(102)
    );
\add_ln840_10_reg_11325[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(4),
      O => \B_V_data_1_payload_B_reg[3]_0\(0)
    );
\add_ln840_10_reg_11325[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(4),
      O => \B_V_data_1_payload_B_reg[3]_0\(1)
    );
\add_ln840_10_reg_11325[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(4)
    );
\add_ln840_113_reg_11580[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[124]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[124]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(126),
      O => \B_V_data_1_payload_B_reg[124]_0\(0)
    );
\add_ln840_113_reg_11580[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[124]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[124]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(126),
      O => \B_V_data_1_payload_B_reg[124]_0\(1)
    );
\add_ln840_113_reg_11580[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[126]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[126]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(126)
    );
\add_ln840_115_reg_11585[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[120]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[120]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(123),
      O => \B_V_data_1_payload_B_reg[120]_0\(0)
    );
\add_ln840_115_reg_11585[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[120]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[120]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(123),
      O => \B_V_data_1_payload_B_reg[120]_0\(1)
    );
\add_ln840_115_reg_11585[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[123]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[123]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(123)
    );
\add_ln840_116_reg_11590[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[122]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[122]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(119),
      O => \B_V_data_1_payload_B_reg[122]_0\(0)
    );
\add_ln840_116_reg_11590[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[122]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[122]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(119),
      O => \B_V_data_1_payload_B_reg[122]_0\(1)
    );
\add_ln840_116_reg_11590[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[119]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[119]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(119)
    );
\add_ln840_119_reg_11595[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[112]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[112]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(121),
      O => \B_V_data_1_payload_B_reg[112]_0\(0)
    );
\add_ln840_119_reg_11595[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[112]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[112]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(121),
      O => \B_V_data_1_payload_B_reg[112]_0\(1)
    );
\add_ln840_119_reg_11595[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[121]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[121]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(121)
    );
\add_ln840_120_reg_11600[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[113]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[113]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(114),
      O => \B_V_data_1_payload_B_reg[113]_0\(0)
    );
\add_ln840_120_reg_11600[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[113]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[113]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(114),
      O => \B_V_data_1_payload_B_reg[113]_0\(1)
    );
\add_ln840_120_reg_11600[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[114]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[114]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(114)
    );
\add_ln840_122_reg_11605[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[115]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[115]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(116),
      O => \B_V_data_1_payload_B_reg[115]_0\(0)
    );
\add_ln840_122_reg_11605[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[115]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[115]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(116),
      O => \B_V_data_1_payload_B_reg[115]_0\(1)
    );
\add_ln840_122_reg_11605[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[116]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[116]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(116)
    );
\add_ln840_124_reg_11610[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(117),
      I2 => weights_V_TDATA_int_regslice(118),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(127),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[117]_0\(0)
    );
\add_ln840_124_reg_11610[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(117),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(127),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(118),
      O => \B_V_data_1_payload_B_reg[117]_0\(1)
    );
\add_ln840_124_reg_11610[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[117]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[117]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(117)
    );
\add_ln840_124_reg_11610[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[127]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[127]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(127)
    );
\add_ln840_124_reg_11610[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[118]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[118]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(118)
    );
\add_ln840_129_reg_11620[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[140]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[140]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(142),
      O => \B_V_data_1_payload_B_reg[140]_0\(0)
    );
\add_ln840_129_reg_11620[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[140]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[140]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(142),
      O => \B_V_data_1_payload_B_reg[140]_0\(1)
    );
\add_ln840_129_reg_11620[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[142]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[142]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(142)
    );
\add_ln840_12_reg_11330[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(5),
      I2 => weights_V_TDATA_int_regslice(6),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(15),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[5]_0\(0)
    );
\add_ln840_12_reg_11330[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(5),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(15),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(6),
      O => \B_V_data_1_payload_B_reg[5]_0\(1)
    );
\add_ln840_12_reg_11330[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(5)
    );
\add_ln840_12_reg_11330[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(15)
    );
\add_ln840_12_reg_11330[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(6)
    );
\add_ln840_131_reg_11625[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[136]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[136]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(139),
      O => \B_V_data_1_payload_B_reg[136]_0\(0)
    );
\add_ln840_131_reg_11625[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[136]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[136]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(139),
      O => \B_V_data_1_payload_B_reg[136]_0\(1)
    );
\add_ln840_131_reg_11625[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[139]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[139]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(139)
    );
\add_ln840_132_reg_11630[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[138]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[138]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(135),
      O => \B_V_data_1_payload_B_reg[138]_0\(0)
    );
\add_ln840_132_reg_11630[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[138]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[138]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(135),
      O => \B_V_data_1_payload_B_reg[138]_0\(1)
    );
\add_ln840_132_reg_11630[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[135]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[135]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(135)
    );
\add_ln840_135_reg_11635[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[128]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[128]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(137),
      O => \B_V_data_1_payload_B_reg[128]_0\(0)
    );
\add_ln840_135_reg_11635[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[128]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[128]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(137),
      O => \B_V_data_1_payload_B_reg[128]_0\(1)
    );
\add_ln840_135_reg_11635[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[137]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[137]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(137)
    );
\add_ln840_136_reg_11640[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[129]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[129]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(130),
      O => \B_V_data_1_payload_B_reg[129]_0\(0)
    );
\add_ln840_136_reg_11640[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[129]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[129]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(130),
      O => \B_V_data_1_payload_B_reg[129]_0\(1)
    );
\add_ln840_136_reg_11640[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[130]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[130]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(130)
    );
\add_ln840_138_reg_11645[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[131]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[131]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(132),
      O => \B_V_data_1_payload_B_reg[131]_0\(0)
    );
\add_ln840_138_reg_11645[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[131]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[131]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(132),
      O => \B_V_data_1_payload_B_reg[131]_0\(1)
    );
\add_ln840_138_reg_11645[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[132]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[132]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(132)
    );
\add_ln840_140_reg_11650[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(133),
      I2 => weights_V_TDATA_int_regslice(134),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(143),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[133]_0\(0)
    );
\add_ln840_140_reg_11650[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(133),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(143),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(134),
      O => \B_V_data_1_payload_B_reg[133]_0\(1)
    );
\add_ln840_140_reg_11650[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[133]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[133]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(133)
    );
\add_ln840_140_reg_11650[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[143]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[143]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(143)
    );
\add_ln840_140_reg_11650[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[134]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[134]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(134)
    );
\add_ln840_145_reg_11660[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[156]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[156]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(158),
      O => \B_V_data_1_payload_B_reg[156]_0\(0)
    );
\add_ln840_145_reg_11660[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[156]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[156]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(158),
      O => \B_V_data_1_payload_B_reg[156]_0\(1)
    );
\add_ln840_145_reg_11660[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[158]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[158]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(158)
    );
\add_ln840_147_reg_11665[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[152]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[152]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(155),
      O => \B_V_data_1_payload_B_reg[152]_0\(0)
    );
\add_ln840_147_reg_11665[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[152]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[152]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(155),
      O => \B_V_data_1_payload_B_reg[152]_0\(1)
    );
\add_ln840_147_reg_11665[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[155]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[155]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(155)
    );
\add_ln840_148_reg_11670[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[154]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[154]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(151),
      O => \B_V_data_1_payload_B_reg[154]_0\(0)
    );
\add_ln840_148_reg_11670[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[154]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[154]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(151),
      O => \B_V_data_1_payload_B_reg[154]_0\(1)
    );
\add_ln840_148_reg_11670[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[151]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[151]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(151)
    );
\add_ln840_151_reg_11675[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[144]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[144]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(153),
      O => \B_V_data_1_payload_B_reg[144]_0\(0)
    );
\add_ln840_151_reg_11675[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[144]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[144]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(153),
      O => \B_V_data_1_payload_B_reg[144]_0\(1)
    );
\add_ln840_151_reg_11675[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[153]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[153]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(153)
    );
\add_ln840_152_reg_11680[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[145]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[145]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(146),
      O => \B_V_data_1_payload_B_reg[145]_0\(0)
    );
\add_ln840_152_reg_11680[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[145]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[145]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(146),
      O => \B_V_data_1_payload_B_reg[145]_0\(1)
    );
\add_ln840_152_reg_11680[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[146]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[146]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(146)
    );
\add_ln840_154_reg_11685[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[147]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[147]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(148),
      O => \B_V_data_1_payload_B_reg[147]_0\(0)
    );
\add_ln840_154_reg_11685[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[147]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[147]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(148),
      O => \B_V_data_1_payload_B_reg[147]_0\(1)
    );
\add_ln840_154_reg_11685[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[148]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[148]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(148)
    );
\add_ln840_156_reg_11690[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(149),
      I2 => weights_V_TDATA_int_regslice(150),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(159),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[149]_0\(0)
    );
\add_ln840_156_reg_11690[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(149),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(159),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(150),
      O => \B_V_data_1_payload_B_reg[149]_0\(1)
    );
\add_ln840_156_reg_11690[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[149]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[149]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(149)
    );
\add_ln840_156_reg_11690[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[159]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[159]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(159)
    );
\add_ln840_156_reg_11690[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[150]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[150]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(150)
    );
\add_ln840_161_reg_11700[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[172]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[172]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(174),
      O => \B_V_data_1_payload_B_reg[172]_0\(0)
    );
\add_ln840_161_reg_11700[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[172]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[172]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(174),
      O => \B_V_data_1_payload_B_reg[172]_0\(1)
    );
\add_ln840_161_reg_11700[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[174]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[174]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(174)
    );
\add_ln840_163_reg_11705[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[168]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[168]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(171),
      O => \B_V_data_1_payload_B_reg[168]_0\(0)
    );
\add_ln840_163_reg_11705[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[168]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[168]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(171),
      O => \B_V_data_1_payload_B_reg[168]_0\(1)
    );
\add_ln840_163_reg_11705[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[171]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[171]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(171)
    );
\add_ln840_164_reg_11710[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[170]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[170]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(167),
      O => \B_V_data_1_payload_B_reg[170]_0\(0)
    );
\add_ln840_164_reg_11710[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[170]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[170]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(167),
      O => \B_V_data_1_payload_B_reg[170]_0\(1)
    );
\add_ln840_164_reg_11710[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[167]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[167]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(167)
    );
\add_ln840_167_reg_11715[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[160]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[160]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(169),
      O => \B_V_data_1_payload_B_reg[160]_0\(0)
    );
\add_ln840_167_reg_11715[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[160]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[160]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(169),
      O => \B_V_data_1_payload_B_reg[160]_0\(1)
    );
\add_ln840_167_reg_11715[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[169]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[169]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(169)
    );
\add_ln840_168_reg_11720[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[161]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[161]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(162),
      O => \B_V_data_1_payload_B_reg[161]_0\(0)
    );
\add_ln840_168_reg_11720[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[161]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[161]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(162),
      O => \B_V_data_1_payload_B_reg[161]_0\(1)
    );
\add_ln840_168_reg_11720[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[162]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[162]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(162)
    );
\add_ln840_170_reg_11725[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[163]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[163]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(164),
      O => \B_V_data_1_payload_B_reg[163]_0\(0)
    );
\add_ln840_170_reg_11725[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[163]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[163]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(164),
      O => \B_V_data_1_payload_B_reg[163]_0\(1)
    );
\add_ln840_170_reg_11725[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[164]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[164]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(164)
    );
\add_ln840_172_reg_11730[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(165),
      I2 => weights_V_TDATA_int_regslice(166),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(175),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[165]_0\(0)
    );
\add_ln840_172_reg_11730[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(165),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(175),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(166),
      O => \B_V_data_1_payload_B_reg[165]_0\(1)
    );
\add_ln840_172_reg_11730[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[165]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[165]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(165)
    );
\add_ln840_172_reg_11730[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[175]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[175]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(175)
    );
\add_ln840_172_reg_11730[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[166]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[166]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(166)
    );
\add_ln840_177_reg_11740[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[188]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[188]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(190),
      O => \B_V_data_1_payload_B_reg[188]_0\(0)
    );
\add_ln840_177_reg_11740[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[188]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[188]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(190),
      O => \B_V_data_1_payload_B_reg[188]_0\(1)
    );
\add_ln840_177_reg_11740[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[190]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[190]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(190)
    );
\add_ln840_179_reg_11745[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[184]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[184]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(187),
      O => \B_V_data_1_payload_B_reg[184]_0\(0)
    );
\add_ln840_179_reg_11745[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[184]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[184]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(187),
      O => \B_V_data_1_payload_B_reg[184]_0\(1)
    );
\add_ln840_179_reg_11745[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[187]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[187]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(187)
    );
\add_ln840_17_reg_11340[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(30),
      O => \B_V_data_1_payload_B_reg[28]_0\(0)
    );
\add_ln840_17_reg_11340[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(30),
      O => \B_V_data_1_payload_B_reg[28]_0\(1)
    );
\add_ln840_17_reg_11340[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(30)
    );
\add_ln840_180_reg_11750[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[186]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[186]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(183),
      O => \B_V_data_1_payload_B_reg[186]_0\(0)
    );
\add_ln840_180_reg_11750[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[186]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[186]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(183),
      O => \B_V_data_1_payload_B_reg[186]_0\(1)
    );
\add_ln840_180_reg_11750[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[183]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[183]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(183)
    );
\add_ln840_183_reg_11755[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[176]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[176]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(185),
      O => \B_V_data_1_payload_B_reg[176]_0\(0)
    );
\add_ln840_183_reg_11755[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[176]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[176]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(185),
      O => \B_V_data_1_payload_B_reg[176]_0\(1)
    );
\add_ln840_183_reg_11755[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[185]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[185]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(185)
    );
\add_ln840_184_reg_11760[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[177]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[177]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(178),
      O => \B_V_data_1_payload_B_reg[177]_0\(0)
    );
\add_ln840_184_reg_11760[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[177]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[177]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(178),
      O => \B_V_data_1_payload_B_reg[177]_0\(1)
    );
\add_ln840_184_reg_11760[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[178]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[178]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(178)
    );
\add_ln840_186_reg_11765[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[179]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[179]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(180),
      O => \B_V_data_1_payload_B_reg[179]_0\(0)
    );
\add_ln840_186_reg_11765[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[179]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[179]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(180),
      O => \B_V_data_1_payload_B_reg[179]_0\(1)
    );
\add_ln840_186_reg_11765[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[180]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[180]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(180)
    );
\add_ln840_188_reg_11770[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(181),
      I2 => weights_V_TDATA_int_regslice(182),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(191),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[181]_0\(0)
    );
\add_ln840_188_reg_11770[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(181),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(191),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(182),
      O => \B_V_data_1_payload_B_reg[181]_0\(1)
    );
\add_ln840_188_reg_11770[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[181]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[181]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(181)
    );
\add_ln840_188_reg_11770[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[191]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[191]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(191)
    );
\add_ln840_188_reg_11770[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[182]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[182]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(182)
    );
\add_ln840_193_reg_11780[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[204]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[204]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(206),
      O => \B_V_data_1_payload_B_reg[204]_0\(0)
    );
\add_ln840_193_reg_11780[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[204]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[204]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(206),
      O => \B_V_data_1_payload_B_reg[204]_0\(1)
    );
\add_ln840_193_reg_11780[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[206]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[206]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(206)
    );
\add_ln840_195_reg_11785[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[200]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[200]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(203),
      O => \B_V_data_1_payload_B_reg[200]_0\(0)
    );
\add_ln840_195_reg_11785[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[200]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[200]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(203),
      O => \B_V_data_1_payload_B_reg[200]_0\(1)
    );
\add_ln840_195_reg_11785[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[203]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[203]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(203)
    );
\add_ln840_196_reg_11790[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[202]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[202]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(199),
      O => \B_V_data_1_payload_B_reg[202]_0\(0)
    );
\add_ln840_196_reg_11790[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[202]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[202]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(199),
      O => \B_V_data_1_payload_B_reg[202]_0\(1)
    );
\add_ln840_196_reg_11790[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[199]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[199]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(199)
    );
\add_ln840_199_reg_11795[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[192]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[192]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(201),
      O => \B_V_data_1_payload_B_reg[192]_0\(0)
    );
\add_ln840_199_reg_11795[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[192]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[192]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(201),
      O => \B_V_data_1_payload_B_reg[192]_0\(1)
    );
\add_ln840_199_reg_11795[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[201]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[201]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(201)
    );
\add_ln840_19_reg_11345[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(27),
      O => \B_V_data_1_payload_B_reg[24]_0\(0)
    );
\add_ln840_19_reg_11345[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(27),
      O => \B_V_data_1_payload_B_reg[24]_0\(1)
    );
\add_ln840_19_reg_11345[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(27)
    );
\add_ln840_1_reg_11300[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(14),
      O => \B_V_data_1_payload_B_reg[12]_0\(0)
    );
\add_ln840_1_reg_11300[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(14),
      O => \B_V_data_1_payload_B_reg[12]_0\(1)
    );
\add_ln840_1_reg_11300[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(14)
    );
\add_ln840_200_reg_11800[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[193]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[193]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(194),
      O => \B_V_data_1_payload_B_reg[193]_0\(0)
    );
\add_ln840_200_reg_11800[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[193]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[193]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(194),
      O => \B_V_data_1_payload_B_reg[193]_0\(1)
    );
\add_ln840_200_reg_11800[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[194]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[194]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(194)
    );
\add_ln840_202_reg_11805[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[195]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[195]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(196),
      O => \B_V_data_1_payload_B_reg[195]_0\(0)
    );
\add_ln840_202_reg_11805[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[195]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[195]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(196),
      O => \B_V_data_1_payload_B_reg[195]_0\(1)
    );
\add_ln840_202_reg_11805[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[196]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[196]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(196)
    );
\add_ln840_204_reg_11810[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(197),
      I2 => weights_V_TDATA_int_regslice(198),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(207),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[197]_0\(0)
    );
\add_ln840_204_reg_11810[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(197),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(207),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(198),
      O => \B_V_data_1_payload_B_reg[197]_0\(1)
    );
\add_ln840_204_reg_11810[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[197]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[197]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(197)
    );
\add_ln840_204_reg_11810[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[207]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[207]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(207)
    );
\add_ln840_204_reg_11810[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[198]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[198]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(198)
    );
\add_ln840_209_reg_11820[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[220]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[220]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(222),
      O => \B_V_data_1_payload_B_reg[220]_0\(0)
    );
\add_ln840_209_reg_11820[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[220]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[220]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(222),
      O => \B_V_data_1_payload_B_reg[220]_0\(1)
    );
\add_ln840_209_reg_11820[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[222]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[222]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(222)
    );
\add_ln840_20_reg_11350[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(23),
      O => \B_V_data_1_payload_B_reg[26]_0\(0)
    );
\add_ln840_20_reg_11350[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(23),
      O => \B_V_data_1_payload_B_reg[26]_0\(1)
    );
\add_ln840_20_reg_11350[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(23)
    );
\add_ln840_211_reg_11825[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[216]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[216]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(219),
      O => \B_V_data_1_payload_B_reg[216]_0\(0)
    );
\add_ln840_211_reg_11825[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[216]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[216]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(219),
      O => \B_V_data_1_payload_B_reg[216]_0\(1)
    );
\add_ln840_211_reg_11825[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[219]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[219]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(219)
    );
\add_ln840_212_reg_11830[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[218]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[218]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(215),
      O => \B_V_data_1_payload_B_reg[218]_0\(0)
    );
\add_ln840_212_reg_11830[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[218]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[218]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(215),
      O => \B_V_data_1_payload_B_reg[218]_0\(1)
    );
\add_ln840_212_reg_11830[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[215]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[215]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(215)
    );
\add_ln840_215_reg_11835[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[208]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[208]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(217),
      O => \B_V_data_1_payload_B_reg[208]_0\(0)
    );
\add_ln840_215_reg_11835[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[208]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[208]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(217),
      O => \B_V_data_1_payload_B_reg[208]_0\(1)
    );
\add_ln840_215_reg_11835[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[217]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[217]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(217)
    );
\add_ln840_216_reg_11840[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[209]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[209]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(210),
      O => \B_V_data_1_payload_B_reg[209]_0\(0)
    );
\add_ln840_216_reg_11840[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[209]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[209]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(210),
      O => \B_V_data_1_payload_B_reg[209]_0\(1)
    );
\add_ln840_216_reg_11840[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[210]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[210]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(210)
    );
\add_ln840_218_reg_11845[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[211]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[211]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(212),
      O => \B_V_data_1_payload_B_reg[211]_0\(0)
    );
\add_ln840_218_reg_11845[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[211]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[211]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(212),
      O => \B_V_data_1_payload_B_reg[211]_0\(1)
    );
\add_ln840_218_reg_11845[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[212]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[212]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(212)
    );
\add_ln840_220_reg_11850[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(213),
      I2 => weights_V_TDATA_int_regslice(214),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(223),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[213]_0\(0)
    );
\add_ln840_220_reg_11850[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(213),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(223),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(214),
      O => \B_V_data_1_payload_B_reg[213]_0\(1)
    );
\add_ln840_220_reg_11850[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[213]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[213]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(213)
    );
\add_ln840_220_reg_11850[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[223]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[223]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(223)
    );
\add_ln840_220_reg_11850[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[214]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[214]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(214)
    );
\add_ln840_225_reg_11860[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[236]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[236]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(238),
      O => \B_V_data_1_payload_B_reg[236]_0\(0)
    );
\add_ln840_225_reg_11860[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[236]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[236]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(238),
      O => \B_V_data_1_payload_B_reg[236]_0\(1)
    );
\add_ln840_225_reg_11860[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[238]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[238]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(238)
    );
\add_ln840_227_reg_11865[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[232]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[232]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(235),
      O => \B_V_data_1_payload_B_reg[232]_0\(0)
    );
\add_ln840_227_reg_11865[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[232]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[232]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(235),
      O => \B_V_data_1_payload_B_reg[232]_0\(1)
    );
\add_ln840_227_reg_11865[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[235]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[235]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(235)
    );
\add_ln840_228_reg_11870[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[234]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[234]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(231),
      O => \B_V_data_1_payload_B_reg[234]_0\(0)
    );
\add_ln840_228_reg_11870[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[234]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[234]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(231),
      O => \B_V_data_1_payload_B_reg[234]_0\(1)
    );
\add_ln840_228_reg_11870[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[231]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[231]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(231)
    );
\add_ln840_231_reg_11875[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[224]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[224]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(233),
      O => \B_V_data_1_payload_B_reg[224]_0\(0)
    );
\add_ln840_231_reg_11875[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[224]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[224]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(233),
      O => \B_V_data_1_payload_B_reg[224]_0\(1)
    );
\add_ln840_231_reg_11875[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[233]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[233]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(233)
    );
\add_ln840_232_reg_11880[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[225]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[225]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(226),
      O => \B_V_data_1_payload_B_reg[225]_0\(0)
    );
\add_ln840_232_reg_11880[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[225]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[225]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(226),
      O => \B_V_data_1_payload_B_reg[225]_0\(1)
    );
\add_ln840_232_reg_11880[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[226]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[226]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(226)
    );
\add_ln840_234_reg_11885[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[227]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[227]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(228),
      O => \B_V_data_1_payload_B_reg[227]_0\(0)
    );
\add_ln840_234_reg_11885[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[227]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[227]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(228),
      O => \B_V_data_1_payload_B_reg[227]_0\(1)
    );
\add_ln840_234_reg_11885[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[228]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[228]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(228)
    );
\add_ln840_236_reg_11890[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(229),
      I2 => weights_V_TDATA_int_regslice(230),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(239),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[229]_0\(0)
    );
\add_ln840_236_reg_11890[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(229),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(239),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(230),
      O => \B_V_data_1_payload_B_reg[229]_0\(1)
    );
\add_ln840_236_reg_11890[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[229]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[229]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(229)
    );
\add_ln840_236_reg_11890[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[239]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[239]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(239)
    );
\add_ln840_236_reg_11890[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[230]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[230]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(230)
    );
\add_ln840_23_reg_11355[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(25),
      O => \B_V_data_1_payload_B_reg[16]_0\(0)
    );
\add_ln840_23_reg_11355[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(25),
      O => \B_V_data_1_payload_B_reg[16]_0\(1)
    );
\add_ln840_23_reg_11355[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(25)
    );
\add_ln840_241_reg_11900[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[252]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[252]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(254),
      O => \B_V_data_1_payload_B_reg[252]_0\(0)
    );
\add_ln840_241_reg_11900[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[252]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[252]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(254),
      O => \B_V_data_1_payload_B_reg[252]_0\(1)
    );
\add_ln840_241_reg_11900[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[254]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[254]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(254)
    );
\add_ln840_243_reg_11905[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[248]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[248]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(251),
      O => \B_V_data_1_payload_B_reg[248]_0\(0)
    );
\add_ln840_243_reg_11905[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[248]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[248]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(251),
      O => \B_V_data_1_payload_B_reg[248]_0\(1)
    );
\add_ln840_243_reg_11905[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[251]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[251]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(251)
    );
\add_ln840_244_reg_11910[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[250]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[250]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(247),
      O => \B_V_data_1_payload_B_reg[250]_0\(0)
    );
\add_ln840_244_reg_11910[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[250]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[250]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(247),
      O => \B_V_data_1_payload_B_reg[250]_0\(1)
    );
\add_ln840_244_reg_11910[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[247]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[247]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(247)
    );
\add_ln840_247_reg_11915[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[240]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[240]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(249),
      O => \B_V_data_1_payload_B_reg[240]_0\(0)
    );
\add_ln840_247_reg_11915[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[240]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[240]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(249),
      O => \B_V_data_1_payload_B_reg[240]_0\(1)
    );
\add_ln840_247_reg_11915[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[249]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[249]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(249)
    );
\add_ln840_248_reg_11920[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[241]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[241]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(242),
      O => \B_V_data_1_payload_B_reg[241]_0\(0)
    );
\add_ln840_248_reg_11920[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[241]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[241]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(242),
      O => \B_V_data_1_payload_B_reg[241]_0\(1)
    );
\add_ln840_248_reg_11920[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[242]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[242]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(242)
    );
\add_ln840_24_reg_11360[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(18),
      O => \B_V_data_1_payload_B_reg[17]_0\(0)
    );
\add_ln840_24_reg_11360[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(18),
      O => \B_V_data_1_payload_B_reg[17]_0\(1)
    );
\add_ln840_24_reg_11360[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(18)
    );
\add_ln840_250_reg_11925[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[243]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[243]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(244),
      O => \B_V_data_1_payload_B_reg[243]_0\(0)
    );
\add_ln840_250_reg_11925[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[243]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[243]\,
      I3 => B_V_data_1_sel_rd_reg_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(244),
      O => \B_V_data_1_payload_B_reg[243]_0\(1)
    );
\add_ln840_250_reg_11925[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[244]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[244]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(244)
    );
\add_ln840_252_reg_11930[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(245),
      I2 => weights_V_TDATA_int_regslice(246),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(255),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[245]_0\(0)
    );
\add_ln840_252_reg_11930[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(245),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(255),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(246),
      O => \B_V_data_1_payload_B_reg[245]_0\(1)
    );
\add_ln840_252_reg_11930[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[245]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[245]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(245)
    );
\add_ln840_252_reg_11930[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[255]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[255]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(255)
    );
\add_ln840_252_reg_11930[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[246]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[246]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => weights_V_TDATA_int_regslice(246)
    );
\add_ln840_26_reg_11365[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(20),
      O => \B_V_data_1_payload_B_reg[19]_0\(0)
    );
\add_ln840_26_reg_11365[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(20),
      O => \B_V_data_1_payload_B_reg[19]_0\(1)
    );
\add_ln840_26_reg_11365[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(20)
    );
\add_ln840_28_reg_11370[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(21),
      I2 => weights_V_TDATA_int_regslice(22),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(31),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[21]_0\(0)
    );
\add_ln840_28_reg_11370[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(21),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(31),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(22),
      O => \B_V_data_1_payload_B_reg[21]_0\(1)
    );
\add_ln840_28_reg_11370[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(21)
    );
\add_ln840_28_reg_11370[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(31)
    );
\add_ln840_28_reg_11370[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(22)
    );
\add_ln840_33_reg_11380[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(46),
      O => \B_V_data_1_payload_B_reg[44]_0\(0)
    );
\add_ln840_33_reg_11380[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(46),
      O => \B_V_data_1_payload_B_reg[44]_0\(1)
    );
\add_ln840_33_reg_11380[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(46)
    );
\add_ln840_35_reg_11385[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(43),
      O => \B_V_data_1_payload_B_reg[40]_0\(0)
    );
\add_ln840_35_reg_11385[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(43),
      O => \B_V_data_1_payload_B_reg[40]_0\(1)
    );
\add_ln840_35_reg_11385[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(43)
    );
\add_ln840_36_reg_11390[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(39),
      O => \B_V_data_1_payload_B_reg[42]_0\(0)
    );
\add_ln840_36_reg_11390[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(39),
      O => \B_V_data_1_payload_B_reg[42]_0\(1)
    );
\add_ln840_36_reg_11390[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(39)
    );
\add_ln840_39_reg_11395[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(41),
      O => \B_V_data_1_payload_B_reg[32]_0\(0)
    );
\add_ln840_39_reg_11395[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(41),
      O => \B_V_data_1_payload_B_reg[32]_0\(1)
    );
\add_ln840_39_reg_11395[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(41)
    );
\add_ln840_3_reg_11305[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(11),
      O => \B_V_data_1_payload_B_reg[8]_0\(0)
    );
\add_ln840_3_reg_11305[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(11),
      O => \B_V_data_1_payload_B_reg[8]_0\(1)
    );
\add_ln840_3_reg_11305[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(11)
    );
\add_ln840_40_reg_11400[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(34),
      O => \B_V_data_1_payload_B_reg[33]_0\(0)
    );
\add_ln840_40_reg_11400[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(34),
      O => \B_V_data_1_payload_B_reg[33]_0\(1)
    );
\add_ln840_40_reg_11400[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(34)
    );
\add_ln840_42_reg_11405[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(36),
      O => \B_V_data_1_payload_B_reg[35]_0\(0)
    );
\add_ln840_42_reg_11405[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(36),
      O => \B_V_data_1_payload_B_reg[35]_0\(1)
    );
\add_ln840_42_reg_11405[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(36)
    );
\add_ln840_44_reg_11410[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(37),
      I2 => weights_V_TDATA_int_regslice(38),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(47),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[37]_0\(0)
    );
\add_ln840_44_reg_11410[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(37),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(47),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(38),
      O => \B_V_data_1_payload_B_reg[37]_0\(1)
    );
\add_ln840_44_reg_11410[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(37)
    );
\add_ln840_44_reg_11410[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(47)
    );
\add_ln840_44_reg_11410[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(38)
    );
\add_ln840_49_reg_11420[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(62),
      O => \B_V_data_1_payload_B_reg[60]_0\(0)
    );
\add_ln840_49_reg_11420[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(62),
      O => \B_V_data_1_payload_B_reg[60]_0\(1)
    );
\add_ln840_49_reg_11420[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(62)
    );
\add_ln840_4_reg_11310[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(7),
      O => \B_V_data_1_payload_B_reg[10]_0\(0)
    );
\add_ln840_4_reg_11310[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(7),
      O => \B_V_data_1_payload_B_reg[10]_0\(1)
    );
\add_ln840_4_reg_11310[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(7)
    );
\add_ln840_51_reg_11425[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(59),
      O => \B_V_data_1_payload_B_reg[56]_0\(0)
    );
\add_ln840_51_reg_11425[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(59),
      O => \B_V_data_1_payload_B_reg[56]_0\(1)
    );
\add_ln840_51_reg_11425[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(59)
    );
\add_ln840_52_reg_11430[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(55),
      O => \B_V_data_1_payload_B_reg[58]_0\(0)
    );
\add_ln840_52_reg_11430[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(55),
      O => \B_V_data_1_payload_B_reg[58]_0\(1)
    );
\add_ln840_52_reg_11430[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(55)
    );
\add_ln840_55_reg_11435[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(57),
      O => \B_V_data_1_payload_B_reg[48]_0\(0)
    );
\add_ln840_55_reg_11435[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(57),
      O => \B_V_data_1_payload_B_reg[48]_0\(1)
    );
\add_ln840_55_reg_11435[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(57)
    );
\add_ln840_56_reg_11440[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(50),
      O => \B_V_data_1_payload_B_reg[49]_0\(0)
    );
\add_ln840_56_reg_11440[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(50),
      O => \B_V_data_1_payload_B_reg[49]_0\(1)
    );
\add_ln840_56_reg_11440[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(50)
    );
\add_ln840_58_reg_11445[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(52),
      O => \B_V_data_1_payload_B_reg[51]_0\(0)
    );
\add_ln840_58_reg_11445[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(52),
      O => \B_V_data_1_payload_B_reg[51]_0\(1)
    );
\add_ln840_58_reg_11445[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(52)
    );
\add_ln840_60_reg_11450[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(53),
      I2 => weights_V_TDATA_int_regslice(54),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(63),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[53]_0\(0)
    );
\add_ln840_60_reg_11450[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(53),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(63),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(54),
      O => \B_V_data_1_payload_B_reg[53]_0\(1)
    );
\add_ln840_60_reg_11450[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[53]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[53]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(53)
    );
\add_ln840_60_reg_11450[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[63]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[63]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(63)
    );
\add_ln840_60_reg_11450[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[54]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[54]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(54)
    );
\add_ln840_65_reg_11460[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[76]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[76]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(78),
      O => \B_V_data_1_payload_B_reg[76]_0\(0)
    );
\add_ln840_65_reg_11460[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[76]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[76]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(78),
      O => \B_V_data_1_payload_B_reg[76]_0\(1)
    );
\add_ln840_65_reg_11460[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[78]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[78]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(78)
    );
\add_ln840_67_reg_11465[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[72]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[72]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(75),
      O => \B_V_data_1_payload_B_reg[72]_0\(0)
    );
\add_ln840_67_reg_11465[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[72]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[72]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(75),
      O => \B_V_data_1_payload_B_reg[72]_0\(1)
    );
\add_ln840_67_reg_11465[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[75]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[75]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(75)
    );
\add_ln840_68_reg_11470[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[74]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[74]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(71),
      O => \B_V_data_1_payload_B_reg[74]_0\(0)
    );
\add_ln840_68_reg_11470[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[74]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[74]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(71),
      O => \B_V_data_1_payload_B_reg[74]_0\(1)
    );
\add_ln840_68_reg_11470[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[71]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[71]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(71)
    );
\add_ln840_71_reg_11475[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[64]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[64]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(73),
      O => \B_V_data_1_payload_B_reg[64]_0\(0)
    );
\add_ln840_71_reg_11475[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[64]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[64]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(73),
      O => \B_V_data_1_payload_B_reg[64]_0\(1)
    );
\add_ln840_71_reg_11475[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[73]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[73]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(73)
    );
\add_ln840_72_reg_11480[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[65]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[65]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(66),
      O => \B_V_data_1_payload_B_reg[65]_0\(0)
    );
\add_ln840_72_reg_11480[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[65]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[65]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(66),
      O => \B_V_data_1_payload_B_reg[65]_0\(1)
    );
\add_ln840_72_reg_11480[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[66]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[66]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(66)
    );
\add_ln840_74_reg_11485[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[67]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[67]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(68),
      O => \B_V_data_1_payload_B_reg[67]_0\(0)
    );
\add_ln840_74_reg_11485[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[67]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[67]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(68),
      O => \B_V_data_1_payload_B_reg[67]_0\(1)
    );
\add_ln840_74_reg_11485[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[68]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[68]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(68)
    );
\add_ln840_76_reg_11490[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(69),
      I2 => weights_V_TDATA_int_regslice(70),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(79),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[69]_0\(0)
    );
\add_ln840_76_reg_11490[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(69),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(79),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(70),
      O => \B_V_data_1_payload_B_reg[69]_0\(1)
    );
\add_ln840_76_reg_11490[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[69]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[69]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(69)
    );
\add_ln840_76_reg_11490[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[79]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[79]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(79)
    );
\add_ln840_76_reg_11490[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[70]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[70]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(70)
    );
\add_ln840_7_reg_11315[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(9),
      O => \B_V_data_1_payload_B_reg[0]_0\(0)
    );
\add_ln840_7_reg_11315[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(9),
      O => \B_V_data_1_payload_B_reg[0]_0\(1)
    );
\add_ln840_7_reg_11315[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(9)
    );
\add_ln840_81_reg_11500[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[92]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[92]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(94),
      O => \B_V_data_1_payload_B_reg[92]_0\(0)
    );
\add_ln840_81_reg_11500[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[92]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[92]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(94),
      O => \B_V_data_1_payload_B_reg[92]_0\(1)
    );
\add_ln840_81_reg_11500[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[94]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[94]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(94)
    );
\add_ln840_83_reg_11505[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[88]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[88]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(91),
      O => \B_V_data_1_payload_B_reg[88]_0\(0)
    );
\add_ln840_83_reg_11505[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[88]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[88]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(91),
      O => \B_V_data_1_payload_B_reg[88]_0\(1)
    );
\add_ln840_83_reg_11505[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[91]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[91]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(91)
    );
\add_ln840_84_reg_11510[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[90]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[90]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(87),
      O => \B_V_data_1_payload_B_reg[90]_0\(0)
    );
\add_ln840_84_reg_11510[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_244_reg_11910_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[90]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[90]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_244_reg_11910_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(87),
      O => \B_V_data_1_payload_B_reg[90]_0\(1)
    );
\add_ln840_84_reg_11510[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[87]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[87]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(87)
    );
\add_ln840_87_reg_11515[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[80]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[80]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(89),
      O => \B_V_data_1_payload_B_reg[80]_0\(0)
    );
\add_ln840_87_reg_11515[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_247_reg_11915_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[80]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[80]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_247_reg_11915_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(89),
      O => \B_V_data_1_payload_B_reg[80]_0\(1)
    );
\add_ln840_87_reg_11515[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[89]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[89]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(89)
    );
\add_ln840_88_reg_11520[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[81]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[81]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(82),
      O => \B_V_data_1_payload_B_reg[81]_0\(0)
    );
\add_ln840_88_reg_11520[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[81]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[81]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(82),
      O => \B_V_data_1_payload_B_reg[81]_0\(1)
    );
\add_ln840_88_reg_11520[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[82]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[82]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(82)
    );
\add_ln840_8_reg_11320[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(2),
      O => \B_V_data_1_payload_B_reg[1]_0\(0)
    );
\add_ln840_8_reg_11320[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_248_reg_11920_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I3 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I4 => \add_ln840_248_reg_11920_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(2),
      O => \B_V_data_1_payload_B_reg[1]_0\(1)
    );
\add_ln840_8_reg_11320[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      O => weights_V_TDATA_int_regslice(2)
    );
\add_ln840_90_reg_11525[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[83]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[83]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(84),
      O => \B_V_data_1_payload_B_reg[83]_0\(0)
    );
\add_ln840_90_reg_11525[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_250_reg_11925_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[83]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[83]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_250_reg_11925_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(84),
      O => \B_V_data_1_payload_B_reg[83]_0\(1)
    );
\add_ln840_90_reg_11525[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[84]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[84]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(84)
    );
\add_ln840_92_reg_11530[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln840_252_reg_11930_reg[1]\,
      I1 => weights_V_TDATA_int_regslice(85),
      I2 => weights_V_TDATA_int_regslice(86),
      I3 => \add_ln840_252_reg_11930_reg[1]_1\,
      I4 => weights_V_TDATA_int_regslice(95),
      I5 => \add_ln840_252_reg_11930_reg[1]_0\,
      O => \B_V_data_1_payload_B_reg[85]_0\(0)
    );
\add_ln840_92_reg_11530[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009F99FF99F9009"
    )
        port map (
      I0 => weights_V_TDATA_int_regslice(85),
      I1 => \add_ln840_252_reg_11930_reg[1]\,
      I2 => \add_ln840_252_reg_11930_reg[1]_0\,
      I3 => weights_V_TDATA_int_regslice(95),
      I4 => \add_ln840_252_reg_11930_reg[1]_1\,
      I5 => weights_V_TDATA_int_regslice(86),
      O => \B_V_data_1_payload_B_reg[85]_0\(1)
    );
\add_ln840_92_reg_11530[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[85]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[85]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(85)
    );
\add_ln840_92_reg_11530[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[95]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[95]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(95)
    );
\add_ln840_92_reg_11530[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[86]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[86]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(86)
    );
\add_ln840_97_reg_11540[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[108]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[108]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(110),
      O => \B_V_data_1_payload_B_reg[108]_0\(0)
    );
\add_ln840_97_reg_11540[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_241_reg_11900_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[108]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[108]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_241_reg_11900_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(110),
      O => \B_V_data_1_payload_B_reg[108]_0\(1)
    );
\add_ln840_97_reg_11540[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[110]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[110]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(110)
    );
\add_ln840_99_reg_11545[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"665A99A599A5665A"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[104]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[104]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(107),
      O => \B_V_data_1_payload_B_reg[104]_0\(0)
    );
\add_ln840_99_reg_11545[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A50000000099A5"
    )
        port map (
      I0 => \add_ln840_243_reg_11905_reg[1]\,
      I1 => \B_V_data_1_payload_B_reg_n_3_[104]\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[104]\,
      I3 => B_V_data_1_sel_rd_reg_rep_n_3,
      I4 => \add_ln840_243_reg_11905_reg[1]_0\,
      I5 => weights_V_TDATA_int_regslice(107),
      O => \B_V_data_1_payload_B_reg[104]_0\(1)
    );
\add_ln840_99_reg_11545[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[107]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[107]\,
      I2 => B_V_data_1_sel_rd_reg_rep_n_3,
      O => weights_V_TDATA_int_regslice(107)
    );
\xor_ln1019_123_reg_11415[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[61]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[61]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => \B_V_data_1_sel_rd_reg_rep__0_0\
    );
\xor_ln1019_155_reg_11455[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[77]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[77]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_rep_5
    );
\xor_ln1019_187_reg_11495[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[93]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[93]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_rep_4
    );
\xor_ln1019_219_reg_11535[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[109]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[109]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_rep_3
    );
\xor_ln1019_251_reg_11575[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[125]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[125]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_rep_2
    );
\xor_ln1019_27_reg_11295[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => \B_V_data_1_sel_rd_reg_rep__0_3\
    );
\xor_ln1019_283_reg_11615[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[141]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[141]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_rep_1
    );
\xor_ln1019_315_reg_11655[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_rep_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[157]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[157]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_rep_0
    );
\xor_ln1019_347_reg_11695[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[173]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[173]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_5
    );
\xor_ln1019_379_reg_11735[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[189]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[189]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_4
    );
\xor_ln1019_411_reg_11775[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[205]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[205]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_3
    );
\xor_ln1019_443_reg_11815[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[221]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[221]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_2
    );
\xor_ln1019_475_reg_11855[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[237]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[237]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_1
    );
\xor_ln1019_507_reg_11895[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg_n_3,
      I1 => \B_V_data_1_payload_A_reg_n_3_[253]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[253]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => B_V_data_1_sel_rd_reg_0
    );
\xor_ln1019_59_reg_11335[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => \B_V_data_1_sel_rd_reg_rep__0_2\
    );
\xor_ln1019_91_reg_11375[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4E41B1B1BE41B"
    )
        port map (
      I0 => \B_V_data_1_sel_rd_reg_rep__0_n_3\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      I3 => \xor_ln1019_507_reg_11895_reg[0]\,
      I4 => \xor_ln1019_507_reg_11895_reg[0]_0\,
      I5 => D(0),
      O => \B_V_data_1_sel_rd_reg_rep__0_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R is
  port (
    \nf_2_reg_3669_reg[0]\ : out STD_LOGIC;
    q0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \nf_2_reg_3669_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    \q0_reg[1]_2\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln1039_8_fu_3302_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_8_fu_3302_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_9_fu_3317_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_9_fu_3317_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_12_fu_3362_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_12_fu_3362_p2_carry_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R is
  signal \^nf_2_reg_3669_reg[0]\ : STD_LOGIC;
  signal \^nf_2_reg_3669_reg[1]\ : STD_LOGIC;
  signal \^q0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  \nf_2_reg_3669_reg[0]\ <= \^nf_2_reg_3669_reg[0]\;
  \nf_2_reg_3669_reg[1]\ <= \^nf_2_reg_3669_reg[1]\;
  q0(1 downto 0) <= \^q0\(1 downto 0);
icmp_ln1039_12_fu_3362_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(1),
      I1 => icmp_ln1039_12_fu_3362_p2_carry(0),
      I2 => icmp_ln1039_12_fu_3362_p2_carry(1),
      I3 => icmp_ln1039_12_fu_3362_p2_carry_0,
      O => \q0_reg[3]_1\(0)
    );
icmp_ln1039_12_fu_3362_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(1),
      I1 => icmp_ln1039_12_fu_3362_p2_carry(0),
      I2 => icmp_ln1039_12_fu_3362_p2_carry_0,
      I3 => icmp_ln1039_12_fu_3362_p2_carry(1),
      O => \q0_reg[3]_0\(0)
    );
icmp_ln1039_8_fu_3302_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_8_fu_3302_p2_carry(0),
      I2 => icmp_ln1039_8_fu_3302_p2_carry(1),
      I3 => icmp_ln1039_8_fu_3302_p2_carry_0,
      O => DI(0)
    );
icmp_ln1039_8_fu_3302_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_8_fu_3302_p2_carry(0),
      I2 => icmp_ln1039_8_fu_3302_p2_carry_0,
      I3 => icmp_ln1039_8_fu_3302_p2_carry(1),
      O => S(0)
    );
icmp_ln1039_9_fu_3317_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_9_fu_3317_p2_carry(0),
      I2 => icmp_ln1039_9_fu_3317_p2_carry(1),
      I3 => icmp_ln1039_9_fu_3317_p2_carry_0,
      O => \q0_reg[1]_1\(0)
    );
icmp_ln1039_9_fu_3317_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_9_fu_3317_p2_carry(0),
      I2 => icmp_ln1039_9_fu_3317_p2_carry_0,
      I3 => icmp_ln1039_9_fu_3317_p2_carry(1),
      O => \q0_reg[1]_0\(0)
    );
\q0[2]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \^nf_2_reg_3669_reg[1]\
    );
\q0_reg/i_\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => p_ZL7threshs_0_ce0,
      O => \^nf_2_reg_3669_reg[0]\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => Q(0),
      Q => \^q0\(0),
      R => \q0_reg[1]_2\
    );
\q0_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \^nf_2_reg_3669_reg[1]\,
      Q => \^q0\(1),
      S => \^nf_2_reg_3669_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_10_fu_3332_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_10_fu_3332_p2_carry_0 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R is
  signal \q0[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \q0_reg_n_3_[4]\ : STD_LOGIC;
begin
icmp_ln1039_10_fu_3332_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_10_fu_3332_p2_carry(2),
      I2 => icmp_ln1039_10_fu_3332_p2_carry(3),
      I3 => q0(0),
      O => DI(1)
    );
icmp_ln1039_10_fu_3332_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_10_fu_3332_p2_carry(0),
      I2 => icmp_ln1039_10_fu_3332_p2_carry(1),
      I3 => icmp_ln1039_10_fu_3332_p2_carry_0,
      O => DI(0)
    );
icmp_ln1039_10_fu_3332_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_10_fu_3332_p2_carry(2),
      I2 => q0(0),
      I3 => icmp_ln1039_10_fu_3332_p2_carry(3),
      O => S(1)
    );
icmp_ln1039_10_fu_3332_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_10_fu_3332_p2_carry(0),
      I2 => icmp_ln1039_10_fu_3332_p2_carry_0,
      I3 => icmp_ln1039_10_fu_3332_p2_carry(1),
      O => S(0)
    );
\q0[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[4]_i_1__2_n_3\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[4]_i_1__2_n_3\,
      Q => \q0_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R is
  port (
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_11_fu_3347_p2_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln1039_11_fu_3347_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_11_fu_3347_p2_carry_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R is
  signal \q0[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \q0_reg_n_3_[4]\ : STD_LOGIC;
begin
icmp_ln1039_11_fu_3347_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_11_fu_3347_p2_carry(4),
      I2 => icmp_ln1039_11_fu_3347_p2_carry(5),
      I3 => icmp_ln1039_11_fu_3347_p2_carry_1,
      O => DI(2)
    );
icmp_ln1039_11_fu_3347_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_11_fu_3347_p2_carry(2),
      I1 => icmp_ln1039_11_fu_3347_p2_carry(3),
      I2 => \q0_reg_n_3_[4]\,
      O => DI(1)
    );
icmp_ln1039_11_fu_3347_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_11_fu_3347_p2_carry(0),
      I2 => icmp_ln1039_11_fu_3347_p2_carry(1),
      I3 => icmp_ln1039_11_fu_3347_p2_carry_0,
      O => DI(0)
    );
icmp_ln1039_11_fu_3347_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_11_fu_3347_p2_carry(4),
      I2 => icmp_ln1039_11_fu_3347_p2_carry_1,
      I3 => icmp_ln1039_11_fu_3347_p2_carry(5),
      O => S(2)
    );
icmp_ln1039_11_fu_3347_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_11_fu_3347_p2_carry(2),
      I1 => \q0_reg_n_3_[4]\,
      I2 => icmp_ln1039_11_fu_3347_p2_carry(3),
      O => S(1)
    );
icmp_ln1039_11_fu_3347_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_11_fu_3347_p2_carry(0),
      I2 => icmp_ln1039_11_fu_3347_p2_carry_0,
      I3 => icmp_ln1039_11_fu_3347_p2_carry(1),
      O => S(0)
    );
\q0[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \q0[4]_i_1__3_n_3\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[4]_i_1__3_n_3\,
      Q => \q0_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_i_i_i3_9_3120_fu_286_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_i_i_i3_9_3120_fu_286_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_1_fu_3197_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_1_fu_3197_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_4_fu_3242_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_4_fu_3242_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_9_fu_3317_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R is
  signal \q0[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
begin
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
icmp_ln1039_1_fu_3197_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_1_fu_3197_p2_carry(2),
      I2 => icmp_ln1039_1_fu_3197_p2_carry(3),
      I3 => \^q0_reg[5]_0\,
      O => DI(1)
    );
icmp_ln1039_1_fu_3197_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_1_fu_3197_p2_carry(0),
      I2 => icmp_ln1039_1_fu_3197_p2_carry(1),
      I3 => icmp_ln1039_1_fu_3197_p2_carry_0,
      O => DI(0)
    );
icmp_ln1039_1_fu_3197_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_1_fu_3197_p2_carry(2),
      I2 => \^q0_reg[5]_0\,
      I3 => icmp_ln1039_1_fu_3197_p2_carry(3),
      O => S(1)
    );
icmp_ln1039_1_fu_3197_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_1_fu_3197_p2_carry(0),
      I2 => icmp_ln1039_1_fu_3197_p2_carry_0,
      I3 => icmp_ln1039_1_fu_3197_p2_carry(1),
      O => S(0)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_4_fu_3242_p2_carry(2),
      I2 => icmp_ln1039_4_fu_3242_p2_carry(3),
      I3 => \^q0_reg[5]_0\,
      O => \q0_reg[4]_2\(1)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_4_fu_3242_p2_carry(0),
      I2 => icmp_ln1039_4_fu_3242_p2_carry(1),
      I3 => icmp_ln1039_4_fu_3242_p2_carry_0,
      O => \q0_reg[4]_2\(0)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_4_fu_3242_p2_carry(2),
      I2 => \^q0_reg[5]_0\,
      I3 => icmp_ln1039_4_fu_3242_p2_carry(3),
      O => \q0_reg[4]_1\(1)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_4_fu_3242_p2_carry(0),
      I2 => icmp_ln1039_4_fu_3242_p2_carry_0,
      I3 => icmp_ln1039_4_fu_3242_p2_carry(1),
      O => \q0_reg[4]_1\(0)
    );
icmp_ln1039_9_fu_3317_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => icmp_ln1039_9_fu_3317_p2_carry(0),
      I1 => icmp_ln1039_9_fu_3317_p2_carry(1),
      I2 => \^q0_reg[5]_0\,
      O => \add_i_i_i3_9_3120_fu_286_reg[2]\(0)
    );
icmp_ln1039_9_fu_3317_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => icmp_ln1039_9_fu_3317_p2_carry(0),
      I1 => \^q0_reg[5]_0\,
      I2 => icmp_ln1039_9_fu_3317_p2_carry(1),
      O => \add_i_i_i3_9_3120_fu_286_reg[2]_0\(0)
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[4]_i_1__0_n_3\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[4]_i_1__0_n_3\,
      Q => \^q0_reg[4]_0\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => Q(1),
      Q => \^q0_reg[5]_0\,
      S => \q0_reg[5]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R is
  port (
    \nf_2_reg_3669_reg[1]\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[3]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[2]_1\ : in STD_LOGIC;
    \q0_reg[2]_2\ : in STD_LOGIC;
    icmp_ln1039_fu_3182_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_1_fu_3197_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_1_fu_3197_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_2_fu_3212_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_10_fu_3332_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_14_fu_3392_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_14_fu_3392_p2_carry_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R is
  signal \^nf_2_reg_3669_reg[1]\ : STD_LOGIC;
  signal \q0[4]_i_1_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1_n_3\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \q0_reg_n_3_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \q0[5]_i_1\ : label is "soft_lutpair271";
begin
  \nf_2_reg_3669_reg[1]\ <= \^nf_2_reg_3669_reg[1]\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
icmp_ln1039_10_fu_3332_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_10_fu_3332_p2_carry(0),
      I2 => icmp_ln1039_10_fu_3332_p2_carry(1),
      I3 => \^q0_reg[4]_0\,
      O => \q0_reg[3]_2\(0)
    );
icmp_ln1039_10_fu_3332_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_10_fu_3332_p2_carry(0),
      I2 => \^q0_reg[4]_0\,
      I3 => icmp_ln1039_10_fu_3332_p2_carry(1),
      O => \q0_reg[3]_1\(0)
    );
icmp_ln1039_14_fu_3392_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => icmp_ln1039_14_fu_3392_p2_carry(0),
      I2 => icmp_ln1039_14_fu_3392_p2_carry(1),
      I3 => icmp_ln1039_14_fu_3392_p2_carry_0,
      O => \q0_reg[5]_3\(0)
    );
icmp_ln1039_14_fu_3392_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => icmp_ln1039_14_fu_3392_p2_carry(0),
      I2 => icmp_ln1039_14_fu_3392_p2_carry_0,
      I3 => icmp_ln1039_14_fu_3392_p2_carry(1),
      O => \q0_reg[5]_2\(0)
    );
icmp_ln1039_1_fu_3197_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => icmp_ln1039_1_fu_3197_p2_carry(0),
      I2 => icmp_ln1039_1_fu_3197_p2_carry(1),
      I3 => icmp_ln1039_1_fu_3197_p2_carry_0,
      O => \q0_reg[5]_1\(0)
    );
icmp_ln1039_1_fu_3197_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => icmp_ln1039_1_fu_3197_p2_carry(0),
      I2 => icmp_ln1039_1_fu_3197_p2_carry_0,
      I3 => icmp_ln1039_1_fu_3197_p2_carry(1),
      O => \q0_reg[5]_0\(0)
    );
icmp_ln1039_2_fu_3212_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_2_fu_3212_p2_carry(2),
      I2 => icmp_ln1039_2_fu_3212_p2_carry(3),
      I3 => \q0_reg_n_3_[5]\,
      O => \q0_reg[4]_2\(1)
    );
icmp_ln1039_2_fu_3212_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => icmp_ln1039_2_fu_3212_p2_carry(0),
      I2 => icmp_ln1039_2_fu_3212_p2_carry(1),
      I3 => \^q0_reg[3]_0\,
      O => \q0_reg[4]_2\(0)
    );
icmp_ln1039_2_fu_3212_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_2_fu_3212_p2_carry(2),
      I2 => \q0_reg_n_3_[5]\,
      I3 => icmp_ln1039_2_fu_3212_p2_carry(3),
      O => \q0_reg[4]_1\(1)
    );
icmp_ln1039_2_fu_3212_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => icmp_ln1039_2_fu_3212_p2_carry(0),
      I2 => \^q0_reg[3]_0\,
      I3 => icmp_ln1039_2_fu_3212_p2_carry(1),
      O => \q0_reg[4]_1\(0)
    );
icmp_ln1039_fu_3182_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => icmp_ln1039_fu_3182_p2_carry(0),
      I2 => icmp_ln1039_fu_3182_p2_carry(1),
      I3 => \^q0_reg[4]_0\,
      O => DI(0)
    );
icmp_ln1039_fu_3182_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[5]\,
      I1 => icmp_ln1039_fu_3182_p2_carry(0),
      I2 => \^q0_reg[4]_0\,
      I3 => icmp_ln1039_fu_3182_p2_carry(1),
      O => S(0)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[4]_i_1_n_3\
    );
\q0[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \q0[5]_i_1_n_3\
    );
\q0_reg/i_\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => p_ZL7threshs_0_ce0,
      O => \^nf_2_reg_3669_reg[1]\
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0_reg[2]_2\,
      Q => \^q0_reg[2]_0\,
      R => \q0_reg[2]_1\
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => Q(0),
      Q => \^q0_reg[3]_0\,
      R => \^nf_2_reg_3669_reg[1]\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[4]_i_1_n_3\,
      Q => \^q0_reg[4]_0\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[5]_i_1_n_3\,
      Q => \q0_reg_n_3_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R is
  port (
    \q0_reg[3]_0\ : out STD_LOGIC;
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[2]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[3]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[5]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_i_i_i3_2_3106_fu_258_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_i_i_i3_2_3106_fu_258_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_3\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[1]_4\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_5\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[1]_6\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[5]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[1]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[1]_8\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[4]_3\ : in STD_LOGIC;
    \q0_reg[2]_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_7_fu_3287_p2_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln1039_14_fu_3392_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_fu_3182_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_2_fu_3212_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_3_fu_3227_p2_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln1039_4_fu_3242_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_15_fu_3407_p2_carry : in STD_LOGIC;
    icmp_ln1039_5_fu_3257_p2_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln1039_6_fu_3272_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_8_fu_3302_p2_carry : in STD_LOGIC;
    icmp_ln1039_8_fu_3302_p2_carry_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_13_fu_3377_p2_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln1039_15_fu_3407_p2_carry_0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R is
  signal \q0[3]_i_1_n_3\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[2]_0\ : STD_LOGIC;
  signal \^q0_reg[3]_0\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
begin
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[2]_0\ <= \^q0_reg[2]_0\;
  \q0_reg[3]_0\ <= \^q0_reg[3]_0\;
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
icmp_ln1039_13_fu_3377_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_13_fu_3377_p2_carry(4),
      I2 => icmp_ln1039_13_fu_3377_p2_carry(5),
      I3 => \^q0_reg[2]_0\,
      O => \q0_reg[1]_6\(2)
    );
icmp_ln1039_13_fu_3377_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => icmp_ln1039_13_fu_3377_p2_carry(2),
      I1 => icmp_ln1039_13_fu_3377_p2_carry(3),
      I2 => \^q0_reg[1]_0\,
      O => \q0_reg[1]_6\(1)
    );
icmp_ln1039_13_fu_3377_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_13_fu_3377_p2_carry(0),
      I2 => icmp_ln1039_13_fu_3377_p2_carry(1),
      I3 => \^q0_reg[1]_0\,
      O => \q0_reg[1]_6\(0)
    );
icmp_ln1039_13_fu_3377_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_13_fu_3377_p2_carry(4),
      I2 => \^q0_reg[2]_0\,
      I3 => icmp_ln1039_13_fu_3377_p2_carry(5),
      O => \q0_reg[1]_5\(2)
    );
icmp_ln1039_13_fu_3377_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => icmp_ln1039_13_fu_3377_p2_carry(2),
      I1 => \^q0_reg[1]_0\,
      I2 => icmp_ln1039_13_fu_3377_p2_carry(3),
      O => \q0_reg[1]_5\(1)
    );
icmp_ln1039_13_fu_3377_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_13_fu_3377_p2_carry(0),
      I2 => \^q0_reg[1]_0\,
      I3 => icmp_ln1039_13_fu_3377_p2_carry(1),
      O => \q0_reg[1]_5\(0)
    );
icmp_ln1039_14_fu_3392_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_14_fu_3392_p2_carry(2),
      I2 => icmp_ln1039_14_fu_3392_p2_carry(3),
      I3 => \^q0_reg[4]_0\,
      O => DI(1)
    );
icmp_ln1039_14_fu_3392_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_14_fu_3392_p2_carry(0),
      I2 => icmp_ln1039_14_fu_3392_p2_carry(1),
      O => DI(0)
    );
icmp_ln1039_14_fu_3392_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_14_fu_3392_p2_carry(2),
      I2 => \^q0_reg[4]_0\,
      I3 => icmp_ln1039_14_fu_3392_p2_carry(3),
      O => \q0_reg[5]_3\(1)
    );
icmp_ln1039_14_fu_3392_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_14_fu_3392_p2_carry(0),
      I2 => icmp_ln1039_14_fu_3392_p2_carry(1),
      O => \q0_reg[5]_3\(0)
    );
icmp_ln1039_15_fu_3407_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_15_fu_3407_p2_carry_0(4),
      I2 => icmp_ln1039_15_fu_3407_p2_carry_0(5),
      I3 => \^q0_reg[2]_0\,
      O => \q0_reg[1]_8\(2)
    );
icmp_ln1039_15_fu_3407_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_15_fu_3407_p2_carry_0(2),
      I1 => icmp_ln1039_15_fu_3407_p2_carry_0(3),
      I2 => \^q0_reg[1]_0\,
      O => \q0_reg[1]_8\(1)
    );
icmp_ln1039_15_fu_3407_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => icmp_ln1039_15_fu_3407_p2_carry_0(0),
      I2 => icmp_ln1039_15_fu_3407_p2_carry_0(1),
      I3 => icmp_ln1039_15_fu_3407_p2_carry,
      O => \q0_reg[1]_8\(0)
    );
icmp_ln1039_15_fu_3407_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_15_fu_3407_p2_carry_0(4),
      I2 => \^q0_reg[2]_0\,
      I3 => icmp_ln1039_15_fu_3407_p2_carry_0(5),
      O => \q0_reg[1]_7\(2)
    );
icmp_ln1039_15_fu_3407_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_15_fu_3407_p2_carry_0(2),
      I1 => \^q0_reg[1]_0\,
      I2 => icmp_ln1039_15_fu_3407_p2_carry_0(3),
      O => \q0_reg[1]_7\(1)
    );
icmp_ln1039_15_fu_3407_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => icmp_ln1039_15_fu_3407_p2_carry_0(0),
      I2 => icmp_ln1039_15_fu_3407_p2_carry,
      I3 => icmp_ln1039_15_fu_3407_p2_carry_0(1),
      O => \q0_reg[1]_7\(0)
    );
icmp_ln1039_2_fu_3212_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => icmp_ln1039_2_fu_3212_p2_carry(0),
      I1 => icmp_ln1039_2_fu_3212_p2_carry(1),
      I2 => \^q0_reg[3]_0\,
      O => \add_i_i_i3_2_3106_fu_258_reg[0]\(0)
    );
icmp_ln1039_2_fu_3212_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => icmp_ln1039_2_fu_3212_p2_carry(0),
      I1 => \^q0_reg[3]_0\,
      I2 => icmp_ln1039_2_fu_3212_p2_carry(1),
      O => \add_i_i_i3_2_3106_fu_258_reg[0]_0\(0)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(4),
      I2 => icmp_ln1039_3_fu_3227_p2_carry(5),
      I3 => \^q0_reg[5]_0\,
      O => \q0_reg[4]_2\(2)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(2),
      I2 => icmp_ln1039_3_fu_3227_p2_carry(3),
      I3 => \^q0_reg[3]_0\,
      O => \q0_reg[4]_2\(1)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(0),
      I2 => icmp_ln1039_3_fu_3227_p2_carry(1),
      I3 => \^q0_reg[1]_0\,
      O => \q0_reg[4]_2\(0)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(4),
      I2 => \^q0_reg[5]_0\,
      I3 => icmp_ln1039_3_fu_3227_p2_carry(5),
      O => \q0_reg[4]_1\(2)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(2),
      I2 => \^q0_reg[3]_0\,
      I3 => icmp_ln1039_3_fu_3227_p2_carry(3),
      O => \q0_reg[4]_1\(1)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(0),
      I2 => \^q0_reg[1]_0\,
      I3 => icmp_ln1039_3_fu_3227_p2_carry(1),
      O => \q0_reg[4]_1\(0)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_4_fu_3242_p2_carry(0),
      I2 => icmp_ln1039_4_fu_3242_p2_carry(1),
      I3 => icmp_ln1039_15_fu_3407_p2_carry,
      O => \q0_reg[1]_2\(0)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_4_fu_3242_p2_carry(0),
      I2 => icmp_ln1039_15_fu_3407_p2_carry,
      I3 => icmp_ln1039_4_fu_3242_p2_carry(1),
      O => \q0_reg[1]_1\(0)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_5_fu_3257_p2_carry(4),
      I2 => icmp_ln1039_5_fu_3257_p2_carry(5),
      I3 => \^q0_reg[2]_0\,
      O => \q0_reg[1]_4\(2)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_5_fu_3257_p2_carry(2),
      I1 => icmp_ln1039_5_fu_3257_p2_carry(3),
      I2 => \^q0_reg[1]_0\,
      O => \q0_reg[1]_4\(1)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_5_fu_3257_p2_carry(0),
      I2 => icmp_ln1039_5_fu_3257_p2_carry(1),
      I3 => icmp_ln1039_15_fu_3407_p2_carry,
      O => \q0_reg[1]_4\(0)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_5_fu_3257_p2_carry(4),
      I2 => \^q0_reg[2]_0\,
      I3 => icmp_ln1039_5_fu_3257_p2_carry(5),
      O => \q0_reg[1]_3\(2)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_5_fu_3257_p2_carry(2),
      I1 => \^q0_reg[1]_0\,
      I2 => icmp_ln1039_5_fu_3257_p2_carry(3),
      O => \q0_reg[1]_3\(1)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_5_fu_3257_p2_carry(0),
      I2 => icmp_ln1039_15_fu_3407_p2_carry,
      I3 => icmp_ln1039_5_fu_3257_p2_carry(1),
      O => \q0_reg[1]_3\(0)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => icmp_ln1039_6_fu_3272_p2_carry(0),
      I2 => icmp_ln1039_6_fu_3272_p2_carry(1),
      I3 => \^q0_reg[5]_0\,
      O => \q0_reg[2]_2\(0)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[2]_0\,
      I1 => icmp_ln1039_6_fu_3272_p2_carry(0),
      I2 => \^q0_reg[5]_0\,
      I3 => icmp_ln1039_6_fu_3272_p2_carry(1),
      O => \q0_reg[2]_1\(0)
    );
icmp_ln1039_7_fu_3287_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_7_fu_3287_p2_carry(4),
      I2 => icmp_ln1039_7_fu_3287_p2_carry(5),
      I3 => icmp_ln1039_8_fu_3302_p2_carry,
      O => \q0_reg[3]_1\(2)
    );
icmp_ln1039_7_fu_3287_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_7_fu_3287_p2_carry(2),
      I2 => icmp_ln1039_7_fu_3287_p2_carry(3),
      I3 => \^q0_reg[3]_0\,
      O => \q0_reg[3]_1\(1)
    );
icmp_ln1039_7_fu_3287_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_7_fu_3287_p2_carry(1),
      O => \q0_reg[3]_1\(0)
    );
icmp_ln1039_7_fu_3287_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_7_fu_3287_p2_carry(4),
      I2 => icmp_ln1039_8_fu_3302_p2_carry,
      I3 => icmp_ln1039_7_fu_3287_p2_carry(5),
      O => S(2)
    );
icmp_ln1039_7_fu_3287_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_7_fu_3287_p2_carry(2),
      I2 => \^q0_reg[3]_0\,
      I3 => icmp_ln1039_7_fu_3287_p2_carry(3),
      O => S(1)
    );
icmp_ln1039_7_fu_3287_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_7_fu_3287_p2_carry(1),
      I2 => icmp_ln1039_7_fu_3287_p2_carry(0),
      O => S(0)
    );
icmp_ln1039_8_fu_3302_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_8_fu_3302_p2_carry_0(0),
      I2 => icmp_ln1039_8_fu_3302_p2_carry_0(1),
      I3 => icmp_ln1039_8_fu_3302_p2_carry,
      O => \q0_reg[3]_3\(0)
    );
icmp_ln1039_8_fu_3302_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_8_fu_3302_p2_carry_0(0),
      I2 => icmp_ln1039_8_fu_3302_p2_carry,
      I3 => icmp_ln1039_8_fu_3302_p2_carry_0(1),
      O => \q0_reg[3]_2\(0)
    );
icmp_ln1039_fu_3182_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_fu_3182_p2_carry(2),
      I2 => icmp_ln1039_fu_3182_p2_carry(3),
      I3 => q0(1),
      O => \q0_reg[5]_2\(1)
    );
icmp_ln1039_fu_3182_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_fu_3182_p2_carry(0),
      I2 => icmp_ln1039_fu_3182_p2_carry(1),
      I3 => q0(0),
      O => \q0_reg[5]_2\(0)
    );
icmp_ln1039_fu_3182_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_fu_3182_p2_carry(2),
      I2 => q0(1),
      I3 => icmp_ln1039_fu_3182_p2_carry(3),
      O => \q0_reg[5]_1\(1)
    );
icmp_ln1039_fu_3182_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[3]_0\,
      I1 => icmp_ln1039_fu_3182_p2_carry(0),
      I2 => q0(0),
      I3 => icmp_ln1039_fu_3182_p2_carry(1),
      O => \q0_reg[5]_1\(0)
    );
\q0[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[3]_i_1_n_3\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => Q(1),
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0_reg[2]_3\,
      Q => \^q0_reg[2]_0\,
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[3]_i_1_n_3\,
      Q => \^q0_reg[3]_0\,
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0_reg[4]_3\,
      Q => \^q0_reg[4]_0\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => Q(0),
      Q => \^q0_reg[5]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R is
  port (
    \q0_reg[5]_0\ : out STD_LOGIC;
    \nf_2_reg_3669_reg[1]\ : out STD_LOGIC;
    p_ZL7threshs_0_ce0 : out STD_LOGIC;
    \nf_2_reg_3669_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    icmp_ln290_reg_3866_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln249_reg_3674_pp0_iter1_reg : in STD_LOGIC;
    \q0_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    icmp_ln1039_6_fu_3272_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_6_fu_3272_p2_carry_0 : in STD_LOGIC;
    \q0_reg[2]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R is
  signal \^nf_2_reg_3669_reg[0]\ : STD_LOGIC;
  signal \^nf_2_reg_3669_reg[1]\ : STD_LOGIC;
  signal \^p_zl7threshs_0_ce0\ : STD_LOGIC;
  signal \q0[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \q0_reg_n_3_[2]\ : STD_LOGIC;
  signal \q0_reg_n_3_[4]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[2]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \q0[4]_i_1__1\ : label is "soft_lutpair272";
begin
  \nf_2_reg_3669_reg[0]\ <= \^nf_2_reg_3669_reg[0]\;
  \nf_2_reg_3669_reg[1]\ <= \^nf_2_reg_3669_reg[1]\;
  p_ZL7threshs_0_ce0 <= \^p_zl7threshs_0_ce0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
icmp_ln1039_6_fu_3272_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_6_fu_3272_p2_carry(2),
      I2 => icmp_ln1039_6_fu_3272_p2_carry(3),
      I3 => \^q0_reg[5]_0\,
      O => DI(1)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[2]\,
      I1 => icmp_ln1039_6_fu_3272_p2_carry(0),
      I2 => icmp_ln1039_6_fu_3272_p2_carry(1),
      I3 => icmp_ln1039_6_fu_3272_p2_carry_0,
      O => DI(0)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_6_fu_3272_p2_carry(2),
      I2 => \^q0_reg[5]_0\,
      I3 => icmp_ln1039_6_fu_3272_p2_carry(3),
      O => S(1)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[2]\,
      I1 => icmp_ln1039_6_fu_3272_p2_carry(0),
      I2 => icmp_ln1039_6_fu_3272_p2_carry_0,
      I3 => icmp_ln1039_6_fu_3272_p2_carry(1),
      O => S(0)
    );
\icmp_ln249_reg_3674_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2A2A2AAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => icmp_ln290_reg_3866_pp0_iter1_reg,
      I2 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I3 => \q0_reg[4]_0\(0),
      I4 => out_V_TREADY_int_regslice,
      I5 => ap_CS_iter2_fsm_state3,
      O => \^p_zl7threshs_0_ce0\
    );
\q0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_zl7threshs_0_ce0\,
      I1 => Q(1),
      O => \^nf_2_reg_3669_reg[1]\
    );
\q0[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \^nf_2_reg_3669_reg[0]\
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[4]_i_1__1_n_3\
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_zl7threshs_0_ce0\,
      D => \^nf_2_reg_3669_reg[0]\,
      Q => \q0_reg_n_3_[2]\,
      R => \q0_reg[2]_0\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_zl7threshs_0_ce0\,
      D => \q0[4]_i_1__1_n_3\,
      Q => \q0_reg_n_3_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \^p_zl7threshs_0_ce0\,
      D => \^nf_2_reg_3669_reg[0]\,
      Q => \^q0_reg[5]_0\,
      S => \^nf_2_reg_3669_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R is
  port (
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[0]_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_12_fu_3362_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R is
  signal \q0[0]_i_1_n_3\ : STD_LOGIC;
  signal \q0_reg_n_3_[0]\ : STD_LOGIC;
begin
icmp_ln1039_12_fu_3362_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[0]\,
      I1 => icmp_ln1039_12_fu_3362_p2_carry(2),
      I2 => icmp_ln1039_12_fu_3362_p2_carry(3),
      I3 => q0(0),
      O => \q0_reg[0]_1\(1)
    );
icmp_ln1039_12_fu_3362_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_12_fu_3362_p2_carry(0),
      I1 => icmp_ln1039_12_fu_3362_p2_carry(1),
      I2 => \q0_reg_n_3_[0]\,
      O => \q0_reg[0]_1\(0)
    );
icmp_ln1039_12_fu_3362_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[0]\,
      I1 => icmp_ln1039_12_fu_3362_p2_carry(2),
      I2 => q0(0),
      I3 => icmp_ln1039_12_fu_3362_p2_carry(3),
      O => \q0_reg[0]_0\(1)
    );
icmp_ln1039_12_fu_3362_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_12_fu_3362_p2_carry(0),
      I1 => \q0_reg_n_3_[0]\,
      I2 => icmp_ln1039_12_fu_3362_p2_carry(1),
      O => \q0_reg[0]_0\(0)
    );
icmp_ln1039_8_fu_3302_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => \q0_reg_n_3_[0]\,
      I1 => Q(0),
      I2 => Q(1),
      O => DI(0)
    );
icmp_ln1039_8_fu_3302_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \q0_reg_n_3_[0]\,
      I1 => Q(0),
      I2 => Q(1),
      O => S(0)
    );
\q0[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \q0_reg[0]_2\(0),
      I1 => \q0_reg[0]_2\(1),
      O => \q0[0]_i_1_n_3\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[0]_i_1_n_3\,
      Q => \q0_reg_n_3_[0]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    icmp_ln249_fu_672_p2 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_payload_A_reg[3]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]\ : out STD_LOGIC;
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln290_fu_2585_p2 : out STD_LOGIC;
    \B_V_data_1_state[1]_i_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_246_reg[4]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state[1]_i_2_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln272_reg_3686_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[31]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    sf_2_fu_2579_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_sig_allocacmp_nf_2__0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \nf_1_fu_378_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \nf_1_fu_378_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg : in STD_LOGIC;
    \i_fu_246_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln290_reg_3866_reg[0]\ : in STD_LOGIC;
    \icmp_ln290_reg_3866_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel_rd_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_6_reg_3721_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \icmp_ln272_reg_3686_reg[0]_0\ : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln249_reg_3674_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln290_reg_3866_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[1]\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[1]\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[1]\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[1]\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[1]\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[1]\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[1]\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[1]\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[1]\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[1]\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_3\ : in STD_LOGIC;
    \add_ln840_2_reg_3711[1]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln290_reg_3866_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_3866_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln290_reg_3866_reg[0]_3\ : in STD_LOGIC;
    \nf_1_fu_378_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nf_1_fu_378_reg[0]\ : in STD_LOGIC;
    \nf_1_fu_378_reg[0]_0\ : in STD_LOGIC;
    \nf_1_fu_378_reg[0]_1\ : in STD_LOGIC;
    \nf_1_fu_378[31]_i_2_0\ : in STD_LOGIC;
    \nf_1_fu_378[31]_i_2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init is
  signal \^b_v_data_1_payload_b_reg[0]\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[2]\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[3]\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_9_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_16_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_17_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_20_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_22_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_6_reg_3721[1]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_3_n_3\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \i_fu_246[4]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_246[5]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_246[6]_i_2_n_3\ : STD_LOGIC;
  signal \^i_fu_246_reg[4]\ : STD_LOGIC;
  signal \^icmp_ln249_fu_672_p2\ : STD_LOGIC;
  signal \icmp_ln249_reg_3674[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_9_n_3\ : STD_LOGIC;
  signal \^icmp_ln290_fu_2585_p2\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_3_n_3\ : STD_LOGIC;
  signal \inputBuf_V_14_fu_370[3]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_15_fu_374[3]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_3_n_3\ : STD_LOGIC;
  signal \^sf_2_fu_2579_p2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xor_ln1019_3_reg_3706[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln1019_3_reg_3706[0]_i_4_n_3\ : STD_LOGIC;
  signal \xor_ln1019_3_reg_3706[0]_i_5_n_3\ : STD_LOGIC;
  signal \xor_ln1019_3_reg_3706[0]_i_7_n_3\ : STD_LOGIC;
  signal \xor_ln1019_3_reg_3706[0]_i_9_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln840_2_reg_3711[1]_i_19\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_i_1 : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \i_fu_246[0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \i_fu_246[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i_fu_246[2]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \i_fu_246[4]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \i_fu_246[5]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \icmp_ln249_reg_3674[0]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_3866[0]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \inputBuf_V_14_fu_370[3]_i_2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_374[3]_i_3\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \nf_1_fu_378[0]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sf_fu_242[0]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sf_fu_242[31]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \sf_fu_242[31]_i_2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \xor_ln1019_3_reg_3706[0]_i_10\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \xor_ln1019_3_reg_3706[0]_i_6\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \xor_ln1019_3_reg_3706[0]_i_8\ : label is "soft_lutpair259";
begin
  \B_V_data_1_payload_B_reg[0]\ <= \^b_v_data_1_payload_b_reg[0]\;
  \B_V_data_1_payload_B_reg[2]\ <= \^b_v_data_1_payload_b_reg[2]\;
  \B_V_data_1_payload_B_reg[3]\ <= \^b_v_data_1_payload_b_reg[3]\;
  \B_V_data_1_state_reg[0]\ <= \^b_v_data_1_state_reg[0]\;
  \i_fu_246_reg[4]\ <= \^i_fu_246_reg[4]\;
  icmp_ln249_fu_672_p2 <= \^icmp_ln249_fu_672_p2\;
  icmp_ln290_fu_2585_p2 <= \^icmp_ln290_fu_2585_p2\;
  sf_2_fu_2579_p2(0) <= \^sf_2_fu_2579_p2\(0);
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^i_fu_246_reg[4]\,
      I1 => B_V_data_1_sel_rd_reg(2),
      I2 => B_V_data_1_sel_rd_reg_0,
      O => \ap_CS_fsm_reg[2]_1\
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg(2),
      I1 => \^b_v_data_1_state_reg[0]\,
      I2 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_state[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(28),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => \nf_1_fu_378_reg[31]\(27),
      I3 => \nf_1_fu_378_reg[31]\(14),
      I4 => \nf_1_fu_378_reg[31]\(29),
      I5 => \B_V_data_1_state[1]_i_12_n_3\,
      O => \B_V_data_1_state[1]_i_10_n_3\
    );
\B_V_data_1_state[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(5),
      I1 => \nf_1_fu_378_reg[31]\(24),
      I2 => \nf_1_fu_378_reg[31]\(4),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(20),
      O => \B_V_data_1_state[1]_i_11_n_3\
    );
\B_V_data_1_state[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(6),
      I1 => \nf_1_fu_378_reg[31]\(11),
      I2 => \nf_1_fu_378_reg[31]\(16),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(10),
      O => \B_V_data_1_state[1]_i_12_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      O => \^i_fu_246_reg[4]\
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => weights_V_TVALID_int_regslice,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I4 => \B_V_data_1_state[1]_i_4_n_3\,
      I5 => in0_V_TVALID_int_regslice,
      O => \^b_v_data_1_state_reg[0]\
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \B_V_data_1_state[1]_i_5_n_3\,
      I1 => \B_V_data_1_state[1]_i_6_n_3\,
      I2 => \B_V_data_1_state[1]_i_7_n_3\,
      I3 => \B_V_data_1_state[1]_i_8_n_3\,
      I4 => \B_V_data_1_state[1]_i_9_n_3\,
      I5 => \B_V_data_1_state[1]_i_10_n_3\,
      O => \B_V_data_1_state[1]_i_4_n_3\
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(12),
      I1 => \nf_1_fu_378_reg[31]\(13),
      I2 => \nf_1_fu_378_reg[31]\(22),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(17),
      O => \B_V_data_1_state[1]_i_5_n_3\
    );
\B_V_data_1_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(31),
      I1 => \nf_1_fu_378_reg[31]\(26),
      I2 => \nf_1_fu_378_reg[31]\(15),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(30),
      O => \B_V_data_1_state[1]_i_6_n_3\
    );
\B_V_data_1_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(8),
      I1 => \nf_1_fu_378_reg[31]\(9),
      I2 => \nf_1_fu_378_reg[31]\(7),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(25),
      O => \B_V_data_1_state[1]_i_7_n_3\
    );
\B_V_data_1_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(1),
      I1 => \nf_1_fu_378_reg[31]\(0),
      I2 => \nf_1_fu_378_reg[31]\(23),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(18),
      O => \B_V_data_1_state[1]_i_8_n_3\
    );
\B_V_data_1_state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(21),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => \nf_1_fu_378_reg[31]\(2),
      I3 => \nf_1_fu_378_reg[31]\(19),
      I4 => \nf_1_fu_378_reg[31]\(3),
      I5 => \B_V_data_1_state[1]_i_11_n_3\,
      O => \B_V_data_1_state[1]_i_9_n_3\
    );
\add_ln840_10_reg_3731[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_10_reg_3731_reg[1]\,
      I2 => \add_ln840_10_reg_3731_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_10_reg_3731_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_9\(0)
    );
\add_ln840_18_reg_3751[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_18_reg_3751_reg[1]\,
      I2 => \add_ln840_18_reg_3751_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_18_reg_3751_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_8\(0)
    );
\add_ln840_22_reg_3761[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_22_reg_3761_reg[1]\,
      I2 => \add_ln840_22_reg_3761_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_22_reg_3761_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_7\(0)
    );
\add_ln840_26_reg_3771[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_26_reg_3771_reg[1]\,
      I2 => \add_ln840_26_reg_3771_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_26_reg_3771_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_6\(0)
    );
\add_ln840_2_reg_3711[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FBFB0B080808"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_n_3\,
      I1 => Q(3),
      I2 => \i_fu_246[4]_i_2_n_3\,
      I3 => \add_ln840_2_reg_3711[1]_i_20_n_3\,
      I4 => Q(2),
      I5 => \add_ln840_2_reg_3711[1]_i_21_n_3\,
      O => \add_ln840_2_reg_3711[1]_i_10_n_3\
    );
\add_ln840_2_reg_3711[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_0\(2),
      I1 => \add_ln840_2_reg_3711[1]_i_19_1\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_2\(2),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_3\(2),
      O => \add_ln840_2_reg_3711[1]_i_11_n_3\
    );
\add_ln840_2_reg_3711[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_4\(2),
      I1 => \add_ln840_2_reg_3711[1]_i_19_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_6\(2),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_7\(2),
      O => \add_ln840_2_reg_3711[1]_i_12_n_3\
    );
\add_ln840_2_reg_3711[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_2\(2),
      I1 => \add_ln840_2_reg_3711[1]_i_10_3\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_0\(2),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_1\(2),
      O => \add_ln840_2_reg_3711[1]_i_13_n_3\
    );
\add_ln840_2_reg_3711[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_6\(2),
      I1 => \add_ln840_2_reg_3711[1]_i_10_7\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_4\(2),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_5\(2),
      O => \add_ln840_2_reg_3711[1]_i_14_n_3\
    );
\add_ln840_2_reg_3711[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_0\(0),
      I1 => \add_ln840_2_reg_3711[1]_i_19_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_2\(0),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_3\(0),
      O => \add_ln840_2_reg_3711[1]_i_15_n_3\
    );
\add_ln840_2_reg_3711[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_4\(0),
      I1 => \add_ln840_2_reg_3711[1]_i_19_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_6\(0),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_7\(0),
      O => \add_ln840_2_reg_3711[1]_i_16_n_3\
    );
\add_ln840_2_reg_3711[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_2\(0),
      I1 => \add_ln840_2_reg_3711[1]_i_10_3\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_0\(0),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_1\(0),
      O => \add_ln840_2_reg_3711[1]_i_17_n_3\
    );
\add_ln840_2_reg_3711[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_6\(0),
      I1 => \add_ln840_2_reg_3711[1]_i_10_7\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_4\(0),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_5\(0),
      O => \add_ln840_2_reg_3711[1]_i_18_n_3\
    );
\add_ln840_2_reg_3711[1]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51115DDD"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_22_n_3\,
      I1 => Q(2),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => \add_ln840_2_reg_3711[1]_i_23_n_3\,
      O => \add_ln840_2_reg_3711[1]_i_19_n_3\
    );
\add_ln840_2_reg_3711[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_0\(3),
      I1 => \add_ln840_2_reg_3711[1]_i_10_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_2\(3),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_3\(3),
      O => \add_ln840_2_reg_3711[1]_i_20_n_3\
    );
\add_ln840_2_reg_3711[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_4\(3),
      I1 => \add_ln840_2_reg_3711[1]_i_10_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_6\(3),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_7\(3),
      O => \add_ln840_2_reg_3711[1]_i_21_n_3\
    );
\add_ln840_2_reg_3711[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_4\(3),
      I1 => \add_ln840_2_reg_3711[1]_i_19_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_6\(3),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_7\(3),
      O => \add_ln840_2_reg_3711[1]_i_22_n_3\
    );
\add_ln840_2_reg_3711[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_0\(3),
      I1 => \add_ln840_2_reg_3711[1]_i_19_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_2\(3),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_3\(3),
      O => \add_ln840_2_reg_3711[1]_i_23_n_3\
    );
\add_ln840_2_reg_3711[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF444B0BBB000"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \add_ln840_6_reg_3721_reg[1]\(2),
      I3 => B_V_data_1_sel,
      I4 => \add_ln840_6_reg_3721_reg[1]_0\(2),
      I5 => \add_ln840_2_reg_3711[1]_i_8_n_3\,
      O => \^b_v_data_1_payload_b_reg[2]\
    );
\add_ln840_2_reg_3711[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000BBB4F444FFF"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \add_ln840_6_reg_3721_reg[1]\(0),
      I3 => B_V_data_1_sel,
      I4 => \add_ln840_6_reg_3721_reg[1]_0\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_9_n_3\,
      O => \^b_v_data_1_payload_b_reg[0]\
    );
\add_ln840_2_reg_3711[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444FFF4F000BBB0B"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \add_ln840_6_reg_3721_reg[1]_0\(3),
      I3 => B_V_data_1_sel,
      I4 => \add_ln840_6_reg_3721_reg[1]\(3),
      I5 => \add_ln840_2_reg_3711[1]_i_10_n_3\,
      O => \B_V_data_1_payload_A_reg[3]\
    );
\add_ln840_2_reg_3711[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_11_n_3\,
      I1 => \add_ln840_2_reg_3711[1]_i_12_n_3\,
      I2 => ap_sig_allocacmp_sf_1(3),
      I3 => \add_ln840_2_reg_3711[1]_i_13_n_3\,
      I4 => ap_sig_allocacmp_sf_1(2),
      I5 => \add_ln840_2_reg_3711[1]_i_14_n_3\,
      O => \add_ln840_2_reg_3711[1]_i_8_n_3\
    );
\add_ln840_2_reg_3711[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_15_n_3\,
      I1 => \add_ln840_2_reg_3711[1]_i_16_n_3\,
      I2 => ap_sig_allocacmp_sf_1(3),
      I3 => \add_ln840_2_reg_3711[1]_i_17_n_3\,
      I4 => ap_sig_allocacmp_sf_1(2),
      I5 => \add_ln840_2_reg_3711[1]_i_18_n_3\,
      O => \add_ln840_2_reg_3711[1]_i_9_n_3\
    );
\add_ln840_30_reg_3781[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_30_reg_3781_reg[1]\,
      I2 => \add_ln840_30_reg_3781_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_30_reg_3781_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_5\(0)
    );
\add_ln840_34_reg_3791[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_34_reg_3791_reg[1]\,
      I2 => \add_ln840_34_reg_3791_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_34_reg_3791_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_4\(0)
    );
\add_ln840_42_reg_3811[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_42_reg_3811_reg[1]\,
      I2 => \add_ln840_42_reg_3811_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_42_reg_3811_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_3\(0)
    );
\add_ln840_46_reg_3821[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_46_reg_3821_reg[1]\,
      I2 => \add_ln840_46_reg_3821_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_46_reg_3821_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_2\(0)
    );
\add_ln840_50_reg_3831[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_50_reg_3831_reg[1]\,
      I2 => \add_ln840_50_reg_3831_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_50_reg_3831_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_1\(0)
    );
\add_ln840_58_reg_3851[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_58_reg_3851_reg[1]\,
      I2 => \add_ln840_58_reg_3851_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_58_reg_3851_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_0\(0)
    );
\add_ln840_6_reg_3721[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_6_reg_3721_reg[1]_1\,
      I2 => \add_ln840_6_reg_3721_reg[1]_2\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_6_reg_3721_reg[1]_3\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_10\(0)
    );
\add_ln840_6_reg_3721[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF444B0BBB000"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \add_ln840_6_reg_3721_reg[1]\(3),
      I3 => B_V_data_1_sel,
      I4 => \add_ln840_6_reg_3721_reg[1]_0\(3),
      I5 => \add_ln840_6_reg_3721[1]_i_6_n_3\,
      O => \^b_v_data_1_payload_b_reg[3]\
    );
\add_ln840_6_reg_3721[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04070404F4F7F7F7"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_n_3\,
      I1 => Q(3),
      I2 => \i_fu_246[4]_i_2_n_3\,
      I3 => \add_ln840_2_reg_3711[1]_i_20_n_3\,
      I4 => Q(2),
      I5 => \add_ln840_2_reg_3711[1]_i_21_n_3\,
      O => \add_ln840_6_reg_3721[1]_i_6_n_3\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => B_V_data_1_sel_rd_reg(2),
      I3 => ap_done_reg1,
      I4 => B_V_data_1_sel_rd_reg(1),
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2A2A200000000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => icmp_ln290_reg_3866_pp0_iter1_reg,
      I2 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I3 => B_V_data_1_sel_rd_reg(2),
      I4 => out_V_TREADY_int_regslice,
      I5 => ap_CS_iter2_fsm_state3,
      O => ap_done_reg1
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => B_V_data_1_sel_rd_reg(2),
      I3 => B_V_data_1_sel_rd_reg(0),
      O => \ap_CS_fsm_reg[2]_0\(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45554545"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg(1),
      I1 => ap_done_reg1,
      I2 => B_V_data_1_sel_rd_reg(2),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I2 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF1FFFFFF"
    )
        port map (
      I0 => in0_V_TVALID_int_regslice,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => weights_V_TVALID_int_regslice,
      I5 => \^icmp_ln249_fu_672_p2\,
      O => \ap_CS_iter1_fsm[1]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A0000"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => out_V_TREADY_int_regslice,
      I2 => B_V_data_1_sel_rd_reg(2),
      I3 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I4 => icmp_ln290_reg_3866_pp0_iter1_reg,
      O => \ap_CS_iter1_fsm[1]_i_3_n_3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg(1),
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => \^icmp_ln249_fu_672_p2\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_246[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_246_reg[6]\(0),
      I3 => \^icmp_ln249_fu_672_p2\,
      O => D(0)
    );
\i_fu_246[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(1),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_246_reg[6]\(0),
      O => D(1)
    );
\i_fu_246[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A6A6A"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(2),
      I1 => \i_fu_246_reg[6]\(1),
      I2 => \i_fu_246_reg[6]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => D(2)
    );
\i_fu_246[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152A2A2A2A2A2A2A"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(3),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_246_reg[6]\(0),
      I4 => \i_fu_246_reg[6]\(1),
      I5 => \i_fu_246_reg[6]\(2),
      O => D(3)
    );
\i_fu_246[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(4),
      I1 => \i_fu_246_reg[6]\(2),
      I2 => \i_fu_246_reg[6]\(1),
      I3 => \i_fu_246_reg[6]\(0),
      I4 => \i_fu_246[4]_i_2_n_3\,
      I5 => \i_fu_246_reg[6]\(3),
      O => D(4)
    );
\i_fu_246[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_246[4]_i_2_n_3\
    );
\i_fu_246[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F707070"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_246_reg[6]\(5),
      I3 => \i_fu_246[5]_i_2_n_3\,
      I4 => \i_fu_246_reg[6]\(4),
      O => D(5)
    );
\i_fu_246[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(3),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_246_reg[6]\(0),
      I4 => \i_fu_246_reg[6]\(1),
      I5 => \i_fu_246_reg[6]\(2),
      O => \i_fu_246[5]_i_2_n_3\
    );
\i_fu_246[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515000000"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_246_reg[6]\(5),
      I4 => \i_fu_246[6]_i_2_n_3\,
      I5 => \i_fu_246_reg[6]\(6),
      O => D(6)
    );
\i_fu_246[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(4),
      I1 => \i_fu_246_reg[6]\(2),
      I2 => \i_fu_246_reg[6]\(1),
      I3 => \i_fu_246_reg[6]\(0),
      I4 => \i_fu_246[4]_i_2_n_3\,
      I5 => \i_fu_246_reg[6]\(3),
      O => \i_fu_246[6]_i_2_n_3\
    );
\icmp_ln249_reg_3674[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      O => \B_V_data_1_state_reg[0]_0\(0)
    );
\icmp_ln249_reg_3674[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000200020002"
    )
        port map (
      I0 => \icmp_ln249_reg_3674[0]_i_3_n_3\,
      I1 => \i_fu_246_reg[6]\(4),
      I2 => \i_fu_246_reg[6]\(5),
      I3 => \i_fu_246_reg[6]\(3),
      I4 => ap_loop_init_int,
      I5 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \^icmp_ln249_fu_672_p2\
    );
\icmp_ln249_reg_3674[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100000000"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(2),
      I1 => \i_fu_246_reg[6]\(1),
      I2 => \i_fu_246_reg[6]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \i_fu_246_reg[6]\(6),
      O => \icmp_ln249_reg_3674[0]_i_3_n_3\
    );
\icmp_ln272_reg_3686[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg[0]_0\,
      I1 => \^i_fu_246_reg[4]\,
      I2 => \icmp_ln272_reg_3686[0]_i_2_n_3\,
      I3 => \icmp_ln272_reg_3686[0]_i_3_n_3\,
      I4 => \icmp_ln272_reg_3686[0]_i_4_n_3\,
      I5 => \icmp_ln272_reg_3686[0]_i_5_n_3\,
      O => \icmp_ln272_reg_3686_reg[0]\
    );
\icmp_ln272_reg_3686[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(17),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => Q(8),
      I3 => Q(14),
      I4 => Q(0),
      I5 => \icmp_ln272_reg_3686[0]_i_6_n_3\,
      O => \icmp_ln272_reg_3686[0]_i_2_n_3\
    );
\icmp_ln272_reg_3686[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(10),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => Q(30),
      I3 => Q(18),
      I4 => Q(21),
      I5 => \icmp_ln272_reg_3686[0]_i_7_n_3\,
      O => \icmp_ln272_reg_3686[0]_i_3_n_3\
    );
\icmp_ln272_reg_3686[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(20),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => Q(25),
      I3 => Q(13),
      I4 => Q(5),
      I5 => \icmp_ln272_reg_3686[0]_i_8_n_3\,
      O => \icmp_ln272_reg_3686[0]_i_4_n_3\
    );
\icmp_ln272_reg_3686[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(11),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => Q(27),
      I3 => Q(19),
      I4 => Q(23),
      I5 => \icmp_ln272_reg_3686[0]_i_9_n_3\,
      O => \icmp_ln272_reg_3686[0]_i_5_n_3\
    );
\icmp_ln272_reg_3686[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(26),
      I1 => Q(28),
      I2 => Q(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => Q(7),
      O => \icmp_ln272_reg_3686[0]_i_6_n_3\
    );
\icmp_ln272_reg_3686[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(22),
      I2 => Q(29),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => Q(24),
      O => \icmp_ln272_reg_3686[0]_i_7_n_3\
    );
\icmp_ln272_reg_3686[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(1),
      I2 => Q(15),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => Q(16),
      O => \icmp_ln272_reg_3686[0]_i_8_n_3\
    );
\icmp_ln272_reg_3686[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(6),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => Q(4),
      O => \icmp_ln272_reg_3686[0]_i_9_n_3\
    );
\icmp_ln290_reg_3866[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_fu_246_reg[4]\,
      O => \B_V_data_1_state[1]_i_2_1\(0)
    );
\icmp_ln290_reg_3866[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \icmp_ln290_reg_3866[0]_i_3_n_3\,
      I1 => \icmp_ln290_reg_3866_reg[0]_1\,
      I2 => \icmp_ln290_reg_3866_reg[0]_2\,
      I3 => \icmp_ln290_reg_3866_reg[0]_3\,
      O => \^icmp_ln290_fu_2585_p2\
    );
\icmp_ln290_reg_3866[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(0),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => \icmp_ln290_reg_3866_reg[0]\,
      I3 => \icmp_ln290_reg_3866_reg[0]_0\(2),
      I4 => \icmp_ln290_reg_3866_reg[0]_0\(1),
      I5 => \icmp_ln290_reg_3866_reg[0]_0\(0),
      O => \icmp_ln290_reg_3866[0]_i_3_n_3\
    );
\inputBuf_V_10_fu_354[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080800000000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(3),
      O => \sf_fu_242_reg[1]_4\(0)
    );
\inputBuf_V_11_fu_358[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080800000000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(3),
      O => \sf_fu_242_reg[1]_1\(0)
    );
\inputBuf_V_12_fu_362[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008880000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(3),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_242_reg[3]_1\(0)
    );
\inputBuf_V_13_fu_366[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008880000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(3),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_242_reg[3]_0\(0)
    );
\inputBuf_V_14_fu_370[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(2),
      O => \sf_fu_242_reg[1]_3\(0)
    );
\inputBuf_V_14_fu_370[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^b_v_data_1_state_reg[0]\,
      O => \inputBuf_V_14_fu_370[3]_i_2_n_3\
    );
\inputBuf_V_15_fu_374[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(2),
      O => \sf_fu_242_reg[1]_2\(0)
    );
\inputBuf_V_15_fu_374[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^b_v_data_1_state_reg[0]\,
      O => \inputBuf_V_15_fu_374[3]_i_3_n_3\
    );
\inputBuf_V_1_fu_318[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0D500000000"
    )
        port map (
      I0 => Q(2),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(3),
      I4 => Q(1),
      I5 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      O => \sf_fu_242_reg[2]\(0)
    );
\inputBuf_V_2_fu_322[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000888"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => Q(2),
      I5 => Q(3),
      O => \sf_fu_242_reg[1]_6\(0)
    );
\inputBuf_V_3_fu_326[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000888"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => Q(2),
      I5 => Q(3),
      O => \sf_fu_242_reg[1]\(0)
    );
\inputBuf_V_4_fu_330[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002220000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(3),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_242_reg[3]_2\(0)
    );
\inputBuf_V_5_fu_334[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002220000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(3),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_242_reg[3]\(0)
    );
\inputBuf_V_6_fu_338[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080800000000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(2),
      O => \sf_fu_242_reg[1]_5\(0)
    );
\inputBuf_V_7_fu_342[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080800000000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(2),
      O => \sf_fu_242_reg[1]_0\(0)
    );
\inputBuf_V_8_fu_346[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002220000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(2),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(3),
      I5 => Q(1),
      O => \sf_fu_242_reg[2]_1\(0)
    );
\inputBuf_V_9_fu_350[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002220000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(2),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(3),
      I5 => Q(1),
      O => \sf_fu_242_reg[2]_0\(0)
    );
\inputBuf_V_fu_314[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0D500000000"
    )
        port map (
      I0 => Q(2),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(3),
      I4 => Q(1),
      I5 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      O => \sf_fu_242_reg[2]_2\(0)
    );
\nf_1_fu_378[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \nf_1_fu_378_reg[31]\(0),
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg(0)
    );
\nf_1_fu_378[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F080008080808"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => \^icmp_ln249_fu_672_p2\,
      I4 => \nf_1_fu_378[31]_i_2_n_3\,
      I5 => \^icmp_ln290_fu_2585_p2\,
      O => SR(0)
    );
\nf_1_fu_378[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \nf_1_fu_378[31]_i_3_n_3\,
      I1 => \nf_1_fu_378_reg[0]\,
      I2 => \nf_1_fu_378_reg[0]_0\,
      I3 => \nf_1_fu_378_reg[0]_1\,
      O => \nf_1_fu_378[31]_i_2_n_3\
    );
\nf_1_fu_378[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \i_fu_246[4]_i_2_n_3\,
      I1 => \nf_1_fu_378_reg[31]\(0),
      I2 => \nf_1_fu_378[31]_i_2_0\,
      I3 => \nf_1_fu_378[31]_i_2_1\(0),
      I4 => \nf_1_fu_378[31]_i_2_1\(1),
      I5 => \nf_1_fu_378[31]_i_2_1\(2),
      O => \nf_1_fu_378[31]_i_3_n_3\
    );
\nf_2_reg_3669[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \nf_1_fu_378_reg[1]\(0)
    );
\nf_2_reg_3669[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \nf_1_fu_378_reg[1]\(1)
    );
\nf_fu_2596_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(6)
    );
\nf_fu_2596_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(5)
    );
\nf_fu_2596_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(4)
    );
\nf_fu_2596_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(3)
    );
\nf_fu_2596_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(10)
    );
\nf_fu_2596_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(9)
    );
\nf_fu_2596_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(8)
    );
\nf_fu_2596_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(7)
    );
\nf_fu_2596_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(14)
    );
\nf_fu_2596_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(13)
    );
\nf_fu_2596_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(12)
    );
\nf_fu_2596_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(11)
    );
\nf_fu_2596_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(18)
    );
\nf_fu_2596_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(17)
    );
\nf_fu_2596_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(16)
    );
\nf_fu_2596_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(15)
    );
\nf_fu_2596_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(22)
    );
\nf_fu_2596_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(21)
    );
\nf_fu_2596_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(20)
    );
\nf_fu_2596_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(19)
    );
\nf_fu_2596_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(26)
    );
\nf_fu_2596_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(25)
    );
\nf_fu_2596_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(24)
    );
\nf_fu_2596_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(23)
    );
\nf_fu_2596_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(29)
    );
\nf_fu_2596_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(28)
    );
\nf_fu_2596_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(27)
    );
nf_fu_2596_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(2)
    );
nf_fu_2596_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(1)
    );
nf_fu_2596_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(0)
    );
nf_fu_2596_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \nf_1_fu_378_reg[1]_0\(0)
    );
\sf_2_fu_2579_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(5)
    );
\sf_2_fu_2579_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(4)
    );
\sf_2_fu_2579_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(3)
    );
\sf_2_fu_2579_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(2)
    );
\sf_2_fu_2579_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(9)
    );
\sf_2_fu_2579_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(8)
    );
\sf_2_fu_2579_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(7)
    );
\sf_2_fu_2579_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(6)
    );
\sf_2_fu_2579_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(13)
    );
\sf_2_fu_2579_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(12)
    );
\sf_2_fu_2579_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(11)
    );
\sf_2_fu_2579_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(10)
    );
\sf_2_fu_2579_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(17)
    );
\sf_2_fu_2579_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(16)
    );
\sf_2_fu_2579_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(15)
    );
\sf_2_fu_2579_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(14)
    );
\sf_2_fu_2579_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(21)
    );
\sf_2_fu_2579_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(20)
    );
\sf_2_fu_2579_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(19)
    );
\sf_2_fu_2579_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(18)
    );
\sf_2_fu_2579_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(25)
    );
\sf_2_fu_2579_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(24)
    );
\sf_2_fu_2579_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(23)
    );
\sf_2_fu_2579_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(22)
    );
\sf_2_fu_2579_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(28)
    );
\sf_2_fu_2579_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(27)
    );
\sf_2_fu_2579_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(26)
    );
sf_2_fu_2579_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \sf_fu_242_reg[31]\(0)
    );
sf_2_fu_2579_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(1)
    );
sf_2_fu_2579_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => S(2)
    );
sf_2_fu_2579_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => S(1)
    );
sf_2_fu_2579_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => S(0)
    );
\sf_fu_242[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => Q(0),
      O => \^sf_2_fu_2579_p2\(0)
    );
\sf_fu_242[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_ln290_fu_2585_p2\,
      I1 => \^i_fu_246_reg[4]\,
      O => \B_V_data_1_state[1]_i_2_0\(0)
    );
\sf_fu_242[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_fu_246_reg[4]\,
      I1 => \^icmp_ln290_fu_2585_p2\,
      O => E(0)
    );
\xor_ln1019_3_reg_3706[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(1)
    );
\xor_ln1019_3_reg_3706[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF0B000BBB"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \add_ln840_6_reg_3721_reg[1]\(1),
      I3 => B_V_data_1_sel,
      I4 => \add_ln840_6_reg_3721_reg[1]_0\(1),
      I5 => \xor_ln1019_3_reg_3706[0]_i_3_n_3\,
      O => \B_V_data_1_payload_B_reg[1]\
    );
\xor_ln1019_3_reg_3706[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F305F5F3F305050"
    )
        port map (
      I0 => \xor_ln1019_3_reg_3706[0]_i_4_n_3\,
      I1 => \xor_ln1019_3_reg_3706[0]_i_5_n_3\,
      I2 => ap_sig_allocacmp_sf_1(3),
      I3 => \xor_ln1019_3_reg_3706[0]_i_7_n_3\,
      I4 => ap_sig_allocacmp_sf_1(2),
      I5 => \xor_ln1019_3_reg_3706[0]_i_9_n_3\,
      O => \xor_ln1019_3_reg_3706[0]_i_3_n_3\
    );
\xor_ln1019_3_reg_3706[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_4\(1),
      I1 => \add_ln840_2_reg_3711[1]_i_19_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_6\(1),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_7\(1),
      O => \xor_ln1019_3_reg_3706[0]_i_4_n_3\
    );
\xor_ln1019_3_reg_3706[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_0\(1),
      I1 => \add_ln840_2_reg_3711[1]_i_19_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_2\(1),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_3\(1),
      O => \xor_ln1019_3_reg_3706[0]_i_5_n_3\
    );
\xor_ln1019_3_reg_3706[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(3)
    );
\xor_ln1019_3_reg_3706[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_0\(1),
      I1 => \add_ln840_2_reg_3711[1]_i_10_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_2\(1),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_3\(1),
      O => \xor_ln1019_3_reg_3706[0]_i_7_n_3\
    );
\xor_ln1019_3_reg_3706[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_3_reg_3706[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_4\(1),
      I1 => \add_ln840_2_reg_3711[1]_i_10_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_6\(1),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_7\(1),
      O => \xor_ln1019_3_reg_3706[0]_i_9_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \^b_v_data_1_payload_a_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^b_v_data_1_payload_b_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_374[0]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_374[1]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_374[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_374[3]_i_2\ : label is "soft_lutpair290";
begin
  \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) <= \^b_v_data_1_payload_a_reg[3]_0\(3 downto 0);
  \B_V_data_1_payload_B_reg[3]_1\(3 downto 0) <= \^b_v_data_1_payload_b_reg[3]_1\(3 downto 0);
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => \^b_v_data_1_payload_a_reg[3]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => \^b_v_data_1_payload_a_reg[3]_0\(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => \^b_v_data_1_payload_a_reg[3]_0\(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => \^b_v_data_1_payload_a_reg[3]_0\(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => \^b_v_data_1_payload_b_reg[3]_1\(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => \^b_v_data_1_payload_b_reg[3]_1\(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => \^b_v_data_1_payload_b_reg[3]_1\(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => \^b_v_data_1_payload_b_reg[3]_1\(3),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => in0_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D0F0F0F0000000"
    )
        port map (
      I0 => Q(0),
      I1 => \B_V_data_1_state_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \^in0_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2F2F"
    )
        port map (
      I0 => Q(0),
      I1 => \B_V_data_1_state_reg[0]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\inputBuf_V_15_fu_374[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[3]_1\(0),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_a_reg[3]_0\(0),
      O => \B_V_data_1_payload_B_reg[3]_0\(0)
    );
\inputBuf_V_15_fu_374[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[3]_1\(1),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_a_reg[3]_0\(1),
      O => \B_V_data_1_payload_B_reg[3]_0\(1)
    );
\inputBuf_V_15_fu_374[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[3]_1\(2),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_a_reg[3]_0\(2),
      O => \B_V_data_1_payload_B_reg[3]_0\(2)
    );
\inputBuf_V_15_fu_374[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[3]_1\(3),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_a_reg[3]_0\(3),
      O => \B_V_data_1_payload_B_reg[3]_0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[56]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[56]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[59]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[58]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[48]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[48]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[51]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[50]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[44]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[44]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[47]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[46]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[40]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[40]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[43]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[42]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[32]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[35]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[34]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[28]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[28]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[31]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[30]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[24]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[27]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[26]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[20]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[20]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[22]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[16]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[19]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[18]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[8]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[11]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[10]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[4]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[62]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[54]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[38]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xor_ln1019_123_fu_2529_p2 : out STD_LOGIC;
    xor_ln1019_115_fu_2425_p2 : out STD_LOGIC;
    xor_ln1019_107_fu_2321_p2 : out STD_LOGIC;
    xor_ln1019_99_fu_2217_p2 : out STD_LOGIC;
    xor_ln1019_91_fu_2113_p2 : out STD_LOGIC;
    xor_ln1019_83_fu_2009_p2 : out STD_LOGIC;
    xor_ln1019_75_fu_1905_p2 : out STD_LOGIC;
    xor_ln1019_67_fu_1801_p2 : out STD_LOGIC;
    xor_ln1019_59_fu_1697_p2 : out STD_LOGIC;
    xor_ln1019_51_fu_1593_p2 : out STD_LOGIC;
    xor_ln1019_43_fu_1489_p2 : out STD_LOGIC;
    xor_ln1019_35_fu_1385_p2 : out STD_LOGIC;
    xor_ln1019_27_fu_1281_p2 : out STD_LOGIC;
    xor_ln1019_19_fu_1177_p2 : out STD_LOGIC;
    xor_ln1019_11_fu_1073_p2 : out STD_LOGIC;
    xor_ln1019_3_fu_953_p2 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_58_reg_3851_reg[0]\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[0]_1\ : in STD_LOGIC;
    \add_ln840_62_reg_3861_reg[0]\ : in STD_LOGIC;
    \xor_ln1019_123_reg_3856_reg[0]\ : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both__parameterized0\ : entity is "MatrixVectorActivation_1_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[10]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[11]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[16]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[18]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[19]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[20]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[22]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[23]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[24]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[26]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[27]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[28]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[30]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[31]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[32]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[34]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[35]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[40]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[42]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[43]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[44]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[46]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[47]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[48]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[4]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[50]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[51]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[56]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[58]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[59]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[6]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[7]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[8]_1\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_sel_rd_reg_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \add_ln840_14_reg_3741[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_14_reg_3741[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_14_reg_3741[1]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_38_reg_3801[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_38_reg_3801[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_38_reg_3801[1]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_54_reg_3841[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_54_reg_3841[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_54_reg_3841[1]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_62_reg_3861[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_62_reg_3861[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_62_reg_3861[1]_i_4_n_3\ : STD_LOGIC;
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln840_10_reg_3731[1]_i_2\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_3731[1]_i_3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_3731[1]_i_4\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \add_ln840_14_reg_3741[1]_i_2\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \add_ln840_14_reg_3741[1]_i_3\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \add_ln840_14_reg_3741[1]_i_4\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \add_ln840_18_reg_3751[1]_i_2\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \add_ln840_18_reg_3751[1]_i_3\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \add_ln840_18_reg_3751[1]_i_4\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \add_ln840_22_reg_3761[1]_i_2\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \add_ln840_22_reg_3761[1]_i_3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \add_ln840_22_reg_3761[1]_i_4\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \add_ln840_26_reg_3771[1]_i_2\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \add_ln840_26_reg_3771[1]_i_3\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \add_ln840_26_reg_3771[1]_i_4\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \add_ln840_2_reg_3711[1]_i_2\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \add_ln840_2_reg_3711[1]_i_4\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \add_ln840_2_reg_3711[1]_i_7\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \add_ln840_30_reg_3781[1]_i_2\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \add_ln840_30_reg_3781[1]_i_3\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \add_ln840_30_reg_3781[1]_i_4\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \add_ln840_34_reg_3791[1]_i_2\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \add_ln840_34_reg_3791[1]_i_3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \add_ln840_34_reg_3791[1]_i_4\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \add_ln840_38_reg_3801[1]_i_2\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \add_ln840_38_reg_3801[1]_i_3\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \add_ln840_38_reg_3801[1]_i_4\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \add_ln840_42_reg_3811[1]_i_2\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \add_ln840_42_reg_3811[1]_i_3\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \add_ln840_42_reg_3811[1]_i_4\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \add_ln840_46_reg_3821[1]_i_2\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \add_ln840_46_reg_3821[1]_i_3\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \add_ln840_46_reg_3821[1]_i_4\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \add_ln840_50_reg_3831[1]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \add_ln840_50_reg_3831[1]_i_3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \add_ln840_50_reg_3831[1]_i_4\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \add_ln840_54_reg_3841[1]_i_2\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \add_ln840_54_reg_3841[1]_i_3\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \add_ln840_54_reg_3841[1]_i_4\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \add_ln840_58_reg_3851[1]_i_2\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \add_ln840_58_reg_3851[1]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \add_ln840_58_reg_3851[1]_i_4\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \add_ln840_62_reg_3861[1]_i_2\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \add_ln840_62_reg_3861[1]_i_3\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \add_ln840_62_reg_3861[1]_i_4\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \add_ln840_6_reg_3721[1]_i_2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \add_ln840_6_reg_3721[1]_i_3\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \add_ln840_6_reg_3721[1]_i_4\ : label is "soft_lutpair303";
begin
  \B_V_data_1_payload_B_reg[10]_0\ <= \^b_v_data_1_payload_b_reg[10]_0\;
  \B_V_data_1_payload_B_reg[11]_0\ <= \^b_v_data_1_payload_b_reg[11]_0\;
  \B_V_data_1_payload_B_reg[16]_1\ <= \^b_v_data_1_payload_b_reg[16]_1\;
  \B_V_data_1_payload_B_reg[18]_0\ <= \^b_v_data_1_payload_b_reg[18]_0\;
  \B_V_data_1_payload_B_reg[19]_0\ <= \^b_v_data_1_payload_b_reg[19]_0\;
  \B_V_data_1_payload_B_reg[20]_1\ <= \^b_v_data_1_payload_b_reg[20]_1\;
  \B_V_data_1_payload_B_reg[22]_0\ <= \^b_v_data_1_payload_b_reg[22]_0\;
  \B_V_data_1_payload_B_reg[23]_0\ <= \^b_v_data_1_payload_b_reg[23]_0\;
  \B_V_data_1_payload_B_reg[24]_1\ <= \^b_v_data_1_payload_b_reg[24]_1\;
  \B_V_data_1_payload_B_reg[26]_0\ <= \^b_v_data_1_payload_b_reg[26]_0\;
  \B_V_data_1_payload_B_reg[27]_0\ <= \^b_v_data_1_payload_b_reg[27]_0\;
  \B_V_data_1_payload_B_reg[28]_1\ <= \^b_v_data_1_payload_b_reg[28]_1\;
  \B_V_data_1_payload_B_reg[30]_0\ <= \^b_v_data_1_payload_b_reg[30]_0\;
  \B_V_data_1_payload_B_reg[31]_0\ <= \^b_v_data_1_payload_b_reg[31]_0\;
  \B_V_data_1_payload_B_reg[32]_1\ <= \^b_v_data_1_payload_b_reg[32]_1\;
  \B_V_data_1_payload_B_reg[34]_0\ <= \^b_v_data_1_payload_b_reg[34]_0\;
  \B_V_data_1_payload_B_reg[35]_0\ <= \^b_v_data_1_payload_b_reg[35]_0\;
  \B_V_data_1_payload_B_reg[40]_1\ <= \^b_v_data_1_payload_b_reg[40]_1\;
  \B_V_data_1_payload_B_reg[42]_0\ <= \^b_v_data_1_payload_b_reg[42]_0\;
  \B_V_data_1_payload_B_reg[43]_0\ <= \^b_v_data_1_payload_b_reg[43]_0\;
  \B_V_data_1_payload_B_reg[44]_1\ <= \^b_v_data_1_payload_b_reg[44]_1\;
  \B_V_data_1_payload_B_reg[46]_0\ <= \^b_v_data_1_payload_b_reg[46]_0\;
  \B_V_data_1_payload_B_reg[47]_0\ <= \^b_v_data_1_payload_b_reg[47]_0\;
  \B_V_data_1_payload_B_reg[48]_1\ <= \^b_v_data_1_payload_b_reg[48]_1\;
  \B_V_data_1_payload_B_reg[4]_1\ <= \^b_v_data_1_payload_b_reg[4]_1\;
  \B_V_data_1_payload_B_reg[50]_0\ <= \^b_v_data_1_payload_b_reg[50]_0\;
  \B_V_data_1_payload_B_reg[51]_0\ <= \^b_v_data_1_payload_b_reg[51]_0\;
  \B_V_data_1_payload_B_reg[56]_1\ <= \^b_v_data_1_payload_b_reg[56]_1\;
  \B_V_data_1_payload_B_reg[58]_0\ <= \^b_v_data_1_payload_b_reg[58]_0\;
  \B_V_data_1_payload_B_reg[59]_0\ <= \^b_v_data_1_payload_b_reg[59]_0\;
  \B_V_data_1_payload_B_reg[6]_0\ <= \^b_v_data_1_payload_b_reg[6]_0\;
  \B_V_data_1_payload_B_reg[7]_0\ <= \^b_v_data_1_payload_b_reg[7]_0\;
  \B_V_data_1_payload_B_reg[8]_1\ <= \^b_v_data_1_payload_b_reg[8]_1\;
  B_V_data_1_sel_rd_reg_0 <= \^b_v_data_1_sel_rd_reg_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_A_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_A_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_A_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_A_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_A_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_A_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_A_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_A_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_A_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_A_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_A_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_A_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_A_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_A_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_A_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_A_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_B_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_B_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_B_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_B_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_B_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_B_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_B_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_B_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_B_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_B_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_B_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_B_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_B_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_B_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_B_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_B_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_1,
      Q => \^b_v_data_1_sel_rd_reg_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => weights_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808A80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => weights_V_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^weights_v_tvalid_int_regslice\,
      I4 => \B_V_data_1_state_reg[0]_0\,
      I5 => Q(0),
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF5D5D"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg[0]_0\,
      I3 => weights_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\add_ln840_10_reg_3731[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[8]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[11]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[10]_0\,
      O => \B_V_data_1_payload_B_reg[8]_0\(0)
    );
\add_ln840_10_reg_3731[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      O => \^b_v_data_1_payload_b_reg[8]_1\
    );
\add_ln840_10_reg_3731[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      O => \^b_v_data_1_payload_b_reg[10]_0\
    );
\add_ln840_10_reg_3731[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      O => \^b_v_data_1_payload_b_reg[11]_0\
    );
\add_ln840_14_reg_3741[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln840_14_reg_3741[1]_i_4_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_14_reg_3741[1]_i_2_n_3\,
      I3 => \add_ln840_58_reg_3851_reg[0]_1\,
      I4 => \add_ln840_14_reg_3741[1]_i_3_n_3\,
      I5 => \add_ln840_62_reg_3861_reg[0]\,
      O => \B_V_data_1_payload_B_reg[14]_0\(0)
    );
\add_ln840_14_reg_3741[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09909FF99FF90990"
    )
        port map (
      I0 => \add_ln840_14_reg_3741[1]_i_2_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]_1\,
      I2 => \add_ln840_14_reg_3741[1]_i_3_n_3\,
      I3 => \add_ln840_62_reg_3861_reg[0]\,
      I4 => \add_ln840_58_reg_3851_reg[0]\,
      I5 => \add_ln840_14_reg_3741[1]_i_4_n_3\,
      O => \B_V_data_1_payload_B_reg[14]_0\(1)
    );
\add_ln840_14_reg_3741[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      O => \add_ln840_14_reg_3741[1]_i_2_n_3\
    );
\add_ln840_14_reg_3741[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      O => \add_ln840_14_reg_3741[1]_i_3_n_3\
    );
\add_ln840_14_reg_3741[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      O => \add_ln840_14_reg_3741[1]_i_4_n_3\
    );
\add_ln840_18_reg_3751[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[16]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[19]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[18]_0\,
      O => \B_V_data_1_payload_B_reg[16]_0\(0)
    );
\add_ln840_18_reg_3751[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      O => \^b_v_data_1_payload_b_reg[16]_1\
    );
\add_ln840_18_reg_3751[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      O => \^b_v_data_1_payload_b_reg[18]_0\
    );
\add_ln840_18_reg_3751[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      O => \^b_v_data_1_payload_b_reg[19]_0\
    );
\add_ln840_22_reg_3761[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[20]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[23]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[22]_0\,
      O => \B_V_data_1_payload_B_reg[20]_0\(0)
    );
\add_ln840_22_reg_3761[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      O => \^b_v_data_1_payload_b_reg[20]_1\
    );
\add_ln840_22_reg_3761[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      O => \^b_v_data_1_payload_b_reg[22]_0\
    );
\add_ln840_22_reg_3761[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\
    );
\add_ln840_26_reg_3771[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[24]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[27]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[26]_0\,
      O => \B_V_data_1_payload_B_reg[24]_0\(0)
    );
\add_ln840_26_reg_3771[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      O => \^b_v_data_1_payload_b_reg[24]_1\
    );
\add_ln840_26_reg_3771[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      O => \^b_v_data_1_payload_b_reg[26]_0\
    );
\add_ln840_26_reg_3771[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      O => \^b_v_data_1_payload_b_reg[27]_0\
    );
\add_ln840_2_reg_3711[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_7_n_3\,
      I1 => \add_ln840_62_reg_3861_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]\,
      I3 => \add_ln840_2_reg_3711[1]_i_4_n_3\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \add_ln840_2_reg_3711[1]_i_2_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_0\(0)
    );
\add_ln840_2_reg_3711[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09909FF99FF90990"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_2_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]_1\,
      I2 => \add_ln840_2_reg_3711[1]_i_4_n_3\,
      I3 => \add_ln840_58_reg_3851_reg[0]\,
      I4 => \add_ln840_62_reg_3861_reg[0]\,
      I5 => \add_ln840_2_reg_3711[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_0\(1)
    );
\add_ln840_2_reg_3711[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      O => \add_ln840_2_reg_3711[1]_i_2_n_3\
    );
\add_ln840_2_reg_3711[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      O => \add_ln840_2_reg_3711[1]_i_4_n_3\
    );
\add_ln840_2_reg_3711[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      O => \add_ln840_2_reg_3711[1]_i_7_n_3\
    );
\add_ln840_30_reg_3781[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[28]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[31]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[30]_0\,
      O => \B_V_data_1_payload_B_reg[28]_0\(0)
    );
\add_ln840_30_reg_3781[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      O => \^b_v_data_1_payload_b_reg[28]_1\
    );
\add_ln840_30_reg_3781[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      O => \^b_v_data_1_payload_b_reg[30]_0\
    );
\add_ln840_30_reg_3781[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      O => \^b_v_data_1_payload_b_reg[31]_0\
    );
\add_ln840_34_reg_3791[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[32]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[35]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[34]_0\,
      O => \B_V_data_1_payload_B_reg[32]_0\(0)
    );
\add_ln840_34_reg_3791[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      O => \^b_v_data_1_payload_b_reg[32]_1\
    );
\add_ln840_34_reg_3791[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      O => \^b_v_data_1_payload_b_reg[34]_0\
    );
\add_ln840_34_reg_3791[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      O => \^b_v_data_1_payload_b_reg[35]_0\
    );
\add_ln840_38_reg_3801[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln840_38_reg_3801[1]_i_4_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_38_reg_3801[1]_i_2_n_3\,
      I3 => \add_ln840_58_reg_3851_reg[0]_1\,
      I4 => \add_ln840_38_reg_3801[1]_i_3_n_3\,
      I5 => \add_ln840_62_reg_3861_reg[0]\,
      O => \B_V_data_1_payload_B_reg[38]_0\(0)
    );
\add_ln840_38_reg_3801[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09909FF99FF90990"
    )
        port map (
      I0 => \add_ln840_38_reg_3801[1]_i_2_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]_1\,
      I2 => \add_ln840_38_reg_3801[1]_i_3_n_3\,
      I3 => \add_ln840_62_reg_3861_reg[0]\,
      I4 => \add_ln840_58_reg_3851_reg[0]\,
      I5 => \add_ln840_38_reg_3801[1]_i_4_n_3\,
      O => \B_V_data_1_payload_B_reg[38]_0\(1)
    );
\add_ln840_38_reg_3801[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      O => \add_ln840_38_reg_3801[1]_i_2_n_3\
    );
\add_ln840_38_reg_3801[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      O => \add_ln840_38_reg_3801[1]_i_3_n_3\
    );
\add_ln840_38_reg_3801[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      O => \add_ln840_38_reg_3801[1]_i_4_n_3\
    );
\add_ln840_42_reg_3811[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[40]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[43]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[42]_0\,
      O => \B_V_data_1_payload_B_reg[40]_0\(0)
    );
\add_ln840_42_reg_3811[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      O => \^b_v_data_1_payload_b_reg[40]_1\
    );
\add_ln840_42_reg_3811[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      O => \^b_v_data_1_payload_b_reg[42]_0\
    );
\add_ln840_42_reg_3811[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      O => \^b_v_data_1_payload_b_reg[43]_0\
    );
\add_ln840_46_reg_3821[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[44]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[47]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[46]_0\,
      O => \B_V_data_1_payload_B_reg[44]_0\(0)
    );
\add_ln840_46_reg_3821[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      O => \^b_v_data_1_payload_b_reg[44]_1\
    );
\add_ln840_46_reg_3821[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      O => \^b_v_data_1_payload_b_reg[46]_0\
    );
\add_ln840_46_reg_3821[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      O => \^b_v_data_1_payload_b_reg[47]_0\
    );
\add_ln840_50_reg_3831[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[48]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[51]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[50]_0\,
      O => \B_V_data_1_payload_B_reg[48]_0\(0)
    );
\add_ln840_50_reg_3831[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      O => \^b_v_data_1_payload_b_reg[48]_1\
    );
\add_ln840_50_reg_3831[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      O => \^b_v_data_1_payload_b_reg[50]_0\
    );
\add_ln840_50_reg_3831[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      O => \^b_v_data_1_payload_b_reg[51]_0\
    );
\add_ln840_54_reg_3841[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln840_54_reg_3841[1]_i_4_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_54_reg_3841[1]_i_2_n_3\,
      I3 => \add_ln840_58_reg_3851_reg[0]_1\,
      I4 => \add_ln840_54_reg_3841[1]_i_3_n_3\,
      I5 => \add_ln840_62_reg_3861_reg[0]\,
      O => \B_V_data_1_payload_B_reg[54]_0\(0)
    );
\add_ln840_54_reg_3841[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09909FF99FF90990"
    )
        port map (
      I0 => \add_ln840_54_reg_3841[1]_i_2_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]_1\,
      I2 => \add_ln840_54_reg_3841[1]_i_3_n_3\,
      I3 => \add_ln840_62_reg_3861_reg[0]\,
      I4 => \add_ln840_58_reg_3851_reg[0]\,
      I5 => \add_ln840_54_reg_3841[1]_i_4_n_3\,
      O => \B_V_data_1_payload_B_reg[54]_0\(1)
    );
\add_ln840_54_reg_3841[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[54]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[54]\,
      O => \add_ln840_54_reg_3841[1]_i_2_n_3\
    );
\add_ln840_54_reg_3841[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      O => \add_ln840_54_reg_3841[1]_i_3_n_3\
    );
\add_ln840_54_reg_3841[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      O => \add_ln840_54_reg_3841[1]_i_4_n_3\
    );
\add_ln840_58_reg_3851[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[56]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[59]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[58]_0\,
      O => \B_V_data_1_payload_B_reg[56]_0\(0)
    );
\add_ln840_58_reg_3851[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      O => \^b_v_data_1_payload_b_reg[56]_1\
    );
\add_ln840_58_reg_3851[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      O => \^b_v_data_1_payload_b_reg[58]_0\
    );
\add_ln840_58_reg_3851[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      O => \^b_v_data_1_payload_b_reg[59]_0\
    );
\add_ln840_62_reg_3861[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln840_62_reg_3861[1]_i_4_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_62_reg_3861[1]_i_2_n_3\,
      I3 => \add_ln840_58_reg_3851_reg[0]_1\,
      I4 => \add_ln840_62_reg_3861[1]_i_3_n_3\,
      I5 => \add_ln840_62_reg_3861_reg[0]\,
      O => \B_V_data_1_payload_B_reg[62]_0\(0)
    );
\add_ln840_62_reg_3861[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09909FF99FF90990"
    )
        port map (
      I0 => \add_ln840_62_reg_3861[1]_i_2_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]_1\,
      I2 => \add_ln840_62_reg_3861[1]_i_3_n_3\,
      I3 => \add_ln840_62_reg_3861_reg[0]\,
      I4 => \add_ln840_58_reg_3851_reg[0]\,
      I5 => \add_ln840_62_reg_3861[1]_i_4_n_3\,
      O => \B_V_data_1_payload_B_reg[62]_0\(1)
    );
\add_ln840_62_reg_3861[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      O => \add_ln840_62_reg_3861[1]_i_2_n_3\
    );
\add_ln840_62_reg_3861[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[63]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[63]\,
      O => \add_ln840_62_reg_3861[1]_i_3_n_3\
    );
\add_ln840_62_reg_3861[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      O => \add_ln840_62_reg_3861[1]_i_4_n_3\
    );
\add_ln840_6_reg_3721[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[4]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[7]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[6]_0\,
      O => \B_V_data_1_payload_B_reg[4]_0\(0)
    );
\add_ln840_6_reg_3721[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      O => \^b_v_data_1_payload_b_reg[4]_1\
    );
\add_ln840_6_reg_3721[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      O => \^b_v_data_1_payload_b_reg[6]_0\
    );
\add_ln840_6_reg_3721[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      O => \^b_v_data_1_payload_b_reg[7]_0\
    );
\xor_ln1019_107_reg_3836[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[53]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[53]\,
      O => xor_ln1019_107_fu_2321_p2
    );
\xor_ln1019_115_reg_3846[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      O => xor_ln1019_115_fu_2425_p2
    );
\xor_ln1019_11_reg_3716[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      O => xor_ln1019_11_fu_1073_p2
    );
\xor_ln1019_123_reg_3856[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[61]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[61]\,
      O => xor_ln1019_123_fu_2529_p2
    );
\xor_ln1019_19_reg_3726[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      O => xor_ln1019_19_fu_1177_p2
    );
\xor_ln1019_27_reg_3736[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      O => xor_ln1019_27_fu_1281_p2
    );
\xor_ln1019_35_reg_3746[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      O => xor_ln1019_35_fu_1385_p2
    );
\xor_ln1019_3_reg_3706[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      O => xor_ln1019_3_fu_953_p2
    );
\xor_ln1019_43_reg_3756[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      O => xor_ln1019_43_fu_1489_p2
    );
\xor_ln1019_51_reg_3766[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      O => xor_ln1019_51_fu_1593_p2
    );
\xor_ln1019_59_reg_3776[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      O => xor_ln1019_59_fu_1697_p2
    );
\xor_ln1019_67_reg_3786[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      O => xor_ln1019_67_fu_1801_p2
    );
\xor_ln1019_75_reg_3796[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      O => xor_ln1019_75_fu_1905_p2
    );
\xor_ln1019_83_reg_3806[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      O => xor_ln1019_83_fu_2009_p2
    );
\xor_ln1019_91_reg_3816[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      O => xor_ln1019_91_fu_2113_p2
    );
\xor_ln1019_99_reg_3826[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      O => xor_ln1019_99_fu_2217_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both__parameterized1\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both__parameterized1\ : entity is "MatrixVectorActivation_1_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both__parameterized1\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \out_V_TDATA[10]_INST_0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \out_V_TDATA[11]_INST_0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \out_V_TDATA[12]_INST_0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \out_V_TDATA[13]_INST_0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \out_V_TDATA[14]_INST_0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \out_V_TDATA[8]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair298";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_sel_wr01_out,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => B_V_data_1_sel_wr01_out,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => out_V_TREADY,
      I3 => \^out_v_tready_int_regslice\,
      O => D(0)
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(10)
    );
\out_V_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(11)
    );
\out_V_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(12)
    );
\out_V_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(13)
    );
\out_V_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(14)
    );
\out_V_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(15)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
\out_V_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(8)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R is
  port (
    q0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \nf_2_reg_3669_reg[1]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_i_i_i3_11_3124_fu_294_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_i_i_i3_8_3118_fu_282_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \add_i_i_i3_8_3118_fu_282_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[5]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \nf_2_reg_3669_reg[0]\ : out STD_LOGIC;
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_fu_3182_p2_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln1039_7_fu_3287_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_11_fu_3347_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_fu_3182_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_8_fu_3302_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_9_fu_3317_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_9_fu_3317_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_12_fu_3362_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_12_fu_3362_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_13_fu_3377_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_13_fu_3377_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_15_fu_3407_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_15_fu_3407_p2_carry_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R is
  signal \^nf_2_reg_3669_reg[1]\ : STD_LOGIC;
  signal \^q0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \q0[0]_i_1_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__1_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q0[5]_i_1__1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \q0[6]_i_1__0\ : label is "soft_lutpair340";
begin
  \nf_2_reg_3669_reg[1]\ <= \^nf_2_reg_3669_reg[1]\;
  q0(2 downto 0) <= \^q0\(2 downto 0);
icmp_ln1039_11_fu_3347_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln1039_11_fu_3347_p2_carry(0),
      I1 => \^q0\(2),
      I2 => icmp_ln1039_11_fu_3347_p2_carry(1),
      O => \add_i_i_i3_11_3124_fu_294_reg[2]\(0)
    );
icmp_ln1039_11_fu_3347_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0\(2),
      I1 => icmp_ln1039_11_fu_3347_p2_carry(0),
      I2 => icmp_ln1039_11_fu_3347_p2_carry(1),
      O => \q0_reg[6]_0\(0)
    );
icmp_ln1039_12_fu_3362_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_12_fu_3362_p2_carry(0),
      I2 => icmp_ln1039_12_fu_3362_p2_carry(1),
      I3 => icmp_ln1039_12_fu_3362_p2_carry_0,
      O => \q0_reg[0]_3\(0)
    );
icmp_ln1039_12_fu_3362_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_12_fu_3362_p2_carry(0),
      I2 => icmp_ln1039_12_fu_3362_p2_carry_0,
      I3 => icmp_ln1039_12_fu_3362_p2_carry(1),
      O => \q0_reg[0]_2\(0)
    );
icmp_ln1039_13_fu_3377_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(1),
      I1 => icmp_ln1039_13_fu_3377_p2_carry(0),
      I2 => icmp_ln1039_13_fu_3377_p2_carry(1),
      I3 => icmp_ln1039_13_fu_3377_p2_carry_0,
      O => \q0_reg[5]_1\(0)
    );
icmp_ln1039_13_fu_3377_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(1),
      I1 => icmp_ln1039_13_fu_3377_p2_carry(0),
      I2 => icmp_ln1039_13_fu_3377_p2_carry_0,
      I3 => icmp_ln1039_13_fu_3377_p2_carry(1),
      O => \q0_reg[5]_0\(0)
    );
icmp_ln1039_15_fu_3407_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_15_fu_3407_p2_carry(0),
      I2 => icmp_ln1039_15_fu_3407_p2_carry(1),
      I3 => icmp_ln1039_15_fu_3407_p2_carry_0,
      O => \q0_reg[0]_5\(0)
    );
icmp_ln1039_15_fu_3407_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_15_fu_3407_p2_carry(0),
      I2 => icmp_ln1039_15_fu_3407_p2_carry_0,
      I3 => icmp_ln1039_15_fu_3407_p2_carry(1),
      O => \q0_reg[0]_4\(0)
    );
icmp_ln1039_7_fu_3287_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_7_fu_3287_p2_carry(1),
      O => \q0_reg[0]_1\(0)
    );
icmp_ln1039_7_fu_3287_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_7_fu_3287_p2_carry(1),
      I2 => icmp_ln1039_7_fu_3287_p2_carry(0),
      O => \q0_reg[0]_0\(0)
    );
icmp_ln1039_8_fu_3302_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_8_fu_3302_p2_carry(0),
      I1 => icmp_ln1039_8_fu_3302_p2_carry(1),
      I2 => \^q0\(1),
      O => \add_i_i_i3_8_3118_fu_282_reg[2]_0\(0)
    );
icmp_ln1039_8_fu_3302_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_8_fu_3302_p2_carry(0),
      I1 => \^q0\(1),
      I2 => icmp_ln1039_8_fu_3302_p2_carry(1),
      O => \add_i_i_i3_8_3118_fu_282_reg[2]\(0)
    );
icmp_ln1039_9_fu_3317_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(2),
      I1 => icmp_ln1039_9_fu_3317_p2_carry(0),
      I2 => icmp_ln1039_9_fu_3317_p2_carry(1),
      I3 => icmp_ln1039_9_fu_3317_p2_carry_0,
      O => \q0_reg[6]_2\(0)
    );
icmp_ln1039_9_fu_3317_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(2),
      I1 => icmp_ln1039_9_fu_3317_p2_carry(0),
      I2 => icmp_ln1039_9_fu_3317_p2_carry_0,
      I3 => icmp_ln1039_9_fu_3317_p2_carry(1),
      O => \q0_reg[6]_1\(0)
    );
icmp_ln1039_fu_3182_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^q0\(2),
      I1 => icmp_ln1039_fu_3182_p2_carry(4),
      I2 => icmp_ln1039_fu_3182_p2_carry(5),
      O => DI(2)
    );
icmp_ln1039_fu_3182_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0\(1),
      I1 => icmp_ln1039_fu_3182_p2_carry(3),
      O => DI(1)
    );
icmp_ln1039_fu_3182_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_fu_3182_p2_carry(0),
      I2 => icmp_ln1039_fu_3182_p2_carry(1),
      I3 => icmp_ln1039_fu_3182_p2_carry_0,
      O => DI(0)
    );
icmp_ln1039_fu_3182_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0\(2),
      I1 => icmp_ln1039_fu_3182_p2_carry(4),
      I2 => icmp_ln1039_fu_3182_p2_carry(5),
      O => S(2)
    );
icmp_ln1039_fu_3182_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0\(1),
      I1 => icmp_ln1039_fu_3182_p2_carry(3),
      I2 => icmp_ln1039_fu_3182_p2_carry(2),
      O => S(1)
    );
icmp_ln1039_fu_3182_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0\(0),
      I1 => icmp_ln1039_fu_3182_p2_carry(0),
      I2 => icmp_ln1039_fu_3182_p2_carry_0,
      I3 => icmp_ln1039_fu_3182_p2_carry(1),
      O => S(0)
    );
\q0[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      O => \q0[0]_i_1_n_3\
    );
\q0[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[5]_i_1__1_n_3\
    );
\q0[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => p_ZL7threshs_0_ce0,
      O => \^nf_2_reg_3669_reg[1]\
    );
\q0[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => p_ZL7threshs_0_ce0,
      O => \nf_2_reg_3669_reg[0]\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[0]_i_1_n_3\,
      Q => \^q0\(0),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[5]_i_1__1_n_3\,
      Q => \^q0\(1),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => Q(0),
      Q => \^q0\(2),
      R => \^nf_2_reg_3669_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R is
  port (
    \q0_reg[5]_0\ : out STD_LOGIC;
    \nf_2_reg_3669_reg[0]\ : out STD_LOGIC;
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R is
  signal \^nf_2_reg_3669_reg[0]\ : STD_LOGIC;
begin
  \nf_2_reg_3669_reg[0]\ <= \^nf_2_reg_3669_reg[0]\;
\q0[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      O => \^nf_2_reg_3669_reg[0]\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \^nf_2_reg_3669_reg[0]\,
      Q => \q0_reg[5]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_14_fu_3392_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_14_fu_3392_p2_carry_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R is
  signal \q0[4]_i_1_n_3\ : STD_LOGIC;
  signal \q0_reg_n_3_[4]\ : STD_LOGIC;
begin
icmp_ln1039_14_fu_3392_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_14_fu_3392_p2_carry(2),
      I2 => icmp_ln1039_14_fu_3392_p2_carry(3),
      I3 => icmp_ln1039_14_fu_3392_p2_carry_0,
      O => DI(1)
    );
icmp_ln1039_14_fu_3392_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_14_fu_3392_p2_carry(0),
      I1 => icmp_ln1039_14_fu_3392_p2_carry(1),
      I2 => \q0_reg_n_3_[4]\,
      O => DI(0)
    );
icmp_ln1039_14_fu_3392_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_14_fu_3392_p2_carry(2),
      I2 => icmp_ln1039_14_fu_3392_p2_carry_0,
      I3 => icmp_ln1039_14_fu_3392_p2_carry(3),
      O => S(1)
    );
icmp_ln1039_14_fu_3392_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_14_fu_3392_p2_carry(0),
      I1 => \q0_reg_n_3_[4]\,
      I2 => icmp_ln1039_14_fu_3392_p2_carry(1),
      O => S(0)
    );
\q0[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \q0[4]_i_1_n_3\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[4]_i_1_n_3\,
      Q => \q0_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_1_fu_3197_p2_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln1039_4_fu_3242_p2_carry : in STD_LOGIC;
    icmp_ln1039_4_fu_3242_p2_carry_0 : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R is
  signal \q0[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
begin
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
icmp_ln1039_1_fu_3197_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_1_fu_3197_p2_carry(4),
      I2 => icmp_ln1039_1_fu_3197_p2_carry(5),
      I3 => icmp_ln1039_4_fu_3242_p2_carry,
      O => DI(2)
    );
icmp_ln1039_1_fu_3197_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_1_fu_3197_p2_carry(2),
      I1 => icmp_ln1039_1_fu_3197_p2_carry(3),
      I2 => \^q0_reg[4]_0\,
      O => DI(1)
    );
icmp_ln1039_1_fu_3197_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => icmp_ln1039_1_fu_3197_p2_carry(0),
      I1 => icmp_ln1039_1_fu_3197_p2_carry(1),
      I2 => \^q0_reg[4]_0\,
      O => DI(0)
    );
icmp_ln1039_1_fu_3197_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_1_fu_3197_p2_carry(4),
      I2 => icmp_ln1039_4_fu_3242_p2_carry,
      I3 => icmp_ln1039_1_fu_3197_p2_carry(5),
      O => S(2)
    );
icmp_ln1039_1_fu_3197_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_1_fu_3197_p2_carry(2),
      I1 => \^q0_reg[4]_0\,
      I2 => icmp_ln1039_1_fu_3197_p2_carry(3),
      O => S(1)
    );
icmp_ln1039_1_fu_3197_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => icmp_ln1039_1_fu_3197_p2_carry(0),
      I1 => \^q0_reg[4]_0\,
      I2 => icmp_ln1039_1_fu_3197_p2_carry(1),
      O => S(0)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_4_fu_3242_p2_carry_0(4),
      I2 => icmp_ln1039_4_fu_3242_p2_carry_0(5),
      I3 => icmp_ln1039_4_fu_3242_p2_carry,
      O => \q0_reg[4]_2\(2)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_4_fu_3242_p2_carry_0(2),
      I1 => icmp_ln1039_4_fu_3242_p2_carry_0(3),
      I2 => \^q0_reg[4]_0\,
      O => \q0_reg[4]_2\(1)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_4_fu_3242_p2_carry_0(0),
      I1 => icmp_ln1039_4_fu_3242_p2_carry_0(1),
      I2 => \^q0_reg[4]_0\,
      O => \q0_reg[4]_2\(0)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_4_fu_3242_p2_carry_0(4),
      I2 => icmp_ln1039_4_fu_3242_p2_carry,
      I3 => icmp_ln1039_4_fu_3242_p2_carry_0(5),
      O => \q0_reg[4]_1\(2)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_4_fu_3242_p2_carry_0(2),
      I1 => \^q0_reg[4]_0\,
      I2 => icmp_ln1039_4_fu_3242_p2_carry_0(3),
      O => \q0_reg[4]_1\(1)
    );
icmp_ln1039_4_fu_3242_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_4_fu_3242_p2_carry_0(0),
      I1 => \^q0_reg[4]_0\,
      I2 => icmp_ln1039_4_fu_3242_p2_carry_0(1),
      O => \q0_reg[4]_1\(0)
    );
\q0[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[4]_i_1__0_n_3\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[4]_i_1__0_n_3\,
      Q => \^q0_reg[4]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    icmp_ln1039_12_fu_3362_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_12_fu_3362_p2_carry_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R is
  signal \^q0_reg[1]_0\ : STD_LOGIC;
begin
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
icmp_ln1039_12_fu_3362_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_12_fu_3362_p2_carry(2),
      I2 => icmp_ln1039_12_fu_3362_p2_carry(3),
      I3 => icmp_ln1039_12_fu_3362_p2_carry_0,
      O => DI(1)
    );
icmp_ln1039_12_fu_3362_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_12_fu_3362_p2_carry(0),
      I1 => icmp_ln1039_12_fu_3362_p2_carry(1),
      I2 => \^q0_reg[1]_0\,
      O => DI(0)
    );
icmp_ln1039_12_fu_3362_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_12_fu_3362_p2_carry(2),
      I2 => icmp_ln1039_12_fu_3362_p2_carry_0,
      I3 => icmp_ln1039_12_fu_3362_p2_carry(3),
      O => S(1)
    );
icmp_ln1039_12_fu_3362_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_12_fu_3362_p2_carry(0),
      I1 => \^q0_reg[1]_0\,
      I2 => icmp_ln1039_12_fu_3362_p2_carry(1),
      O => S(0)
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => Q(0),
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R is
  port (
    \q0_reg[5]_0\ : out STD_LOGIC;
    p_ZL7threshs_0_ce0 : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[1]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[6]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[6]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[6]_7\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_3_fu_3227_p2_carry : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    icmp_ln290_reg_3866_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln249_reg_3674_pp0_iter1_reg : in STD_LOGIC;
    \q0_reg[5]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    icmp_ln1039_2_fu_3212_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_6_fu_3272_p2_carry : in STD_LOGIC;
    icmp_ln1039_6_fu_3272_p2_carry_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_13_fu_3377_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R is
  signal \^p_zl7threshs_0_ce0\ : STD_LOGIC;
  signal \q0[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \q0[5]_i_1__2_n_3\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
begin
  p_ZL7threshs_0_ce0 <= \^p_zl7threshs_0_ce0\;
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
icmp_ln1039_13_fu_3377_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => icmp_ln1039_13_fu_3377_p2_carry(0),
      I2 => icmp_ln1039_13_fu_3377_p2_carry(1),
      I3 => q0(0),
      O => \q0_reg[6]_6\(0)
    );
icmp_ln1039_13_fu_3377_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => icmp_ln1039_13_fu_3377_p2_carry(0),
      I2 => q0(0),
      I3 => icmp_ln1039_13_fu_3377_p2_carry(1),
      O => \q0_reg[6]_5\(0)
    );
icmp_ln1039_2_fu_3212_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => icmp_ln1039_2_fu_3212_p2_carry(0),
      I2 => icmp_ln1039_2_fu_3212_p2_carry(1),
      I3 => icmp_ln1039_6_fu_3272_p2_carry,
      O => \q0_reg[6]_2\(0)
    );
icmp_ln1039_2_fu_3212_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => icmp_ln1039_2_fu_3212_p2_carry(0),
      I2 => icmp_ln1039_6_fu_3272_p2_carry,
      I3 => icmp_ln1039_2_fu_3212_p2_carry(1),
      O => \q0_reg[6]_1\(0)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(4),
      I2 => icmp_ln1039_3_fu_3227_p2_carry(5),
      O => DI(2)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(3),
      O => DI(1)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(0),
      I2 => icmp_ln1039_3_fu_3227_p2_carry(1),
      I3 => \^q0_reg[1]_0\,
      O => DI(0)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(4),
      I2 => icmp_ln1039_3_fu_3227_p2_carry(5),
      O => S(2)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(3),
      I2 => icmp_ln1039_3_fu_3227_p2_carry(2),
      O => S(1)
    );
icmp_ln1039_3_fu_3227_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => icmp_ln1039_3_fu_3227_p2_carry(0),
      I2 => \^q0_reg[1]_0\,
      I3 => icmp_ln1039_3_fu_3227_p2_carry(1),
      O => S(0)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => icmp_ln1039_6_fu_3272_p2_carry_0(2),
      I2 => icmp_ln1039_6_fu_3272_p2_carry_0(3),
      I3 => icmp_ln1039_6_fu_3272_p2_carry,
      O => \q0_reg[6]_4\(1)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_6_fu_3272_p2_carry_0(0),
      I1 => icmp_ln1039_6_fu_3272_p2_carry_0(1),
      I2 => \^q0_reg[6]_0\,
      O => \q0_reg[6]_4\(0)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => icmp_ln1039_6_fu_3272_p2_carry_0(2),
      I2 => icmp_ln1039_6_fu_3272_p2_carry,
      I3 => icmp_ln1039_6_fu_3272_p2_carry_0(3),
      O => \q0_reg[6]_3\(1)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_6_fu_3272_p2_carry_0(0),
      I1 => \^q0_reg[6]_0\,
      I2 => icmp_ln1039_6_fu_3272_p2_carry_0(1),
      O => \q0_reg[6]_3\(0)
    );
\icmp_ln249_reg_3674_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2A2A2AAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => icmp_ln290_reg_3866_pp0_iter1_reg,
      I2 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I3 => \q0_reg[5]_1\(0),
      I4 => out_V_TREADY_int_regslice,
      I5 => ap_CS_iter2_fsm_state3,
      O => \^p_zl7threshs_0_ce0\
    );
\q0[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_zl7threshs_0_ce0\,
      I1 => Q(0),
      O => \q0[1]_i_1__0_n_3\
    );
\q0[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \q0[5]_i_1__2_n_3\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_zl7threshs_0_ce0\,
      D => Q(1),
      Q => \^q0_reg[1]_0\,
      R => \q0[1]_i_1__0_n_3\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_zl7threshs_0_ce0\,
      D => \q0[5]_i_1__2_n_3\,
      Q => \^q0_reg[5]_0\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_zl7threshs_0_ce0\,
      D => Q(1),
      Q => \^q0_reg[6]_0\,
      R => \q0_reg[6]_7\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[4]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[4]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_5_fu_3257_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_5_fu_3257_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_14_fu_3392_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_14_fu_3392_p2_carry_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R is
  signal \q0[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \^q0_reg[4]_0\ : STD_LOGIC;
begin
  \q0_reg[4]_0\ <= \^q0_reg[4]_0\;
icmp_ln1039_14_fu_3392_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_14_fu_3392_p2_carry(0),
      I2 => icmp_ln1039_14_fu_3392_p2_carry(1),
      I3 => icmp_ln1039_14_fu_3392_p2_carry_0,
      O => \q0_reg[4]_2\(0)
    );
icmp_ln1039_14_fu_3392_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_14_fu_3392_p2_carry(0),
      I2 => icmp_ln1039_14_fu_3392_p2_carry_0,
      I3 => icmp_ln1039_14_fu_3392_p2_carry(1),
      O => \q0_reg[4]_1\(0)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_5_fu_3257_p2_carry(2),
      I2 => icmp_ln1039_5_fu_3257_p2_carry(3),
      I3 => icmp_ln1039_5_fu_3257_p2_carry_0,
      O => DI(1)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_5_fu_3257_p2_carry(0),
      I1 => icmp_ln1039_5_fu_3257_p2_carry(1),
      I2 => \^q0_reg[4]_0\,
      O => DI(0)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[4]_0\,
      I1 => icmp_ln1039_5_fu_3257_p2_carry(2),
      I2 => icmp_ln1039_5_fu_3257_p2_carry_0,
      I3 => icmp_ln1039_5_fu_3257_p2_carry(3),
      O => S(1)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_5_fu_3257_p2_carry(0),
      I1 => \^q0_reg[4]_0\,
      I2 => icmp_ln1039_5_fu_3257_p2_carry(1),
      O => S(0)
    );
\q0[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[4]_i_1__1_n_3\
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[4]_i_1__1_n_3\,
      Q => \^q0_reg[4]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R is
  port (
    \q0_reg[1]_0\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[6]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[6]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[1]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[1]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \q0_reg[6]_3\ : in STD_LOGIC;
    \q0_reg[6]_4\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_10_fu_3332_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[1]_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_5_fu_3257_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_5_fu_3257_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_9_fu_3317_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln1039_9_fu_3317_p2_carry_0 : in STD_LOGIC;
    icmp_ln1039_11_fu_3347_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R is
  signal \q0[1]_i_1_n_3\ : STD_LOGIC;
  signal \^q0_reg[1]_0\ : STD_LOGIC;
  signal \^q0_reg[6]_0\ : STD_LOGIC;
begin
  \q0_reg[1]_0\ <= \^q0_reg[1]_0\;
  \q0_reg[6]_0\ <= \^q0_reg[6]_0\;
icmp_ln1039_10_fu_3332_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln1039_10_fu_3332_p2_carry(0),
      I1 => \^q0_reg[6]_0\,
      I2 => icmp_ln1039_10_fu_3332_p2_carry(1),
      O => DI(0)
    );
icmp_ln1039_10_fu_3332_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => icmp_ln1039_10_fu_3332_p2_carry(0),
      I2 => icmp_ln1039_10_fu_3332_p2_carry(1),
      O => \q0_reg[6]_1\(0)
    );
icmp_ln1039_11_fu_3347_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_11_fu_3347_p2_carry(0),
      I2 => icmp_ln1039_11_fu_3347_p2_carry(1),
      I3 => \^q0_reg[6]_0\,
      O => \q0_reg[1]_6\(0)
    );
icmp_ln1039_11_fu_3347_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_11_fu_3347_p2_carry(0),
      I2 => \^q0_reg[6]_0\,
      I3 => icmp_ln1039_11_fu_3347_p2_carry(1),
      O => \q0_reg[1]_5\(0)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_5_fu_3257_p2_carry(0),
      I2 => icmp_ln1039_5_fu_3257_p2_carry(1),
      I3 => icmp_ln1039_5_fu_3257_p2_carry_0,
      O => \q0_reg[1]_2\(0)
    );
icmp_ln1039_5_fu_3257_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_5_fu_3257_p2_carry(0),
      I2 => icmp_ln1039_5_fu_3257_p2_carry_0,
      I3 => icmp_ln1039_5_fu_3257_p2_carry(1),
      O => \q0_reg[1]_1\(0)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => Q(2),
      I2 => Q(3),
      O => \q0_reg[6]_2\(1)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \^q0_reg[1]_0\,
      O => \q0_reg[6]_2\(0)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \^q0_reg[6]_0\,
      I1 => Q(2),
      I2 => Q(3),
      O => S(1)
    );
icmp_ln1039_6_fu_3272_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => Q(0),
      I1 => \^q0_reg[1]_0\,
      I2 => Q(1),
      O => S(0)
    );
icmp_ln1039_9_fu_3317_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_9_fu_3317_p2_carry(2),
      I2 => icmp_ln1039_9_fu_3317_p2_carry(3),
      I3 => icmp_ln1039_9_fu_3317_p2_carry_0,
      O => \q0_reg[1]_4\(1)
    );
icmp_ln1039_9_fu_3317_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => icmp_ln1039_9_fu_3317_p2_carry(0),
      I1 => icmp_ln1039_9_fu_3317_p2_carry(1),
      I2 => \^q0_reg[1]_0\,
      O => \q0_reg[1]_4\(0)
    );
icmp_ln1039_9_fu_3317_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[1]_0\,
      I1 => icmp_ln1039_9_fu_3317_p2_carry(2),
      I2 => icmp_ln1039_9_fu_3317_p2_carry_0,
      I3 => icmp_ln1039_9_fu_3317_p2_carry(3),
      O => \q0_reg[1]_3\(1)
    );
icmp_ln1039_9_fu_3317_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => icmp_ln1039_9_fu_3317_p2_carry(0),
      I1 => \^q0_reg[1]_0\,
      I2 => icmp_ln1039_9_fu_3317_p2_carry(1),
      O => \q0_reg[1]_3\(0)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \q0_reg[1]_7\(0),
      I1 => \q0_reg[1]_7\(1),
      O => \q0[1]_i_1_n_3\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[1]_i_1_n_3\,
      Q => \^q0_reg[1]_0\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0_reg[6]_4\,
      Q => \^q0_reg[6]_0\,
      R => \q0_reg[6]_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    icmp_ln1039_8_fu_3302_p2_carry : in STD_LOGIC_VECTOR ( 3 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R is
  signal \q0_reg_n_3_[4]\ : STD_LOGIC;
begin
icmp_ln1039_8_fu_3302_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_8_fu_3302_p2_carry(2),
      I2 => icmp_ln1039_8_fu_3302_p2_carry(3),
      I3 => q0(0),
      O => DI(1)
    );
icmp_ln1039_8_fu_3302_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_8_fu_3302_p2_carry(1),
      O => DI(0)
    );
icmp_ln1039_8_fu_3302_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_8_fu_3302_p2_carry(2),
      I2 => q0(0),
      I3 => icmp_ln1039_8_fu_3302_p2_carry(3),
      O => S(1)
    );
icmp_ln1039_8_fu_3302_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \q0_reg_n_3_[4]\,
      I1 => icmp_ln1039_8_fu_3302_p2_carry(1),
      I2 => icmp_ln1039_8_fu_3302_p2_carry(0),
      O => S(0)
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => Q(0),
      Q => \q0_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R is
  port (
    \q0_reg[5]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_ZL7threshs_0_ce0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln1039_13_fu_3377_p2_carry : in STD_LOGIC_VECTOR ( 1 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R is
  signal \q0[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \^q0_reg[5]_0\ : STD_LOGIC;
begin
  \q0_reg[5]_0\ <= \^q0_reg[5]_0\;
icmp_ln1039_13_fu_3377_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_13_fu_3377_p2_carry(0),
      I2 => icmp_ln1039_13_fu_3377_p2_carry(1),
      I3 => q0(0),
      O => DI(0)
    );
icmp_ln1039_13_fu_3377_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q0_reg[5]_0\,
      I1 => icmp_ln1039_13_fu_3377_p2_carry(0),
      I2 => q0(0),
      I3 => icmp_ln1039_13_fu_3377_p2_carry(1),
      O => S(0)
    );
\q0[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[5]_i_1__0_n_3\
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => \q0[5]_i_1__0_n_3\,
      Q => \^q0_reg[5]_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    icmp_ln249_fu_672_p2 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_payload_A_reg[3]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]\ : out STD_LOGIC;
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_246_reg[4]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln290_fu_2585_p2 : out STD_LOGIC;
    \B_V_data_1_state[1]_i_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln290_reg_3866[0]_i_2_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln272_reg_3686_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[2]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[2]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sf_fu_242_reg[31]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    sf_2_fu_2579_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_sig_allocacmp_nf_2__0\ : out STD_LOGIC_VECTOR ( 29 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \nf_1_fu_378_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \nf_1_fu_378_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg : in STD_LOGIC;
    \i_fu_246_reg[6]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \icmp_ln290_reg_3866_reg[0]\ : in STD_LOGIC;
    \icmp_ln290_reg_3866_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel_rd_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_6_reg_3721_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \icmp_ln272_reg_3686_reg[0]_0\ : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    icmp_ln249_reg_3674_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln290_reg_3866_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[1]\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[1]\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[1]\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[1]\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[1]\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[1]\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[1]\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[1]\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[1]\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[1]\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_3\ : in STD_LOGIC;
    \add_ln840_2_reg_3711[1]_i_19_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_19_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711[1]_i_10_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln290_reg_3866_reg[0]_1\ : in STD_LOGIC;
    \icmp_ln290_reg_3866_reg[0]_2\ : in STD_LOGIC;
    \icmp_ln290_reg_3866_reg[0]_3\ : in STD_LOGIC;
    \nf_1_fu_378_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \nf_1_fu_378_reg[0]\ : in STD_LOGIC;
    \nf_1_fu_378_reg[0]_0\ : in STD_LOGIC;
    \nf_1_fu_378_reg[0]_1\ : in STD_LOGIC;
    \nf_1_fu_378[31]_i_2_0\ : in STD_LOGIC;
    \nf_1_fu_378[31]_i_2_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init is
  signal \^b_v_data_1_payload_b_reg[0]\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[2]\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[3]\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[1]_i_9_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_16_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_17_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_18_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_19_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_20_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_21_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_22_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_23_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_6_reg_3721[1]_i_6_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_3_n_3\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \i_fu_246[4]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_246[5]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_246[6]_i_2_n_3\ : STD_LOGIC;
  signal \^i_fu_246_reg[4]\ : STD_LOGIC;
  signal \^icmp_ln249_fu_672_p2\ : STD_LOGIC;
  signal \icmp_ln249_reg_3674[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_3686[0]_i_9_n_3\ : STD_LOGIC;
  signal \^icmp_ln290_fu_2585_p2\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_3_n_3\ : STD_LOGIC;
  signal \inputBuf_V_14_fu_370[3]_i_2_n_3\ : STD_LOGIC;
  signal \inputBuf_V_15_fu_374[3]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_2_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_3_n_3\ : STD_LOGIC;
  signal \^sf_2_fu_2579_p2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xor_ln1019_3_reg_3706[0]_i_3_n_3\ : STD_LOGIC;
  signal \xor_ln1019_3_reg_3706[0]_i_4_n_3\ : STD_LOGIC;
  signal \xor_ln1019_3_reg_3706[0]_i_5_n_3\ : STD_LOGIC;
  signal \xor_ln1019_3_reg_3706[0]_i_7_n_3\ : STD_LOGIC;
  signal \xor_ln1019_3_reg_3706[0]_i_9_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \add_ln840_2_reg_3711[1]_i_19\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_i_1 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \i_fu_246[0]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \i_fu_246[1]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \i_fu_246[2]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \i_fu_246[4]_i_2\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \i_fu_246[5]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \icmp_ln249_reg_3674[0]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_3866[0]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \inputBuf_V_14_fu_370[3]_i_2\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_374[3]_i_3\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \nf_1_fu_378[0]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \sf_fu_242[0]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \sf_fu_242[31]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \sf_fu_242[31]_i_2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \xor_ln1019_3_reg_3706[0]_i_10\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \xor_ln1019_3_reg_3706[0]_i_6\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \xor_ln1019_3_reg_3706[0]_i_8\ : label is "soft_lutpair328";
begin
  \B_V_data_1_payload_B_reg[0]\ <= \^b_v_data_1_payload_b_reg[0]\;
  \B_V_data_1_payload_B_reg[2]\ <= \^b_v_data_1_payload_b_reg[2]\;
  \B_V_data_1_payload_B_reg[3]\ <= \^b_v_data_1_payload_b_reg[3]\;
  \B_V_data_1_state_reg[0]\ <= \^b_v_data_1_state_reg[0]\;
  \i_fu_246_reg[4]\ <= \^i_fu_246_reg[4]\;
  icmp_ln249_fu_672_p2 <= \^icmp_ln249_fu_672_p2\;
  icmp_ln290_fu_2585_p2 <= \^icmp_ln290_fu_2585_p2\;
  sf_2_fu_2579_p2(0) <= \^sf_2_fu_2579_p2\(0);
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^i_fu_246_reg[4]\,
      I1 => B_V_data_1_sel_rd_reg(2),
      I2 => B_V_data_1_sel_rd_reg_0,
      O => \ap_CS_fsm_reg[2]_1\
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg(2),
      I1 => \^b_v_data_1_state_reg[0]\,
      I2 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_state[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(28),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => \nf_1_fu_378_reg[31]\(27),
      I3 => \nf_1_fu_378_reg[31]\(14),
      I4 => \nf_1_fu_378_reg[31]\(29),
      I5 => \B_V_data_1_state[1]_i_12_n_3\,
      O => \B_V_data_1_state[1]_i_10_n_3\
    );
\B_V_data_1_state[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(5),
      I1 => \nf_1_fu_378_reg[31]\(24),
      I2 => \nf_1_fu_378_reg[31]\(4),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(20),
      O => \B_V_data_1_state[1]_i_11_n_3\
    );
\B_V_data_1_state[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(6),
      I1 => \nf_1_fu_378_reg[31]\(11),
      I2 => \nf_1_fu_378_reg[31]\(16),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(10),
      O => \B_V_data_1_state[1]_i_12_n_3\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      O => \^i_fu_246_reg[4]\
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFFF"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => weights_V_TVALID_int_regslice,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I4 => \B_V_data_1_state[1]_i_4_n_3\,
      I5 => in0_V_TVALID_int_regslice,
      O => \^b_v_data_1_state_reg[0]\
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \B_V_data_1_state[1]_i_5_n_3\,
      I1 => \B_V_data_1_state[1]_i_6_n_3\,
      I2 => \B_V_data_1_state[1]_i_7_n_3\,
      I3 => \B_V_data_1_state[1]_i_8_n_3\,
      I4 => \B_V_data_1_state[1]_i_9_n_3\,
      I5 => \B_V_data_1_state[1]_i_10_n_3\,
      O => \B_V_data_1_state[1]_i_4_n_3\
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(12),
      I1 => \nf_1_fu_378_reg[31]\(13),
      I2 => \nf_1_fu_378_reg[31]\(22),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(17),
      O => \B_V_data_1_state[1]_i_5_n_3\
    );
\B_V_data_1_state[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(31),
      I1 => \nf_1_fu_378_reg[31]\(26),
      I2 => \nf_1_fu_378_reg[31]\(15),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(30),
      O => \B_V_data_1_state[1]_i_6_n_3\
    );
\B_V_data_1_state[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(8),
      I1 => \nf_1_fu_378_reg[31]\(9),
      I2 => \nf_1_fu_378_reg[31]\(7),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(25),
      O => \B_V_data_1_state[1]_i_7_n_3\
    );
\B_V_data_1_state[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(1),
      I1 => \nf_1_fu_378_reg[31]\(0),
      I2 => \nf_1_fu_378_reg[31]\(23),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \nf_1_fu_378_reg[31]\(18),
      O => \B_V_data_1_state[1]_i_8_n_3\
    );
\B_V_data_1_state[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(21),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => \nf_1_fu_378_reg[31]\(2),
      I3 => \nf_1_fu_378_reg[31]\(19),
      I4 => \nf_1_fu_378_reg[31]\(3),
      I5 => \B_V_data_1_state[1]_i_11_n_3\,
      O => \B_V_data_1_state[1]_i_9_n_3\
    );
\add_ln840_10_reg_3731[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_10_reg_3731_reg[1]\,
      I2 => \add_ln840_10_reg_3731_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_10_reg_3731_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_9\(0)
    );
\add_ln840_18_reg_3751[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_18_reg_3751_reg[1]\,
      I2 => \add_ln840_18_reg_3751_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_18_reg_3751_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_8\(0)
    );
\add_ln840_22_reg_3761[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_22_reg_3761_reg[1]\,
      I2 => \add_ln840_22_reg_3761_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_22_reg_3761_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_7\(0)
    );
\add_ln840_26_reg_3771[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_26_reg_3771_reg[1]\,
      I2 => \add_ln840_26_reg_3771_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_26_reg_3771_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_6\(0)
    );
\add_ln840_2_reg_3711[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBF8FBFB0B080808"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_n_3\,
      I1 => Q(3),
      I2 => \i_fu_246[4]_i_2_n_3\,
      I3 => \add_ln840_2_reg_3711[1]_i_20_n_3\,
      I4 => Q(2),
      I5 => \add_ln840_2_reg_3711[1]_i_21_n_3\,
      O => \add_ln840_2_reg_3711[1]_i_10_n_3\
    );
\add_ln840_2_reg_3711[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_0\(2),
      I1 => \add_ln840_2_reg_3711[1]_i_19_1\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_2\(2),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_3\(2),
      O => \add_ln840_2_reg_3711[1]_i_11_n_3\
    );
\add_ln840_2_reg_3711[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_4\(2),
      I1 => \add_ln840_2_reg_3711[1]_i_19_5\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_6\(2),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_7\(2),
      O => \add_ln840_2_reg_3711[1]_i_12_n_3\
    );
\add_ln840_2_reg_3711[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_2\(2),
      I1 => \add_ln840_2_reg_3711[1]_i_10_3\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_0\(2),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_1\(2),
      O => \add_ln840_2_reg_3711[1]_i_13_n_3\
    );
\add_ln840_2_reg_3711[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_6\(2),
      I1 => \add_ln840_2_reg_3711[1]_i_10_7\(2),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_4\(2),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_5\(2),
      O => \add_ln840_2_reg_3711[1]_i_14_n_3\
    );
\add_ln840_2_reg_3711[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_0\(0),
      I1 => \add_ln840_2_reg_3711[1]_i_19_1\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_2\(0),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_3\(0),
      O => \add_ln840_2_reg_3711[1]_i_15_n_3\
    );
\add_ln840_2_reg_3711[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_4\(0),
      I1 => \add_ln840_2_reg_3711[1]_i_19_5\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_6\(0),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_7\(0),
      O => \add_ln840_2_reg_3711[1]_i_16_n_3\
    );
\add_ln840_2_reg_3711[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_2\(0),
      I1 => \add_ln840_2_reg_3711[1]_i_10_3\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_0\(0),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_1\(0),
      O => \add_ln840_2_reg_3711[1]_i_17_n_3\
    );
\add_ln840_2_reg_3711[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_6\(0),
      I1 => \add_ln840_2_reg_3711[1]_i_10_7\(0),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_4\(0),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_5\(0),
      O => \add_ln840_2_reg_3711[1]_i_18_n_3\
    );
\add_ln840_2_reg_3711[1]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51115DDD"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_22_n_3\,
      I1 => Q(2),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => \add_ln840_2_reg_3711[1]_i_23_n_3\,
      O => \add_ln840_2_reg_3711[1]_i_19_n_3\
    );
\add_ln840_2_reg_3711[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_0\(3),
      I1 => \add_ln840_2_reg_3711[1]_i_10_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_2\(3),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_3\(3),
      O => \add_ln840_2_reg_3711[1]_i_20_n_3\
    );
\add_ln840_2_reg_3711[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_4\(3),
      I1 => \add_ln840_2_reg_3711[1]_i_10_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_6\(3),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_7\(3),
      O => \add_ln840_2_reg_3711[1]_i_21_n_3\
    );
\add_ln840_2_reg_3711[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_4\(3),
      I1 => \add_ln840_2_reg_3711[1]_i_19_5\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_6\(3),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_7\(3),
      O => \add_ln840_2_reg_3711[1]_i_22_n_3\
    );
\add_ln840_2_reg_3711[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_0\(3),
      I1 => \add_ln840_2_reg_3711[1]_i_19_1\(3),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_2\(3),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_3\(3),
      O => \add_ln840_2_reg_3711[1]_i_23_n_3\
    );
\add_ln840_2_reg_3711[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF444B0BBB000"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \add_ln840_6_reg_3721_reg[1]\(2),
      I3 => B_V_data_1_sel,
      I4 => \add_ln840_6_reg_3721_reg[1]_0\(2),
      I5 => \add_ln840_2_reg_3711[1]_i_8_n_3\,
      O => \^b_v_data_1_payload_b_reg[2]\
    );
\add_ln840_2_reg_3711[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000BBB4F444FFF"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \add_ln840_6_reg_3721_reg[1]\(0),
      I3 => B_V_data_1_sel,
      I4 => \add_ln840_6_reg_3721_reg[1]_0\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_9_n_3\,
      O => \^b_v_data_1_payload_b_reg[0]\
    );
\add_ln840_2_reg_3711[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444FFF4F000BBB0B"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \add_ln840_6_reg_3721_reg[1]_0\(3),
      I3 => B_V_data_1_sel,
      I4 => \add_ln840_6_reg_3721_reg[1]\(3),
      I5 => \add_ln840_2_reg_3711[1]_i_10_n_3\,
      O => \B_V_data_1_payload_A_reg[3]\
    );
\add_ln840_2_reg_3711[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_11_n_3\,
      I1 => \add_ln840_2_reg_3711[1]_i_12_n_3\,
      I2 => ap_sig_allocacmp_sf_1(3),
      I3 => \add_ln840_2_reg_3711[1]_i_13_n_3\,
      I4 => ap_sig_allocacmp_sf_1(2),
      I5 => \add_ln840_2_reg_3711[1]_i_14_n_3\,
      O => \add_ln840_2_reg_3711[1]_i_8_n_3\
    );
\add_ln840_2_reg_3711[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_15_n_3\,
      I1 => \add_ln840_2_reg_3711[1]_i_16_n_3\,
      I2 => ap_sig_allocacmp_sf_1(3),
      I3 => \add_ln840_2_reg_3711[1]_i_17_n_3\,
      I4 => ap_sig_allocacmp_sf_1(2),
      I5 => \add_ln840_2_reg_3711[1]_i_18_n_3\,
      O => \add_ln840_2_reg_3711[1]_i_9_n_3\
    );
\add_ln840_30_reg_3781[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_30_reg_3781_reg[1]\,
      I2 => \add_ln840_30_reg_3781_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_30_reg_3781_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_5\(0)
    );
\add_ln840_34_reg_3791[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_34_reg_3791_reg[1]\,
      I2 => \add_ln840_34_reg_3791_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_34_reg_3791_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_4\(0)
    );
\add_ln840_42_reg_3811[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_42_reg_3811_reg[1]\,
      I2 => \add_ln840_42_reg_3811_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_42_reg_3811_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_3\(0)
    );
\add_ln840_46_reg_3821[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_46_reg_3821_reg[1]\,
      I2 => \add_ln840_46_reg_3821_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_46_reg_3821_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_2\(0)
    );
\add_ln840_50_reg_3831[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_50_reg_3831_reg[1]\,
      I2 => \add_ln840_50_reg_3831_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_50_reg_3831_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_1\(0)
    );
\add_ln840_58_reg_3851[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_58_reg_3851_reg[1]\,
      I2 => \add_ln840_58_reg_3851_reg[1]_0\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_58_reg_3851_reg[1]_1\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_0\(0)
    );
\add_ln840_6_reg_3721[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F66F60066006F66F"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[0]\,
      I1 => \add_ln840_6_reg_3721_reg[1]_1\,
      I2 => \add_ln840_6_reg_3721_reg[1]_2\,
      I3 => \^b_v_data_1_payload_b_reg[2]\,
      I4 => \add_ln840_6_reg_3721_reg[1]_3\,
      I5 => \^b_v_data_1_payload_b_reg[3]\,
      O => \B_V_data_1_payload_B_reg[0]_10\(0)
    );
\add_ln840_6_reg_3721[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4FFF444B0BBB000"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \add_ln840_6_reg_3721_reg[1]\(3),
      I3 => B_V_data_1_sel,
      I4 => \add_ln840_6_reg_3721_reg[1]_0\(3),
      I5 => \add_ln840_6_reg_3721[1]_i_6_n_3\,
      O => \^b_v_data_1_payload_b_reg[3]\
    );
\add_ln840_6_reg_3721[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04070404F4F7F7F7"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_n_3\,
      I1 => Q(3),
      I2 => \i_fu_246[4]_i_2_n_3\,
      I3 => \add_ln840_2_reg_3711[1]_i_20_n_3\,
      I4 => Q(2),
      I5 => \add_ln840_2_reg_3711[1]_i_21_n_3\,
      O => \add_ln840_6_reg_3721[1]_i_6_n_3\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => B_V_data_1_sel_rd_reg(2),
      I3 => ap_done_reg1,
      I4 => B_V_data_1_sel_rd_reg(1),
      O => \ap_CS_fsm_reg[2]_0\(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA2A2A200000000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => icmp_ln290_reg_3866_pp0_iter1_reg,
      I2 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I3 => B_V_data_1_sel_rd_reg(2),
      I4 => out_V_TREADY_int_regslice,
      I5 => ap_CS_iter2_fsm_state3,
      O => ap_done_reg1
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => B_V_data_1_sel_rd_reg(2),
      I3 => B_V_data_1_sel_rd_reg(0),
      O => \ap_CS_fsm_reg[2]_0\(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45554545"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg(1),
      I1 => ap_done_reg1,
      I2 => B_V_data_1_sel_rd_reg(2),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I1 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I2 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF1FFFFFF"
    )
        port map (
      I0 => in0_V_TVALID_int_regslice,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \ap_CS_iter1_fsm[1]_i_3_n_3\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => weights_V_TVALID_int_regslice,
      I5 => \^icmp_ln249_fu_672_p2\,
      O => \ap_CS_iter1_fsm[1]_i_2_n_3\
    );
\ap_CS_iter1_fsm[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A0000"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => out_V_TREADY_int_regslice,
      I2 => B_V_data_1_sel_rd_reg(2),
      I3 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I4 => icmp_ln290_reg_3866_pp0_iter1_reg,
      O => \ap_CS_iter1_fsm[1]_i_3_n_3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBBB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => ap_loop_init_int,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => B_V_data_1_sel_rd_reg(1),
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => \^icmp_ln249_fu_672_p2\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_246[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_246_reg[6]\(0),
      I3 => \^icmp_ln249_fu_672_p2\,
      O => D(0)
    );
\i_fu_246[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(1),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_246_reg[6]\(0),
      O => D(1)
    );
\i_fu_246[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A6A6A"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(2),
      I1 => \i_fu_246_reg[6]\(1),
      I2 => \i_fu_246_reg[6]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => D(2)
    );
\i_fu_246[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152A2A2A2A2A2A2A"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(3),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_246_reg[6]\(0),
      I4 => \i_fu_246_reg[6]\(1),
      I5 => \i_fu_246_reg[6]\(2),
      O => D(3)
    );
\i_fu_246[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(4),
      I1 => \i_fu_246_reg[6]\(2),
      I2 => \i_fu_246_reg[6]\(1),
      I3 => \i_fu_246_reg[6]\(0),
      I4 => \i_fu_246[4]_i_2_n_3\,
      I5 => \i_fu_246_reg[6]\(3),
      O => D(4)
    );
\i_fu_246[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_246[4]_i_2_n_3\
    );
\i_fu_246[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F707070"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \i_fu_246_reg[6]\(5),
      I3 => \i_fu_246[5]_i_2_n_3\,
      I4 => \i_fu_246_reg[6]\(4),
      O => D(5)
    );
\i_fu_246[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(3),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_246_reg[6]\(0),
      I4 => \i_fu_246_reg[6]\(1),
      I5 => \i_fu_246_reg[6]\(2),
      O => \i_fu_246[5]_i_2_n_3\
    );
\i_fu_246[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515000000"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_246_reg[6]\(5),
      I4 => \i_fu_246[6]_i_2_n_3\,
      I5 => \i_fu_246_reg[6]\(6),
      O => D(6)
    );
\i_fu_246[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(4),
      I1 => \i_fu_246_reg[6]\(2),
      I2 => \i_fu_246_reg[6]\(1),
      I3 => \i_fu_246_reg[6]\(0),
      I4 => \i_fu_246[4]_i_2_n_3\,
      I5 => \i_fu_246_reg[6]\(3),
      O => \i_fu_246[6]_i_2_n_3\
    );
\icmp_ln249_reg_3674[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      O => \B_V_data_1_state_reg[0]_0\(0)
    );
\icmp_ln249_reg_3674[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202000200020002"
    )
        port map (
      I0 => \icmp_ln249_reg_3674[0]_i_3_n_3\,
      I1 => \i_fu_246_reg[6]\(4),
      I2 => \i_fu_246_reg[6]\(5),
      I3 => \i_fu_246_reg[6]\(3),
      I4 => ap_loop_init_int,
      I5 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \^icmp_ln249_fu_672_p2\
    );
\icmp_ln249_reg_3674[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100000000"
    )
        port map (
      I0 => \i_fu_246_reg[6]\(2),
      I1 => \i_fu_246_reg[6]\(1),
      I2 => \i_fu_246_reg[6]\(0),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => \i_fu_246_reg[6]\(6),
      O => \icmp_ln249_reg_3674[0]_i_3_n_3\
    );
\icmp_ln272_reg_3686[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888B"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg[0]_0\,
      I1 => \^i_fu_246_reg[4]\,
      I2 => \icmp_ln272_reg_3686[0]_i_2_n_3\,
      I3 => \icmp_ln272_reg_3686[0]_i_3_n_3\,
      I4 => \icmp_ln272_reg_3686[0]_i_4_n_3\,
      I5 => \icmp_ln272_reg_3686[0]_i_5_n_3\,
      O => \icmp_ln272_reg_3686_reg[0]\
    );
\icmp_ln272_reg_3686[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(17),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => Q(8),
      I3 => Q(14),
      I4 => Q(0),
      I5 => \icmp_ln272_reg_3686[0]_i_6_n_3\,
      O => \icmp_ln272_reg_3686[0]_i_2_n_3\
    );
\icmp_ln272_reg_3686[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(10),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => Q(30),
      I3 => Q(18),
      I4 => Q(21),
      I5 => \icmp_ln272_reg_3686[0]_i_7_n_3\,
      O => \icmp_ln272_reg_3686[0]_i_3_n_3\
    );
\icmp_ln272_reg_3686[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(20),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => Q(25),
      I3 => Q(13),
      I4 => Q(5),
      I5 => \icmp_ln272_reg_3686[0]_i_8_n_3\,
      O => \icmp_ln272_reg_3686[0]_i_4_n_3\
    );
\icmp_ln272_reg_3686[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(11),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => Q(27),
      I3 => Q(19),
      I4 => Q(23),
      I5 => \icmp_ln272_reg_3686[0]_i_9_n_3\,
      O => \icmp_ln272_reg_3686[0]_i_5_n_3\
    );
\icmp_ln272_reg_3686[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(26),
      I1 => Q(28),
      I2 => Q(31),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => Q(7),
      O => \icmp_ln272_reg_3686[0]_i_6_n_3\
    );
\icmp_ln272_reg_3686[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(22),
      I2 => Q(29),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => Q(24),
      O => \icmp_ln272_reg_3686[0]_i_7_n_3\
    );
\icmp_ln272_reg_3686[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(9),
      I1 => Q(1),
      I2 => Q(15),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => Q(16),
      O => \icmp_ln272_reg_3686[0]_i_8_n_3\
    );
\icmp_ln272_reg_3686[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(6),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I5 => Q(4),
      O => \icmp_ln272_reg_3686[0]_i_9_n_3\
    );
\icmp_ln290_reg_3866[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_fu_246_reg[4]\,
      O => E(0)
    );
\icmp_ln290_reg_3866[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \icmp_ln290_reg_3866[0]_i_3_n_3\,
      I1 => \icmp_ln290_reg_3866_reg[0]_1\,
      I2 => \icmp_ln290_reg_3866_reg[0]_2\,
      I3 => \icmp_ln290_reg_3866_reg[0]_3\,
      O => \^icmp_ln290_fu_2585_p2\
    );
\icmp_ln290_reg_3866[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => Q(0),
      I1 => \i_fu_246[4]_i_2_n_3\,
      I2 => \icmp_ln290_reg_3866_reg[0]\,
      I3 => \icmp_ln290_reg_3866_reg[0]_0\(2),
      I4 => \icmp_ln290_reg_3866_reg[0]_0\(1),
      I5 => \icmp_ln290_reg_3866_reg[0]_0\(0),
      O => \icmp_ln290_reg_3866[0]_i_3_n_3\
    );
\inputBuf_V_10_fu_354[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080800000000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(3),
      O => \sf_fu_242_reg[1]_4\(0)
    );
\inputBuf_V_11_fu_358[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080800000000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(3),
      O => \sf_fu_242_reg[1]_1\(0)
    );
\inputBuf_V_12_fu_362[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008880000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(3),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_242_reg[3]_1\(0)
    );
\inputBuf_V_13_fu_366[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008880000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(3),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_242_reg[3]_0\(0)
    );
\inputBuf_V_14_fu_370[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(2),
      O => \sf_fu_242_reg[1]_3\(0)
    );
\inputBuf_V_14_fu_370[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^b_v_data_1_state_reg[0]\,
      O => \inputBuf_V_14_fu_370[3]_i_2_n_3\
    );
\inputBuf_V_15_fu_374[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(2),
      O => \sf_fu_242_reg[1]_2\(0)
    );
\inputBuf_V_15_fu_374[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^b_v_data_1_state_reg[0]\,
      O => \inputBuf_V_15_fu_374[3]_i_3_n_3\
    );
\inputBuf_V_1_fu_318[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0D500000000"
    )
        port map (
      I0 => Q(2),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(3),
      I4 => Q(1),
      I5 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      O => \sf_fu_242_reg[2]\(0)
    );
\inputBuf_V_2_fu_322[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000888"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => Q(2),
      I5 => Q(3),
      O => \sf_fu_242_reg[1]_6\(0)
    );
\inputBuf_V_3_fu_326[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000888"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => Q(2),
      I5 => Q(3),
      O => \sf_fu_242_reg[1]\(0)
    );
\inputBuf_V_4_fu_330[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002220000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(3),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_242_reg[3]_2\(0)
    );
\inputBuf_V_5_fu_334[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002220000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(3),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      I5 => Q(1),
      O => \sf_fu_242_reg[3]\(0)
    );
\inputBuf_V_6_fu_338[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080800000000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(2),
      O => \sf_fu_242_reg[1]_5\(0)
    );
\inputBuf_V_7_fu_342[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008080800000000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(1),
      I2 => Q(3),
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(2),
      O => \sf_fu_242_reg[1]_0\(0)
    );
\inputBuf_V_8_fu_346[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002220000"
    )
        port map (
      I0 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      I1 => Q(2),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(3),
      I5 => Q(1),
      O => \sf_fu_242_reg[2]_1\(0)
    );
\inputBuf_V_9_fu_350[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002220000"
    )
        port map (
      I0 => \inputBuf_V_15_fu_374[3]_i_3_n_3\,
      I1 => Q(2),
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(3),
      I5 => Q(1),
      O => \sf_fu_242_reg[2]_0\(0)
    );
\inputBuf_V_fu_314[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0D500000000"
    )
        port map (
      I0 => Q(2),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(3),
      I4 => Q(1),
      I5 => \inputBuf_V_14_fu_370[3]_i_2_n_3\,
      O => \sf_fu_242_reg[2]_2\(0)
    );
\nf_1_fu_378[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \nf_1_fu_378_reg[31]\(0),
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg(0)
    );
\nf_1_fu_378[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F080008080808"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I3 => \^icmp_ln249_fu_672_p2\,
      I4 => \nf_1_fu_378[31]_i_2_n_3\,
      I5 => \^icmp_ln290_fu_2585_p2\,
      O => SR(0)
    );
\nf_1_fu_378[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \nf_1_fu_378[31]_i_3_n_3\,
      I1 => \nf_1_fu_378_reg[0]\,
      I2 => \nf_1_fu_378_reg[0]_0\,
      I3 => \nf_1_fu_378_reg[0]_1\,
      O => \nf_1_fu_378[31]_i_2_n_3\
    );
\nf_1_fu_378[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \i_fu_246[4]_i_2_n_3\,
      I1 => \nf_1_fu_378_reg[31]\(0),
      I2 => \nf_1_fu_378[31]_i_2_0\,
      I3 => \nf_1_fu_378[31]_i_2_1\(0),
      I4 => \nf_1_fu_378[31]_i_2_1\(1),
      I5 => \nf_1_fu_378[31]_i_2_1\(2),
      O => \nf_1_fu_378[31]_i_3_n_3\
    );
\nf_2_reg_3669[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \nf_1_fu_378_reg[1]\(0)
    );
\nf_2_reg_3669[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \nf_1_fu_378_reg[1]\(1)
    );
\nf_fu_2596_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(6)
    );
\nf_fu_2596_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(5)
    );
\nf_fu_2596_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(4)
    );
\nf_fu_2596_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(3)
    );
\nf_fu_2596_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(10)
    );
\nf_fu_2596_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(9)
    );
\nf_fu_2596_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(8)
    );
\nf_fu_2596_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(7)
    );
\nf_fu_2596_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(14)
    );
\nf_fu_2596_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(13)
    );
\nf_fu_2596_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(12)
    );
\nf_fu_2596_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(11)
    );
\nf_fu_2596_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(18)
    );
\nf_fu_2596_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(17)
    );
\nf_fu_2596_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(16)
    );
\nf_fu_2596_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(15)
    );
\nf_fu_2596_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(22)
    );
\nf_fu_2596_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(21)
    );
\nf_fu_2596_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(20)
    );
\nf_fu_2596_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(19)
    );
\nf_fu_2596_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(26)
    );
\nf_fu_2596_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(25)
    );
\nf_fu_2596_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(24)
    );
\nf_fu_2596_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(23)
    );
\nf_fu_2596_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(29)
    );
\nf_fu_2596_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(28)
    );
\nf_fu_2596_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(27)
    );
nf_fu_2596_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(2)
    );
nf_fu_2596_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(1)
    );
nf_fu_2596_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \ap_sig_allocacmp_nf_2__0\(0)
    );
nf_fu_2596_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \nf_1_fu_378_reg[31]\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \nf_1_fu_378_reg[1]_0\(0)
    );
\sf_2_fu_2579_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(5)
    );
\sf_2_fu_2579_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(4)
    );
\sf_2_fu_2579_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(3)
    );
\sf_2_fu_2579_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(2)
    );
\sf_2_fu_2579_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(9)
    );
\sf_2_fu_2579_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(8)
    );
\sf_2_fu_2579_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(7)
    );
\sf_2_fu_2579_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(6)
    );
\sf_2_fu_2579_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(13)
    );
\sf_2_fu_2579_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(12)
    );
\sf_2_fu_2579_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(11)
    );
\sf_2_fu_2579_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(10)
    );
\sf_2_fu_2579_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(17)
    );
\sf_2_fu_2579_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(16)
    );
\sf_2_fu_2579_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(15)
    );
\sf_2_fu_2579_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(14)
    );
\sf_2_fu_2579_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(21)
    );
\sf_2_fu_2579_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(20)
    );
\sf_2_fu_2579_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(19)
    );
\sf_2_fu_2579_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(18)
    );
\sf_2_fu_2579_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(25)
    );
\sf_2_fu_2579_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(24)
    );
\sf_2_fu_2579_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(23)
    );
\sf_2_fu_2579_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(22)
    );
\sf_2_fu_2579_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(28)
    );
\sf_2_fu_2579_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(27)
    );
\sf_2_fu_2579_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(26)
    );
sf_2_fu_2579_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(0),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \sf_fu_242_reg[31]\(0)
    );
sf_2_fu_2579_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => \sf_fu_242_reg[31]\(1)
    );
sf_2_fu_2579_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => S(2)
    );
sf_2_fu_2579_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => S(1)
    );
sf_2_fu_2579_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => S(0)
    );
\sf_fu_242[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      I2 => Q(0),
      O => \^sf_2_fu_2579_p2\(0)
    );
\sf_fu_242[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^icmp_ln290_fu_2585_p2\,
      I1 => \^i_fu_246_reg[4]\,
      O => \B_V_data_1_state[1]_i_2_0\(0)
    );
\sf_fu_242[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i_fu_246_reg[4]\,
      I1 => \^icmp_ln290_fu_2585_p2\,
      O => \icmp_ln290_reg_3866[0]_i_2_0\(0)
    );
\xor_ln1019_3_reg_3706[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(1)
    );
\xor_ln1019_3_reg_3706[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444FFF0B000BBB"
    )
        port map (
      I0 => \^icmp_ln249_fu_672_p2\,
      I1 => \B_V_data_1_state[1]_i_4_n_3\,
      I2 => \add_ln840_6_reg_3721_reg[1]\(1),
      I3 => B_V_data_1_sel,
      I4 => \add_ln840_6_reg_3721_reg[1]_0\(1),
      I5 => \xor_ln1019_3_reg_3706[0]_i_3_n_3\,
      O => \B_V_data_1_payload_B_reg[1]\
    );
\xor_ln1019_3_reg_3706[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F305F5F3F305050"
    )
        port map (
      I0 => \xor_ln1019_3_reg_3706[0]_i_4_n_3\,
      I1 => \xor_ln1019_3_reg_3706[0]_i_5_n_3\,
      I2 => ap_sig_allocacmp_sf_1(3),
      I3 => \xor_ln1019_3_reg_3706[0]_i_7_n_3\,
      I4 => ap_sig_allocacmp_sf_1(2),
      I5 => \xor_ln1019_3_reg_3706[0]_i_9_n_3\,
      O => \xor_ln1019_3_reg_3706[0]_i_3_n_3\
    );
\xor_ln1019_3_reg_3706[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_4\(1),
      I1 => \add_ln840_2_reg_3711[1]_i_19_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_6\(1),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_7\(1),
      O => \xor_ln1019_3_reg_3706[0]_i_4_n_3\
    );
\xor_ln1019_3_reg_3706[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_19_0\(1),
      I1 => \add_ln840_2_reg_3711[1]_i_19_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_19_2\(1),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_19_3\(1),
      O => \xor_ln1019_3_reg_3706[0]_i_5_n_3\
    );
\xor_ln1019_3_reg_3706[0]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(3)
    );
\xor_ln1019_3_reg_3706[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_0\(1),
      I1 => \add_ln840_2_reg_3711[1]_i_10_1\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_2\(1),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_3\(1),
      O => \xor_ln1019_3_reg_3706[0]_i_7_n_3\
    );
\xor_ln1019_3_reg_3706[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      O => ap_sig_allocacmp_sf_1(2)
    );
\xor_ln1019_3_reg_3706[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"05F5030305F5F3F3"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_10_4\(1),
      I1 => \add_ln840_2_reg_3711[1]_i_10_5\(1),
      I2 => ap_sig_allocacmp_sf_1(1),
      I3 => \add_ln840_2_reg_3711[1]_i_10_6\(1),
      I4 => \^sf_2_fu_2579_p2\(0),
      I5 => \add_ln840_2_reg_3711[1]_i_10_7\(1),
      O => \xor_ln1019_3_reg_3706[0]_i_9_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_B_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_payload_A_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \^b_v_data_1_payload_a_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^b_v_data_1_payload_b_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_374[0]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_374[1]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_374[2]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \inputBuf_V_15_fu_374[3]_i_2\ : label is "soft_lutpair358";
begin
  \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) <= \^b_v_data_1_payload_a_reg[3]_0\(3 downto 0);
  \B_V_data_1_payload_B_reg[3]_1\(3 downto 0) <= \^b_v_data_1_payload_b_reg[3]_1\(3 downto 0);
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => \^b_v_data_1_payload_a_reg[3]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => \^b_v_data_1_payload_a_reg[3]_0\(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => \^b_v_data_1_payload_a_reg[3]_0\(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => \^b_v_data_1_payload_a_reg[3]_0\(3),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => \^b_v_data_1_payload_b_reg[3]_1\(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => \^b_v_data_1_payload_b_reg[3]_1\(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => \^b_v_data_1_payload_b_reg[3]_1\(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => \^b_v_data_1_payload_b_reg[3]_1\(3),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => in0_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0D0F0F0F0000000"
    )
        port map (
      I0 => Q(0),
      I1 => \B_V_data_1_state_reg[0]_0\,
      I2 => ap_rst_n,
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      I5 => \^in0_v_tvalid_int_regslice\,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2F2F"
    )
        port map (
      I0 => Q(0),
      I1 => \B_V_data_1_state_reg[0]_0\,
      I2 => \^in0_v_tvalid_int_regslice\,
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\inputBuf_V_15_fu_374[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[3]_1\(0),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_a_reg[3]_0\(0),
      O => \B_V_data_1_payload_B_reg[3]_0\(0)
    );
\inputBuf_V_15_fu_374[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[3]_1\(1),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_a_reg[3]_0\(1),
      O => \B_V_data_1_payload_B_reg[3]_0\(1)
    );
\inputBuf_V_15_fu_374[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[3]_1\(2),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_a_reg[3]_0\(2),
      O => \B_V_data_1_payload_B_reg[3]_0\(2)
    );
\inputBuf_V_15_fu_374[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[3]_1\(3),
      I1 => \^b_v_data_1_sel\,
      I2 => \^b_v_data_1_payload_a_reg[3]_0\(3),
      O => \B_V_data_1_payload_B_reg[3]_0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[56]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[56]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[59]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[58]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[48]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[48]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[51]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[50]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[44]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[44]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[47]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[46]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[40]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[40]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[43]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[42]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[32]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[32]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[35]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[34]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[28]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[28]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[31]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[30]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[24]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[24]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[27]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[26]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[20]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[20]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[22]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[16]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[19]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[18]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[8]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[11]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[10]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[4]_1\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[6]_0\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[62]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[54]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[38]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[14]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xor_ln1019_123_fu_2529_p2 : out STD_LOGIC;
    xor_ln1019_115_fu_2425_p2 : out STD_LOGIC;
    xor_ln1019_107_fu_2321_p2 : out STD_LOGIC;
    xor_ln1019_99_fu_2217_p2 : out STD_LOGIC;
    xor_ln1019_91_fu_2113_p2 : out STD_LOGIC;
    xor_ln1019_83_fu_2009_p2 : out STD_LOGIC;
    xor_ln1019_75_fu_1905_p2 : out STD_LOGIC;
    xor_ln1019_67_fu_1801_p2 : out STD_LOGIC;
    xor_ln1019_59_fu_1697_p2 : out STD_LOGIC;
    xor_ln1019_51_fu_1593_p2 : out STD_LOGIC;
    xor_ln1019_43_fu_1489_p2 : out STD_LOGIC;
    xor_ln1019_35_fu_1385_p2 : out STD_LOGIC;
    xor_ln1019_27_fu_1281_p2 : out STD_LOGIC;
    xor_ln1019_19_fu_1177_p2 : out STD_LOGIC;
    xor_ln1019_11_fu_1073_p2 : out STD_LOGIC;
    xor_ln1019_3_fu_953_p2 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_58_reg_3851_reg[0]\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[0]_0\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[0]_1\ : in STD_LOGIC;
    \add_ln840_62_reg_3861_reg[0]\ : in STD_LOGIC;
    \xor_ln1019_123_reg_3856_reg[0]\ : in STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both__parameterized0\ : entity is "MatrixVectorActivation_2_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[10]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[11]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[16]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[18]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[19]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[20]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[22]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[23]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[24]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[26]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[27]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[28]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[30]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[31]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[32]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[34]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[35]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[40]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[42]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[43]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[44]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[46]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[47]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[48]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[4]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[50]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[51]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[56]_1\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[58]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[59]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[6]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[7]_0\ : STD_LOGIC;
  signal \^b_v_data_1_payload_b_reg[8]_1\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_sel_rd_reg_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \add_ln840_14_reg_3741[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_14_reg_3741[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_14_reg_3741[1]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_2_reg_3711[1]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_38_reg_3801[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_38_reg_3801[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_38_reg_3801[1]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_54_reg_3841[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_54_reg_3841[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_54_reg_3841[1]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_62_reg_3861[1]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_62_reg_3861[1]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_62_reg_3861[1]_i_4_n_3\ : STD_LOGIC;
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln840_10_reg_3731[1]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_3731[1]_i_3\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \add_ln840_10_reg_3731[1]_i_4\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \add_ln840_14_reg_3741[1]_i_2\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \add_ln840_14_reg_3741[1]_i_3\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \add_ln840_14_reg_3741[1]_i_4\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \add_ln840_18_reg_3751[1]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \add_ln840_18_reg_3751[1]_i_3\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \add_ln840_18_reg_3751[1]_i_4\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \add_ln840_22_reg_3761[1]_i_2\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \add_ln840_22_reg_3761[1]_i_3\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \add_ln840_22_reg_3761[1]_i_4\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \add_ln840_26_reg_3771[1]_i_2\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \add_ln840_26_reg_3771[1]_i_3\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \add_ln840_26_reg_3771[1]_i_4\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \add_ln840_2_reg_3711[1]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \add_ln840_2_reg_3711[1]_i_4\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \add_ln840_2_reg_3711[1]_i_7\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \add_ln840_30_reg_3781[1]_i_2\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \add_ln840_30_reg_3781[1]_i_3\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \add_ln840_30_reg_3781[1]_i_4\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \add_ln840_34_reg_3791[1]_i_2\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \add_ln840_34_reg_3791[1]_i_3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \add_ln840_34_reg_3791[1]_i_4\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \add_ln840_38_reg_3801[1]_i_2\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \add_ln840_38_reg_3801[1]_i_3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \add_ln840_38_reg_3801[1]_i_4\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \add_ln840_42_reg_3811[1]_i_2\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \add_ln840_42_reg_3811[1]_i_3\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \add_ln840_42_reg_3811[1]_i_4\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \add_ln840_46_reg_3821[1]_i_2\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \add_ln840_46_reg_3821[1]_i_3\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \add_ln840_46_reg_3821[1]_i_4\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \add_ln840_50_reg_3831[1]_i_2\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \add_ln840_50_reg_3831[1]_i_3\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \add_ln840_50_reg_3831[1]_i_4\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \add_ln840_54_reg_3841[1]_i_2\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \add_ln840_54_reg_3841[1]_i_3\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \add_ln840_54_reg_3841[1]_i_4\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \add_ln840_58_reg_3851[1]_i_2\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \add_ln840_58_reg_3851[1]_i_3\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \add_ln840_58_reg_3851[1]_i_4\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \add_ln840_62_reg_3861[1]_i_2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \add_ln840_62_reg_3861[1]_i_3\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \add_ln840_62_reg_3861[1]_i_4\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \add_ln840_6_reg_3721[1]_i_2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \add_ln840_6_reg_3721[1]_i_3\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \add_ln840_6_reg_3721[1]_i_4\ : label is "soft_lutpair371";
begin
  \B_V_data_1_payload_B_reg[10]_0\ <= \^b_v_data_1_payload_b_reg[10]_0\;
  \B_V_data_1_payload_B_reg[11]_0\ <= \^b_v_data_1_payload_b_reg[11]_0\;
  \B_V_data_1_payload_B_reg[16]_1\ <= \^b_v_data_1_payload_b_reg[16]_1\;
  \B_V_data_1_payload_B_reg[18]_0\ <= \^b_v_data_1_payload_b_reg[18]_0\;
  \B_V_data_1_payload_B_reg[19]_0\ <= \^b_v_data_1_payload_b_reg[19]_0\;
  \B_V_data_1_payload_B_reg[20]_1\ <= \^b_v_data_1_payload_b_reg[20]_1\;
  \B_V_data_1_payload_B_reg[22]_0\ <= \^b_v_data_1_payload_b_reg[22]_0\;
  \B_V_data_1_payload_B_reg[23]_0\ <= \^b_v_data_1_payload_b_reg[23]_0\;
  \B_V_data_1_payload_B_reg[24]_1\ <= \^b_v_data_1_payload_b_reg[24]_1\;
  \B_V_data_1_payload_B_reg[26]_0\ <= \^b_v_data_1_payload_b_reg[26]_0\;
  \B_V_data_1_payload_B_reg[27]_0\ <= \^b_v_data_1_payload_b_reg[27]_0\;
  \B_V_data_1_payload_B_reg[28]_1\ <= \^b_v_data_1_payload_b_reg[28]_1\;
  \B_V_data_1_payload_B_reg[30]_0\ <= \^b_v_data_1_payload_b_reg[30]_0\;
  \B_V_data_1_payload_B_reg[31]_0\ <= \^b_v_data_1_payload_b_reg[31]_0\;
  \B_V_data_1_payload_B_reg[32]_1\ <= \^b_v_data_1_payload_b_reg[32]_1\;
  \B_V_data_1_payload_B_reg[34]_0\ <= \^b_v_data_1_payload_b_reg[34]_0\;
  \B_V_data_1_payload_B_reg[35]_0\ <= \^b_v_data_1_payload_b_reg[35]_0\;
  \B_V_data_1_payload_B_reg[40]_1\ <= \^b_v_data_1_payload_b_reg[40]_1\;
  \B_V_data_1_payload_B_reg[42]_0\ <= \^b_v_data_1_payload_b_reg[42]_0\;
  \B_V_data_1_payload_B_reg[43]_0\ <= \^b_v_data_1_payload_b_reg[43]_0\;
  \B_V_data_1_payload_B_reg[44]_1\ <= \^b_v_data_1_payload_b_reg[44]_1\;
  \B_V_data_1_payload_B_reg[46]_0\ <= \^b_v_data_1_payload_b_reg[46]_0\;
  \B_V_data_1_payload_B_reg[47]_0\ <= \^b_v_data_1_payload_b_reg[47]_0\;
  \B_V_data_1_payload_B_reg[48]_1\ <= \^b_v_data_1_payload_b_reg[48]_1\;
  \B_V_data_1_payload_B_reg[4]_1\ <= \^b_v_data_1_payload_b_reg[4]_1\;
  \B_V_data_1_payload_B_reg[50]_0\ <= \^b_v_data_1_payload_b_reg[50]_0\;
  \B_V_data_1_payload_B_reg[51]_0\ <= \^b_v_data_1_payload_b_reg[51]_0\;
  \B_V_data_1_payload_B_reg[56]_1\ <= \^b_v_data_1_payload_b_reg[56]_1\;
  \B_V_data_1_payload_B_reg[58]_0\ <= \^b_v_data_1_payload_b_reg[58]_0\;
  \B_V_data_1_payload_B_reg[59]_0\ <= \^b_v_data_1_payload_b_reg[59]_0\;
  \B_V_data_1_payload_B_reg[6]_0\ <= \^b_v_data_1_payload_b_reg[6]_0\;
  \B_V_data_1_payload_B_reg[7]_0\ <= \^b_v_data_1_payload_b_reg[7]_0\;
  \B_V_data_1_payload_B_reg[8]_1\ <= \^b_v_data_1_payload_b_reg[8]_1\;
  B_V_data_1_sel_rd_reg_0 <= \^b_v_data_1_sel_rd_reg_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_A_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_A_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_A_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_A_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_A_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_A_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_A_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_A_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_A_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_A_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_A_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_A_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_A_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_A_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_A_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_A_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(48),
      Q => \B_V_data_1_payload_B_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(49),
      Q => \B_V_data_1_payload_B_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(50),
      Q => \B_V_data_1_payload_B_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(51),
      Q => \B_V_data_1_payload_B_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(52),
      Q => \B_V_data_1_payload_B_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(53),
      Q => \B_V_data_1_payload_B_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(54),
      Q => \B_V_data_1_payload_B_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(55),
      Q => \B_V_data_1_payload_B_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(56),
      Q => \B_V_data_1_payload_B_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(57),
      Q => \B_V_data_1_payload_B_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(58),
      Q => \B_V_data_1_payload_B_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(59),
      Q => \B_V_data_1_payload_B_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(60),
      Q => \B_V_data_1_payload_B_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(61),
      Q => \B_V_data_1_payload_B_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(62),
      Q => \B_V_data_1_payload_B_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(63),
      Q => \B_V_data_1_payload_B_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_1,
      Q => \^b_v_data_1_sel_rd_reg_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => weights_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA808A80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => weights_V_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^weights_v_tvalid_int_regslice\,
      I4 => \B_V_data_1_state_reg[0]_0\,
      I5 => Q(0),
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5DFF5D5D"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => Q(0),
      I2 => \B_V_data_1_state_reg[0]_0\,
      I3 => weights_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\add_ln840_10_reg_3731[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[8]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[11]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[10]_0\,
      O => \B_V_data_1_payload_B_reg[8]_0\(0)
    );
\add_ln840_10_reg_3731[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      O => \^b_v_data_1_payload_b_reg[8]_1\
    );
\add_ln840_10_reg_3731[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      O => \^b_v_data_1_payload_b_reg[10]_0\
    );
\add_ln840_10_reg_3731[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      O => \^b_v_data_1_payload_b_reg[11]_0\
    );
\add_ln840_14_reg_3741[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln840_14_reg_3741[1]_i_4_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_14_reg_3741[1]_i_2_n_3\,
      I3 => \add_ln840_58_reg_3851_reg[0]_1\,
      I4 => \add_ln840_14_reg_3741[1]_i_3_n_3\,
      I5 => \add_ln840_62_reg_3861_reg[0]\,
      O => \B_V_data_1_payload_B_reg[14]_0\(0)
    );
\add_ln840_14_reg_3741[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09909FF99FF90990"
    )
        port map (
      I0 => \add_ln840_14_reg_3741[1]_i_2_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]_1\,
      I2 => \add_ln840_14_reg_3741[1]_i_3_n_3\,
      I3 => \add_ln840_62_reg_3861_reg[0]\,
      I4 => \add_ln840_58_reg_3851_reg[0]\,
      I5 => \add_ln840_14_reg_3741[1]_i_4_n_3\,
      O => \B_V_data_1_payload_B_reg[14]_0\(1)
    );
\add_ln840_14_reg_3741[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      O => \add_ln840_14_reg_3741[1]_i_2_n_3\
    );
\add_ln840_14_reg_3741[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      O => \add_ln840_14_reg_3741[1]_i_3_n_3\
    );
\add_ln840_14_reg_3741[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      O => \add_ln840_14_reg_3741[1]_i_4_n_3\
    );
\add_ln840_18_reg_3751[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[16]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[19]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[18]_0\,
      O => \B_V_data_1_payload_B_reg[16]_0\(0)
    );
\add_ln840_18_reg_3751[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      O => \^b_v_data_1_payload_b_reg[16]_1\
    );
\add_ln840_18_reg_3751[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      O => \^b_v_data_1_payload_b_reg[18]_0\
    );
\add_ln840_18_reg_3751[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      O => \^b_v_data_1_payload_b_reg[19]_0\
    );
\add_ln840_22_reg_3761[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[20]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[23]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[22]_0\,
      O => \B_V_data_1_payload_B_reg[20]_0\(0)
    );
\add_ln840_22_reg_3761[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      O => \^b_v_data_1_payload_b_reg[20]_1\
    );
\add_ln840_22_reg_3761[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      O => \^b_v_data_1_payload_b_reg[22]_0\
    );
\add_ln840_22_reg_3761[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      O => \^b_v_data_1_payload_b_reg[23]_0\
    );
\add_ln840_26_reg_3771[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[24]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[27]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[26]_0\,
      O => \B_V_data_1_payload_B_reg[24]_0\(0)
    );
\add_ln840_26_reg_3771[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      O => \^b_v_data_1_payload_b_reg[24]_1\
    );
\add_ln840_26_reg_3771[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      O => \^b_v_data_1_payload_b_reg[26]_0\
    );
\add_ln840_26_reg_3771[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      O => \^b_v_data_1_payload_b_reg[27]_0\
    );
\add_ln840_2_reg_3711[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_7_n_3\,
      I1 => \add_ln840_62_reg_3861_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]\,
      I3 => \add_ln840_2_reg_3711[1]_i_4_n_3\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \add_ln840_2_reg_3711[1]_i_2_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_0\(0)
    );
\add_ln840_2_reg_3711[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09909FF99FF90990"
    )
        port map (
      I0 => \add_ln840_2_reg_3711[1]_i_2_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]_1\,
      I2 => \add_ln840_2_reg_3711[1]_i_4_n_3\,
      I3 => \add_ln840_58_reg_3851_reg[0]\,
      I4 => \add_ln840_62_reg_3861_reg[0]\,
      I5 => \add_ln840_2_reg_3711[1]_i_7_n_3\,
      O => \B_V_data_1_payload_B_reg[2]_0\(1)
    );
\add_ln840_2_reg_3711[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      O => \add_ln840_2_reg_3711[1]_i_2_n_3\
    );
\add_ln840_2_reg_3711[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      O => \add_ln840_2_reg_3711[1]_i_4_n_3\
    );
\add_ln840_2_reg_3711[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      O => \add_ln840_2_reg_3711[1]_i_7_n_3\
    );
\add_ln840_30_reg_3781[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[28]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[31]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[30]_0\,
      O => \B_V_data_1_payload_B_reg[28]_0\(0)
    );
\add_ln840_30_reg_3781[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      O => \^b_v_data_1_payload_b_reg[28]_1\
    );
\add_ln840_30_reg_3781[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      O => \^b_v_data_1_payload_b_reg[30]_0\
    );
\add_ln840_30_reg_3781[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      O => \^b_v_data_1_payload_b_reg[31]_0\
    );
\add_ln840_34_reg_3791[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[32]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[35]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[34]_0\,
      O => \B_V_data_1_payload_B_reg[32]_0\(0)
    );
\add_ln840_34_reg_3791[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      O => \^b_v_data_1_payload_b_reg[32]_1\
    );
\add_ln840_34_reg_3791[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      O => \^b_v_data_1_payload_b_reg[34]_0\
    );
\add_ln840_34_reg_3791[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      O => \^b_v_data_1_payload_b_reg[35]_0\
    );
\add_ln840_38_reg_3801[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln840_38_reg_3801[1]_i_4_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_38_reg_3801[1]_i_2_n_3\,
      I3 => \add_ln840_58_reg_3851_reg[0]_1\,
      I4 => \add_ln840_38_reg_3801[1]_i_3_n_3\,
      I5 => \add_ln840_62_reg_3861_reg[0]\,
      O => \B_V_data_1_payload_B_reg[38]_0\(0)
    );
\add_ln840_38_reg_3801[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09909FF99FF90990"
    )
        port map (
      I0 => \add_ln840_38_reg_3801[1]_i_2_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]_1\,
      I2 => \add_ln840_38_reg_3801[1]_i_3_n_3\,
      I3 => \add_ln840_62_reg_3861_reg[0]\,
      I4 => \add_ln840_58_reg_3851_reg[0]\,
      I5 => \add_ln840_38_reg_3801[1]_i_4_n_3\,
      O => \B_V_data_1_payload_B_reg[38]_0\(1)
    );
\add_ln840_38_reg_3801[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      O => \add_ln840_38_reg_3801[1]_i_2_n_3\
    );
\add_ln840_38_reg_3801[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      O => \add_ln840_38_reg_3801[1]_i_3_n_3\
    );
\add_ln840_38_reg_3801[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      O => \add_ln840_38_reg_3801[1]_i_4_n_3\
    );
\add_ln840_42_reg_3811[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[40]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[43]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[42]_0\,
      O => \B_V_data_1_payload_B_reg[40]_0\(0)
    );
\add_ln840_42_reg_3811[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      O => \^b_v_data_1_payload_b_reg[40]_1\
    );
\add_ln840_42_reg_3811[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      O => \^b_v_data_1_payload_b_reg[42]_0\
    );
\add_ln840_42_reg_3811[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      O => \^b_v_data_1_payload_b_reg[43]_0\
    );
\add_ln840_46_reg_3821[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[44]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[47]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[46]_0\,
      O => \B_V_data_1_payload_B_reg[44]_0\(0)
    );
\add_ln840_46_reg_3821[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      O => \^b_v_data_1_payload_b_reg[44]_1\
    );
\add_ln840_46_reg_3821[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      O => \^b_v_data_1_payload_b_reg[46]_0\
    );
\add_ln840_46_reg_3821[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      O => \^b_v_data_1_payload_b_reg[47]_0\
    );
\add_ln840_50_reg_3831[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[48]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[51]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[50]_0\,
      O => \B_V_data_1_payload_B_reg[48]_0\(0)
    );
\add_ln840_50_reg_3831[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      O => \^b_v_data_1_payload_b_reg[48]_1\
    );
\add_ln840_50_reg_3831[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      O => \^b_v_data_1_payload_b_reg[50]_0\
    );
\add_ln840_50_reg_3831[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      O => \^b_v_data_1_payload_b_reg[51]_0\
    );
\add_ln840_54_reg_3841[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln840_54_reg_3841[1]_i_4_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_54_reg_3841[1]_i_2_n_3\,
      I3 => \add_ln840_58_reg_3851_reg[0]_1\,
      I4 => \add_ln840_54_reg_3841[1]_i_3_n_3\,
      I5 => \add_ln840_62_reg_3861_reg[0]\,
      O => \B_V_data_1_payload_B_reg[54]_0\(0)
    );
\add_ln840_54_reg_3841[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09909FF99FF90990"
    )
        port map (
      I0 => \add_ln840_54_reg_3841[1]_i_2_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]_1\,
      I2 => \add_ln840_54_reg_3841[1]_i_3_n_3\,
      I3 => \add_ln840_62_reg_3861_reg[0]\,
      I4 => \add_ln840_58_reg_3851_reg[0]\,
      I5 => \add_ln840_54_reg_3841[1]_i_4_n_3\,
      O => \B_V_data_1_payload_B_reg[54]_0\(1)
    );
\add_ln840_54_reg_3841[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[54]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[54]\,
      O => \add_ln840_54_reg_3841[1]_i_2_n_3\
    );
\add_ln840_54_reg_3841[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      O => \add_ln840_54_reg_3841[1]_i_3_n_3\
    );
\add_ln840_54_reg_3841[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      O => \add_ln840_54_reg_3841[1]_i_4_n_3\
    );
\add_ln840_58_reg_3851[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[56]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[59]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[58]_0\,
      O => \B_V_data_1_payload_B_reg[56]_0\(0)
    );
\add_ln840_58_reg_3851[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      O => \^b_v_data_1_payload_b_reg[56]_1\
    );
\add_ln840_58_reg_3851[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      O => \^b_v_data_1_payload_b_reg[58]_0\
    );
\add_ln840_58_reg_3851[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      O => \^b_v_data_1_payload_b_reg[59]_0\
    );
\add_ln840_62_reg_3861[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln840_62_reg_3861[1]_i_4_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_62_reg_3861[1]_i_2_n_3\,
      I3 => \add_ln840_58_reg_3851_reg[0]_1\,
      I4 => \add_ln840_62_reg_3861[1]_i_3_n_3\,
      I5 => \add_ln840_62_reg_3861_reg[0]\,
      O => \B_V_data_1_payload_B_reg[62]_0\(0)
    );
\add_ln840_62_reg_3861[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"09909FF99FF90990"
    )
        port map (
      I0 => \add_ln840_62_reg_3861[1]_i_2_n_3\,
      I1 => \add_ln840_58_reg_3851_reg[0]_1\,
      I2 => \add_ln840_62_reg_3861[1]_i_3_n_3\,
      I3 => \add_ln840_62_reg_3861_reg[0]\,
      I4 => \add_ln840_58_reg_3851_reg[0]\,
      I5 => \add_ln840_62_reg_3861[1]_i_4_n_3\,
      O => \B_V_data_1_payload_B_reg[62]_0\(1)
    );
\add_ln840_62_reg_3861[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      O => \add_ln840_62_reg_3861[1]_i_2_n_3\
    );
\add_ln840_62_reg_3861[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[63]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[63]\,
      O => \add_ln840_62_reg_3861[1]_i_3_n_3\
    );
\add_ln840_62_reg_3861[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      O => \add_ln840_62_reg_3861[1]_i_4_n_3\
    );
\add_ln840_6_reg_3721[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^b_v_data_1_payload_b_reg[4]_1\,
      I1 => \add_ln840_58_reg_3851_reg[0]\,
      I2 => \add_ln840_58_reg_3851_reg[0]_0\,
      I3 => \^b_v_data_1_payload_b_reg[7]_0\,
      I4 => \add_ln840_58_reg_3851_reg[0]_1\,
      I5 => \^b_v_data_1_payload_b_reg[6]_0\,
      O => \B_V_data_1_payload_B_reg[4]_0\(0)
    );
\add_ln840_6_reg_3721[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      O => \^b_v_data_1_payload_b_reg[4]_1\
    );
\add_ln840_6_reg_3721[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      O => \^b_v_data_1_payload_b_reg[6]_0\
    );
\add_ln840_6_reg_3721[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      O => \^b_v_data_1_payload_b_reg[7]_0\
    );
\xor_ln1019_107_reg_3836[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[53]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[53]\,
      O => xor_ln1019_107_fu_2321_p2
    );
\xor_ln1019_115_reg_3846[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      O => xor_ln1019_115_fu_2425_p2
    );
\xor_ln1019_11_reg_3716[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      O => xor_ln1019_11_fu_1073_p2
    );
\xor_ln1019_123_reg_3856[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[61]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[61]\,
      O => xor_ln1019_123_fu_2529_p2
    );
\xor_ln1019_19_reg_3726[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      O => xor_ln1019_19_fu_1177_p2
    );
\xor_ln1019_27_reg_3736[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      O => xor_ln1019_27_fu_1281_p2
    );
\xor_ln1019_35_reg_3746[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      O => xor_ln1019_35_fu_1385_p2
    );
\xor_ln1019_3_reg_3706[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      O => xor_ln1019_3_fu_953_p2
    );
\xor_ln1019_43_reg_3756[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      O => xor_ln1019_43_fu_1489_p2
    );
\xor_ln1019_51_reg_3766[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      O => xor_ln1019_51_fu_1593_p2
    );
\xor_ln1019_59_reg_3776[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      O => xor_ln1019_59_fu_1697_p2
    );
\xor_ln1019_67_reg_3786[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      O => xor_ln1019_67_fu_1801_p2
    );
\xor_ln1019_75_reg_3796[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      O => xor_ln1019_75_fu_1905_p2
    );
\xor_ln1019_83_reg_3806[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      O => xor_ln1019_83_fu_2009_p2
    );
\xor_ln1019_91_reg_3816[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      O => xor_ln1019_91_fu_2113_p2
    );
\xor_ln1019_99_reg_3826[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \xor_ln1019_123_reg_3856_reg[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      O => xor_ln1019_99_fu_2217_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both__parameterized1\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both__parameterized1\ : entity is "MatrixVectorActivation_2_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both__parameterized1\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \out_V_TDATA[10]_INST_0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \out_V_TDATA[11]_INST_0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \out_V_TDATA[12]_INST_0\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \out_V_TDATA[13]_INST_0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \out_V_TDATA[14]_INST_0\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \out_V_TDATA[8]_INST_0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair366";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[15]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[15]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_sel_wr01_out,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^out_v_tready_int_regslice\,
      I3 => B_V_data_1_sel_wr01_out,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => out_V_TREADY,
      I3 => \^out_v_tready_int_regslice\,
      O => D(0)
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(10)
    );
\out_V_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(11)
    );
\out_V_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(12)
    );
\out_V_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(13)
    );
\out_V_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(14)
    );
\out_V_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(15)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
\out_V_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(8)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init is
  port (
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    \i_fu_132_reg[4]\ : out STD_LOGIC;
    \icmp_ln272_reg_1754_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \i_fu_132_reg[3]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_sig_allocacmp_sf_load : out STD_LOGIC_VECTOR ( 31 downto 0 );
    icmp_ln290_fu_1299_p2 : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \icmp_ln249_reg_1750_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    \icmp_ln272_reg_1754_reg[0]_0\ : in STD_LOGIC;
    \sf_fu_128_reg[0]\ : in STD_LOGIC;
    \sf_fu_128_reg[0]_0\ : in STD_LOGIC;
    \sf_fu_128_reg[0]_1\ : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    \i_fu_132_reg[4]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    icmp_ln290_reg_1868 : in STD_LOGIC;
    icmp_ln249_reg_1750 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    ap_loop_init_int_reg_0 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \i_fu_132_reg[0]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln272_reg_1754_reg[0]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \icmp_ln290_reg_1868_reg[0]\ : in STD_LOGIC;
    \icmp_ln290_reg_1868_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel_rd_reg : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal ap_loop_init_int_i_2_n_3 : STD_LOGIC;
  signal \i_fu_132[4]_i_2_n_3\ : STD_LOGIC;
  signal \^i_fu_132_reg[4]\ : STD_LOGIC;
  signal \icmp_ln272_reg_1754[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_1754[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_1754[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_1754[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_1754[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_1754[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_1754[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_1754[0]_i_9_n_3\ : STD_LOGIC;
  signal \sf_fu_128[31]_i_6_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \i_fu_132[2]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \i_fu_132[3]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \i_fu_132[4]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \icmp_ln249_reg_1750[0]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \sf_fu_128[0]_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \sf_fu_128[31]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \sf_fu_128[31]_i_2\ : label is "soft_lutpair396";
begin
  E(0) <= \^e\(0);
  \i_fu_132_reg[4]\ <= \^i_fu_132_reg[4]\;
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(2),
      I1 => \^e\(0),
      I2 => B_V_data_1_sel_rd_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => Q(2),
      I1 => \^e\(0),
      I2 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[2]_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8808"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_3\,
      I1 => Q(2),
      I2 => ap_done_cache,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222FFFFFFFFFFFF"
    )
        port map (
      I0 => icmp_ln290_reg_1868,
      I1 => icmp_ln249_reg_1750,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => ap_CS_iter1_fsm_state2,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm[2]_i_2_n_3\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A2"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_2_n_3\,
      I1 => \ap_CS_fsm_reg[3]\(0),
      I2 => Q(2),
      I3 => Q(0),
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10555555"
    )
        port map (
      I0 => Q(1),
      I1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(2),
      I4 => \ap_CS_fsm[2]_i_2_n_3\,
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => \ap_CS_fsm[2]_i_2_n_3\,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A303"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \^i_fu_132_reg[4]\,
      I2 => ap_loop_init_int_i_2_n_3,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2_n_3\,
      I1 => ap_loop_init_int_i_2_n_3,
      I2 => ap_loop_init_int,
      I3 => ap_rst_n,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF02220000"
    )
        port map (
      I0 => icmp_ln290_reg_1868,
      I1 => icmp_ln249_reg_1750,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => ap_CS_iter1_fsm_state2,
      I5 => ap_loop_init_int_reg_0,
      O => ap_loop_init_int_i_2_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init_int_i_2_n_3,
      I2 => \^i_fu_132_reg[4]\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_132[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3332FFFF3333"
    )
        port map (
      I0 => \i_fu_132_reg[0]\(1),
      I1 => \i_fu_132_reg[0]\(0),
      I2 => \i_fu_132_reg[0]\(3),
      I3 => \i_fu_132_reg[0]\(2),
      I4 => \i_fu_132[4]_i_2_n_3\,
      I5 => \i_fu_132_reg[0]\(4),
      O => \i_fu_132_reg[3]\(0)
    );
\i_fu_132[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \i_fu_132_reg[0]\(0),
      I1 => \i_fu_132_reg[0]\(1),
      I2 => ap_loop_init_int,
      O => \i_fu_132_reg[3]\(1)
    );
\i_fu_132[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \i_fu_132_reg[0]\(2),
      I1 => \i_fu_132_reg[0]\(1),
      I2 => ap_loop_init_int,
      I3 => \i_fu_132_reg[0]\(0),
      O => \i_fu_132_reg[3]\(2)
    );
\i_fu_132[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"13332000"
    )
        port map (
      I0 => \i_fu_132_reg[0]\(1),
      I1 => ap_loop_init_int,
      I2 => \i_fu_132_reg[0]\(0),
      I3 => \i_fu_132_reg[0]\(2),
      I4 => \i_fu_132_reg[0]\(3),
      O => \i_fu_132_reg[3]\(3)
    );
\i_fu_132[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FE00800000"
    )
        port map (
      I0 => \i_fu_132_reg[0]\(3),
      I1 => \i_fu_132_reg[0]\(2),
      I2 => \i_fu_132_reg[0]\(0),
      I3 => \i_fu_132[4]_i_2_n_3\,
      I4 => \i_fu_132_reg[0]\(1),
      I5 => \i_fu_132_reg[0]\(4),
      O => \i_fu_132_reg[3]\(4)
    );
\i_fu_132[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \i_fu_132[4]_i_2_n_3\
    );
\icmp_ln249_reg_1750[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => \^i_fu_132_reg[4]\,
      I1 => ap_loop_init_int_i_2_n_3,
      I2 => icmp_ln249_reg_1750,
      O => \icmp_ln249_reg_1750_reg[0]\
    );
\icmp_ln272_reg_1754[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000003AAAAAAAA"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_0\,
      I1 => \icmp_ln272_reg_1754[0]_i_2_n_3\,
      I2 => \icmp_ln272_reg_1754[0]_i_3_n_3\,
      I3 => \icmp_ln272_reg_1754[0]_i_4_n_3\,
      I4 => \icmp_ln272_reg_1754[0]_i_5_n_3\,
      I5 => \^e\(0),
      O => \icmp_ln272_reg_1754_reg[0]\
    );
\icmp_ln272_reg_1754[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(3),
      I1 => \i_fu_132[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_1754_reg[0]_1\(2),
      I3 => \icmp_ln272_reg_1754_reg[0]_1\(0),
      I4 => \icmp_ln272_reg_1754_reg[0]_1\(4),
      I5 => \icmp_ln272_reg_1754[0]_i_6_n_3\,
      O => \icmp_ln272_reg_1754[0]_i_2_n_3\
    );
\icmp_ln272_reg_1754[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(31),
      I1 => \i_fu_132[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_1754_reg[0]_1\(25),
      I3 => \icmp_ln272_reg_1754_reg[0]_1\(30),
      I4 => \icmp_ln272_reg_1754_reg[0]_1\(29),
      I5 => \icmp_ln272_reg_1754[0]_i_7_n_3\,
      O => \icmp_ln272_reg_1754[0]_i_3_n_3\
    );
\icmp_ln272_reg_1754[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(22),
      I1 => \i_fu_132[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_1754_reg[0]_1\(19),
      I3 => \icmp_ln272_reg_1754_reg[0]_1\(20),
      I4 => \icmp_ln272_reg_1754_reg[0]_1\(18),
      I5 => \icmp_ln272_reg_1754[0]_i_8_n_3\,
      O => \icmp_ln272_reg_1754[0]_i_4_n_3\
    );
\icmp_ln272_reg_1754[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(11),
      I1 => \i_fu_132[4]_i_2_n_3\,
      I2 => \icmp_ln272_reg_1754_reg[0]_1\(8),
      I3 => \icmp_ln272_reg_1754_reg[0]_1\(10),
      I4 => \icmp_ln272_reg_1754_reg[0]_1\(9),
      I5 => \icmp_ln272_reg_1754[0]_i_9_n_3\,
      O => \icmp_ln272_reg_1754[0]_i_5_n_3\
    );
\icmp_ln272_reg_1754[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(1),
      I1 => \icmp_ln272_reg_1754_reg[0]_1\(12),
      I2 => \icmp_ln272_reg_1754_reg[0]_1\(17),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \icmp_ln272_reg_1754_reg[0]_1\(23),
      O => \icmp_ln272_reg_1754[0]_i_6_n_3\
    );
\icmp_ln272_reg_1754[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(5),
      I1 => \icmp_ln272_reg_1754_reg[0]_1\(26),
      I2 => \icmp_ln272_reg_1754_reg[0]_1\(21),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \icmp_ln272_reg_1754_reg[0]_1\(27),
      O => \icmp_ln272_reg_1754[0]_i_7_n_3\
    );
\icmp_ln272_reg_1754[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(6),
      I1 => \icmp_ln272_reg_1754_reg[0]_1\(13),
      I2 => \icmp_ln272_reg_1754_reg[0]_1\(7),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \icmp_ln272_reg_1754_reg[0]_1\(14),
      O => \icmp_ln272_reg_1754[0]_i_8_n_3\
    );
\icmp_ln272_reg_1754[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(24),
      I1 => \icmp_ln272_reg_1754_reg[0]_1\(28),
      I2 => \icmp_ln272_reg_1754_reg[0]_1\(15),
      I3 => ap_loop_init_int,
      I4 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I5 => \icmp_ln272_reg_1754_reg[0]_1\(16),
      O => \icmp_ln272_reg_1754[0]_i_9_n_3\
    );
\icmp_ln290_reg_1868[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => weights_V_TVALID_int_regslice,
      I1 => in0_V_TVALID_int_regslice,
      I2 => \^i_fu_132_reg[4]\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I4 => \i_fu_132_reg[4]_0\,
      O => \^e\(0)
    );
\icmp_ln290_reg_1868[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \sf_fu_128[31]_i_6_n_3\,
      I1 => \sf_fu_128_reg[0]_1\,
      I2 => \sf_fu_128_reg[0]_0\,
      I3 => \sf_fu_128_reg[0]\,
      O => icmp_ln290_fu_1299_p2
    );
\icmp_ln290_reg_1868[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \i_fu_132_reg[0]\(4),
      I1 => \i_fu_132[4]_i_2_n_3\,
      I2 => \i_fu_132_reg[0]\(2),
      I3 => \i_fu_132_reg[0]\(3),
      I4 => \i_fu_132_reg[0]\(0),
      I5 => \i_fu_132_reg[0]\(1),
      O => \^i_fu_132_reg[4]\
    );
\sf_1_fu_1293_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(8),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(8)
    );
\sf_1_fu_1293_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(7),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(7)
    );
\sf_1_fu_1293_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(6),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(6)
    );
\sf_1_fu_1293_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(5),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(5)
    );
\sf_1_fu_1293_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(12),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(12)
    );
\sf_1_fu_1293_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(11),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(11)
    );
\sf_1_fu_1293_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(10),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(10)
    );
\sf_1_fu_1293_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(9),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(9)
    );
\sf_1_fu_1293_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(16),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(16)
    );
\sf_1_fu_1293_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(15),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(15)
    );
\sf_1_fu_1293_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(14),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(14)
    );
\sf_1_fu_1293_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(13),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(13)
    );
\sf_1_fu_1293_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(20),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(20)
    );
\sf_1_fu_1293_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(19),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(19)
    );
\sf_1_fu_1293_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(18),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(18)
    );
\sf_1_fu_1293_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(17),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(17)
    );
\sf_1_fu_1293_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(24),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(24)
    );
\sf_1_fu_1293_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(23),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(23)
    );
\sf_1_fu_1293_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(22),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(22)
    );
\sf_1_fu_1293_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(21),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(21)
    );
\sf_1_fu_1293_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(28),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(28)
    );
\sf_1_fu_1293_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(27),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(27)
    );
\sf_1_fu_1293_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(26),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(26)
    );
\sf_1_fu_1293_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(25),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(25)
    );
\sf_1_fu_1293_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(31),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(31)
    );
\sf_1_fu_1293_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(30),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(30)
    );
\sf_1_fu_1293_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(29),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(29)
    );
sf_1_fu_1293_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(0),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(0)
    );
sf_1_fu_1293_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(4),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(4)
    );
sf_1_fu_1293_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(3),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(3)
    );
sf_1_fu_1293_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(2),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(2)
    );
sf_1_fu_1293_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln272_reg_1754_reg[0]_1\(1),
      I1 => ap_loop_init_int,
      I2 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => ap_sig_allocacmp_sf_load(1)
    );
\sf_fu_128[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \icmp_ln272_reg_1754_reg[0]_1\(0),
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg(0)
    );
\sf_fu_128[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \^e\(0),
      I1 => \sf_fu_128_reg[0]\,
      I2 => \sf_fu_128_reg[0]_0\,
      I3 => \sf_fu_128_reg[0]_1\,
      I4 => \sf_fu_128[31]_i_6_n_3\,
      O => SR(0)
    );
\sf_fu_128[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA8AAAA"
    )
        port map (
      I0 => \^e\(0),
      I1 => \sf_fu_128_reg[0]\,
      I2 => \sf_fu_128_reg[0]_0\,
      I3 => \sf_fu_128_reg[0]_1\,
      I4 => \sf_fu_128[31]_i_6_n_3\,
      O => \B_V_data_1_state_reg[0]\(0)
    );
\sf_fu_128[31]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \i_fu_132[4]_i_2_n_3\,
      I1 => \icmp_ln272_reg_1754_reg[0]_1\(0),
      I2 => \icmp_ln290_reg_1868_reg[0]\,
      I3 => \icmp_ln290_reg_1868_reg[0]_0\(2),
      I4 => \icmp_ln290_reg_1868_reg[0]_0\(1),
      I5 => \icmp_ln290_reg_1868_reg[0]_0\(0),
      O => \sf_fu_128[31]_i_6_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both is
  port (
    in0_V_TREADY : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    in0_V_TDATA_int_regslice : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_B_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \B_V_data_1_payload_A_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    i_fu_132 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 0 to 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^in0_v_tready\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  in0_V_TREADY <= \^in0_v_tready\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^in0_v_tready\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg[3]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg[3]_0\(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg[3]_0\(2),
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^in0_v_tready\,
      I2 => \^in0_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg[3]_0\(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg[3]_0\(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg[3]_0\(2),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^in0_v_tready\,
      I1 => in0_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => in0_V_TVALID,
      I2 => \^in0_v_tready\,
      I3 => \^in0_v_tvalid_int_regslice\,
      I4 => Q(0),
      I5 => i_fu_132,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => i_fu_132,
      I2 => Q(0),
      I3 => in0_V_TVALID,
      I4 => \^in0_v_tready\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^in0_v_tready\,
      R => \^ap_rst_n_inv\
    );
\add_ln840_2_reg_1773[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => \^b_v_data_1_sel\,
      I2 => B_V_data_1_payload_A(0),
      O => in0_V_TDATA_int_regslice(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    weights_V_TVALID_int_regslice : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    xor_ln1019_75_fu_1243_p2 : out STD_LOGIC;
    xor_ln1019_67_fu_1139_p2 : out STD_LOGIC;
    xor_ln1019_59_fu_1035_p2 : out STD_LOGIC;
    xor_ln1019_51_fu_931_p2 : out STD_LOGIC;
    xor_ln1019_43_fu_827_p2 : out STD_LOGIC;
    xor_ln1019_35_fu_723_p2 : out STD_LOGIC;
    xor_ln1019_27_fu_619_p2 : out STD_LOGIC;
    xor_ln1019_19_fu_515_p2 : out STD_LOGIC;
    xor_ln1019_11_fu_411_p2 : out STD_LOGIC;
    xor_ln1019_3_fu_291_p2 : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[36]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[32]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[28]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[24]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[20]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[16]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[12]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[8]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_1 : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]\ : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    i_fu_132 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    weights_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \add_ln840_38_reg_1863_reg[1]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    \add_ln840_38_reg_1863_reg[1]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    in0_V_TDATA_int_regslice : in STD_LOGIC_VECTOR ( 0 to 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both__parameterized0\ : entity is "MatrixVectorActivation_3_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \^b_v_data_1_sel_rd_reg_0\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_11_fu_949_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_13_fu_1053_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_15_fu_1157_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_17_fu_1261_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_1_fu_429_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_3_fu_533_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_5_fu_637_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_7_fu_741_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_9_fu_845_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln780_1_fu_317_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_10_fu_653_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_13_fu_757_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_16_fu_861_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_19_fu_965_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_1_fu_341_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_22_fu_1069_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_25_fu_1173_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_28_fu_1277_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_4_fu_445_p1\ : STD_LOGIC;
  signal \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_7_fu_549_p1\ : STD_LOGIC;
  signal \^weights_v_tvalid_int_regslice\ : STD_LOGIC;
begin
  B_V_data_1_sel_rd_reg_0 <= \^b_v_data_1_sel_rd_reg_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  weights_V_TVALID_int_regslice <= \^weights_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^weights_v_tvalid_int_regslice\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => weights_V_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_1,
      Q => \^b_v_data_1_sel_rd_reg_0\,
      R => ap_rst_n_inv
    );
\B_V_data_1_sel_wr_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => weights_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__1_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__1_n_3\,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80AA80AA80AA80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => weights_V_TVALID,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      I3 => \^weights_v_tvalid_int_regslice\,
      I4 => Q(0),
      I5 => i_fu_132,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5FFD5D5"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => i_fu_132,
      I2 => Q(0),
      I3 => weights_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^weights_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => ap_rst_n_inv
    );
\add_ln840_10_reg_1793[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_7_fu_549_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_3_fu_533_p1\,
      O => \B_V_data_1_payload_B_reg[8]_0\(0)
    );
\add_ln840_10_reg_1793[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9A959A950000"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_7_fu_549_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_3_fu_533_p1\,
      O => \B_V_data_1_payload_B_reg[8]_0\(1)
    );
\add_ln840_10_reg_1793[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(2),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(2),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_7_fu_549_p1\
    );
\add_ln840_10_reg_1793[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(1),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(1),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_3_fu_533_p1\
    );
\add_ln840_14_reg_1803[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_10_fu_653_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_5_fu_637_p1\,
      O => \B_V_data_1_payload_B_reg[12]_0\(0)
    );
\add_ln840_14_reg_1803[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9A959A950000"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_10_fu_653_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_5_fu_637_p1\,
      O => \B_V_data_1_payload_B_reg[12]_0\(1)
    );
\add_ln840_14_reg_1803[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(2),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(2),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_10_fu_653_p1\
    );
\add_ln840_14_reg_1803[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(1),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(1),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_5_fu_637_p1\
    );
\add_ln840_18_reg_1813[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_13_fu_757_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_7_fu_741_p1\,
      O => \B_V_data_1_payload_B_reg[16]_0\(0)
    );
\add_ln840_18_reg_1813[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9A959A950000"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_13_fu_757_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_7_fu_741_p1\,
      O => \B_V_data_1_payload_B_reg[16]_0\(1)
    );
\add_ln840_18_reg_1813[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(2),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(2),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_13_fu_757_p1\
    );
\add_ln840_18_reg_1813[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(1),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(1),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_7_fu_741_p1\
    );
\add_ln840_22_reg_1823[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_16_fu_861_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_9_fu_845_p1\,
      O => \B_V_data_1_payload_B_reg[20]_0\(0)
    );
\add_ln840_22_reg_1823[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9A959A950000"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_16_fu_861_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_9_fu_845_p1\,
      O => \B_V_data_1_payload_B_reg[20]_0\(1)
    );
\add_ln840_22_reg_1823[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(2),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(2),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_16_fu_861_p1\
    );
\add_ln840_22_reg_1823[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(1),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(1),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_9_fu_845_p1\
    );
\add_ln840_26_reg_1833[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_19_fu_965_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_11_fu_949_p1\,
      O => \B_V_data_1_payload_B_reg[24]_0\(0)
    );
\add_ln840_26_reg_1833[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9A959A950000"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_19_fu_965_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_11_fu_949_p1\,
      O => \B_V_data_1_payload_B_reg[24]_0\(1)
    );
\add_ln840_26_reg_1833[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(2),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(2),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_19_fu_965_p1\
    );
\add_ln840_26_reg_1833[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(1),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(1),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_11_fu_949_p1\
    );
\add_ln840_2_reg_1773[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_1_fu_341_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln780_1_fu_317_p1\,
      O => \B_V_data_1_payload_B_reg[0]_0\(0)
    );
\add_ln840_2_reg_1773[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9A959A950000"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_1_fu_341_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln780_1_fu_317_p1\,
      O => \B_V_data_1_payload_B_reg[0]_0\(1)
    );
\add_ln840_2_reg_1773[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(2),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(2),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_1_fu_341_p1\
    );
\add_ln840_2_reg_1773[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(1),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(1),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln780_1_fu_317_p1\
    );
\add_ln840_30_reg_1843[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_22_fu_1069_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_13_fu_1053_p1\,
      O => \B_V_data_1_payload_B_reg[28]_0\(0)
    );
\add_ln840_30_reg_1843[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9A959A950000"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_22_fu_1069_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_13_fu_1053_p1\,
      O => \B_V_data_1_payload_B_reg[28]_0\(1)
    );
\add_ln840_30_reg_1843[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(2),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(2),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_22_fu_1069_p1\
    );
\add_ln840_30_reg_1843[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(1),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(1),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_13_fu_1053_p1\
    );
\add_ln840_34_reg_1853[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_25_fu_1173_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_15_fu_1157_p1\,
      O => \B_V_data_1_payload_B_reg[32]_0\(0)
    );
\add_ln840_34_reg_1853[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9A959A950000"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_25_fu_1173_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_15_fu_1157_p1\,
      O => \B_V_data_1_payload_B_reg[32]_0\(1)
    );
\add_ln840_34_reg_1853[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(2),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(2),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_25_fu_1173_p1\
    );
\add_ln840_34_reg_1853[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(1),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(1),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_15_fu_1157_p1\
    );
\add_ln840_38_reg_1863[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_28_fu_1277_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_17_fu_1261_p1\,
      O => \B_V_data_1_payload_B_reg[36]_0\(0)
    );
\add_ln840_38_reg_1863[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9A959A950000"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_28_fu_1277_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_17_fu_1261_p1\,
      O => \B_V_data_1_payload_B_reg[36]_0\(1)
    );
\add_ln840_38_reg_1863[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(2),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(2),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_28_fu_1277_p1\
    );
\add_ln840_38_reg_1863[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(1),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(1),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_17_fu_1261_p1\
    );
\add_ln840_6_reg_1783[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_4_fu_445_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_1_fu_429_p1\,
      O => \B_V_data_1_payload_B_reg[4]_0\(0)
    );
\add_ln840_6_reg_1783[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF9A959A950000"
    )
        port map (
      I0 => in0_V_TDATA_int_regslice(0),
      I1 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I2 => \^b_v_data_1_sel_rd_reg_0\,
      I3 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I4 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_4_fu_445_p1\,
      I5 => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_1_fu_429_p1\,
      O => \B_V_data_1_payload_B_reg[4]_0\(1)
    );
\add_ln840_6_reg_1783[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(2),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(2),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln840_4_fu_445_p1\
    );
\add_ln840_6_reg_1783[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(1),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(1),
      O => \grp_Matrix_Vector_Activate_Stream_Batch_fu_30/zext_ln1019_1_fu_429_p1\
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => \^weights_v_tvalid_int_regslice\,
      I1 => in0_V_TVALID_int_regslice,
      I2 => \ap_CS_iter1_fsm_reg[1]\,
      I3 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      O => \B_V_data_1_state_reg[0]_0\
    );
\xor_ln1019_11_reg_1778[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(0),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(0),
      O => xor_ln1019_11_fu_411_p2
    );
\xor_ln1019_19_reg_1788[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(0),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(0),
      O => xor_ln1019_19_fu_515_p2
    );
\xor_ln1019_27_reg_1798[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(0),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(0),
      O => xor_ln1019_27_fu_619_p2
    );
\xor_ln1019_35_reg_1808[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(0),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(0),
      O => xor_ln1019_35_fu_723_p2
    );
\xor_ln1019_3_reg_1768[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(0),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(0),
      O => xor_ln1019_3_fu_291_p2
    );
\xor_ln1019_43_reg_1818[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(0),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(0),
      O => xor_ln1019_43_fu_827_p2
    );
\xor_ln1019_51_reg_1828[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(0),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(0),
      O => xor_ln1019_51_fu_931_p2
    );
\xor_ln1019_59_reg_1838[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(0),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(0),
      O => xor_ln1019_59_fu_1035_p2
    );
\xor_ln1019_67_reg_1848[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(0),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(0),
      O => xor_ln1019_67_fu_1139_p2
    );
\xor_ln1019_75_reg_1858[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E21D1D1DE21D"
    )
        port map (
      I0 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      I1 => \^b_v_data_1_sel_rd_reg_0\,
      I2 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I3 => \add_ln840_38_reg_1863_reg[1]\(0),
      I4 => B_V_data_1_sel,
      I5 => \add_ln840_38_reg_1863_reg[1]_0\(0),
      O => xor_ln1019_75_fu_1243_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both__parameterized1\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 79 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_payload_A_reg[79]_0\ : in STD_LOGIC_VECTOR ( 79 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both__parameterized1\ : entity is "MatrixVectorActivation_3_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both__parameterized1\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[32]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[33]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[34]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[35]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[36]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[37]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[38]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[39]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[40]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[41]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[42]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[43]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[44]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[45]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[46]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[47]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[48]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[49]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[50]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[51]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[52]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[53]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[54]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[55]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[56]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[57]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[58]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[59]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[60]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[61]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[62]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[63]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[64]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[65]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[66]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[67]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[68]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[69]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[70]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[71]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[72]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[73]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[74]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[75]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[76]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[77]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[78]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[79]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[9]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__1_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \out_V_TDATA[10]_INST_0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \out_V_TDATA[11]_INST_0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \out_V_TDATA[12]_INST_0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \out_V_TDATA[13]_INST_0\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \out_V_TDATA[14]_INST_0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \out_V_TDATA[15]_INST_0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \out_V_TDATA[16]_INST_0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \out_V_TDATA[17]_INST_0\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \out_V_TDATA[18]_INST_0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \out_V_TDATA[19]_INST_0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \out_V_TDATA[20]_INST_0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \out_V_TDATA[21]_INST_0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \out_V_TDATA[22]_INST_0\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \out_V_TDATA[23]_INST_0\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \out_V_TDATA[24]_INST_0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \out_V_TDATA[25]_INST_0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \out_V_TDATA[26]_INST_0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \out_V_TDATA[27]_INST_0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \out_V_TDATA[28]_INST_0\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \out_V_TDATA[29]_INST_0\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \out_V_TDATA[30]_INST_0\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \out_V_TDATA[31]_INST_0\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \out_V_TDATA[32]_INST_0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \out_V_TDATA[33]_INST_0\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \out_V_TDATA[34]_INST_0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \out_V_TDATA[35]_INST_0\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \out_V_TDATA[36]_INST_0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \out_V_TDATA[37]_INST_0\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \out_V_TDATA[38]_INST_0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \out_V_TDATA[39]_INST_0\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \out_V_TDATA[40]_INST_0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \out_V_TDATA[41]_INST_0\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \out_V_TDATA[42]_INST_0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \out_V_TDATA[43]_INST_0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \out_V_TDATA[44]_INST_0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \out_V_TDATA[45]_INST_0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \out_V_TDATA[46]_INST_0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \out_V_TDATA[47]_INST_0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \out_V_TDATA[48]_INST_0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \out_V_TDATA[49]_INST_0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \out_V_TDATA[50]_INST_0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \out_V_TDATA[51]_INST_0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \out_V_TDATA[52]_INST_0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \out_V_TDATA[53]_INST_0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \out_V_TDATA[54]_INST_0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \out_V_TDATA[55]_INST_0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \out_V_TDATA[56]_INST_0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \out_V_TDATA[57]_INST_0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \out_V_TDATA[58]_INST_0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \out_V_TDATA[59]_INST_0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \out_V_TDATA[60]_INST_0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \out_V_TDATA[61]_INST_0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \out_V_TDATA[62]_INST_0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \out_V_TDATA[63]_INST_0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \out_V_TDATA[64]_INST_0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \out_V_TDATA[65]_INST_0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \out_V_TDATA[66]_INST_0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \out_V_TDATA[67]_INST_0\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \out_V_TDATA[68]_INST_0\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \out_V_TDATA[69]_INST_0\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \out_V_TDATA[70]_INST_0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \out_V_TDATA[71]_INST_0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \out_V_TDATA[72]_INST_0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \out_V_TDATA[73]_INST_0\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \out_V_TDATA[74]_INST_0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \out_V_TDATA[75]_INST_0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \out_V_TDATA[76]_INST_0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \out_V_TDATA[77]_INST_0\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \out_V_TDATA[78]_INST_0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \out_V_TDATA[79]_INST_0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \out_V_TDATA[8]_INST_0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \out_V_TDATA[9]_INST_0\ : label is "soft_lutpair419";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(24),
      Q => \B_V_data_1_payload_A_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(25),
      Q => \B_V_data_1_payload_A_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(26),
      Q => \B_V_data_1_payload_A_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(27),
      Q => \B_V_data_1_payload_A_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(28),
      Q => \B_V_data_1_payload_A_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(29),
      Q => \B_V_data_1_payload_A_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(30),
      Q => \B_V_data_1_payload_A_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(31),
      Q => \B_V_data_1_payload_A_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(32),
      Q => \B_V_data_1_payload_A_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(33),
      Q => \B_V_data_1_payload_A_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(34),
      Q => \B_V_data_1_payload_A_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(35),
      Q => \B_V_data_1_payload_A_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(36),
      Q => \B_V_data_1_payload_A_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(37),
      Q => \B_V_data_1_payload_A_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(38),
      Q => \B_V_data_1_payload_A_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(39),
      Q => \B_V_data_1_payload_A_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(40),
      Q => \B_V_data_1_payload_A_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(41),
      Q => \B_V_data_1_payload_A_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(42),
      Q => \B_V_data_1_payload_A_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(43),
      Q => \B_V_data_1_payload_A_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(44),
      Q => \B_V_data_1_payload_A_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(45),
      Q => \B_V_data_1_payload_A_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(46),
      Q => \B_V_data_1_payload_A_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(47),
      Q => \B_V_data_1_payload_A_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(48),
      Q => \B_V_data_1_payload_A_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(49),
      Q => \B_V_data_1_payload_A_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(50),
      Q => \B_V_data_1_payload_A_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(51),
      Q => \B_V_data_1_payload_A_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(52),
      Q => \B_V_data_1_payload_A_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(53),
      Q => \B_V_data_1_payload_A_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(54),
      Q => \B_V_data_1_payload_A_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(55),
      Q => \B_V_data_1_payload_A_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(56),
      Q => \B_V_data_1_payload_A_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(57),
      Q => \B_V_data_1_payload_A_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(58),
      Q => \B_V_data_1_payload_A_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(59),
      Q => \B_V_data_1_payload_A_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(60),
      Q => \B_V_data_1_payload_A_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(61),
      Q => \B_V_data_1_payload_A_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(62),
      Q => \B_V_data_1_payload_A_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(63),
      Q => \B_V_data_1_payload_A_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(64),
      Q => \B_V_data_1_payload_A_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(65),
      Q => \B_V_data_1_payload_A_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(66),
      Q => \B_V_data_1_payload_A_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(67),
      Q => \B_V_data_1_payload_A_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(68),
      Q => \B_V_data_1_payload_A_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(69),
      Q => \B_V_data_1_payload_A_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(70),
      Q => \B_V_data_1_payload_A_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(71),
      Q => \B_V_data_1_payload_A_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(72),
      Q => \B_V_data_1_payload_A_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(73),
      Q => \B_V_data_1_payload_A_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(74),
      Q => \B_V_data_1_payload_A_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(75),
      Q => \B_V_data_1_payload_A_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(76),
      Q => \B_V_data_1_payload_A_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(77),
      Q => \B_V_data_1_payload_A_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(78),
      Q => \B_V_data_1_payload_A_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(79),
      Q => \B_V_data_1_payload_A_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[79]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[79]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_3_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_3_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_3_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_3_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_3_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_3_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_3_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_3_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_3_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_3_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_3_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_3_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_3_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_3_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(24),
      Q => \B_V_data_1_payload_B_reg_n_3_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(25),
      Q => \B_V_data_1_payload_B_reg_n_3_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(26),
      Q => \B_V_data_1_payload_B_reg_n_3_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(27),
      Q => \B_V_data_1_payload_B_reg_n_3_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(28),
      Q => \B_V_data_1_payload_B_reg_n_3_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(29),
      Q => \B_V_data_1_payload_B_reg_n_3_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(30),
      Q => \B_V_data_1_payload_B_reg_n_3_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(31),
      Q => \B_V_data_1_payload_B_reg_n_3_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(32),
      Q => \B_V_data_1_payload_B_reg_n_3_[32]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(33),
      Q => \B_V_data_1_payload_B_reg_n_3_[33]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(34),
      Q => \B_V_data_1_payload_B_reg_n_3_[34]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(35),
      Q => \B_V_data_1_payload_B_reg_n_3_[35]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(36),
      Q => \B_V_data_1_payload_B_reg_n_3_[36]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(37),
      Q => \B_V_data_1_payload_B_reg_n_3_[37]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(38),
      Q => \B_V_data_1_payload_B_reg_n_3_[38]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(39),
      Q => \B_V_data_1_payload_B_reg_n_3_[39]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(40),
      Q => \B_V_data_1_payload_B_reg_n_3_[40]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(41),
      Q => \B_V_data_1_payload_B_reg_n_3_[41]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(42),
      Q => \B_V_data_1_payload_B_reg_n_3_[42]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(43),
      Q => \B_V_data_1_payload_B_reg_n_3_[43]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(44),
      Q => \B_V_data_1_payload_B_reg_n_3_[44]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(45),
      Q => \B_V_data_1_payload_B_reg_n_3_[45]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(46),
      Q => \B_V_data_1_payload_B_reg_n_3_[46]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(47),
      Q => \B_V_data_1_payload_B_reg_n_3_[47]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(48),
      Q => \B_V_data_1_payload_B_reg_n_3_[48]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(49),
      Q => \B_V_data_1_payload_B_reg_n_3_[49]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(50),
      Q => \B_V_data_1_payload_B_reg_n_3_[50]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(51),
      Q => \B_V_data_1_payload_B_reg_n_3_[51]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(52),
      Q => \B_V_data_1_payload_B_reg_n_3_[52]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(53),
      Q => \B_V_data_1_payload_B_reg_n_3_[53]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(54),
      Q => \B_V_data_1_payload_B_reg_n_3_[54]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(55),
      Q => \B_V_data_1_payload_B_reg_n_3_[55]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(56),
      Q => \B_V_data_1_payload_B_reg_n_3_[56]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(57),
      Q => \B_V_data_1_payload_B_reg_n_3_[57]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(58),
      Q => \B_V_data_1_payload_B_reg_n_3_[58]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(59),
      Q => \B_V_data_1_payload_B_reg_n_3_[59]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(60),
      Q => \B_V_data_1_payload_B_reg_n_3_[60]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(61),
      Q => \B_V_data_1_payload_B_reg_n_3_[61]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(62),
      Q => \B_V_data_1_payload_B_reg_n_3_[62]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(63),
      Q => \B_V_data_1_payload_B_reg_n_3_[63]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(64),
      Q => \B_V_data_1_payload_B_reg_n_3_[64]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(65),
      Q => \B_V_data_1_payload_B_reg_n_3_[65]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(66),
      Q => \B_V_data_1_payload_B_reg_n_3_[66]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(67),
      Q => \B_V_data_1_payload_B_reg_n_3_[67]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(68),
      Q => \B_V_data_1_payload_B_reg_n_3_[68]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(69),
      Q => \B_V_data_1_payload_B_reg_n_3_[69]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(70),
      Q => \B_V_data_1_payload_B_reg_n_3_[70]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(71),
      Q => \B_V_data_1_payload_B_reg_n_3_[71]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(72),
      Q => \B_V_data_1_payload_B_reg_n_3_[72]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(73),
      Q => \B_V_data_1_payload_B_reg_n_3_[73]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(74),
      Q => \B_V_data_1_payload_B_reg_n_3_[74]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(75),
      Q => \B_V_data_1_payload_B_reg_n_3_[75]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(76),
      Q => \B_V_data_1_payload_B_reg_n_3_[76]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(77),
      Q => \B_V_data_1_payload_B_reg_n_3_[77]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(78),
      Q => \B_V_data_1_payload_B_reg_n_3_[78]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(79),
      Q => \B_V_data_1_payload_B_reg_n_3_[79]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_3_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[79]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_3_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__1_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__1_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_sel_wr01_out,
      O => \B_V_data_1_state[0]_i_1__1_n_3\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(0),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => out_V_TREADY,
      I3 => \^out_v_tready_int_regslice\,
      O => D(0)
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[10]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(10)
    );
\out_V_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[11]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(11)
    );
\out_V_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[12]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(12)
    );
\out_V_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[13]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(13)
    );
\out_V_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[14]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(14)
    );
\out_V_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[15]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(15)
    );
\out_V_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[16]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(16)
    );
\out_V_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[17]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(17)
    );
\out_V_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[18]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(18)
    );
\out_V_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[19]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(19)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[20]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(20)
    );
\out_V_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[21]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(21)
    );
\out_V_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[22]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(22)
    );
\out_V_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[23]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(23)
    );
\out_V_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[24]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(24)
    );
\out_V_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[25]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(25)
    );
\out_V_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[26]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(26)
    );
\out_V_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[27]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(27)
    );
\out_V_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[28]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(28)
    );
\out_V_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[29]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(29)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[30]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(30)
    );
\out_V_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[31]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(31)
    );
\out_V_TDATA[32]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[32]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[32]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(32)
    );
\out_V_TDATA[33]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[33]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[33]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(33)
    );
\out_V_TDATA[34]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[34]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[34]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(34)
    );
\out_V_TDATA[35]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[35]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[35]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(35)
    );
\out_V_TDATA[36]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[36]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[36]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(36)
    );
\out_V_TDATA[37]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[37]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[37]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(37)
    );
\out_V_TDATA[38]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[38]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[38]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(38)
    );
\out_V_TDATA[39]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[39]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[39]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(39)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[40]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[40]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[40]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(40)
    );
\out_V_TDATA[41]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[41]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[41]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(41)
    );
\out_V_TDATA[42]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[42]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[42]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(42)
    );
\out_V_TDATA[43]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[43]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[43]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(43)
    );
\out_V_TDATA[44]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[44]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[44]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(44)
    );
\out_V_TDATA[45]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[45]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[45]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(45)
    );
\out_V_TDATA[46]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[46]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[46]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(46)
    );
\out_V_TDATA[47]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[47]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[47]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(47)
    );
\out_V_TDATA[48]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[48]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[48]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(48)
    );
\out_V_TDATA[49]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[49]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[49]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(49)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[50]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[50]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[50]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(50)
    );
\out_V_TDATA[51]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[51]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[51]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(51)
    );
\out_V_TDATA[52]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[52]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[52]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(52)
    );
\out_V_TDATA[53]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[53]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[53]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(53)
    );
\out_V_TDATA[54]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[54]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[54]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(54)
    );
\out_V_TDATA[55]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[55]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[55]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(55)
    );
\out_V_TDATA[56]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[56]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[56]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(56)
    );
\out_V_TDATA[57]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[57]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[57]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(57)
    );
\out_V_TDATA[58]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[58]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[58]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(58)
    );
\out_V_TDATA[59]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[59]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[59]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(59)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[60]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[60]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[60]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(60)
    );
\out_V_TDATA[61]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[61]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[61]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(61)
    );
\out_V_TDATA[62]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[62]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[62]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(62)
    );
\out_V_TDATA[63]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[63]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[63]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(63)
    );
\out_V_TDATA[64]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[64]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[64]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(64)
    );
\out_V_TDATA[65]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[65]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[65]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(65)
    );
\out_V_TDATA[66]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[66]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[66]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(66)
    );
\out_V_TDATA[67]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[67]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[67]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(67)
    );
\out_V_TDATA[68]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[68]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[68]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(68)
    );
\out_V_TDATA[69]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[69]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[69]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(69)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[70]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[70]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[70]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(70)
    );
\out_V_TDATA[71]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[71]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[71]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(71)
    );
\out_V_TDATA[72]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[72]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[72]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(72)
    );
\out_V_TDATA[73]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[73]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[73]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(73)
    );
\out_V_TDATA[74]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[74]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[74]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(74)
    );
\out_V_TDATA[75]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[75]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[75]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(75)
    );
\out_V_TDATA[76]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[76]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[76]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(76)
    );
\out_V_TDATA[77]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[77]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[77]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(77)
    );
\out_V_TDATA[78]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[78]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[78]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(78)
    );
\out_V_TDATA[79]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[79]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[79]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(79)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
\out_V_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[8]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(8)
    );
\out_V_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[9]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl is
  signal \FSM_sequential_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_3\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \addr[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr[0]_i_3_n_3\ : STD_LOGIC;
  signal \addr[0]_i_4_n_3\ : STD_LOGIC;
  signal \addr[1]_i_2_n_3\ : STD_LOGIC;
  signal \addr[1]_i_3_n_3\ : STD_LOGIC;
  signal \addr[1]_i_4_n_3\ : STD_LOGIC;
  signal \addr[2]_i_2_n_3\ : STD_LOGIC;
  signal \addr[2]_i_3_n_3\ : STD_LOGIC;
  signal \addr[2]_i_4_n_3\ : STD_LOGIC;
  signal \addr[3]_i_2_n_3\ : STD_LOGIC;
  signal \addr[3]_i_3_n_3\ : STD_LOGIC;
  signal \addr[3]_i_4_n_3\ : STD_LOGIC;
  signal \addr[3]_i_5_n_3\ : STD_LOGIC;
  signal \addr[4]_i_2_n_3\ : STD_LOGIC;
  signal \addr[4]_i_3_n_3\ : STD_LOGIC;
  signal \addr[4]_i_4_n_3\ : STD_LOGIC;
  signal \addr[4]_i_5_n_3\ : STD_LOGIC;
  signal \addr[5]_i_2_n_3\ : STD_LOGIC;
  signal \addr[5]_i_3_n_3\ : STD_LOGIC;
  signal \addr[5]_i_4_n_3\ : STD_LOGIC;
  signal \addr[6]_i_2_n_3\ : STD_LOGIC;
  signal \addr[6]_i_3_n_3\ : STD_LOGIC;
  signal \addr[6]_i_4_n_3\ : STD_LOGIC;
  signal \addr[6]_i_5_n_3\ : STD_LOGIC;
  signal \addr_\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal addr_full : STD_LOGIC;
  signal addr_full_i_2_n_3 : STD_LOGIC;
  signal addr_full_i_3_n_3 : STD_LOGIC;
  signal addr_full_i_4_n_3 : STD_LOGIC;
  signal i_b_reg : STD_LOGIC;
  signal \i_b_reg_\ : STD_LOGIC;
  signal \o_v_reg_\ : STD_LOGIC;
  signal \shift_en_\ : STD_LOGIC;
  signal \shift_en_o_\ : STD_LOGIC;
  signal \srl_reg[96][14]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][14]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][14]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][14]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][14]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][14]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][14]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][14]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][14]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][14]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][15]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][15]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][15]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][15]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][15]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][15]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][15]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][15]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][15]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][15]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][22]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][22]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][22]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][22]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][22]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][22]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][22]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][22]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][22]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][22]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][23]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][23]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][23]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][23]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][23]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][23]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][23]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][23]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][23]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][23]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][30]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][30]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][30]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][30]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][30]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][30]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][30]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][30]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][30]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][30]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][31]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][31]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][31]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][31]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][31]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][31]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][31]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][31]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][31]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][31]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][38]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][38]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][38]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][38]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][38]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][38]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][38]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][38]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][38]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][38]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][39]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][39]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][39]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][39]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][39]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][39]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][39]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][39]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][39]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][39]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][46]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][46]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][46]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][46]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][46]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][46]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][46]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][46]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][46]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][46]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][47]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][47]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][47]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][47]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][47]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][47]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][47]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][47]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][47]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][47]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][54]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][54]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][54]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][54]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][54]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][54]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][54]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][54]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][54]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][54]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][55]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][55]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][55]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][55]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][55]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][55]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][55]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][55]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][55]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][55]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][62]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][62]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][62]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][62]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][62]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][62]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][62]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][62]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][62]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][62]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][63]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][63]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][63]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][63]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][63]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][63]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][63]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][63]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][63]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][63]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][6]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][7]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32_n_4\ : STD_LOGIC;
  signal \srlo[63]_i_1_n_3\ : STD_LOGIC;
  signal \srlo_\ : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_srl_reg[96][14]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][15]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][22]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][23]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][30]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][31]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][38]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][39]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][46]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][47]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][54]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][55]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][62]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][63]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][6]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][7]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_3\ : label is "soft_lutpair69";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute SOFT_HLUTNM of \addr[0]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \addr[0]_i_3\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \addr[1]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \addr[1]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \addr[3]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \addr[3]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \addr[4]_i_4\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \addr[4]_i_5\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \addr[5]_i_3\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \addr[5]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \addr[6]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \addr[6]_i_4\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \addr[6]_i_5\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of addr_full_i_2 : label is "soft_lutpair73";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of i_b_reg_reg : label is "no";
  attribute syn_allow_retiming : string;
  attribute syn_allow_retiming of i_b_reg_reg : label is "0";
  attribute syn_allow_retiming of o_v_reg_reg : label is "0";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl_reg[96][14]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name : string;
  attribute srl_name of \srl_reg[96][14]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][14]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][14]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][14]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][14]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][14]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][14]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][14]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][14]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][14]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][14]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][15]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][15]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][15]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][15]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][15]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][15]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][15]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][15]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][15]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][15]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][15]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][15]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][22]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][22]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][22]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][22]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][22]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][22]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][22]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][22]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][22]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][22]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][22]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][22]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][23]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][23]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][23]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][23]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][23]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][23]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][23]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][23]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][23]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][23]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][23]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][23]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][30]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][30]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][30]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][30]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][30]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][30]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][30]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][30]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][30]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][30]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][30]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][30]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][31]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][31]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][31]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][31]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][31]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][31]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][31]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][31]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][31]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][31]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][31]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][31]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][38]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][38]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][38]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][38]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][38]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][38]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][38]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][38]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][38]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][38]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][38]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][38]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][39]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][39]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][39]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][39]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][39]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][39]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][39]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][39]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][39]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][39]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][39]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][39]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][46]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][46]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][46]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][46]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][46]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][46]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][46]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][46]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][46]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][46]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][46]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][46]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][47]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][47]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][47]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][47]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][47]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][47]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][47]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][47]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][47]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][47]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][47]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][47]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][54]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][54]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][54]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][54]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][54]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][54]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][54]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][54]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][54]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][54]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][54]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][54]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][55]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][55]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][55]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][55]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][55]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][55]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][55]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][55]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][55]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][55]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][55]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][55]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][62]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][62]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][62]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][62]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][62]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][62]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][62]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][62]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][62]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][62]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][62]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][62]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][63]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][63]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][63]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][63]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][63]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][63]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][63]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][63]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][63]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][63]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][63]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][63]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][6]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][6]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][6]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][6]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][6]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][6]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][6]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][6]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][6]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][6]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][6]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][6]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][7]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][7]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][7]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][7]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][7]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][7]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][7]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][7]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][7]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][7]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][7]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_0/\inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[96][7]_srl32__2 ";
  attribute syn_allow_retiming of \srlo_reg[14]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[15]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[22]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[23]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[30]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[31]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[38]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[39]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[46]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[47]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[54]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[55]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[62]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[63]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[6]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[7]\ : label is "0";
begin
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC0CFCF3F303030"
    )
        port map (
      I0 => addr_full,
      I1 => out_V_TREADY,
      I2 => state(0),
      I3 => \FSM_sequential_state[0]_i_2_n_3\,
      I4 => state(1),
      I5 => in0_V_TVALID,
      O => \FSM_sequential_state[0]_i_1_n_3\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addr(6),
      I1 => \FSM_sequential_state[0]_i_3_n_3\,
      I2 => addr(5),
      I3 => out_V_TREADY,
      O => \FSM_sequential_state[0]_i_2_n_3\
    );
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => addr(3),
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(2),
      I4 => addr(4),
      O => \FSM_sequential_state[0]_i_3_n_3\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5A030003000"
    )
        port map (
      I0 => addr_full,
      I1 => out_V_TREADY,
      I2 => state(0),
      I3 => in0_V_TVALID,
      I4 => \FSM_sequential_state[1]_i_2_n_3\,
      I5 => state(1),
      O => \FSM_sequential_state[1]_i_1_n_3\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => addr(6),
      I1 => \FSM_sequential_state[1]_i_3_n_3\,
      I2 => addr(5),
      I3 => out_V_TREADY,
      O => \FSM_sequential_state[1]_i_2_n_3\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => addr(3),
      I1 => addr(0),
      I2 => addr(1),
      I3 => addr(2),
      I4 => addr(4),
      O => \FSM_sequential_state[1]_i_3_n_3\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_3\,
      Q => state(0),
      R => \srlo[63]_i_1_n_3\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_3\,
      Q => state(1),
      R => \srlo[63]_i_1_n_3\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[0]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[0]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(0)
    );
\addr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(0),
      O => \addr[0]_i_2_n_3\
    );
\addr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FE0"
    )
        port map (
      I0 => addr(6),
      I1 => \addr[0]_i_4_n_3\,
      I2 => out_V_TREADY,
      I3 => addr(0),
      O => \addr[0]_i_3_n_3\
    );
\addr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(3),
      I3 => addr(2),
      I4 => addr(1),
      I5 => addr(0),
      O => \addr[0]_i_4_n_3\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[1]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[1]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(1)
    );
\addr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(1),
      I2 => addr(0),
      O => \addr[1]_i_2_n_3\
    );
\addr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FF7400"
    )
        port map (
      I0 => addr(0),
      I1 => addr(6),
      I2 => \addr[1]_i_4_n_3\,
      I3 => out_V_TREADY,
      I4 => addr(1),
      O => \addr[1]_i_3_n_3\
    );
\addr[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFFE"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(3),
      I3 => addr(2),
      I4 => addr(0),
      I5 => addr(1),
      O => \addr[1]_i_4_n_3\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[2]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[2]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(2)
    );
\addr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      O => \addr[2]_i_2_n_3\
    );
\addr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF1F100000"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(6),
      I3 => \addr[2]_i_4_n_3\,
      I4 => out_V_TREADY,
      I5 => addr(2),
      O => \addr[2]_i_3_n_3\
    );
\addr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00000000FE"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(3),
      I3 => addr(0),
      I4 => addr(1),
      I5 => addr(2),
      O => \addr[2]_i_4_n_3\
    );
\addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[3]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[3]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(3)
    );
\addr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(3),
      I2 => addr(1),
      I3 => addr(0),
      I4 => addr(2),
      O => \addr[3]_i_2_n_3\
    );
\addr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addr[3]_i_4_n_3\,
      I1 => addr(6),
      I2 => \addr[3]_i_5_n_3\,
      I3 => out_V_TREADY,
      I4 => addr(3),
      O => \addr[3]_i_3_n_3\
    );
\addr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => addr(3),
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(2),
      O => \addr[3]_i_4_n_3\
    );
\addr[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF00000000E"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(2),
      I3 => addr(1),
      I4 => addr(0),
      I5 => addr(3),
      O => \addr[3]_i_5_n_3\
    );
\addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[4]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[4]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(4)
    );
\addr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(4),
      I2 => addr(2),
      I3 => addr(0),
      I4 => addr(1),
      I5 => addr(3),
      O => \addr[4]_i_2_n_3\
    );
\addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFC8C80000"
    )
        port map (
      I0 => addr(6),
      I1 => \addr[4]_i_4_n_3\,
      I2 => addr(5),
      I3 => \addr[4]_i_5_n_3\,
      I4 => out_V_TREADY,
      I5 => addr(4),
      O => \addr[4]_i_3_n_3\
    );
\addr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(3),
      O => \addr[4]_i_4_n_3\
    );
\addr[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(3),
      O => \addr[4]_i_5_n_3\
    );
\addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[5]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[5]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(5)
    );
\addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(5),
      I2 => addr(3),
      I3 => \addr[5]_i_4_n_3\,
      I4 => addr(2),
      I5 => addr(4),
      O => \addr[5]_i_2_n_3\
    );
\addr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF8800"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_3_n_3\,
      I1 => addr(6),
      I2 => \FSM_sequential_state[1]_i_3_n_3\,
      I3 => out_V_TREADY,
      I4 => addr(5),
      O => \addr[5]_i_3_n_3\
    );
\addr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      O => \addr[5]_i_4_n_3\
    );
\addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[6]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[6]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(6)
    );
\addr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E5E0F0F0"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \addr[6]_i_4_n_3\,
      I2 => addr(6),
      I3 => \addr[6]_i_5_n_3\,
      I4 => addr(5),
      O => \addr[6]_i_2_n_3\
    );
\addr[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => addr(5),
      I1 => \FSM_sequential_state[1]_i_3_n_3\,
      I2 => out_V_TREADY,
      I3 => addr(6),
      O => \addr[6]_i_3_n_3\
    );
\addr[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => addr(3),
      I1 => addr(0),
      I2 => addr(1),
      I3 => addr(2),
      I4 => addr(4),
      O => \addr[6]_i_4_n_3\
    );
\addr[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addr(3),
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(2),
      I4 => addr(4),
      O => \addr[6]_i_5_n_3\
    );
addr_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => addr_full_i_2_n_3,
      I3 => in0_V_TVALID,
      I4 => addr_full_i_3_n_3,
      I5 => state(0),
      O => \i_b_reg_\
    );
addr_full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"83800000"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_3_n_3\,
      I1 => out_V_TREADY,
      I2 => addr(5),
      I3 => \addr[6]_i_5_n_3\,
      I4 => addr(6),
      O => addr_full_i_2_n_3
    );
addr_full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8880000"
    )
        port map (
      I0 => addr_full_i_4_n_3,
      I1 => out_V_TREADY,
      I2 => addr(5),
      I3 => \FSM_sequential_state[0]_i_3_n_3\,
      I4 => addr(6),
      O => addr_full_i_3_n_3
    );
addr_full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(3),
      I5 => addr(5),
      O => addr_full_i_4_n_3
    );
addr_full_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => addr_full,
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(0),
      Q => addr(0),
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(1),
      Q => addr(1),
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(2),
      Q => addr(2),
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(3),
      Q => addr(3),
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(4),
      Q => addr(4),
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(5),
      Q => addr(5),
      R => \srlo[63]_i_1_n_3\
    );
\addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(6),
      Q => addr(6),
      R => \srlo[63]_i_1_n_3\
    );
i_b_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => i_b_reg,
      R => \srlo[63]_i_1_n_3\
    );
in0_V_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_b_reg,
      O => in0_V_TREADY
    );
o_v_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"33F4"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => state(0),
      I2 => in0_V_TVALID,
      I3 => state(1),
      O => \o_v_reg_\
    );
o_v_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \o_v_reg_\,
      Q => out_V_TVALID,
      R => \srlo[63]_i_1_n_3\
    );
\srl_reg[96][14]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][14]_srl32_n_3\,
      I1 => \srl_reg[96][14]_srl32__0_n_3\,
      O => \srl_reg[96][14]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][14]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][14]_srl32__1_n_3\,
      I1 => \srl_reg[96][14]_srl32__2_n_3\,
      O => \srl_reg[96][14]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][14]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][14]_mux_n_3\,
      I1 => \srl_reg[96][14]_mux__0_n_3\,
      O => \srl_reg[96][14]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][14]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(2),
      Q => \srl_reg[96][14]_srl32_n_3\,
      Q31 => \srl_reg[96][14]_srl32_n_4\
    );
\srl_reg[96][14]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][14]_srl32_n_4\,
      Q => \srl_reg[96][14]_srl32__0_n_3\,
      Q31 => \srl_reg[96][14]_srl32__0_n_4\
    );
\srl_reg[96][14]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][14]_srl32__0_n_4\,
      Q => \srl_reg[96][14]_srl32__1_n_3\,
      Q31 => \srl_reg[96][14]_srl32__1_n_4\
    );
\srl_reg[96][14]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][14]_srl32__1_n_4\,
      Q => \srl_reg[96][14]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][14]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][15]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][15]_srl32_n_3\,
      I1 => \srl_reg[96][15]_srl32__0_n_3\,
      O => \srl_reg[96][15]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][15]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][15]_srl32__1_n_3\,
      I1 => \srl_reg[96][15]_srl32__2_n_3\,
      O => \srl_reg[96][15]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][15]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][15]_mux_n_3\,
      I1 => \srl_reg[96][15]_mux__0_n_3\,
      O => \srl_reg[96][15]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][15]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(3),
      Q => \srl_reg[96][15]_srl32_n_3\,
      Q31 => \srl_reg[96][15]_srl32_n_4\
    );
\srl_reg[96][15]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][15]_srl32_n_4\,
      Q => \srl_reg[96][15]_srl32__0_n_3\,
      Q31 => \srl_reg[96][15]_srl32__0_n_4\
    );
\srl_reg[96][15]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][15]_srl32__0_n_4\,
      Q => \srl_reg[96][15]_srl32__1_n_3\,
      Q31 => \srl_reg[96][15]_srl32__1_n_4\
    );
\srl_reg[96][15]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][15]_srl32__1_n_4\,
      Q => \srl_reg[96][15]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][15]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][22]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][22]_srl32_n_3\,
      I1 => \srl_reg[96][22]_srl32__0_n_3\,
      O => \srl_reg[96][22]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][22]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][22]_srl32__1_n_3\,
      I1 => \srl_reg[96][22]_srl32__2_n_3\,
      O => \srl_reg[96][22]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][22]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][22]_mux_n_3\,
      I1 => \srl_reg[96][22]_mux__0_n_3\,
      O => \srl_reg[96][22]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][22]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(4),
      Q => \srl_reg[96][22]_srl32_n_3\,
      Q31 => \srl_reg[96][22]_srl32_n_4\
    );
\srl_reg[96][22]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][22]_srl32_n_4\,
      Q => \srl_reg[96][22]_srl32__0_n_3\,
      Q31 => \srl_reg[96][22]_srl32__0_n_4\
    );
\srl_reg[96][22]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][22]_srl32__0_n_4\,
      Q => \srl_reg[96][22]_srl32__1_n_3\,
      Q31 => \srl_reg[96][22]_srl32__1_n_4\
    );
\srl_reg[96][22]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][22]_srl32__1_n_4\,
      Q => \srl_reg[96][22]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][22]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][23]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][23]_srl32_n_3\,
      I1 => \srl_reg[96][23]_srl32__0_n_3\,
      O => \srl_reg[96][23]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][23]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][23]_srl32__1_n_3\,
      I1 => \srl_reg[96][23]_srl32__2_n_3\,
      O => \srl_reg[96][23]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][23]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][23]_mux_n_3\,
      I1 => \srl_reg[96][23]_mux__0_n_3\,
      O => \srl_reg[96][23]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][23]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(5),
      Q => \srl_reg[96][23]_srl32_n_3\,
      Q31 => \srl_reg[96][23]_srl32_n_4\
    );
\srl_reg[96][23]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][23]_srl32_n_4\,
      Q => \srl_reg[96][23]_srl32__0_n_3\,
      Q31 => \srl_reg[96][23]_srl32__0_n_4\
    );
\srl_reg[96][23]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][23]_srl32__0_n_4\,
      Q => \srl_reg[96][23]_srl32__1_n_3\,
      Q31 => \srl_reg[96][23]_srl32__1_n_4\
    );
\srl_reg[96][23]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][23]_srl32__1_n_4\,
      Q => \srl_reg[96][23]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][23]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][30]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][30]_srl32_n_3\,
      I1 => \srl_reg[96][30]_srl32__0_n_3\,
      O => \srl_reg[96][30]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][30]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][30]_srl32__1_n_3\,
      I1 => \srl_reg[96][30]_srl32__2_n_3\,
      O => \srl_reg[96][30]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][30]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][30]_mux_n_3\,
      I1 => \srl_reg[96][30]_mux__0_n_3\,
      O => \srl_reg[96][30]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][30]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(6),
      Q => \srl_reg[96][30]_srl32_n_3\,
      Q31 => \srl_reg[96][30]_srl32_n_4\
    );
\srl_reg[96][30]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][30]_srl32_n_4\,
      Q => \srl_reg[96][30]_srl32__0_n_3\,
      Q31 => \srl_reg[96][30]_srl32__0_n_4\
    );
\srl_reg[96][30]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][30]_srl32__0_n_4\,
      Q => \srl_reg[96][30]_srl32__1_n_3\,
      Q31 => \srl_reg[96][30]_srl32__1_n_4\
    );
\srl_reg[96][30]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][30]_srl32__1_n_4\,
      Q => \srl_reg[96][30]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][30]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][31]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][31]_srl32_n_3\,
      I1 => \srl_reg[96][31]_srl32__0_n_3\,
      O => \srl_reg[96][31]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][31]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][31]_srl32__1_n_3\,
      I1 => \srl_reg[96][31]_srl32__2_n_3\,
      O => \srl_reg[96][31]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][31]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][31]_mux_n_3\,
      I1 => \srl_reg[96][31]_mux__0_n_3\,
      O => \srl_reg[96][31]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(7),
      Q => \srl_reg[96][31]_srl32_n_3\,
      Q31 => \srl_reg[96][31]_srl32_n_4\
    );
\srl_reg[96][31]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][31]_srl32_n_4\,
      Q => \srl_reg[96][31]_srl32__0_n_3\,
      Q31 => \srl_reg[96][31]_srl32__0_n_4\
    );
\srl_reg[96][31]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][31]_srl32__0_n_4\,
      Q => \srl_reg[96][31]_srl32__1_n_3\,
      Q31 => \srl_reg[96][31]_srl32__1_n_4\
    );
\srl_reg[96][31]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][31]_srl32__1_n_4\,
      Q => \srl_reg[96][31]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][31]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][38]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][38]_srl32_n_3\,
      I1 => \srl_reg[96][38]_srl32__0_n_3\,
      O => \srl_reg[96][38]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][38]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][38]_srl32__1_n_3\,
      I1 => \srl_reg[96][38]_srl32__2_n_3\,
      O => \srl_reg[96][38]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][38]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][38]_mux_n_3\,
      I1 => \srl_reg[96][38]_mux__0_n_3\,
      O => \srl_reg[96][38]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][38]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(8),
      Q => \srl_reg[96][38]_srl32_n_3\,
      Q31 => \srl_reg[96][38]_srl32_n_4\
    );
\srl_reg[96][38]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][38]_srl32_n_4\,
      Q => \srl_reg[96][38]_srl32__0_n_3\,
      Q31 => \srl_reg[96][38]_srl32__0_n_4\
    );
\srl_reg[96][38]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][38]_srl32__0_n_4\,
      Q => \srl_reg[96][38]_srl32__1_n_3\,
      Q31 => \srl_reg[96][38]_srl32__1_n_4\
    );
\srl_reg[96][38]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][38]_srl32__1_n_4\,
      Q => \srl_reg[96][38]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][38]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][39]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][39]_srl32_n_3\,
      I1 => \srl_reg[96][39]_srl32__0_n_3\,
      O => \srl_reg[96][39]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][39]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][39]_srl32__1_n_3\,
      I1 => \srl_reg[96][39]_srl32__2_n_3\,
      O => \srl_reg[96][39]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][39]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][39]_mux_n_3\,
      I1 => \srl_reg[96][39]_mux__0_n_3\,
      O => \srl_reg[96][39]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][39]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(9),
      Q => \srl_reg[96][39]_srl32_n_3\,
      Q31 => \srl_reg[96][39]_srl32_n_4\
    );
\srl_reg[96][39]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][39]_srl32_n_4\,
      Q => \srl_reg[96][39]_srl32__0_n_3\,
      Q31 => \srl_reg[96][39]_srl32__0_n_4\
    );
\srl_reg[96][39]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][39]_srl32__0_n_4\,
      Q => \srl_reg[96][39]_srl32__1_n_3\,
      Q31 => \srl_reg[96][39]_srl32__1_n_4\
    );
\srl_reg[96][39]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][39]_srl32__1_n_4\,
      Q => \srl_reg[96][39]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][39]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][46]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][46]_srl32_n_3\,
      I1 => \srl_reg[96][46]_srl32__0_n_3\,
      O => \srl_reg[96][46]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][46]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][46]_srl32__1_n_3\,
      I1 => \srl_reg[96][46]_srl32__2_n_3\,
      O => \srl_reg[96][46]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][46]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][46]_mux_n_3\,
      I1 => \srl_reg[96][46]_mux__0_n_3\,
      O => \srl_reg[96][46]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][46]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(10),
      Q => \srl_reg[96][46]_srl32_n_3\,
      Q31 => \srl_reg[96][46]_srl32_n_4\
    );
\srl_reg[96][46]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][46]_srl32_n_4\,
      Q => \srl_reg[96][46]_srl32__0_n_3\,
      Q31 => \srl_reg[96][46]_srl32__0_n_4\
    );
\srl_reg[96][46]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][46]_srl32__0_n_4\,
      Q => \srl_reg[96][46]_srl32__1_n_3\,
      Q31 => \srl_reg[96][46]_srl32__1_n_4\
    );
\srl_reg[96][46]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][46]_srl32__1_n_4\,
      Q => \srl_reg[96][46]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][46]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][47]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][47]_srl32_n_3\,
      I1 => \srl_reg[96][47]_srl32__0_n_3\,
      O => \srl_reg[96][47]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][47]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][47]_srl32__1_n_3\,
      I1 => \srl_reg[96][47]_srl32__2_n_3\,
      O => \srl_reg[96][47]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][47]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][47]_mux_n_3\,
      I1 => \srl_reg[96][47]_mux__0_n_3\,
      O => \srl_reg[96][47]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][47]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(11),
      Q => \srl_reg[96][47]_srl32_n_3\,
      Q31 => \srl_reg[96][47]_srl32_n_4\
    );
\srl_reg[96][47]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][47]_srl32_n_4\,
      Q => \srl_reg[96][47]_srl32__0_n_3\,
      Q31 => \srl_reg[96][47]_srl32__0_n_4\
    );
\srl_reg[96][47]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][47]_srl32__0_n_4\,
      Q => \srl_reg[96][47]_srl32__1_n_3\,
      Q31 => \srl_reg[96][47]_srl32__1_n_4\
    );
\srl_reg[96][47]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][47]_srl32__1_n_4\,
      Q => \srl_reg[96][47]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][47]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][54]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][54]_srl32_n_3\,
      I1 => \srl_reg[96][54]_srl32__0_n_3\,
      O => \srl_reg[96][54]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][54]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][54]_srl32__1_n_3\,
      I1 => \srl_reg[96][54]_srl32__2_n_3\,
      O => \srl_reg[96][54]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][54]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][54]_mux_n_3\,
      I1 => \srl_reg[96][54]_mux__0_n_3\,
      O => \srl_reg[96][54]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][54]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(12),
      Q => \srl_reg[96][54]_srl32_n_3\,
      Q31 => \srl_reg[96][54]_srl32_n_4\
    );
\srl_reg[96][54]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][54]_srl32_n_4\,
      Q => \srl_reg[96][54]_srl32__0_n_3\,
      Q31 => \srl_reg[96][54]_srl32__0_n_4\
    );
\srl_reg[96][54]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][54]_srl32__0_n_4\,
      Q => \srl_reg[96][54]_srl32__1_n_3\,
      Q31 => \srl_reg[96][54]_srl32__1_n_4\
    );
\srl_reg[96][54]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][54]_srl32__1_n_4\,
      Q => \srl_reg[96][54]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][54]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][55]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][55]_srl32_n_3\,
      I1 => \srl_reg[96][55]_srl32__0_n_3\,
      O => \srl_reg[96][55]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][55]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][55]_srl32__1_n_3\,
      I1 => \srl_reg[96][55]_srl32__2_n_3\,
      O => \srl_reg[96][55]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][55]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][55]_mux_n_3\,
      I1 => \srl_reg[96][55]_mux__0_n_3\,
      O => \srl_reg[96][55]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][55]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(13),
      Q => \srl_reg[96][55]_srl32_n_3\,
      Q31 => \srl_reg[96][55]_srl32_n_4\
    );
\srl_reg[96][55]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][55]_srl32_n_4\,
      Q => \srl_reg[96][55]_srl32__0_n_3\,
      Q31 => \srl_reg[96][55]_srl32__0_n_4\
    );
\srl_reg[96][55]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][55]_srl32__0_n_4\,
      Q => \srl_reg[96][55]_srl32__1_n_3\,
      Q31 => \srl_reg[96][55]_srl32__1_n_4\
    );
\srl_reg[96][55]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][55]_srl32__1_n_4\,
      Q => \srl_reg[96][55]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][55]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][62]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][62]_srl32_n_3\,
      I1 => \srl_reg[96][62]_srl32__0_n_3\,
      O => \srl_reg[96][62]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][62]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][62]_srl32__1_n_3\,
      I1 => \srl_reg[96][62]_srl32__2_n_3\,
      O => \srl_reg[96][62]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][62]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][62]_mux_n_3\,
      I1 => \srl_reg[96][62]_mux__0_n_3\,
      O => \srl_reg[96][62]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][62]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(14),
      Q => \srl_reg[96][62]_srl32_n_3\,
      Q31 => \srl_reg[96][62]_srl32_n_4\
    );
\srl_reg[96][62]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][62]_srl32_n_4\,
      Q => \srl_reg[96][62]_srl32__0_n_3\,
      Q31 => \srl_reg[96][62]_srl32__0_n_4\
    );
\srl_reg[96][62]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][62]_srl32__0_n_4\,
      Q => \srl_reg[96][62]_srl32__1_n_3\,
      Q31 => \srl_reg[96][62]_srl32__1_n_4\
    );
\srl_reg[96][62]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][62]_srl32__1_n_4\,
      Q => \srl_reg[96][62]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][62]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][63]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][63]_srl32_n_3\,
      I1 => \srl_reg[96][63]_srl32__0_n_3\,
      O => \srl_reg[96][63]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][63]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][63]_srl32__1_n_3\,
      I1 => \srl_reg[96][63]_srl32__2_n_3\,
      O => \srl_reg[96][63]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][63]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][63]_mux_n_3\,
      I1 => \srl_reg[96][63]_mux__0_n_3\,
      O => \srl_reg[96][63]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][63]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(15),
      Q => \srl_reg[96][63]_srl32_n_3\,
      Q31 => \srl_reg[96][63]_srl32_n_4\
    );
\srl_reg[96][63]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][63]_srl32_n_4\,
      Q => \srl_reg[96][63]_srl32__0_n_3\,
      Q31 => \srl_reg[96][63]_srl32__0_n_4\
    );
\srl_reg[96][63]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][63]_srl32__0_n_4\,
      Q => \srl_reg[96][63]_srl32__1_n_3\,
      Q31 => \srl_reg[96][63]_srl32__1_n_4\
    );
\srl_reg[96][63]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][63]_srl32__1_n_4\,
      Q => \srl_reg[96][63]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][63]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][6]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][6]_srl32_n_3\,
      I1 => \srl_reg[96][6]_srl32__0_n_3\,
      O => \srl_reg[96][6]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][6]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][6]_srl32__1_n_3\,
      I1 => \srl_reg[96][6]_srl32__2_n_3\,
      O => \srl_reg[96][6]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][6]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][6]_mux_n_3\,
      I1 => \srl_reg[96][6]_mux__0_n_3\,
      O => \srl_reg[96][6]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(0),
      Q => \srl_reg[96][6]_srl32_n_3\,
      Q31 => \srl_reg[96][6]_srl32_n_4\
    );
\srl_reg[96][6]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][6]_srl32_n_4\,
      Q => \srl_reg[96][6]_srl32__0_n_3\,
      Q31 => \srl_reg[96][6]_srl32__0_n_4\
    );
\srl_reg[96][6]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][6]_srl32__0_n_4\,
      Q => \srl_reg[96][6]_srl32__1_n_3\,
      Q31 => \srl_reg[96][6]_srl32__1_n_4\
    );
\srl_reg[96][6]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][6]_srl32__1_n_4\,
      Q => \srl_reg[96][6]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][6]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][6]_srl32_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3700"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => state(0),
      I3 => in0_V_TVALID,
      O => \shift_en_\
    );
\srl_reg[96][7]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][7]_srl32_n_3\,
      I1 => \srl_reg[96][7]_srl32__0_n_3\,
      O => \srl_reg[96][7]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][7]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][7]_srl32__1_n_3\,
      I1 => \srl_reg[96][7]_srl32__2_n_3\,
      O => \srl_reg[96][7]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][7]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][7]_mux_n_3\,
      I1 => \srl_reg[96][7]_mux__0_n_3\,
      O => \srl_reg[96][7]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(1),
      Q => \srl_reg[96][7]_srl32_n_3\,
      Q31 => \srl_reg[96][7]_srl32_n_4\
    );
\srl_reg[96][7]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][7]_srl32_n_4\,
      Q => \srl_reg[96][7]_srl32__0_n_3\,
      Q31 => \srl_reg[96][7]_srl32__0_n_4\
    );
\srl_reg[96][7]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][7]_srl32__0_n_4\,
      Q => \srl_reg[96][7]_srl32__1_n_3\,
      Q31 => \srl_reg[96][7]_srl32__1_n_4\
    );
\srl_reg[96][7]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][7]_srl32__1_n_4\,
      Q => \srl_reg[96][7]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][7]_srl32__2_Q31_UNCONNECTED\
    );
\srlo[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][14]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(2),
      O => \srlo_\(14)
    );
\srlo[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][15]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(3),
      O => \srlo_\(15)
    );
\srlo[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][22]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(4),
      O => \srlo_\(22)
    );
\srlo[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][23]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(5),
      O => \srlo_\(23)
    );
\srlo[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][30]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(6),
      O => \srlo_\(30)
    );
\srlo[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][31]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(7),
      O => \srlo_\(31)
    );
\srlo[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][38]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(8),
      O => \srlo_\(38)
    );
\srlo[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][39]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(9),
      O => \srlo_\(39)
    );
\srlo[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][46]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(10),
      O => \srlo_\(46)
    );
\srlo[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][47]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(11),
      O => \srlo_\(47)
    );
\srlo[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][54]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(12),
      O => \srlo_\(54)
    );
\srlo[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][55]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(13),
      O => \srlo_\(55)
    );
\srlo[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][62]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(14),
      O => \srlo_\(62)
    );
\srlo[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \srlo[63]_i_1_n_3\
    );
\srlo[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => state(0),
      I1 => out_V_TREADY,
      I2 => state(1),
      I3 => in0_V_TVALID,
      O => \shift_en_o_\
    );
\srlo[63]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][63]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(15),
      O => \srlo_\(63)
    );
\srlo[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][6]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(0),
      O => \srlo_\(6)
    );
\srlo[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][7]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(1),
      O => \srlo_\(7)
    );
\srlo_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(14),
      Q => out_V_TDATA(2),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(15),
      Q => out_V_TDATA(3),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(22),
      Q => out_V_TDATA(4),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(23),
      Q => out_V_TDATA(5),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(30),
      Q => out_V_TDATA(6),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(31),
      Q => out_V_TDATA(7),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(38),
      Q => out_V_TDATA(8),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(39),
      Q => out_V_TDATA(9),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(46),
      Q => out_V_TDATA(10),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(47),
      Q => out_V_TDATA(11),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(54),
      Q => out_V_TDATA(12),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(55),
      Q => out_V_TDATA(13),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(62),
      Q => out_V_TDATA(14),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(63),
      Q => out_V_TDATA(15),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(6),
      Q => out_V_TDATA(0),
      R => \srlo[63]_i_1_n_3\
    );
\srlo_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(7),
      Q => out_V_TDATA(1),
      R => \srlo[63]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl__parameterized0\ is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl__parameterized0\ : entity is "Q_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl__parameterized0\ is
  signal \FSM_sequential_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_3\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \addr[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr[0]_i_3_n_3\ : STD_LOGIC;
  signal \addr[0]_i_4_n_3\ : STD_LOGIC;
  signal \addr[1]_i_2_n_3\ : STD_LOGIC;
  signal \addr[1]_i_3_n_3\ : STD_LOGIC;
  signal \addr[1]_i_4_n_3\ : STD_LOGIC;
  signal \addr[2]_i_2_n_3\ : STD_LOGIC;
  signal \addr[2]_i_3_n_3\ : STD_LOGIC;
  signal \addr[2]_i_4_n_3\ : STD_LOGIC;
  signal \addr[3]_i_2_n_3\ : STD_LOGIC;
  signal \addr[3]_i_3_n_3\ : STD_LOGIC;
  signal \addr[3]_i_4_n_3\ : STD_LOGIC;
  signal \addr[3]_i_5_n_3\ : STD_LOGIC;
  signal \addr[4]_i_2_n_3\ : STD_LOGIC;
  signal \addr[4]_i_3_n_3\ : STD_LOGIC;
  signal \addr[4]_i_4_n_3\ : STD_LOGIC;
  signal \addr[4]_i_5_n_3\ : STD_LOGIC;
  signal \addr[5]_i_2_n_3\ : STD_LOGIC;
  signal \addr[5]_i_3_n_3\ : STD_LOGIC;
  signal \addr[5]_i_4_n_3\ : STD_LOGIC;
  signal \addr[6]_i_2_n_3\ : STD_LOGIC;
  signal \addr[6]_i_3_n_3\ : STD_LOGIC;
  signal \addr[6]_i_4_n_3\ : STD_LOGIC;
  signal \addr[6]_i_5_n_3\ : STD_LOGIC;
  signal \addr_\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal addr_full : STD_LOGIC;
  signal addr_full_i_2_n_3 : STD_LOGIC;
  signal addr_full_i_3_n_3 : STD_LOGIC;
  signal addr_full_i_4_n_3 : STD_LOGIC;
  signal i_b_reg : STD_LOGIC;
  signal \i_b_reg_\ : STD_LOGIC;
  signal \o_v_reg_\ : STD_LOGIC;
  signal \shift_en_\ : STD_LOGIC;
  signal \shift_en_o_\ : STD_LOGIC;
  signal \srl_reg[96][0]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][0]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][0]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][0]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][0]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][0]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][0]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][0]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][0]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][0]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][1]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][1]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][1]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][1]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][1]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][1]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][1]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][1]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][1]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][1]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][2]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][2]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][2]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][2]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][2]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][2]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][2]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][2]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][2]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][2]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][3]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][3]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][3]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][3]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][3]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][3]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][3]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][3]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][3]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][3]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][4]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][4]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][4]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][4]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][4]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][4]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][4]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][4]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][4]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][4]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][5]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][5]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][5]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][5]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][5]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][5]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][5]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][5]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][5]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][5]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][6]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][6]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[96][7]_mux__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_mux__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32__0_n_4\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32__1_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32__1_n_4\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32__2_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[96][7]_srl32_n_4\ : STD_LOGIC;
  signal \srlo[7]_i_1_n_3\ : STD_LOGIC;
  signal \srlo_\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_srl_reg[96][0]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][1]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][2]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][3]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][4]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][5]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][6]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[96][7]_srl32__2_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_3\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_3\ : label is "soft_lutpair78";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute SOFT_HLUTNM of \addr[0]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \addr[0]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \addr[1]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \addr[1]_i_3\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \addr[3]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \addr[3]_i_4\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \addr[4]_i_4\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \addr[4]_i_5\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \addr[5]_i_3\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \addr[5]_i_4\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \addr[6]_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \addr[6]_i_4\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \addr[6]_i_5\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of addr_full_i_2 : label is "soft_lutpair82";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of i_b_reg_reg : label is "no";
  attribute syn_allow_retiming : string;
  attribute syn_allow_retiming of i_b_reg_reg : label is "0";
  attribute syn_allow_retiming of o_v_reg_reg : label is "0";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl_reg[96][0]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name : string;
  attribute srl_name of \srl_reg[96][0]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][0]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][0]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][0]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][0]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][0]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][0]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][0]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][0]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][0]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][0]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][1]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][1]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][1]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][1]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][1]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][1]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][1]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][1]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][1]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][1]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][1]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][1]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][2]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][2]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][2]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][2]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][2]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][2]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][2]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][2]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][2]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][2]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][2]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][2]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][3]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][3]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][3]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][3]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][3]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][3]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][3]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][3]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][3]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][3]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][3]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][3]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][4]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][4]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][4]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][4]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][4]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][4]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][4]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][4]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][4]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][4]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][4]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][4]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][5]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][5]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][5]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][5]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][5]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][5]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][5]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][5]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][5]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][5]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][5]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][5]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][6]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][6]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][6]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][6]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][6]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][6]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][6]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][6]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][6]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][6]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][6]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][6]_srl32__2 ";
  attribute srl_bus_name of \srl_reg[96][7]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][7]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][7]_srl32 ";
  attribute srl_bus_name of \srl_reg[96][7]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][7]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][7]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[96][7]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][7]_srl32__1\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][7]_srl32__1 ";
  attribute srl_bus_name of \srl_reg[96][7]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96] ";
  attribute srl_name of \srl_reg[96][7]_srl32__2\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_1/\inst/StreamingFIFO_1_StreamingFIFO_1/srl_reg[96][7]_srl32__2 ";
  attribute syn_allow_retiming of \srlo_reg[0]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[1]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[2]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[3]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[4]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[5]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[6]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[7]\ : label is "0";
begin
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAC0CFCF3F303030"
    )
        port map (
      I0 => addr_full,
      I1 => out_V_TREADY,
      I2 => state(0),
      I3 => \FSM_sequential_state[0]_i_2_n_3\,
      I4 => state(1),
      I5 => in0_V_TVALID,
      O => \FSM_sequential_state[0]_i_1_n_3\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addr(6),
      I1 => \FSM_sequential_state[0]_i_3_n_3\,
      I2 => addr(5),
      I3 => out_V_TREADY,
      O => \FSM_sequential_state[0]_i_2_n_3\
    );
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => addr(3),
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(2),
      I4 => addr(4),
      O => \FSM_sequential_state[0]_i_3_n_3\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF5A030003000"
    )
        port map (
      I0 => addr_full,
      I1 => out_V_TREADY,
      I2 => state(0),
      I3 => in0_V_TVALID,
      I4 => \FSM_sequential_state[1]_i_2_n_3\,
      I5 => state(1),
      O => \FSM_sequential_state[1]_i_1_n_3\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => addr(6),
      I1 => \FSM_sequential_state[1]_i_3_n_3\,
      I2 => addr(5),
      I3 => out_V_TREADY,
      O => \FSM_sequential_state[1]_i_2_n_3\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => addr(3),
      I1 => addr(0),
      I2 => addr(1),
      I3 => addr(2),
      I4 => addr(4),
      O => \FSM_sequential_state[1]_i_3_n_3\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_3\,
      Q => state(0),
      R => \srlo[7]_i_1_n_3\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_3\,
      Q => state(1),
      R => \srlo[7]_i_1_n_3\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[0]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[0]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(0)
    );
\addr[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(0),
      O => \addr[0]_i_2_n_3\
    );
\addr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FE0"
    )
        port map (
      I0 => addr(6),
      I1 => \addr[0]_i_4_n_3\,
      I2 => out_V_TREADY,
      I3 => addr(0),
      O => \addr[0]_i_3_n_3\
    );
\addr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(3),
      I3 => addr(2),
      I4 => addr(1),
      I5 => addr(0),
      O => \addr[0]_i_4_n_3\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[1]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[1]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(1)
    );
\addr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9C"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(1),
      I2 => addr(0),
      O => \addr[1]_i_2_n_3\
    );
\addr[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FF7400"
    )
        port map (
      I0 => addr(0),
      I1 => addr(6),
      I2 => \addr[1]_i_4_n_3\,
      I3 => out_V_TREADY,
      I4 => addr(1),
      O => \addr[1]_i_3_n_3\
    );
\addr[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00000000FFFE"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(3),
      I3 => addr(2),
      I4 => addr(0),
      I5 => addr(1),
      O => \addr[1]_i_4_n_3\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[2]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[2]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(2)
    );
\addr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9CCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(2),
      I2 => addr(1),
      I3 => addr(0),
      O => \addr[2]_i_2_n_3\
    );
\addr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFE0FFFF1F100000"
    )
        port map (
      I0 => addr(1),
      I1 => addr(0),
      I2 => addr(6),
      I3 => \addr[2]_i_4_n_3\,
      I4 => out_V_TREADY,
      I5 => addr(2),
      O => \addr[2]_i_3_n_3\
    );
\addr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00000000FE"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(3),
      I3 => addr(0),
      I4 => addr(1),
      I5 => addr(2),
      O => \addr[2]_i_4_n_3\
    );
\addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[3]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[3]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(3)
    );
\addr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9CCCCCCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(3),
      I2 => addr(1),
      I3 => addr(0),
      I4 => addr(2),
      O => \addr[3]_i_2_n_3\
    );
\addr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \addr[3]_i_4_n_3\,
      I1 => addr(6),
      I2 => \addr[3]_i_5_n_3\,
      I3 => out_V_TREADY,
      I4 => addr(3),
      O => \addr[3]_i_3_n_3\
    );
\addr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => addr(3),
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(2),
      O => \addr[3]_i_4_n_3\
    );
\addr[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF00000000E"
    )
        port map (
      I0 => addr(5),
      I1 => addr(4),
      I2 => addr(2),
      I3 => addr(1),
      I4 => addr(0),
      I5 => addr(3),
      O => \addr[3]_i_5_n_3\
    );
\addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[4]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[4]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(4)
    );
\addr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(4),
      I2 => addr(2),
      I3 => addr(0),
      I4 => addr(1),
      I5 => addr(3),
      O => \addr[4]_i_2_n_3\
    );
\addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFC8C80000"
    )
        port map (
      I0 => addr(6),
      I1 => \addr[4]_i_4_n_3\,
      I2 => addr(5),
      I3 => \addr[4]_i_5_n_3\,
      I4 => out_V_TREADY,
      I5 => addr(4),
      O => \addr[4]_i_3_n_3\
    );
\addr[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(3),
      O => \addr[4]_i_4_n_3\
    );
\addr[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => addr(2),
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(3),
      O => \addr[4]_i_5_n_3\
    );
\addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[5]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[5]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(5)
    );
\addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9CCCCCCCCCCCCCCC"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => addr(5),
      I2 => addr(3),
      I3 => \addr[5]_i_4_n_3\,
      I4 => addr(2),
      I5 => addr(4),
      O => \addr[5]_i_2_n_3\
    );
\addr[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF8800"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_3_n_3\,
      I1 => addr(6),
      I2 => \FSM_sequential_state[1]_i_3_n_3\,
      I3 => out_V_TREADY,
      I4 => addr(5),
      O => \addr[5]_i_3_n_3\
    );
\addr[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => addr(0),
      I1 => addr(1),
      O => \addr[5]_i_4_n_3\
    );
\addr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => \addr[6]_i_2_n_3\,
      I3 => in0_V_TVALID,
      I4 => \addr[6]_i_3_n_3\,
      I5 => state(0),
      O => \addr_\(6)
    );
\addr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E5E0F0F0"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \addr[6]_i_4_n_3\,
      I2 => addr(6),
      I3 => \addr[6]_i_5_n_3\,
      I4 => addr(5),
      O => \addr[6]_i_2_n_3\
    );
\addr[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => addr(5),
      I1 => \FSM_sequential_state[1]_i_3_n_3\,
      I2 => out_V_TREADY,
      I3 => addr(6),
      O => \addr[6]_i_3_n_3\
    );
\addr[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => addr(3),
      I1 => addr(0),
      I2 => addr(1),
      I3 => addr(2),
      I4 => addr(4),
      O => \addr[6]_i_4_n_3\
    );
\addr[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => addr(3),
      I1 => addr(1),
      I2 => addr(0),
      I3 => addr(2),
      I4 => addr(4),
      O => \addr[6]_i_5_n_3\
    );
addr_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000C8CC4000"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => addr_full_i_2_n_3,
      I3 => in0_V_TVALID,
      I4 => addr_full_i_3_n_3,
      I5 => state(0),
      O => \i_b_reg_\
    );
addr_full_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"83800000"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_3_n_3\,
      I1 => out_V_TREADY,
      I2 => addr(5),
      I3 => \addr[6]_i_5_n_3\,
      I4 => addr(6),
      O => addr_full_i_2_n_3
    );
addr_full_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8880000"
    )
        port map (
      I0 => addr_full_i_4_n_3,
      I1 => out_V_TREADY,
      I2 => addr(5),
      I3 => \FSM_sequential_state[0]_i_3_n_3\,
      I4 => addr(6),
      O => addr_full_i_3_n_3
    );
addr_full_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => addr(4),
      I1 => addr(2),
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr(3),
      I5 => addr(5),
      O => addr_full_i_4_n_3
    );
addr_full_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => addr_full,
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(0),
      Q => addr(0),
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(1),
      Q => addr(1),
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(2),
      Q => addr(2),
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(3),
      Q => addr(3),
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(4),
      Q => addr(4),
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(5),
      Q => addr(5),
      R => \srlo[7]_i_1_n_3\
    );
\addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(6),
      Q => addr(6),
      R => \srlo[7]_i_1_n_3\
    );
i_b_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => i_b_reg,
      R => \srlo[7]_i_1_n_3\
    );
in0_V_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_b_reg,
      O => in0_V_TREADY
    );
o_v_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"33F4"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => state(0),
      I2 => in0_V_TVALID,
      I3 => state(1),
      O => \o_v_reg_\
    );
o_v_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \o_v_reg_\,
      Q => out_V_TVALID,
      R => \srlo[7]_i_1_n_3\
    );
\srl_reg[96][0]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][0]_srl32_n_3\,
      I1 => \srl_reg[96][0]_srl32__0_n_3\,
      O => \srl_reg[96][0]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][0]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][0]_srl32__1_n_3\,
      I1 => \srl_reg[96][0]_srl32__2_n_3\,
      O => \srl_reg[96][0]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][0]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][0]_mux_n_3\,
      I1 => \srl_reg[96][0]_mux__0_n_3\,
      O => \srl_reg[96][0]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(0),
      Q => \srl_reg[96][0]_srl32_n_3\,
      Q31 => \srl_reg[96][0]_srl32_n_4\
    );
\srl_reg[96][0]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][0]_srl32_n_4\,
      Q => \srl_reg[96][0]_srl32__0_n_3\,
      Q31 => \srl_reg[96][0]_srl32__0_n_4\
    );
\srl_reg[96][0]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][0]_srl32__0_n_4\,
      Q => \srl_reg[96][0]_srl32__1_n_3\,
      Q31 => \srl_reg[96][0]_srl32__1_n_4\
    );
\srl_reg[96][0]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][0]_srl32__1_n_4\,
      Q => \srl_reg[96][0]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][0]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][0]_srl32_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3700"
    )
        port map (
      I0 => addr_full,
      I1 => state(1),
      I2 => state(0),
      I3 => in0_V_TVALID,
      O => \shift_en_\
    );
\srl_reg[96][1]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][1]_srl32_n_3\,
      I1 => \srl_reg[96][1]_srl32__0_n_3\,
      O => \srl_reg[96][1]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][1]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][1]_srl32__1_n_3\,
      I1 => \srl_reg[96][1]_srl32__2_n_3\,
      O => \srl_reg[96][1]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][1]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][1]_mux_n_3\,
      I1 => \srl_reg[96][1]_mux__0_n_3\,
      O => \srl_reg[96][1]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(1),
      Q => \srl_reg[96][1]_srl32_n_3\,
      Q31 => \srl_reg[96][1]_srl32_n_4\
    );
\srl_reg[96][1]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][1]_srl32_n_4\,
      Q => \srl_reg[96][1]_srl32__0_n_3\,
      Q31 => \srl_reg[96][1]_srl32__0_n_4\
    );
\srl_reg[96][1]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][1]_srl32__0_n_4\,
      Q => \srl_reg[96][1]_srl32__1_n_3\,
      Q31 => \srl_reg[96][1]_srl32__1_n_4\
    );
\srl_reg[96][1]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][1]_srl32__1_n_4\,
      Q => \srl_reg[96][1]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][1]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][2]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][2]_srl32_n_3\,
      I1 => \srl_reg[96][2]_srl32__0_n_3\,
      O => \srl_reg[96][2]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][2]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][2]_srl32__1_n_3\,
      I1 => \srl_reg[96][2]_srl32__2_n_3\,
      O => \srl_reg[96][2]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][2]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][2]_mux_n_3\,
      I1 => \srl_reg[96][2]_mux__0_n_3\,
      O => \srl_reg[96][2]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(2),
      Q => \srl_reg[96][2]_srl32_n_3\,
      Q31 => \srl_reg[96][2]_srl32_n_4\
    );
\srl_reg[96][2]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][2]_srl32_n_4\,
      Q => \srl_reg[96][2]_srl32__0_n_3\,
      Q31 => \srl_reg[96][2]_srl32__0_n_4\
    );
\srl_reg[96][2]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][2]_srl32__0_n_4\,
      Q => \srl_reg[96][2]_srl32__1_n_3\,
      Q31 => \srl_reg[96][2]_srl32__1_n_4\
    );
\srl_reg[96][2]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][2]_srl32__1_n_4\,
      Q => \srl_reg[96][2]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][2]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][3]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][3]_srl32_n_3\,
      I1 => \srl_reg[96][3]_srl32__0_n_3\,
      O => \srl_reg[96][3]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][3]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][3]_srl32__1_n_3\,
      I1 => \srl_reg[96][3]_srl32__2_n_3\,
      O => \srl_reg[96][3]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][3]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][3]_mux_n_3\,
      I1 => \srl_reg[96][3]_mux__0_n_3\,
      O => \srl_reg[96][3]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(3),
      Q => \srl_reg[96][3]_srl32_n_3\,
      Q31 => \srl_reg[96][3]_srl32_n_4\
    );
\srl_reg[96][3]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][3]_srl32_n_4\,
      Q => \srl_reg[96][3]_srl32__0_n_3\,
      Q31 => \srl_reg[96][3]_srl32__0_n_4\
    );
\srl_reg[96][3]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][3]_srl32__0_n_4\,
      Q => \srl_reg[96][3]_srl32__1_n_3\,
      Q31 => \srl_reg[96][3]_srl32__1_n_4\
    );
\srl_reg[96][3]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][3]_srl32__1_n_4\,
      Q => \srl_reg[96][3]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][3]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][4]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][4]_srl32_n_3\,
      I1 => \srl_reg[96][4]_srl32__0_n_3\,
      O => \srl_reg[96][4]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][4]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][4]_srl32__1_n_3\,
      I1 => \srl_reg[96][4]_srl32__2_n_3\,
      O => \srl_reg[96][4]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][4]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][4]_mux_n_3\,
      I1 => \srl_reg[96][4]_mux__0_n_3\,
      O => \srl_reg[96][4]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(4),
      Q => \srl_reg[96][4]_srl32_n_3\,
      Q31 => \srl_reg[96][4]_srl32_n_4\
    );
\srl_reg[96][4]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][4]_srl32_n_4\,
      Q => \srl_reg[96][4]_srl32__0_n_3\,
      Q31 => \srl_reg[96][4]_srl32__0_n_4\
    );
\srl_reg[96][4]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][4]_srl32__0_n_4\,
      Q => \srl_reg[96][4]_srl32__1_n_3\,
      Q31 => \srl_reg[96][4]_srl32__1_n_4\
    );
\srl_reg[96][4]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][4]_srl32__1_n_4\,
      Q => \srl_reg[96][4]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][4]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][5]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][5]_srl32_n_3\,
      I1 => \srl_reg[96][5]_srl32__0_n_3\,
      O => \srl_reg[96][5]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][5]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][5]_srl32__1_n_3\,
      I1 => \srl_reg[96][5]_srl32__2_n_3\,
      O => \srl_reg[96][5]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][5]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][5]_mux_n_3\,
      I1 => \srl_reg[96][5]_mux__0_n_3\,
      O => \srl_reg[96][5]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(5),
      Q => \srl_reg[96][5]_srl32_n_3\,
      Q31 => \srl_reg[96][5]_srl32_n_4\
    );
\srl_reg[96][5]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][5]_srl32_n_4\,
      Q => \srl_reg[96][5]_srl32__0_n_3\,
      Q31 => \srl_reg[96][5]_srl32__0_n_4\
    );
\srl_reg[96][5]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][5]_srl32__0_n_4\,
      Q => \srl_reg[96][5]_srl32__1_n_3\,
      Q31 => \srl_reg[96][5]_srl32__1_n_4\
    );
\srl_reg[96][5]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][5]_srl32__1_n_4\,
      Q => \srl_reg[96][5]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][5]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][6]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][6]_srl32_n_3\,
      I1 => \srl_reg[96][6]_srl32__0_n_3\,
      O => \srl_reg[96][6]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][6]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][6]_srl32__1_n_3\,
      I1 => \srl_reg[96][6]_srl32__2_n_3\,
      O => \srl_reg[96][6]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][6]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][6]_mux_n_3\,
      I1 => \srl_reg[96][6]_mux__0_n_3\,
      O => \srl_reg[96][6]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(6),
      Q => \srl_reg[96][6]_srl32_n_3\,
      Q31 => \srl_reg[96][6]_srl32_n_4\
    );
\srl_reg[96][6]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][6]_srl32_n_4\,
      Q => \srl_reg[96][6]_srl32__0_n_3\,
      Q31 => \srl_reg[96][6]_srl32__0_n_4\
    );
\srl_reg[96][6]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][6]_srl32__0_n_4\,
      Q => \srl_reg[96][6]_srl32__1_n_3\,
      Q31 => \srl_reg[96][6]_srl32__1_n_4\
    );
\srl_reg[96][6]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][6]_srl32__1_n_4\,
      Q => \srl_reg[96][6]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][6]_srl32__2_Q31_UNCONNECTED\
    );
\srl_reg[96][7]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][7]_srl32_n_3\,
      I1 => \srl_reg[96][7]_srl32__0_n_3\,
      O => \srl_reg[96][7]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[96][7]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[96][7]_srl32__1_n_3\,
      I1 => \srl_reg[96][7]_srl32__2_n_3\,
      O => \srl_reg[96][7]_mux__0_n_3\,
      S => addr(5)
    );
\srl_reg[96][7]_mux__1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \srl_reg[96][7]_mux_n_3\,
      I1 => \srl_reg[96][7]_mux__0_n_3\,
      O => \srl_reg[96][7]_mux__1_n_3\,
      S => addr(6)
    );
\srl_reg[96][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(7),
      Q => \srl_reg[96][7]_srl32_n_3\,
      Q31 => \srl_reg[96][7]_srl32_n_4\
    );
\srl_reg[96][7]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][7]_srl32_n_4\,
      Q => \srl_reg[96][7]_srl32__0_n_3\,
      Q31 => \srl_reg[96][7]_srl32__0_n_4\
    );
\srl_reg[96][7]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][7]_srl32__0_n_4\,
      Q => \srl_reg[96][7]_srl32__1_n_3\,
      Q31 => \srl_reg[96][7]_srl32__1_n_4\
    );
\srl_reg[96][7]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[96][7]_srl32__1_n_4\,
      Q => \srl_reg[96][7]_srl32__2_n_3\,
      Q31 => \NLW_srl_reg[96][7]_srl32__2_Q31_UNCONNECTED\
    );
\srlo[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][0]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(0),
      O => \srlo_\(0)
    );
\srlo[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][1]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(1),
      O => \srlo_\(1)
    );
\srlo[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][2]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(2),
      O => \srlo_\(2)
    );
\srlo[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][3]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(3),
      O => \srlo_\(3)
    );
\srlo[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][4]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(4),
      O => \srlo_\(4)
    );
\srlo[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][5]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(5),
      O => \srlo_\(5)
    );
\srlo[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][6]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(6),
      O => \srlo_\(6)
    );
\srlo[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \srlo[7]_i_1_n_3\
    );
\srlo[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4D40"
    )
        port map (
      I0 => state(0),
      I1 => out_V_TREADY,
      I2 => state(1),
      I3 => in0_V_TVALID,
      O => \shift_en_o_\
    );
\srlo[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F40"
    )
        port map (
      I0 => state(0),
      I1 => \srl_reg[96][7]_mux__1_n_3\,
      I2 => state(1),
      I3 => in0_V_TDATA(7),
      O => \srlo_\(7)
    );
\srlo_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(0),
      Q => out_V_TDATA(0),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(1),
      Q => out_V_TDATA(1),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(2),
      Q => out_V_TDATA(2),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(3),
      Q => out_V_TDATA(3),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(4),
      Q => out_V_TDATA(4),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(5),
      Q => out_V_TDATA(5),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(6),
      Q => out_V_TDATA(6),
      R => \srlo[7]_i_1_n_3\
    );
\srlo_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(7),
      Q => out_V_TDATA(7),
      R => \srlo[7]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl__parameterized1\ is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl__parameterized1\ : entity is "Q_srl";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl__parameterized1\ is
  signal \FSM_sequential_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_3_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_5_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_1_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_2_n_3\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_3\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \addr[0]_i_2_n_3\ : STD_LOGIC;
  signal \addr[1]_i_2_n_3\ : STD_LOGIC;
  signal \addr[2]_i_2_n_3\ : STD_LOGIC;
  signal \addr[3]_i_2_n_3\ : STD_LOGIC;
  signal \addr[3]_i_3_n_3\ : STD_LOGIC;
  signal \addr[4]_i_2_n_3\ : STD_LOGIC;
  signal \addr[4]_i_3_n_3\ : STD_LOGIC;
  signal \addr[4]_i_4_n_3\ : STD_LOGIC;
  signal \addr[4]_i_5_n_3\ : STD_LOGIC;
  signal \addr[5]_i_2_n_3\ : STD_LOGIC;
  signal \addr[5]_i_3_n_3\ : STD_LOGIC;
  signal \addr[5]_i_4_n_3\ : STD_LOGIC;
  signal \addr[5]_i_5_n_3\ : STD_LOGIC;
  signal \addr[5]_i_6_n_3\ : STD_LOGIC;
  signal \addr[5]_i_7_n_3\ : STD_LOGIC;
  signal \addr_\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal addr_full : STD_LOGIC;
  signal addr_full_i_2_n_3 : STD_LOGIC;
  signal i_b_reg : STD_LOGIC;
  signal \i_b_reg_\ : STD_LOGIC;
  signal \o_v_reg_\ : STD_LOGIC;
  signal \shift_en_\ : STD_LOGIC;
  signal \shift_en_o_\ : STD_LOGIC;
  signal \srl_reg[47][0]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][0]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][0]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][0]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][10]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][10]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][10]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][10]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][11]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][11]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][11]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][11]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][12]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][12]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][12]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][12]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][13]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][13]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][13]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][13]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][14]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][14]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][14]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][14]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][15]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][15]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][15]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][15]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][1]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][1]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][1]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][1]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][2]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][2]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][2]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][2]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][3]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][3]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][3]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][3]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][4]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][4]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][4]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][4]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][5]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][5]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][5]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][5]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][6]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][6]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][6]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][6]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][7]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][7]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][7]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][7]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][8]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][8]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][8]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][8]_srl32_n_4\ : STD_LOGIC;
  signal \srl_reg[47][9]_mux_n_3\ : STD_LOGIC;
  signal \srl_reg[47][9]_srl32__0_n_3\ : STD_LOGIC;
  signal \srl_reg[47][9]_srl32_n_3\ : STD_LOGIC;
  signal \srl_reg[47][9]_srl32_n_4\ : STD_LOGIC;
  signal \srlo[15]_i_1_n_3\ : STD_LOGIC;
  signal \srlo_\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_srl_reg[47][0]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][10]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][11]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][12]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][13]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][14]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][15]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][1]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][2]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][3]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][4]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][5]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][6]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][7]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][8]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_srl_reg[47][9]_srl32__0_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_4\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_5\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_3\ : label is "soft_lutpair88";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "state_empty:00,state_more:10,state_one:01";
  attribute SOFT_HLUTNM of \addr[0]_i_2\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \addr[1]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \addr[3]_i_3\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \addr[4]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \addr[5]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \addr[5]_i_6\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \addr[5]_i_7\ : label is "soft_lutpair91";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of i_b_reg_reg : label is "no";
  attribute syn_allow_retiming : string;
  attribute syn_allow_retiming of i_b_reg_reg : label is "0";
  attribute SOFT_HLUTNM of o_v_reg_i_1 : label is "soft_lutpair87";
  attribute syn_allow_retiming of o_v_reg_reg : label is "0";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \srl_reg[47][0]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name : string;
  attribute srl_name of \srl_reg[47][0]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][0]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][0]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][0]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][0]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][10]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][10]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][10]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][10]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][10]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][10]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][11]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][11]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][11]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][11]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][11]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][11]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][12]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][12]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][12]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][12]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][12]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][12]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][13]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][13]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][13]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][13]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][13]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][13]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][14]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][14]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][14]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][14]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][14]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][14]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][15]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][15]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][15]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][15]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][15]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][15]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][1]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][1]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][1]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][1]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][1]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][1]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][2]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][2]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][2]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][2]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][2]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][2]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][3]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][3]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][3]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][3]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][3]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][3]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][4]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][4]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][4]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][4]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][4]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][4]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][5]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][5]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][5]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][5]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][5]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][5]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][6]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][6]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][6]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][6]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][6]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][6]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][7]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][7]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][7]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][7]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][7]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][7]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][8]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][8]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][8]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][8]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][8]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][8]_srl32__0 ";
  attribute srl_bus_name of \srl_reg[47][9]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][9]_srl32\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][9]_srl32 ";
  attribute srl_bus_name of \srl_reg[47][9]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47] ";
  attribute srl_name of \srl_reg[47][9]_srl32__0\ : label is "inst/StreamingDataflowPartition_1_StreamingFIFO_2/\inst/StreamingFIFO_2_StreamingFIFO_2/srl_reg[47][9]_srl32__0 ";
  attribute SOFT_HLUTNM of \srlo[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \srlo[1]_i_1\ : label is "soft_lutpair90";
  attribute syn_allow_retiming of \srlo_reg[0]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[10]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[11]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[12]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[13]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[14]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[15]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[1]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[2]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[3]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[4]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[5]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[6]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[7]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[8]\ : label is "0";
  attribute syn_allow_retiming of \srlo_reg[9]\ : label is "0";
begin
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAEFAA"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_2_n_3\,
      I1 => out_V_TREADY,
      I2 => state(0),
      I3 => in0_V_TVALID,
      I4 => state(1),
      O => \FSM_sequential_state[0]_i_1_n_3\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"004400440FFF0F0F"
    )
        port map (
      I0 => \FSM_sequential_state[0]_i_3_n_3\,
      I1 => addr_full,
      I2 => \FSM_sequential_state[0]_i_4_n_3\,
      I3 => \addr[0]_i_2_n_3\,
      I4 => \FSM_sequential_state[0]_i_5_n_3\,
      I5 => in0_V_TVALID,
      O => \FSM_sequential_state[0]_i_2_n_3\
    );
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addr(0),
      I1 => out_V_TREADY,
      O => \FSM_sequential_state[0]_i_3_n_3\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => state(0),
      O => \FSM_sequential_state[0]_i_4_n_3\
    );
\FSM_sequential_state[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addr(0),
      I1 => state(1),
      I2 => state(0),
      I3 => out_V_TREADY,
      O => \FSM_sequential_state[0]_i_5_n_3\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAEAFAEAFAFAFAEA"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_2_n_3\,
      I1 => \FSM_sequential_state[1]_i_3_n_3\,
      I2 => state(1),
      I3 => addr(1),
      I4 => in0_V_TVALID,
      I5 => addr_full,
      O => \FSM_sequential_state[1]_i_1_n_3\
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF008800FFC0FFC0"
    )
        port map (
      I0 => addr_full,
      I1 => state(0),
      I2 => in0_V_TVALID,
      I3 => state(1),
      I4 => addr(0),
      I5 => out_V_TREADY,
      O => \FSM_sequential_state[1]_i_2_n_3\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => addr(3),
      I1 => addr(2),
      I2 => addr(5),
      I3 => addr(4),
      O => \FSM_sequential_state[1]_i_3_n_3\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[0]_i_1_n_3\,
      Q => state(0),
      R => \srlo[15]_i_1_n_3\
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_sequential_state[1]_i_1_n_3\,
      Q => state(1),
      R => \srlo[15]_i_1_n_3\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30CF00008A300000"
    )
        port map (
      I0 => \addr[0]_i_2_n_3\,
      I1 => addr_full,
      I2 => in0_V_TVALID,
      I3 => out_V_TREADY,
      I4 => \addr[5]_i_3_n_3\,
      I5 => addr(0),
      O => \addr_\(0)
    );
\addr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => addr(4),
      I1 => addr(5),
      I2 => addr(2),
      I3 => addr(3),
      I4 => addr(1),
      O => \addr[0]_i_2_n_3\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0300003F800000"
    )
        port map (
      I0 => \FSM_sequential_state[1]_i_3_n_3\,
      I1 => out_V_TREADY,
      I2 => \addr[1]_i_2_n_3\,
      I3 => addr(1),
      I4 => \addr[5]_i_3_n_3\,
      I5 => addr(0),
      O => \addr_\(1)
    );
\addr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => addr_full,
      I1 => in0_V_TVALID,
      O => \addr[1]_i_2_n_3\
    );
\addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAA0000FEAA"
    )
        port map (
      I0 => \addr[4]_i_5_n_3\,
      I1 => \addr[3]_i_3_n_3\,
      I2 => addr(3),
      I3 => \addr[4]_i_3_n_3\,
      I4 => addr(2),
      I5 => \addr[2]_i_2_n_3\,
      O => \addr_\(2)
    );
\addr[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF40000BFFF0000"
    )
        port map (
      I0 => addr_full,
      I1 => in0_V_TVALID,
      I2 => addr(1),
      I3 => addr(0),
      I4 => \addr[5]_i_3_n_3\,
      I5 => out_V_TREADY,
      O => \addr[2]_i_2_n_3\
    );
\addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBABBAAABAAABAAA"
    )
        port map (
      I0 => \addr[3]_i_2_n_3\,
      I1 => addr(3),
      I2 => addr(2),
      I3 => \addr[4]_i_5_n_3\,
      I4 => \addr[3]_i_3_n_3\,
      I5 => \addr[4]_i_3_n_3\,
      O => \addr_\(3)
    );
\addr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8C0C0C4CCC0C0"
    )
        port map (
      I0 => addr(2),
      I1 => addr(3),
      I2 => \addr[5]_i_5_n_3\,
      I3 => addr(0),
      I4 => \addr[5]_i_3_n_3\,
      I5 => out_V_TREADY,
      O => \addr[3]_i_2_n_3\
    );
\addr[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => addr(4),
      I1 => addr(5),
      O => \addr[3]_i_3_n_3\
    );
\addr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAC0EAFFEAC0EAC0"
    )
        port map (
      I0 => \addr[5]_i_2_n_3\,
      I1 => \addr[4]_i_2_n_3\,
      I2 => \addr[4]_i_3_n_3\,
      I3 => addr(4),
      I4 => \addr[4]_i_4_n_3\,
      I5 => \addr[4]_i_5_n_3\,
      O => \addr_\(4)
    );
\addr[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addr(4),
      I1 => addr(5),
      I2 => addr(3),
      I3 => addr(2),
      O => \addr[4]_i_2_n_3\
    );
\addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000808"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \addr[5]_i_3_n_3\,
      I2 => addr(0),
      I3 => addr_full,
      I4 => in0_V_TVALID,
      I5 => addr(1),
      O => \addr[4]_i_3_n_3\
    );
\addr[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => addr(2),
      I1 => addr(3),
      O => \addr[4]_i_4_n_3\
    );
\addr[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \addr[5]_i_3_n_3\,
      I2 => addr(0),
      I3 => addr(1),
      I4 => addr_full,
      I5 => in0_V_TVALID,
      O => \addr[4]_i_5_n_3\
    );
\addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8CC88888"
    )
        port map (
      I0 => \addr[5]_i_2_n_3\,
      I1 => addr(5),
      I2 => addr(4),
      I3 => addr(0),
      I4 => \addr[5]_i_3_n_3\,
      I5 => \addr[5]_i_4_n_3\,
      O => \addr_\(5)
    );
\addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF700EF00"
    )
        port map (
      I0 => addr(3),
      I1 => addr(2),
      I2 => out_V_TREADY,
      I3 => \addr[5]_i_3_n_3\,
      I4 => addr(0),
      I5 => \addr[5]_i_5_n_3\,
      O => \addr[5]_i_2_n_3\
    );
\addr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state(1),
      I1 => state(0),
      O => \addr[5]_i_3_n_3\
    );
\addr[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => addr(2),
      I1 => addr(3),
      I2 => addr(4),
      I3 => addr(5),
      I4 => \addr[5]_i_6_n_3\,
      I5 => \addr[5]_i_7_n_3\,
      O => \addr[5]_i_4_n_3\
    );
\addr[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444004444440"
    )
        port map (
      I0 => state(0),
      I1 => state(1),
      I2 => addr(0),
      I3 => addr(1),
      I4 => in0_V_TVALID,
      I5 => addr_full,
      O => \addr[5]_i_5_n_3\
    );
\addr[5]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => addr_full,
      I2 => addr(1),
      O => \addr[5]_i_6_n_3\
    );
\addr[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => addr(0),
      I1 => state(1),
      I2 => state(0),
      I3 => out_V_TREADY,
      O => \addr[5]_i_7_n_3\
    );
addr_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A000000000C000"
    )
        port map (
      I0 => addr_full_i_2_n_3,
      I1 => \addr[4]_i_3_n_3\,
      I2 => addr(5),
      I3 => addr(4),
      I4 => addr(3),
      I5 => addr(2),
      O => \i_b_reg_\
    );
addr_full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20D0000000200000"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => addr_full,
      I2 => addr(1),
      I3 => out_V_TREADY,
      I4 => \addr[5]_i_3_n_3\,
      I5 => addr(0),
      O => addr_full_i_2_n_3
    );
addr_full_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => addr_full,
      R => \srlo[15]_i_1_n_3\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(0),
      Q => addr(0),
      R => \srlo[15]_i_1_n_3\
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(1),
      Q => addr(1),
      R => \srlo[15]_i_1_n_3\
    );
\addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(2),
      Q => addr(2),
      R => \srlo[15]_i_1_n_3\
    );
\addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(3),
      Q => addr(3),
      R => \srlo[15]_i_1_n_3\
    );
\addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(4),
      Q => addr(4),
      R => \srlo[15]_i_1_n_3\
    );
\addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr_\(5),
      Q => addr(5),
      R => \srlo[15]_i_1_n_3\
    );
i_b_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \i_b_reg_\,
      Q => i_b_reg,
      R => \srlo[15]_i_1_n_3\
    );
in0_V_TREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_b_reg,
      O => in0_V_TREADY
    );
o_v_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"23EE"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => state(1),
      I2 => out_V_TREADY,
      I3 => state(0),
      O => \o_v_reg_\
    );
o_v_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \o_v_reg_\,
      Q => out_V_TVALID,
      R => \srlo[15]_i_1_n_3\
    );
\srl_reg[47][0]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][0]_srl32_n_3\,
      I1 => \srl_reg[47][0]_srl32__0_n_3\,
      O => \srl_reg[47][0]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(0),
      Q => \srl_reg[47][0]_srl32_n_3\,
      Q31 => \srl_reg[47][0]_srl32_n_4\
    );
\srl_reg[47][0]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][0]_srl32_n_4\,
      Q => \srl_reg[47][0]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][0]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][0]_srl32_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F00"
    )
        port map (
      I0 => state(0),
      I1 => addr_full,
      I2 => state(1),
      I3 => in0_V_TVALID,
      O => \shift_en_\
    );
\srl_reg[47][10]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][10]_srl32_n_3\,
      I1 => \srl_reg[47][10]_srl32__0_n_3\,
      O => \srl_reg[47][10]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][10]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(10),
      Q => \srl_reg[47][10]_srl32_n_3\,
      Q31 => \srl_reg[47][10]_srl32_n_4\
    );
\srl_reg[47][10]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][10]_srl32_n_4\,
      Q => \srl_reg[47][10]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][10]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][11]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][11]_srl32_n_3\,
      I1 => \srl_reg[47][11]_srl32__0_n_3\,
      O => \srl_reg[47][11]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][11]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(11),
      Q => \srl_reg[47][11]_srl32_n_3\,
      Q31 => \srl_reg[47][11]_srl32_n_4\
    );
\srl_reg[47][11]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][11]_srl32_n_4\,
      Q => \srl_reg[47][11]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][11]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][12]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][12]_srl32_n_3\,
      I1 => \srl_reg[47][12]_srl32__0_n_3\,
      O => \srl_reg[47][12]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][12]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(12),
      Q => \srl_reg[47][12]_srl32_n_3\,
      Q31 => \srl_reg[47][12]_srl32_n_4\
    );
\srl_reg[47][12]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][12]_srl32_n_4\,
      Q => \srl_reg[47][12]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][12]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][13]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][13]_srl32_n_3\,
      I1 => \srl_reg[47][13]_srl32__0_n_3\,
      O => \srl_reg[47][13]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][13]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(13),
      Q => \srl_reg[47][13]_srl32_n_3\,
      Q31 => \srl_reg[47][13]_srl32_n_4\
    );
\srl_reg[47][13]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][13]_srl32_n_4\,
      Q => \srl_reg[47][13]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][13]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][14]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][14]_srl32_n_3\,
      I1 => \srl_reg[47][14]_srl32__0_n_3\,
      O => \srl_reg[47][14]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][14]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(14),
      Q => \srl_reg[47][14]_srl32_n_3\,
      Q31 => \srl_reg[47][14]_srl32_n_4\
    );
\srl_reg[47][14]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][14]_srl32_n_4\,
      Q => \srl_reg[47][14]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][14]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][15]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][15]_srl32_n_3\,
      I1 => \srl_reg[47][15]_srl32__0_n_3\,
      O => \srl_reg[47][15]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][15]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(15),
      Q => \srl_reg[47][15]_srl32_n_3\,
      Q31 => \srl_reg[47][15]_srl32_n_4\
    );
\srl_reg[47][15]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][15]_srl32_n_4\,
      Q => \srl_reg[47][15]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][15]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][1]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][1]_srl32_n_3\,
      I1 => \srl_reg[47][1]_srl32__0_n_3\,
      O => \srl_reg[47][1]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(1),
      Q => \srl_reg[47][1]_srl32_n_3\,
      Q31 => \srl_reg[47][1]_srl32_n_4\
    );
\srl_reg[47][1]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][1]_srl32_n_4\,
      Q => \srl_reg[47][1]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][1]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][2]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][2]_srl32_n_3\,
      I1 => \srl_reg[47][2]_srl32__0_n_3\,
      O => \srl_reg[47][2]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(2),
      Q => \srl_reg[47][2]_srl32_n_3\,
      Q31 => \srl_reg[47][2]_srl32_n_4\
    );
\srl_reg[47][2]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][2]_srl32_n_4\,
      Q => \srl_reg[47][2]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][2]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][3]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][3]_srl32_n_3\,
      I1 => \srl_reg[47][3]_srl32__0_n_3\,
      O => \srl_reg[47][3]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(3),
      Q => \srl_reg[47][3]_srl32_n_3\,
      Q31 => \srl_reg[47][3]_srl32_n_4\
    );
\srl_reg[47][3]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][3]_srl32_n_4\,
      Q => \srl_reg[47][3]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][3]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][4]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][4]_srl32_n_3\,
      I1 => \srl_reg[47][4]_srl32__0_n_3\,
      O => \srl_reg[47][4]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(4),
      Q => \srl_reg[47][4]_srl32_n_3\,
      Q31 => \srl_reg[47][4]_srl32_n_4\
    );
\srl_reg[47][4]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][4]_srl32_n_4\,
      Q => \srl_reg[47][4]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][4]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][5]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][5]_srl32_n_3\,
      I1 => \srl_reg[47][5]_srl32__0_n_3\,
      O => \srl_reg[47][5]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(5),
      Q => \srl_reg[47][5]_srl32_n_3\,
      Q31 => \srl_reg[47][5]_srl32_n_4\
    );
\srl_reg[47][5]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][5]_srl32_n_4\,
      Q => \srl_reg[47][5]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][5]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][6]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][6]_srl32_n_3\,
      I1 => \srl_reg[47][6]_srl32__0_n_3\,
      O => \srl_reg[47][6]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(6),
      Q => \srl_reg[47][6]_srl32_n_3\,
      Q31 => \srl_reg[47][6]_srl32_n_4\
    );
\srl_reg[47][6]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][6]_srl32_n_4\,
      Q => \srl_reg[47][6]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][6]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][7]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][7]_srl32_n_3\,
      I1 => \srl_reg[47][7]_srl32__0_n_3\,
      O => \srl_reg[47][7]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(7),
      Q => \srl_reg[47][7]_srl32_n_3\,
      Q31 => \srl_reg[47][7]_srl32_n_4\
    );
\srl_reg[47][7]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][7]_srl32_n_4\,
      Q => \srl_reg[47][7]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][7]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][8]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][8]_srl32_n_3\,
      I1 => \srl_reg[47][8]_srl32__0_n_3\,
      O => \srl_reg[47][8]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][8]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(8),
      Q => \srl_reg[47][8]_srl32_n_3\,
      Q31 => \srl_reg[47][8]_srl32_n_4\
    );
\srl_reg[47][8]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][8]_srl32_n_4\,
      Q => \srl_reg[47][8]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][8]_srl32__0_Q31_UNCONNECTED\
    );
\srl_reg[47][9]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \srl_reg[47][9]_srl32_n_3\,
      I1 => \srl_reg[47][9]_srl32__0_n_3\,
      O => \srl_reg[47][9]_mux_n_3\,
      S => addr(5)
    );
\srl_reg[47][9]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => in0_V_TDATA(9),
      Q => \srl_reg[47][9]_srl32_n_3\,
      Q31 => \srl_reg[47][9]_srl32_n_4\
    );
\srl_reg[47][9]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => addr(4 downto 0),
      CE => \shift_en_\,
      CLK => ap_clk,
      D => \srl_reg[47][9]_srl32_n_4\,
      Q => \srl_reg[47][9]_srl32__0_n_3\,
      Q31 => \NLW_srl_reg[47][9]_srl32__0_Q31_UNCONNECTED\
    );
\srlo[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][0]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(0),
      O => \srlo_\(0)
    );
\srlo[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][10]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(10),
      O => \srlo_\(10)
    );
\srlo[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][11]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(11),
      O => \srlo_\(11)
    );
\srlo[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][12]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(12),
      O => \srlo_\(12)
    );
\srlo[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][13]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(13),
      O => \srlo_\(13)
    );
\srlo[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][14]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(14),
      O => \srlo_\(14)
    );
\srlo[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \srlo[15]_i_1_n_3\
    );
\srlo[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B0"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => state(0),
      I2 => in0_V_TVALID,
      I3 => state(1),
      O => \shift_en_o_\
    );
\srlo[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][15]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(15),
      O => \srlo_\(15)
    );
\srlo[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][1]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(1),
      O => \srlo_\(1)
    );
\srlo[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][2]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(2),
      O => \srlo_\(2)
    );
\srlo[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][3]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(3),
      O => \srlo_\(3)
    );
\srlo[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][4]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(4),
      O => \srlo_\(4)
    );
\srlo[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][5]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(5),
      O => \srlo_\(5)
    );
\srlo[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][6]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(6),
      O => \srlo_\(6)
    );
\srlo[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][7]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(7),
      O => \srlo_\(7)
    );
\srlo[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][8]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(8),
      O => \srlo_\(8)
    );
\srlo[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \srl_reg[47][9]_mux_n_3\,
      I1 => state(0),
      I2 => state(1),
      I3 => in0_V_TDATA(9),
      O => \srlo_\(9)
    );
\srlo_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(0),
      Q => out_V_TDATA(0),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(10),
      Q => out_V_TDATA(10),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(11),
      Q => out_V_TDATA(11),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(12),
      Q => out_V_TDATA(12),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(13),
      Q => out_V_TDATA(13),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(14),
      Q => out_V_TDATA(14),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(15),
      Q => out_V_TDATA(15),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(1),
      Q => out_V_TDATA(1),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(2),
      Q => out_V_TDATA(2),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(3),
      Q => out_V_TDATA(3),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(4),
      Q => out_V_TDATA(4),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(5),
      Q => out_V_TDATA(5),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(6),
      Q => out_V_TDATA(6),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(7),
      Q => out_V_TDATA(7),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(8),
      Q => out_V_TDATA(8),
      R => \srlo[15]_i_1_n_3\
    );
\srlo_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \shift_en_o_\,
      D => \srlo_\(9),
      Q => out_V_TDATA(9),
      R => \srlo[15]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_flow_control_loop_pipe_no_ap_cont is
  port (
    ap_loop_init_reg_0 : out STD_LOGIC;
    ap_loop_init_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln453_fu_123_p2 : out STD_LOGIC;
    \o_fu_60_reg[26]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln450_fu_111_p2 : out STD_LOGIC;
    \t_fu_64_reg[1]\ : out STD_LOGIC;
    ap_sig_allocacmp_o_3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \t_fu_64_reg[3]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \o_fu_60_reg[0]\ : in STD_LOGIC;
    \o_fu_60_reg[0]_0\ : in STD_LOGIC;
    \o_fu_60_reg[0]_1\ : in STD_LOGIC;
    \ei_V_fu_56_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \t_fu_64_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_flow_control_loop_pipe_no_ap_cont;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_flow_control_loop_pipe_no_ap_cont is
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_i_1_n_3 : STD_LOGIC;
  signal \^ap_loop_init_reg_0\ : STD_LOGIC;
  signal \^icmp_ln450_fu_111_p2\ : STD_LOGIC;
  signal \^o_fu_60_reg[26]\ : STD_LOGIC;
  signal \t_fu_64[4]_i_10_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_11_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_12_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_5_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_6_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_7_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_8_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_9_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of ap_loop_init_i_1 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ei_V_fu_56[11]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \icmp_ln453_reg_216[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \t_fu_64[2]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \t_fu_64[3]_i_1\ : label is "soft_lutpair0";
begin
  ap_loop_init_reg_0 <= \^ap_loop_init_reg_0\;
  icmp_ln450_fu_111_p2 <= \^icmp_ln450_fu_111_p2\;
  \o_fu_60_reg[26]\ <= \^o_fu_60_reg[26]\;
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^icmp_ln450_fu_111_p2\,
      I1 => \^o_fu_60_reg[26]\,
      O => \t_fu_64_reg[1]\
    );
ap_loop_init_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB3B"
    )
        port map (
      I0 => \^icmp_ln450_fu_111_p2\,
      I1 => ap_rst_n,
      I2 => \ei_V_fu_56_reg[0]\,
      I3 => ap_loop_init,
      O => ap_loop_init_i_1_n_3
    );
ap_loop_init_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_i_1_n_3,
      Q => ap_loop_init,
      R => '0'
    );
\ei_V_fu_56[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \ei_V_fu_56_reg[0]\,
      O => SR(0)
    );
\icmp_ln450_reg_212[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(1),
      I1 => \t_fu_64_reg[4]\(0),
      I2 => \t_fu_64_reg[4]\(2),
      I3 => \t_fu_64_reg[4]\(3),
      I4 => ap_loop_init,
      I5 => \t_fu_64_reg[4]\(4),
      O => \^icmp_ln450_fu_111_p2\
    );
\icmp_ln453_reg_216[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_fu_60_reg[26]\,
      O => icmp_ln453_fu_123_p2
    );
\o_4_fu_129_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(8)
    );
\o_4_fu_129_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(7)
    );
\o_4_fu_129_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(6)
    );
\o_4_fu_129_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(5)
    );
\o_4_fu_129_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(12)
    );
\o_4_fu_129_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(11)
    );
\o_4_fu_129_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(10)
    );
\o_4_fu_129_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(9)
    );
\o_4_fu_129_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(16),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(16)
    );
\o_4_fu_129_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(15)
    );
\o_4_fu_129_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(14)
    );
\o_4_fu_129_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(13)
    );
\o_4_fu_129_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(20),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(20)
    );
\o_4_fu_129_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(19),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(19)
    );
\o_4_fu_129_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(18),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(18)
    );
\o_4_fu_129_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(17),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(17)
    );
\o_4_fu_129_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(24),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(24)
    );
\o_4_fu_129_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(23),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(23)
    );
\o_4_fu_129_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(22),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(22)
    );
\o_4_fu_129_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(21),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(21)
    );
\o_4_fu_129_p2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(28),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(28)
    );
\o_4_fu_129_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(27),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(27)
    );
\o_4_fu_129_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(26),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(26)
    );
\o_4_fu_129_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(25),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(25)
    );
\o_4_fu_129_p2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(31),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(31)
    );
\o_4_fu_129_p2_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(30),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(30)
    );
\o_4_fu_129_p2_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(29),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(29)
    );
o_4_fu_129_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(0)
    );
o_4_fu_129_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(4)
    );
o_4_fu_129_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(3)
    );
o_4_fu_129_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(2)
    );
o_4_fu_129_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(1)
    );
\o_fu_60[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => \^ap_loop_init_reg_0\,
      I1 => \o_fu_60_reg[0]\,
      I2 => \o_fu_60_reg[0]_0\,
      I3 => \o_fu_60_reg[0]_1\,
      I4 => ap_loop_init,
      I5 => Q(0),
      O => ap_loop_init_reg_1(0)
    );
\o_fu_60[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => D(2),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => ap_loop_init,
      I5 => Q(0),
      O => \^ap_loop_init_reg_0\
    );
\t_fu_64[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFFFCCCCFFFD"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(4),
      I1 => ap_loop_init,
      I2 => \t_fu_64_reg[4]\(3),
      I3 => \t_fu_64_reg[4]\(2),
      I4 => \t_fu_64_reg[4]\(0),
      I5 => \t_fu_64_reg[4]\(1),
      O => \t_fu_64_reg[3]\(0)
    );
\t_fu_64[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(0),
      I1 => ap_loop_init,
      I2 => \t_fu_64_reg[4]\(1),
      O => \t_fu_64_reg[3]\(1)
    );
\t_fu_64[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(2),
      I1 => \t_fu_64_reg[4]\(0),
      I2 => ap_loop_init,
      I3 => \t_fu_64_reg[4]\(1),
      O => \t_fu_64_reg[3]\(2)
    );
\t_fu_64[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(3),
      I1 => \t_fu_64_reg[4]\(1),
      I2 => ap_loop_init,
      I3 => \t_fu_64_reg[4]\(0),
      I4 => \t_fu_64_reg[4]\(2),
      O => \t_fu_64_reg[3]\(3)
    );
\t_fu_64[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(24),
      I3 => ap_loop_init,
      I4 => Q(25),
      O => \t_fu_64[4]_i_10_n_3\
    );
\t_fu_64[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(31),
      I3 => ap_loop_init,
      I4 => Q(30),
      O => \t_fu_64[4]_i_11_n_3\
    );
\t_fu_64[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(22),
      I3 => ap_loop_init,
      I4 => Q(20),
      O => \t_fu_64[4]_i_12_n_3\
    );
\t_fu_64[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070F0F0E08000000"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(3),
      I1 => \t_fu_64_reg[4]\(1),
      I2 => ap_loop_init,
      I3 => \t_fu_64_reg[4]\(0),
      I4 => \t_fu_64_reg[4]\(2),
      I5 => \t_fu_64_reg[4]\(4),
      O => \t_fu_64_reg[3]\(4)
    );
\t_fu_64[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_fu_64[4]_i_5_n_3\,
      I1 => \t_fu_64[4]_i_6_n_3\,
      I2 => \t_fu_64[4]_i_7_n_3\,
      I3 => \t_fu_64[4]_i_8_n_3\,
      O => \^o_fu_60_reg[26]\
    );
\t_fu_64[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(26),
      I1 => ap_loop_init,
      I2 => Q(28),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \t_fu_64[4]_i_9_n_3\,
      O => \t_fu_64[4]_i_5_n_3\
    );
\t_fu_64[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init,
      I2 => Q(17),
      I3 => Q(8),
      I4 => Q(10),
      I5 => \t_fu_64[4]_i_10_n_3\,
      O => \t_fu_64[4]_i_6_n_3\
    );
\t_fu_64[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(21),
      I1 => ap_loop_init,
      I2 => Q(23),
      I3 => Q(14),
      I4 => Q(16),
      I5 => \t_fu_64[4]_i_11_n_3\,
      O => \t_fu_64[4]_i_7_n_3\
    );
\t_fu_64[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(27),
      I1 => ap_loop_init,
      I2 => Q(29),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \t_fu_64[4]_i_12_n_3\,
      O => \t_fu_64[4]_i_8_n_3\
    );
\t_fu_64[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      I2 => Q(18),
      I3 => ap_loop_init,
      I4 => Q(19),
      O => \t_fu_64[4]_i_9_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[0]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[10]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[11]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[12]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[13]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[14]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[1]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[5]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[7]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[8]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[9]_i_1\ : label is "soft_lutpair8";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => in0_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC40C0C0"
    )
        port map (
      I0 => B_V_data_1_sel0,
      I1 => ap_rst_n,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel0,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => \^b_v_data_1_sel\,
      O => D(0)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => \^b_v_data_1_sel\,
      O => D(10)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => \^b_v_data_1_sel\,
      O => D(11)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => \^b_v_data_1_sel\,
      O => D(12)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => \^b_v_data_1_sel\,
      O => D(13)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => \^b_v_data_1_sel\,
      O => D(14)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => \^b_v_data_1_sel\,
      O => D(15)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => \^b_v_data_1_sel\,
      O => D(1)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => \^b_v_data_1_sel\,
      O => D(2)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => \^b_v_data_1_sel\,
      O => D(3)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => \^b_v_data_1_sel\,
      O => D(4)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => \^b_v_data_1_sel\,
      O => D(5)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => \^b_v_data_1_sel\,
      O => D(6)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => \^b_v_data_1_sel\,
      O => D(7)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => \^b_v_data_1_sel\,
      O => D(8)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => \^b_v_data_1_sel\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel0 : out STD_LOGIC;
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_iter1_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_iter1_fsm_reg[1]_0\ : out STD_LOGIC;
    out_V_TVALID_int_regslice : out STD_LOGIC;
    ap_NS_iter2_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln450_fu_111_p2 : in STD_LOGIC;
    \t_fu_64_reg[4]\ : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_1\ : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_2\ : in STD_LOGIC;
    \o_fu_60_reg[1]\ : in STD_LOGIC;
    \o_fu_60_reg[1]_0\ : in STD_LOGIC;
    \o_fu_60_reg[1]_1\ : in STD_LOGIC;
    \o_fu_60_reg[1]_2\ : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln453_reg_216 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    B_V_data_1_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_regslice_both__parameterized0\ : entity is "StreamingDataWidthConverter_Batch_1_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \^b_v_data_1_sel0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_iter1_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_iter2_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal \^out_v_tvalid_int_regslice\ : STD_LOGIC;
  signal \t_fu_64[4]_i_4_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \ap_CS_iter2_fsm[1]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ei_V_fu_56[11]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \icmp_ln450_reg_212_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \t_fu_64[4]_i_4\ : label is "soft_lutpair14";
begin
  B_V_data_1_sel0 <= \^b_v_data_1_sel0\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  E(0) <= \^e\(0);
  \ap_CS_iter1_fsm_reg[1]_0\ <= \^ap_cs_iter1_fsm_reg[1]_0\;
  out_V_TVALID_int_regslice <= \^out_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(0),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_3\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_3\
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(2),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(2),
      O => \B_V_data_1_payload_A[2]_i_1_n_3\
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(3),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(3),
      O => \B_V_data_1_payload_A[3]_i_2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[1]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[2]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[3]_i_2_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[1]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[2]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[3]_i_2_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_reg_0
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out_v_tvalid_int_regslice\,
      I1 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tvalid_int_regslice\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => out_V_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^out_v_tvalid_int_regslice\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000100"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => icmp_ln450_fu_111_p2,
      I2 => \t_fu_64_reg[4]\,
      I3 => \ap_CS_iter1_fsm_reg[1]_1\,
      I4 => ap_CS_iter1_fsm_state2,
      I5 => \t_fu_64[4]_i_4_n_3\,
      O => \^b_v_data_1_sel0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFFFFF10"
    )
        port map (
      I0 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => ap_CS_iter1_fsm_state2,
      I3 => \ap_CS_iter1_fsm_reg[1]_1\,
      I4 => \ap_CS_iter1_fsm_reg[1]_2\,
      I5 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I3 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter2_fsm(0)
    );
\ap_CS_iter2_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A002A22"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\,
      O => \ap_CS_iter2_fsm[1]_i_2_n_3\
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_iter1_fsm_reg[1]_0\,
      O => \ap_CS_iter1_fsm_reg[1]\(0)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888888F"
    )
        port map (
      I0 => \t_fu_64[4]_i_4_n_3\,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => \ap_CS_iter1_fsm_reg[1]_1\,
      I3 => \t_fu_64_reg[4]\,
      I4 => icmp_ln450_fu_111_p2,
      I5 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      O => \^ap_cs_iter1_fsm_reg[1]_0\
    );
\ei_V_fu_56[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      O => \^out_v_tvalid_int_regslice\
    );
\icmp_ln450_reg_212_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF00C0"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => ap_CS_iter1_fsm_state2,
      I3 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I4 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\,
      O => \B_V_data_1_state_reg[1]_0\
    );
\o_fu_60[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^e\(0),
      I1 => \o_fu_60_reg[1]\,
      I2 => \o_fu_60_reg[1]_0\,
      I3 => \o_fu_60_reg[1]_1\,
      I4 => \o_fu_60_reg[1]_2\,
      O => SR(0)
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\t_fu_64[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011101110"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => icmp_ln450_fu_111_p2,
      I2 => \t_fu_64_reg[4]\,
      I3 => \ap_CS_iter1_fsm_reg[1]_1\,
      I4 => ap_CS_iter1_fsm_state2,
      I5 => \t_fu_64[4]_i_4_n_3\,
      O => \^e\(0)
    );
\t_fu_64[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      O => \t_fu_64[4]_i_4_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_flow_control_loop_pipe_no_ap_cont is
  port (
    ap_loop_init_reg_0 : out STD_LOGIC;
    ap_loop_init_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln453_fu_123_p2 : out STD_LOGIC;
    \o_fu_60_reg[26]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln450_fu_111_p2 : out STD_LOGIC;
    \t_fu_64_reg[1]\ : out STD_LOGIC;
    ap_sig_allocacmp_o_3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \t_fu_64_reg[3]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \o_fu_60_reg[0]\ : in STD_LOGIC;
    \o_fu_60_reg[0]_0\ : in STD_LOGIC;
    \o_fu_60_reg[0]_1\ : in STD_LOGIC;
    \ei_V_fu_56_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \t_fu_64_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_flow_control_loop_pipe_no_ap_cont;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_flow_control_loop_pipe_no_ap_cont is
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_i_1_n_3 : STD_LOGIC;
  signal \^ap_loop_init_reg_0\ : STD_LOGIC;
  signal \^icmp_ln450_fu_111_p2\ : STD_LOGIC;
  signal \^o_fu_60_reg[26]\ : STD_LOGIC;
  signal \t_fu_64[4]_i_10_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_11_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_12_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_5_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_6_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_7_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_8_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_9_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of ap_loop_init_i_1 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \ei_V_fu_56[11]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \icmp_ln453_reg_216[0]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \t_fu_64[2]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \t_fu_64[3]_i_1\ : label is "soft_lutpair23";
begin
  ap_loop_init_reg_0 <= \^ap_loop_init_reg_0\;
  icmp_ln450_fu_111_p2 <= \^icmp_ln450_fu_111_p2\;
  \o_fu_60_reg[26]\ <= \^o_fu_60_reg[26]\;
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^icmp_ln450_fu_111_p2\,
      I1 => \^o_fu_60_reg[26]\,
      O => \t_fu_64_reg[1]\
    );
ap_loop_init_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB3B"
    )
        port map (
      I0 => \^icmp_ln450_fu_111_p2\,
      I1 => ap_rst_n,
      I2 => \ei_V_fu_56_reg[0]\,
      I3 => ap_loop_init,
      O => ap_loop_init_i_1_n_3
    );
ap_loop_init_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_i_1_n_3,
      Q => ap_loop_init,
      R => '0'
    );
\ei_V_fu_56[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \ei_V_fu_56_reg[0]\,
      O => SR(0)
    );
\icmp_ln450_reg_212[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(1),
      I1 => \t_fu_64_reg[4]\(0),
      I2 => \t_fu_64_reg[4]\(2),
      I3 => \t_fu_64_reg[4]\(3),
      I4 => ap_loop_init,
      I5 => \t_fu_64_reg[4]\(4),
      O => \^icmp_ln450_fu_111_p2\
    );
\icmp_ln453_reg_216[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_fu_60_reg[26]\,
      O => icmp_ln453_fu_123_p2
    );
\o_4_fu_129_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(8)
    );
\o_4_fu_129_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(7)
    );
\o_4_fu_129_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(6)
    );
\o_4_fu_129_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(5)
    );
\o_4_fu_129_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(12)
    );
\o_4_fu_129_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(11)
    );
\o_4_fu_129_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(10)
    );
\o_4_fu_129_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(9)
    );
\o_4_fu_129_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(16),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(16)
    );
\o_4_fu_129_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(15)
    );
\o_4_fu_129_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(14)
    );
\o_4_fu_129_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(13)
    );
\o_4_fu_129_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(20),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(20)
    );
\o_4_fu_129_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(19),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(19)
    );
\o_4_fu_129_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(18),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(18)
    );
\o_4_fu_129_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(17),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(17)
    );
\o_4_fu_129_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(24),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(24)
    );
\o_4_fu_129_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(23),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(23)
    );
\o_4_fu_129_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(22),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(22)
    );
\o_4_fu_129_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(21),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(21)
    );
\o_4_fu_129_p2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(28),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(28)
    );
\o_4_fu_129_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(27),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(27)
    );
\o_4_fu_129_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(26),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(26)
    );
\o_4_fu_129_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(25),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(25)
    );
\o_4_fu_129_p2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(31),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(31)
    );
\o_4_fu_129_p2_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(30),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(30)
    );
\o_4_fu_129_p2_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(29),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(29)
    );
o_4_fu_129_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(0)
    );
o_4_fu_129_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(4)
    );
o_4_fu_129_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(3)
    );
o_4_fu_129_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(2)
    );
o_4_fu_129_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(1)
    );
\o_fu_60[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => \^ap_loop_init_reg_0\,
      I1 => \o_fu_60_reg[0]\,
      I2 => \o_fu_60_reg[0]_0\,
      I3 => \o_fu_60_reg[0]_1\,
      I4 => ap_loop_init,
      I5 => Q(0),
      O => ap_loop_init_reg_1(0)
    );
\o_fu_60[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => D(2),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => ap_loop_init,
      I5 => Q(0),
      O => \^ap_loop_init_reg_0\
    );
\t_fu_64[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFFFCCCCFFFD"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(4),
      I1 => ap_loop_init,
      I2 => \t_fu_64_reg[4]\(3),
      I3 => \t_fu_64_reg[4]\(2),
      I4 => \t_fu_64_reg[4]\(0),
      I5 => \t_fu_64_reg[4]\(1),
      O => \t_fu_64_reg[3]\(0)
    );
\t_fu_64[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(0),
      I1 => ap_loop_init,
      I2 => \t_fu_64_reg[4]\(1),
      O => \t_fu_64_reg[3]\(1)
    );
\t_fu_64[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(2),
      I1 => \t_fu_64_reg[4]\(0),
      I2 => ap_loop_init,
      I3 => \t_fu_64_reg[4]\(1),
      O => \t_fu_64_reg[3]\(2)
    );
\t_fu_64[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(3),
      I1 => \t_fu_64_reg[4]\(1),
      I2 => ap_loop_init,
      I3 => \t_fu_64_reg[4]\(0),
      I4 => \t_fu_64_reg[4]\(2),
      O => \t_fu_64_reg[3]\(3)
    );
\t_fu_64[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(24),
      I3 => ap_loop_init,
      I4 => Q(25),
      O => \t_fu_64[4]_i_10_n_3\
    );
\t_fu_64[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(31),
      I3 => ap_loop_init,
      I4 => Q(30),
      O => \t_fu_64[4]_i_11_n_3\
    );
\t_fu_64[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(22),
      I3 => ap_loop_init,
      I4 => Q(20),
      O => \t_fu_64[4]_i_12_n_3\
    );
\t_fu_64[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070F0F0E08000000"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(3),
      I1 => \t_fu_64_reg[4]\(1),
      I2 => ap_loop_init,
      I3 => \t_fu_64_reg[4]\(0),
      I4 => \t_fu_64_reg[4]\(2),
      I5 => \t_fu_64_reg[4]\(4),
      O => \t_fu_64_reg[3]\(4)
    );
\t_fu_64[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_fu_64[4]_i_5_n_3\,
      I1 => \t_fu_64[4]_i_6_n_3\,
      I2 => \t_fu_64[4]_i_7_n_3\,
      I3 => \t_fu_64[4]_i_8_n_3\,
      O => \^o_fu_60_reg[26]\
    );
\t_fu_64[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(26),
      I1 => ap_loop_init,
      I2 => Q(28),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \t_fu_64[4]_i_9_n_3\,
      O => \t_fu_64[4]_i_5_n_3\
    );
\t_fu_64[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init,
      I2 => Q(17),
      I3 => Q(8),
      I4 => Q(10),
      I5 => \t_fu_64[4]_i_10_n_3\,
      O => \t_fu_64[4]_i_6_n_3\
    );
\t_fu_64[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(21),
      I1 => ap_loop_init,
      I2 => Q(23),
      I3 => Q(14),
      I4 => Q(16),
      I5 => \t_fu_64[4]_i_11_n_3\,
      O => \t_fu_64[4]_i_7_n_3\
    );
\t_fu_64[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(27),
      I1 => ap_loop_init,
      I2 => Q(29),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \t_fu_64[4]_i_12_n_3\,
      O => \t_fu_64[4]_i_8_n_3\
    );
\t_fu_64[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      I2 => Q(18),
      I3 => ap_loop_init,
      I4 => Q(19),
      O => \t_fu_64[4]_i_9_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[0]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[10]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[11]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[12]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[13]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[14]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[1]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[4]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[8]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[9]_i_1\ : label is "soft_lutpair31";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => in0_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC40C0C0"
    )
        port map (
      I0 => B_V_data_1_sel0,
      I1 => ap_rst_n,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel0,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => \^b_v_data_1_sel\,
      O => D(0)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => \^b_v_data_1_sel\,
      O => D(10)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => \^b_v_data_1_sel\,
      O => D(11)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => \^b_v_data_1_sel\,
      O => D(12)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => \^b_v_data_1_sel\,
      O => D(13)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => \^b_v_data_1_sel\,
      O => D(14)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => \^b_v_data_1_sel\,
      O => D(15)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => \^b_v_data_1_sel\,
      O => D(1)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => \^b_v_data_1_sel\,
      O => D(2)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => \^b_v_data_1_sel\,
      O => D(3)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => \^b_v_data_1_sel\,
      O => D(4)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => \^b_v_data_1_sel\,
      O => D(5)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => \^b_v_data_1_sel\,
      O => D(6)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => \^b_v_data_1_sel\,
      O => D(7)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => \^b_v_data_1_sel\,
      O => D(8)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => \^b_v_data_1_sel\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel0 : out STD_LOGIC;
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_iter1_fsm_reg[1]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TVALID_int_regslice : out STD_LOGIC;
    ap_NS_iter2_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln450_fu_111_p2 : in STD_LOGIC;
    \t_fu_64_reg[4]\ : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_0\ : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_1\ : in STD_LOGIC;
    \o_fu_60_reg[1]\ : in STD_LOGIC;
    \o_fu_60_reg[1]_0\ : in STD_LOGIC;
    \o_fu_60_reg[1]_1\ : in STD_LOGIC;
    \o_fu_60_reg[1]_2\ : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln453_reg_216 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    B_V_data_1_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_regslice_both__parameterized0\ : entity is "StreamingDataWidthConverter_Batch_2_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \^b_v_data_1_sel0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \^ap_cs_iter1_fsm_reg[1]\ : STD_LOGIC;
  signal \ap_CS_iter2_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal \^out_v_tvalid_int_regslice\ : STD_LOGIC;
  signal \t_fu_64[4]_i_4_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \ap_CS_iter2_fsm[1]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \ei_V_fu_56[11]_i_2\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \icmp_ln450_reg_212_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \t_fu_64[4]_i_4\ : label is "soft_lutpair37";
begin
  B_V_data_1_sel0 <= \^b_v_data_1_sel0\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[0]_1\(0) <= \^b_v_data_1_state_reg[0]_1\(0);
  \ap_CS_iter1_fsm_reg[1]\ <= \^ap_cs_iter1_fsm_reg[1]\;
  out_V_TVALID_int_regslice <= \^out_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(0),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_3\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_3\
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(2),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(2),
      O => \B_V_data_1_payload_A[2]_i_1_n_3\
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(3),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(3),
      O => \B_V_data_1_payload_A[3]_i_2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[1]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[2]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[3]_i_2_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[1]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[2]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[3]_i_2_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_reg_0
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out_v_tvalid_int_regslice\,
      I1 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tvalid_int_regslice\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => out_V_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^out_v_tvalid_int_regslice\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000100"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => icmp_ln450_fu_111_p2,
      I2 => \t_fu_64_reg[4]\,
      I3 => \ap_CS_iter1_fsm_reg[1]_0\,
      I4 => ap_CS_iter1_fsm_state2,
      I5 => \t_fu_64[4]_i_4_n_3\,
      O => \^b_v_data_1_sel0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFFFFF10"
    )
        port map (
      I0 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => ap_CS_iter1_fsm_state2,
      I3 => \ap_CS_iter1_fsm_reg[1]_0\,
      I4 => \ap_CS_iter1_fsm_reg[1]_1\,
      I5 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I3 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter2_fsm(0)
    );
\ap_CS_iter2_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A002A22"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\,
      O => \ap_CS_iter2_fsm[1]_i_2_n_3\
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_iter1_fsm_reg[1]\,
      O => E(0)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888888F"
    )
        port map (
      I0 => \t_fu_64[4]_i_4_n_3\,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => \ap_CS_iter1_fsm_reg[1]_0\,
      I3 => \t_fu_64_reg[4]\,
      I4 => icmp_ln450_fu_111_p2,
      I5 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      O => \^ap_cs_iter1_fsm_reg[1]\
    );
\ei_V_fu_56[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      O => \^out_v_tvalid_int_regslice\
    );
\icmp_ln450_reg_212_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF00C0"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => ap_CS_iter1_fsm_state2,
      I3 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I4 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\,
      O => \B_V_data_1_state_reg[1]_0\
    );
\o_fu_60[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\(0),
      I1 => \o_fu_60_reg[1]\,
      I2 => \o_fu_60_reg[1]_0\,
      I3 => \o_fu_60_reg[1]_1\,
      I4 => \o_fu_60_reg[1]_2\,
      O => SR(0)
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\t_fu_64[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011101110"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => icmp_ln450_fu_111_p2,
      I2 => \t_fu_64_reg[4]\,
      I3 => \ap_CS_iter1_fsm_reg[1]_0\,
      I4 => ap_CS_iter1_fsm_state2,
      I5 => \t_fu_64[4]_i_4_n_3\,
      O => \^b_v_data_1_state_reg[0]_1\(0)
    );
\t_fu_64[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      O => \t_fu_64[4]_i_4_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_flow_control_loop_pipe_no_ap_cont is
  port (
    ap_loop_init_reg_0 : out STD_LOGIC;
    ap_loop_init_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln453_fu_123_p2 : out STD_LOGIC;
    \o_fu_60_reg[26]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln450_fu_111_p2 : out STD_LOGIC;
    \t_fu_64_reg[1]\ : out STD_LOGIC;
    ap_sig_allocacmp_o_3 : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \t_fu_64_reg[3]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \o_fu_60_reg[0]\ : in STD_LOGIC;
    \o_fu_60_reg[0]_0\ : in STD_LOGIC;
    \o_fu_60_reg[0]_1\ : in STD_LOGIC;
    \ei_V_fu_56_reg[0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \t_fu_64_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_flow_control_loop_pipe_no_ap_cont;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_flow_control_loop_pipe_no_ap_cont is
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_i_1_n_3 : STD_LOGIC;
  signal \^ap_loop_init_reg_0\ : STD_LOGIC;
  signal \^icmp_ln450_fu_111_p2\ : STD_LOGIC;
  signal \^o_fu_60_reg[26]\ : STD_LOGIC;
  signal \t_fu_64[4]_i_10_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_11_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_12_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_5_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_6_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_7_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_8_n_3\ : STD_LOGIC;
  signal \t_fu_64[4]_i_9_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of ap_loop_init_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ei_V_fu_56[11]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \icmp_ln453_reg_216[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \t_fu_64[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \t_fu_64[3]_i_1\ : label is "soft_lutpair46";
begin
  ap_loop_init_reg_0 <= \^ap_loop_init_reg_0\;
  icmp_ln450_fu_111_p2 <= \^icmp_ln450_fu_111_p2\;
  \o_fu_60_reg[26]\ <= \^o_fu_60_reg[26]\;
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^icmp_ln450_fu_111_p2\,
      I1 => \^o_fu_60_reg[26]\,
      O => \t_fu_64_reg[1]\
    );
ap_loop_init_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB3B"
    )
        port map (
      I0 => \^icmp_ln450_fu_111_p2\,
      I1 => ap_rst_n,
      I2 => \ei_V_fu_56_reg[0]\,
      I3 => ap_loop_init,
      O => ap_loop_init_i_1_n_3
    );
ap_loop_init_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_i_1_n_3,
      Q => ap_loop_init,
      R => '0'
    );
\ei_V_fu_56[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \ei_V_fu_56_reg[0]\,
      O => SR(0)
    );
\icmp_ln450_reg_212[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(1),
      I1 => \t_fu_64_reg[4]\(0),
      I2 => \t_fu_64_reg[4]\(2),
      I3 => \t_fu_64_reg[4]\(3),
      I4 => ap_loop_init,
      I5 => \t_fu_64_reg[4]\(4),
      O => \^icmp_ln450_fu_111_p2\
    );
\icmp_ln453_reg_216[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^o_fu_60_reg[26]\,
      O => icmp_ln453_fu_123_p2
    );
\o_4_fu_129_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(8),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(8)
    );
\o_4_fu_129_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(7),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(7)
    );
\o_4_fu_129_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(6),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(6)
    );
\o_4_fu_129_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(5)
    );
\o_4_fu_129_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(12),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(12)
    );
\o_4_fu_129_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(11),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(11)
    );
\o_4_fu_129_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(10),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(10)
    );
\o_4_fu_129_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(9),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(9)
    );
\o_4_fu_129_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(16),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(16)
    );
\o_4_fu_129_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(15)
    );
\o_4_fu_129_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(14),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(14)
    );
\o_4_fu_129_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(13),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(13)
    );
\o_4_fu_129_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(20),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(20)
    );
\o_4_fu_129_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(19),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(19)
    );
\o_4_fu_129_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(18),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(18)
    );
\o_4_fu_129_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(17),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(17)
    );
\o_4_fu_129_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(24),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(24)
    );
\o_4_fu_129_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(23),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(23)
    );
\o_4_fu_129_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(22),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(22)
    );
\o_4_fu_129_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(21),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(21)
    );
\o_4_fu_129_p2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(28),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(28)
    );
\o_4_fu_129_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(27),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(27)
    );
\o_4_fu_129_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(26),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(26)
    );
\o_4_fu_129_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(25),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(25)
    );
\o_4_fu_129_p2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(31),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(31)
    );
\o_4_fu_129_p2_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(30),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(30)
    );
\o_4_fu_129_p2_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(29),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(29)
    );
o_4_fu_129_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(0)
    );
o_4_fu_129_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(4),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(4)
    );
o_4_fu_129_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(3)
    );
o_4_fu_129_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(2)
    );
o_4_fu_129_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_init,
      O => ap_sig_allocacmp_o_3(1)
    );
\o_fu_60[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => \^ap_loop_init_reg_0\,
      I1 => \o_fu_60_reg[0]\,
      I2 => \o_fu_60_reg[0]_0\,
      I3 => \o_fu_60_reg[0]_1\,
      I4 => ap_loop_init,
      I5 => Q(0),
      O => ap_loop_init_reg_1(0)
    );
\o_fu_60[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => D(2),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => ap_loop_init,
      I5 => Q(0),
      O => \^ap_loop_init_reg_0\
    );
\t_fu_64[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCFFFFCCCCFFFD"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(4),
      I1 => ap_loop_init,
      I2 => \t_fu_64_reg[4]\(3),
      I3 => \t_fu_64_reg[4]\(2),
      I4 => \t_fu_64_reg[4]\(0),
      I5 => \t_fu_64_reg[4]\(1),
      O => \t_fu_64_reg[3]\(0)
    );
\t_fu_64[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(0),
      I1 => ap_loop_init,
      I2 => \t_fu_64_reg[4]\(1),
      O => \t_fu_64_reg[3]\(1)
    );
\t_fu_64[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(2),
      I1 => \t_fu_64_reg[4]\(0),
      I2 => ap_loop_init,
      I3 => \t_fu_64_reg[4]\(1),
      O => \t_fu_64_reg[3]\(2)
    );
\t_fu_64[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(3),
      I1 => \t_fu_64_reg[4]\(1),
      I2 => ap_loop_init,
      I3 => \t_fu_64_reg[4]\(0),
      I4 => \t_fu_64_reg[4]\(2),
      O => \t_fu_64_reg[3]\(3)
    );
\t_fu_64[4]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(24),
      I3 => ap_loop_init,
      I4 => Q(25),
      O => \t_fu_64[4]_i_10_n_3\
    );
\t_fu_64[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(6),
      I1 => Q(7),
      I2 => Q(31),
      I3 => ap_loop_init,
      I4 => Q(30),
      O => \t_fu_64[4]_i_11_n_3\
    );
\t_fu_64[4]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(12),
      I1 => Q(13),
      I2 => Q(22),
      I3 => ap_loop_init,
      I4 => Q(20),
      O => \t_fu_64[4]_i_12_n_3\
    );
\t_fu_64[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"070F0F0E08000000"
    )
        port map (
      I0 => \t_fu_64_reg[4]\(3),
      I1 => \t_fu_64_reg[4]\(1),
      I2 => ap_loop_init,
      I3 => \t_fu_64_reg[4]\(0),
      I4 => \t_fu_64_reg[4]\(2),
      I5 => \t_fu_64_reg[4]\(4),
      O => \t_fu_64_reg[3]\(4)
    );
\t_fu_64[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \t_fu_64[4]_i_5_n_3\,
      I1 => \t_fu_64[4]_i_6_n_3\,
      I2 => \t_fu_64[4]_i_7_n_3\,
      I3 => \t_fu_64[4]_i_8_n_3\,
      O => \^o_fu_60_reg[26]\
    );
\t_fu_64[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(26),
      I1 => ap_loop_init,
      I2 => Q(28),
      I3 => Q(1),
      I4 => Q(3),
      I5 => \t_fu_64[4]_i_9_n_3\,
      O => \t_fu_64[4]_i_5_n_3\
    );
\t_fu_64[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(15),
      I1 => ap_loop_init,
      I2 => Q(17),
      I3 => Q(8),
      I4 => Q(10),
      I5 => \t_fu_64[4]_i_10_n_3\,
      O => \t_fu_64[4]_i_6_n_3\
    );
\t_fu_64[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(21),
      I1 => ap_loop_init,
      I2 => Q(23),
      I3 => Q(14),
      I4 => Q(16),
      I5 => \t_fu_64[4]_i_11_n_3\,
      O => \t_fu_64[4]_i_7_n_3\
    );
\t_fu_64[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => Q(27),
      I1 => ap_loop_init,
      I2 => Q(29),
      I3 => Q(4),
      I4 => Q(5),
      I5 => \t_fu_64[4]_i_12_n_3\,
      O => \t_fu_64[4]_i_8_n_3\
    );
\t_fu_64[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => Q(11),
      I1 => Q(9),
      I2 => Q(18),
      I3 => ap_loop_init,
      I4 => Q(19),
      O => \t_fu_64[4]_i_9_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    B_V_data_1_sel0 : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_wr_i_1__0\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[12]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[13]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[14]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_2\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter1_ei_V_3_reg_81[9]_i_1\ : label is "soft_lutpair54";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(0),
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(10),
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(11),
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(12),
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(13),
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(1),
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(2),
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(3),
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(4),
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(5),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(8),
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(9),
      R => '0'
    );
\B_V_data_1_payload_B[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(0),
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(10),
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(11),
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(12),
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(13),
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(1),
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(2),
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(3),
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(4),
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(5),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(8),
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(9),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => in0_V_TVALID,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC40C0C0"
    )
        port map (
      I0 => B_V_data_1_sel0,
      I1 => ap_rst_n,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      I3 => in0_V_TVALID,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4FF"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel0,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(0),
      I1 => B_V_data_1_payload_A(0),
      I2 => \^b_v_data_1_sel\,
      O => D(0)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(10),
      I1 => B_V_data_1_payload_A(10),
      I2 => \^b_v_data_1_sel\,
      O => D(10)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(11),
      I1 => B_V_data_1_payload_A(11),
      I2 => \^b_v_data_1_sel\,
      O => D(11)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(12),
      I1 => B_V_data_1_payload_A(12),
      I2 => \^b_v_data_1_sel\,
      O => D(12)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(13),
      I1 => B_V_data_1_payload_A(13),
      I2 => \^b_v_data_1_sel\,
      O => D(13)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => \^b_v_data_1_sel\,
      O => D(14)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => \^b_v_data_1_sel\,
      O => D(15)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(1),
      I1 => B_V_data_1_payload_A(1),
      I2 => \^b_v_data_1_sel\,
      O => D(1)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(2),
      I1 => B_V_data_1_payload_A(2),
      I2 => \^b_v_data_1_sel\,
      O => D(2)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(3),
      I1 => B_V_data_1_payload_A(3),
      I2 => \^b_v_data_1_sel\,
      O => D(3)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(4),
      I1 => B_V_data_1_payload_A(4),
      I2 => \^b_v_data_1_sel\,
      O => D(4)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(5),
      I1 => B_V_data_1_payload_A(5),
      I2 => \^b_v_data_1_sel\,
      O => D(5)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => \^b_v_data_1_sel\,
      O => D(6)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => \^b_v_data_1_sel\,
      O => D(7)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(8),
      I1 => B_V_data_1_payload_A(8),
      I2 => \^b_v_data_1_sel\,
      O => D(8)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(9),
      I1 => B_V_data_1_payload_A(9),
      I2 => \^b_v_data_1_sel\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_regslice_both__parameterized0\ is
  port (
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel0 : out STD_LOGIC;
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_iter1_fsm_reg[1]\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    out_V_TVALID_int_regslice : out STD_LOGIC;
    ap_NS_iter2_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    icmp_ln450_fu_111_p2 : in STD_LOGIC;
    \t_fu_64_reg[4]\ : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_0\ : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\ : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_1\ : in STD_LOGIC;
    \o_fu_60_reg[1]\ : in STD_LOGIC;
    \o_fu_60_reg[1]_0\ : in STD_LOGIC;
    \o_fu_60_reg[1]_1\ : in STD_LOGIC;
    \o_fu_60_reg[1]_2\ : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln453_reg_216 : in STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    B_V_data_1_sel : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_regslice_both__parameterized0\ : entity is "StreamingDataWidthConverter_Batch_3_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_1_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \^b_v_data_1_sel0\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_3 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \B_V_data_1_state_reg_n_3_[1]\ : STD_LOGIC;
  signal \^ap_cs_iter1_fsm_reg[1]\ : STD_LOGIC;
  signal \ap_CS_iter2_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal \^out_v_tvalid_int_regslice\ : STD_LOGIC;
  signal \t_fu_64[4]_i_4_n_3\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \ap_CS_iter2_fsm[1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ei_V_fu_56[11]_i_2\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \icmp_ln450_reg_212_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \t_fu_64[4]_i_4\ : label is "soft_lutpair60";
begin
  B_V_data_1_sel0 <= \^b_v_data_1_sel0\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  \B_V_data_1_state_reg[0]_1\(0) <= \^b_v_data_1_state_reg[0]_1\(0);
  \ap_CS_iter1_fsm_reg[1]\ <= \^ap_cs_iter1_fsm_reg[1]\;
  out_V_TVALID_int_regslice <= \^out_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(0),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(0),
      O => \B_V_data_1_payload_A[0]_i_1_n_3\
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(1),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(1),
      O => \B_V_data_1_payload_A[1]_i_1_n_3\
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(2),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(2),
      O => \B_V_data_1_payload_A[2]_i_1_n_3\
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE02"
    )
        port map (
      I0 => Q(3),
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => icmp_ln453_reg_216,
      I3 => \B_V_data_1_payload_B_reg[3]_0\(3),
      O => \B_V_data_1_payload_A[3]_i_2_n_3\
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[1]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[2]_i_1_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A[3]_i_2_n_3\,
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[0]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[1]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[2]_i_1_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A[3]_i_2_n_3\,
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^b_v_data_1_sel0\,
      I1 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_reg_0
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^out_v_tvalid_int_regslice\,
      I1 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_3
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_3,
      Q => B_V_data_1_sel_wr,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA8888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tvalid_int_regslice\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => out_V_TREADY,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \^out_v_tvalid_int_regslice\,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010001000100"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => icmp_ln450_fu_111_p2,
      I2 => \t_fu_64_reg[4]\,
      I3 => \ap_CS_iter1_fsm_reg[1]_0\,
      I4 => ap_CS_iter1_fsm_state2,
      I5 => \t_fu_64[4]_i_4_n_3\,
      O => \^b_v_data_1_sel0\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \B_V_data_1_state_reg_n_3_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0FFFFFF10"
    )
        port map (
      I0 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => ap_CS_iter1_fsm_state2,
      I3 => \ap_CS_iter1_fsm_reg[1]_0\,
      I4 => \ap_CS_iter1_fsm_reg[1]_1\,
      I5 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I3 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter2_fsm(0)
    );
\ap_CS_iter2_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A002A22"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => \B_V_data_1_state_reg_n_3_[1]\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\,
      O => \ap_CS_iter2_fsm[1]_i_2_n_3\
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_cs_iter1_fsm_reg[1]\,
      O => E(0)
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8888888F"
    )
        port map (
      I0 => \t_fu_64[4]_i_4_n_3\,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => \ap_CS_iter1_fsm_reg[1]_0\,
      I3 => \t_fu_64_reg[4]\,
      I4 => icmp_ln450_fu_111_p2,
      I5 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      O => \^ap_cs_iter1_fsm_reg[1]\
    );
\ei_V_fu_56[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => \B_V_data_1_state_reg_n_3_[1]\,
      I3 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      O => \^out_v_tvalid_int_regslice\
    );
\icmp_ln450_reg_212_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF00C0"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      I2 => ap_CS_iter1_fsm_state2,
      I3 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I4 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\,
      O => \B_V_data_1_state_reg[1]_0\
    );
\o_fu_60[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_1\(0),
      I1 => \o_fu_60_reg[1]\,
      I2 => \o_fu_60_reg[1]_0\,
      I3 => \o_fu_60_reg[1]_1\,
      I4 => \o_fu_60_reg[1]_2\,
      O => SR(0)
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\t_fu_64[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000111011101110"
    )
        port map (
      I0 => \ap_CS_iter2_fsm[1]_i_2_n_3\,
      I1 => icmp_ln450_fu_111_p2,
      I2 => \t_fu_64_reg[4]\,
      I3 => \ap_CS_iter1_fsm_reg[1]_0\,
      I4 => ap_CS_iter1_fsm_state2,
      I5 => \t_fu_64[4]_i_4_n_3\,
      O => \^b_v_data_1_state_reg[0]_1\(0)
    );
\t_fu_64[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \B_V_data_1_state_reg_n_3_[1]\,
      I1 => \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\,
      O => \t_fu_64[4]_i_4_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[6]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_A_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    \q0_reg[1]_14\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[1]_15\ : in STD_LOGIC;
    \q0_reg[1]_16\ : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal q0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \q0[1]_i_1_n_3\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
icmp_ln1039_1_fu_382_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[1]\(1),
      O => \q0_reg[1]_7\(0)
    );
icmp_ln1039_1_fu_382_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[1]\(1),
      I2 => \B_V_data_1_payload_A_reg[1]\(0),
      O => \q0_reg[1]_0\(0)
    );
icmp_ln1039_2_fu_393_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[2]\(1),
      O => \q0_reg[1]_8\(0)
    );
icmp_ln1039_2_fu_393_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[2]\(1),
      I2 => \B_V_data_1_payload_A_reg[2]\(0),
      O => \q0_reg[1]_1\(0)
    );
icmp_ln1039_3_fu_404_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[3]\(1),
      O => \q0_reg[1]_9\(0)
    );
icmp_ln1039_3_fu_404_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[3]\(1),
      I2 => \B_V_data_1_payload_A_reg[3]\(0),
      O => \q0_reg[1]_2\(0)
    );
icmp_ln1039_4_fu_415_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[4]\(1),
      O => \q0_reg[1]_10\(0)
    );
icmp_ln1039_4_fu_415_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[4]\(1),
      I2 => \B_V_data_1_payload_A_reg[4]\(0),
      O => \q0_reg[1]_3\(0)
    );
icmp_ln1039_5_fu_426_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[5]\(1),
      O => \q0_reg[1]_11\(0)
    );
icmp_ln1039_5_fu_426_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[5]\(1),
      I2 => \B_V_data_1_payload_A_reg[5]\(0),
      O => \q0_reg[1]_4\(0)
    );
icmp_ln1039_6_fu_437_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[6]\(1),
      O => \q0_reg[1]_12\(0)
    );
icmp_ln1039_6_fu_437_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[6]\(1),
      I2 => \B_V_data_1_payload_A_reg[6]\(0),
      O => \q0_reg[1]_5\(0)
    );
icmp_ln1039_7_fu_448_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[7]\(1),
      O => \q0_reg[1]_13\(0)
    );
icmp_ln1039_7_fu_448_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => \B_V_data_1_payload_A_reg[7]\(1),
      I2 => \B_V_data_1_payload_A_reg[7]\(0),
      O => \q0_reg[1]_6\(0)
    );
icmp_ln1039_fu_371_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0(1),
      I1 => Q(1),
      O => DI(0)
    );
icmp_ln1039_fu_371_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => q0(1),
      I1 => Q(1),
      I2 => Q(0),
      O => S(0)
    );
\icmp_ln295_reg_494_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8FF0000"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => \q0_reg[1]_14\(0),
      I2 => \q0_reg[1]_15\,
      I3 => \q0_reg[1]_16\,
      I4 => ap_CS_iter1_fsm_state2,
      O => \^e\(0)
    );
\q0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555557FFFFFFFF"
    )
        port map (
      I0 => \out\(4),
      I1 => \out\(2),
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \out\(3),
      I5 => \out\(5),
      O => \q0[1]_i_1_n_3\
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \q0[1]_i_1_n_3\,
      Q => q0(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_flow_control_loop_pipe_sequential_init is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_NS_iter1_fsm : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    \icmp_ln295_reg_494_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_Thresholding_Batch_fu_52_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_CS_iter1_fsm_state2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    \nf_1_fu_102_reg[0]\ : in STD_LOGIC;
    \nf_1_fu_102_reg[0]_0\ : in STD_LOGIC;
    \nf_1_fu_102_reg[0]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_2\ : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_3\ : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln295_reg_494 : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_flow_control_loop_pipe_sequential_init is
  signal \B_V_data_1_state[1]_i_5_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2_n_3\ : STD_LOGIC;
  signal \ap_CS_iter1_fsm[1]_i_2_n_3\ : STD_LOGIC;
  signal ap_condition_445 : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_3 : STD_LOGIC;
  signal \i_fu_106[5]_i_2_n_3\ : STD_LOGIC;
  signal \i_fu_106[6]_i_3_n_3\ : STD_LOGIC;
  signal icmp_ln295_fu_240_p2 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_rd_i_1 : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ap_CS_iter1_fsm[1]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of ap_loop_init_int_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of grp_Thresholding_Batch_fu_52_ap_start_reg_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \i_fu_106[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \i_fu_106[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \i_fu_106[3]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \i_fu_106[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \i_fu_106[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \icmp_ln295_reg_494[0]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \r_V_reg_498[7]_i_1\ : label is "soft_lutpair101";
begin
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFF2000"
    )
        port map (
      I0 => ap_condition_445,
      I1 => icmp_ln295_fu_240_p2,
      I2 => \ap_CS_fsm_reg[2]_1\(1),
      I3 => in0_V_TVALID_int_regslice,
      I4 => B_V_data_1_sel,
      O => \ap_CS_fsm_reg[2]_0\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(1),
      I1 => icmp_ln295_fu_240_p2,
      I2 => ap_condition_445,
      I3 => in0_V_TVALID_int_regslice,
      O => \ap_CS_fsm_reg[2]\
    );
\B_V_data_1_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20FF20FFFFFF20FF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_1\(1),
      I1 => icmp_ln295_fu_240_p2,
      I2 => ap_condition_445,
      I3 => in0_V_TVALID_int_regslice,
      I4 => \B_V_data_1_state_reg[1]\,
      I5 => in0_V_TVALID,
      O => B_V_data_1_state(0)
    );
\B_V_data_1_state[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \B_V_data_1_state[1]_i_5_n_3\,
      I1 => Q(5),
      I2 => ap_loop_init_int,
      I3 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      O => icmp_ln295_fu_240_p2
    );
\B_V_data_1_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I1 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I2 => in0_V_TVALID_int_regslice,
      I3 => icmp_ln295_fu_240_p2,
      O => ap_condition_445
    );
\B_V_data_1_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(4),
      I5 => Q(6),
      O => \B_V_data_1_state[1]_i_5_n_3\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => \ap_CS_fsm[2]_i_2_n_3\,
      I3 => \ap_CS_fsm_reg[2]_1\(1),
      I4 => \ap_CS_fsm_reg[2]_1\(0),
      O => ap_done_cache_reg_0(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557FFFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_2\,
      I1 => out_V_TREADY_int_regslice,
      I2 => \ap_CS_fsm_reg[2]_1\(1),
      I3 => \ap_CS_fsm_reg[2]_3\,
      I4 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_CS_fsm[2]_i_2_n_3\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => \ap_CS_fsm[2]_i_2_n_3\,
      O => ap_done_cache_reg_1
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0FFE000"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => in0_V_TVALID_int_regslice,
      I2 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I3 => \ap_CS_iter1_fsm[1]_i_2_n_3\,
      I4 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter1_fsm(0)
    );
\ap_CS_iter1_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_2\,
      I1 => \ap_CS_fsm_reg[2]_3\,
      I2 => \ap_CS_fsm_reg[2]_1\(1),
      I3 => out_V_TREADY_int_regslice,
      O => \ap_CS_iter1_fsm[1]_i_2_n_3\
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I1 => \ap_CS_fsm[2]_i_2_n_3\,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_3
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_3,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => ap_condition_445,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5DFF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => ap_condition_445,
      I3 => \ap_CS_fsm[2]_i_2_n_3\,
      O => ap_loop_init_int_i_1_n_3
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_3,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_Thresholding_Batch_fu_52_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7F0"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => ap_condition_445,
      I2 => \ap_CS_fsm_reg[2]_1\(0),
      I3 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\i_fu_106[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => Q(0),
      I3 => icmp_ln295_fu_240_p2,
      O => D(0)
    );
\i_fu_106[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00151500"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\i_fu_106[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515000000"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => D(2)
    );
\i_fu_106[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0110101010101010"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => ap_loop_init,
      I2 => Q(3),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => D(3)
    );
\i_fu_106[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      O => ap_loop_init
    );
\i_fu_106[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15000015"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_106[5]_i_2_n_3\,
      I4 => Q(4),
      O => D(4)
    );
\i_fu_106[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770700000070"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => Q(4),
      I3 => \i_fu_106[5]_i_2_n_3\,
      I4 => icmp_ln295_fu_240_p2,
      I5 => Q(5),
      O => D(5)
    );
\i_fu_106[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F7F7FFFFFFFFF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(2),
      I3 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => Q(3),
      O => \i_fu_106[5]_i_2_n_3\
    );
\i_fu_106[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80F0"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => ap_condition_445,
      I3 => icmp_ln295_fu_240_p2,
      O => ap_loop_init_int_reg_0(0)
    );
\i_fu_106[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015151515000000"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \i_fu_106[6]_i_3_n_3\,
      I4 => Q(5),
      I5 => Q(6),
      O => D(6)
    );
\i_fu_106[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => ap_loop_init,
      I3 => Q(2),
      I4 => Q(0),
      I5 => Q(1),
      O => \i_fu_106[6]_i_3_n_3\
    );
\icmp_ln295_reg_494[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln295_fu_240_p2,
      I1 => ap_condition_445,
      I2 => icmp_ln295_reg_494,
      O => \icmp_ln295_reg_494_reg[0]\
    );
\nf_1_fu_102[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808080FF80808080"
    )
        port map (
      I0 => ap_condition_445,
      I1 => ap_loop_init_int,
      I2 => grp_Thresholding_Batch_fu_52_ap_start_reg,
      I3 => \nf_1_fu_102_reg[0]\,
      I4 => \nf_1_fu_102_reg[0]_0\,
      I5 => \nf_1_fu_102_reg[0]_1\,
      O => ap_loop_init_int_reg_1
    );
\r_V_reg_498[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_condition_445,
      I1 => icmp_ln295_fu_240_p2,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_regslice_both is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    B_V_data_1_sel : out STD_LOGIC;
    in0_V_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[15]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[23]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[31]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[39]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[47]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[55]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \B_V_data_1_payload_B_reg[63]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    B_V_data_1_state : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_rd_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal \^b_v_data_1_sel\ : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal \B_V_data_1_sel_wr_i_1__0_n_3\ : STD_LOGIC;
  signal \B_V_data_1_state[0]_i_1_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal \^in0_v_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_V_1_reg_503[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \r_V_1_reg_503[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \r_V_2_reg_508[6]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \r_V_2_reg_508[7]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \r_V_3_reg_513[6]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \r_V_3_reg_513[7]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \r_V_4_reg_518[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \r_V_4_reg_518[7]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \r_V_5_reg_523[6]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \r_V_5_reg_523[7]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \r_V_6_reg_528[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \r_V_6_reg_528[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \r_V_7_reg_533[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \r_V_7_reg_533[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \r_V_reg_498[6]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \r_V_reg_498[7]_i_2\ : label is "soft_lutpair105";
begin
  B_V_data_1_sel <= \^b_v_data_1_sel\;
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  in0_V_TVALID_int_regslice <= \^in0_v_tvalid_int_regslice\;
\B_V_data_1_payload_A[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_A(14),
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_A(15),
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_A(22),
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_A(23),
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_A(30),
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_A(31),
      R => '0'
    );
\B_V_data_1_payload_A_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_A(38),
      R => '0'
    );
\B_V_data_1_payload_A_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_A(39),
      R => '0'
    );
\B_V_data_1_payload_A_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_A(46),
      R => '0'
    );
\B_V_data_1_payload_A_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_A(47),
      R => '0'
    );
\B_V_data_1_payload_A_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_A(54),
      R => '0'
    );
\B_V_data_1_payload_A_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_A(55),
      R => '0'
    );
\B_V_data_1_payload_A_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_A(62),
      R => '0'
    );
\B_V_data_1_payload_A_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_A(63),
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_A(6),
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_A(7),
      R => '0'
    );
\B_V_data_1_payload_B[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^in0_v_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(2),
      Q => B_V_data_1_payload_B(14),
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(3),
      Q => B_V_data_1_payload_B(15),
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(4),
      Q => B_V_data_1_payload_B(22),
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(5),
      Q => B_V_data_1_payload_B(23),
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(6),
      Q => B_V_data_1_payload_B(30),
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(7),
      Q => B_V_data_1_payload_B(31),
      R => '0'
    );
\B_V_data_1_payload_B_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(8),
      Q => B_V_data_1_payload_B(38),
      R => '0'
    );
\B_V_data_1_payload_B_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(9),
      Q => B_V_data_1_payload_B(39),
      R => '0'
    );
\B_V_data_1_payload_B_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(10),
      Q => B_V_data_1_payload_B(46),
      R => '0'
    );
\B_V_data_1_payload_B_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(11),
      Q => B_V_data_1_payload_B(47),
      R => '0'
    );
\B_V_data_1_payload_B_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(12),
      Q => B_V_data_1_payload_B(54),
      R => '0'
    );
\B_V_data_1_payload_B_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(13),
      Q => B_V_data_1_payload_B(55),
      R => '0'
    );
\B_V_data_1_payload_B_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(14),
      Q => B_V_data_1_payload_B(62),
      R => '0'
    );
\B_V_data_1_payload_B_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(15),
      Q => B_V_data_1_payload_B(63),
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(0),
      Q => B_V_data_1_payload_B(6),
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => in0_V_TDATA(1),
      Q => B_V_data_1_payload_B(7),
      R => '0'
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_reg_0,
      Q => \^b_v_data_1_sel\,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => in0_V_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => \B_V_data_1_sel_wr_i_1__0_n_3\
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_wr_i_1__0_n_3\,
      Q => B_V_data_1_sel_wr,
      R => \^ap_rst_n_inv\
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2AA22"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \B_V_data_1_state_reg[0]_0\,
      I2 => in0_V_TVALID,
      I3 => \^in0_v_tvalid_int_regslice\,
      I4 => \^b_v_data_1_state_reg[1]_0\,
      O => \B_V_data_1_state[0]_i_1_n_3\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_inv\
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_3\,
      Q => \^in0_v_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(0),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => \^ap_rst_n_inv\
    );
\r_V_1_reg_503[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(14),
      I1 => B_V_data_1_payload_A(14),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_0\(0)
    );
\r_V_1_reg_503[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(15),
      I1 => B_V_data_1_payload_A(15),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[15]_0\(1)
    );
\r_V_2_reg_508[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(22),
      I1 => B_V_data_1_payload_A(22),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(0)
    );
\r_V_2_reg_508[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(23),
      I1 => B_V_data_1_payload_A(23),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[23]_0\(1)
    );
\r_V_3_reg_513[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(30),
      I1 => B_V_data_1_payload_A(30),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[31]_0\(0)
    );
\r_V_3_reg_513[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(31),
      I1 => B_V_data_1_payload_A(31),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[31]_0\(1)
    );
\r_V_4_reg_518[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(38),
      I1 => B_V_data_1_payload_A(38),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[39]_0\(0)
    );
\r_V_4_reg_518[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(39),
      I1 => B_V_data_1_payload_A(39),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[39]_0\(1)
    );
\r_V_5_reg_523[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(46),
      I1 => B_V_data_1_payload_A(46),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[47]_0\(0)
    );
\r_V_5_reg_523[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(47),
      I1 => B_V_data_1_payload_A(47),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[47]_0\(1)
    );
\r_V_6_reg_528[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(54),
      I1 => B_V_data_1_payload_A(54),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[55]_0\(0)
    );
\r_V_6_reg_528[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(55),
      I1 => B_V_data_1_payload_A(55),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[55]_0\(1)
    );
\r_V_7_reg_533[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(62),
      I1 => B_V_data_1_payload_A(62),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[63]_0\(0)
    );
\r_V_7_reg_533[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(63),
      I1 => B_V_data_1_payload_A(63),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[63]_0\(1)
    );
\r_V_reg_498[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(6),
      I1 => B_V_data_1_payload_A(6),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(0)
    );
\r_V_reg_498[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => B_V_data_1_payload_B(7),
      I1 => B_V_data_1_payload_A(7),
      I2 => \^b_v_data_1_sel\,
      O => \B_V_data_1_payload_B_reg[7]_0\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_regslice_both__parameterized0\ is
  port (
    out_V_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    ap_CS_iter2_fsm_state3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \B_V_data_1_state_reg[1]_0\ : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[0]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_regslice_both__parameterized0\ : entity is "Thresholding_Batch_0_regslice_both";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_regslice_both__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_regslice_both__parameterized0\ is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_3_[7]\ : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_3\ : STD_LOGIC;
  signal B_V_data_1_sel_rd_reg_n_3 : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_2_n_3\ : STD_LOGIC;
  signal \^out_v_tready_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \out_V_TDATA[0]_INST_0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \out_V_TDATA[1]_INST_0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \out_V_TDATA[2]_INST_0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \out_V_TDATA[3]_INST_0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \out_V_TDATA[4]_INST_0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \out_V_TDATA[5]_INST_0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \out_V_TDATA[6]_INST_0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \out_V_TDATA[7]_INST_0\ : label is "soft_lutpair117";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  out_V_TREADY_int_regslice <= \^out_v_tready_int_regslice\;
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => \^out_v_tready_int_regslice\,
      I2 => \^b_v_data_1_sel_wr\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_3_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_3_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_3_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_3_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_3_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_3_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_3_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[7]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_3_[7]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => \B_V_data_1_sel_rd_i_1__0_n_3\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_3\,
      Q => B_V_data_1_sel_rd_reg_n_3,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A00AA88"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => \B_V_data_1_state_reg[0]_1\,
      O => \B_V_data_1_state[0]_i_1__0_n_3\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAA2AFFFF"
    )
        port map (
      I0 => \^out_v_tready_int_regslice\,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => Q(2),
      I3 => \B_V_data_1_state_reg[1]_0\,
      I4 => \^b_v_data_1_state_reg[0]_0\,
      I5 => out_V_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_3\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^out_v_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => Q(3),
      I1 => \^out_v_tready_int_regslice\,
      I2 => out_V_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      O => D(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \ap_CS_fsm[3]_i_2_n_3\,
      I3 => Q(2),
      I4 => \ap_CS_fsm_reg[3]\,
      O => D(1)
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AFF"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => out_V_TREADY,
      I2 => \^out_v_tready_int_regslice\,
      I3 => Q(3),
      O => \ap_CS_fsm[3]_i_2_n_3\
    );
\out_V_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[0]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(0)
    );
\out_V_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[1]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(1)
    );
\out_V_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[2]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(2)
    );
\out_V_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[3]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(3)
    );
\out_V_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[4]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(4)
    );
\out_V_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[5]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(5)
    );
\out_V_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[6]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(6)
    );
\out_V_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_3_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_3_[7]\,
      I2 => B_V_data_1_sel_rd_reg_n_3,
      O => out_V_TDATA(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_dwidth_converter_v1_1_26_axisc_upsizer is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    areset_r : in STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_dwidth_converter_v1_1_26_axisc_upsizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_dwidth_converter_v1_1_26_axisc_upsizer is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal acc_data0 : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal r0_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r0_reg_sel[0]_i_1_n_3\ : STD_LOGIC;
  signal \r0_reg_sel[1]_i_1_n_3\ : STD_LOGIC;
  signal \r0_reg_sel[1]_i_2_n_3\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_3_[0]\ : STD_LOGIC;
  signal \r0_reg_sel_reg_n_3_[1]\ : STD_LOGIC;
  signal \state[0]_i_1_n_3\ : STD_LOGIC;
  signal \state[1]_i_1_n_3\ : STD_LOGIC;
  signal \state[1]_i_2_n_3\ : STD_LOGIC;
  signal \state[1]_i_3_n_3\ : STD_LOGIC;
  signal \state[2]_i_1_n_3\ : STD_LOGIC;
  signal \state[2]_i_2_n_3\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC;
  signal \state_reg_n_3_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r0_reg_sel[1]_i_2\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair458";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \state_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \state_reg[2]\ : label is "none";
begin
  E(0) <= \^e\(0);
  \state_reg[1]_0\ <= \^state_reg[1]_0\;
\acc_data[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \^state_reg[1]_0\,
      O => acc_data0
    );
\acc_data[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => \^e\(0),
      I2 => \state_reg_n_3_[2]\,
      I3 => \r0_reg_sel_reg_n_3_[0]\,
      O => p_0_in5_in
    );
\acc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(0),
      Q => m_axis_tdata(0),
      R => '0'
    );
\acc_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(2),
      Q => m_axis_tdata(10),
      R => '0'
    );
\acc_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(3),
      Q => m_axis_tdata(11),
      R => '0'
    );
\acc_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(4),
      Q => m_axis_tdata(12),
      R => '0'
    );
\acc_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(5),
      Q => m_axis_tdata(13),
      R => '0'
    );
\acc_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(6),
      Q => m_axis_tdata(14),
      R => '0'
    );
\acc_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(7),
      Q => m_axis_tdata(15),
      R => '0'
    );
\acc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(1),
      Q => m_axis_tdata(1),
      R => '0'
    );
\acc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(2),
      Q => m_axis_tdata(2),
      R => '0'
    );
\acc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(3),
      Q => m_axis_tdata(3),
      R => '0'
    );
\acc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(4),
      Q => m_axis_tdata(4),
      R => '0'
    );
\acc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(5),
      Q => m_axis_tdata(5),
      R => '0'
    );
\acc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(6),
      Q => m_axis_tdata(6),
      R => '0'
    );
\acc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => p_0_in5_in,
      D => r0_data(7),
      Q => m_axis_tdata(7),
      R => '0'
    );
\acc_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(0),
      Q => m_axis_tdata(8),
      R => '0'
    );
\acc_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => acc_data0,
      D => s_axis_tdata(1),
      Q => m_axis_tdata(9),
      R => '0'
    );
\r0_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(0),
      Q => r0_data(0),
      R => '0'
    );
\r0_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(1),
      Q => r0_data(1),
      R => '0'
    );
\r0_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(2),
      Q => r0_data(2),
      R => '0'
    );
\r0_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(3),
      Q => r0_data(3),
      R => '0'
    );
\r0_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(4),
      Q => r0_data(4),
      R => '0'
    );
\r0_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(5),
      Q => r0_data(5),
      R => '0'
    );
\r0_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(6),
      Q => r0_data(6),
      R => '0'
    );
\r0_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => s_axis_tdata(7),
      Q => r0_data(7),
      R => '0'
    );
\r0_reg_sel[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFAAFF2AFF2A"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_3_[0]\,
      I1 => \state_reg_n_3_[2]\,
      I2 => \^e\(0),
      I3 => areset_r,
      I4 => m_axis_tready,
      I5 => \^state_reg[1]_0\,
      O => \r0_reg_sel[0]_i_1_n_3\
    );
\r0_reg_sel[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAEAAA2A"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_3_[1]\,
      I1 => \state_reg_n_3_[2]\,
      I2 => \^e\(0),
      I3 => \^state_reg[1]_0\,
      I4 => \r0_reg_sel_reg_n_3_[0]\,
      I5 => \r0_reg_sel[1]_i_2_n_3\,
      O => \r0_reg_sel[1]_i_1_n_3\
    );
\r0_reg_sel[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^state_reg[1]_0\,
      I1 => m_axis_tready,
      I2 => areset_r,
      O => \r0_reg_sel[1]_i_2_n_3\
    );
\r0_reg_sel_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \r0_reg_sel[0]_i_1_n_3\,
      Q => \r0_reg_sel_reg_n_3_[0]\,
      R => '0'
    );
\r0_reg_sel_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \r0_reg_sel[1]_i_1_n_3\,
      Q => \r0_reg_sel_reg_n_3_[1]\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFBFFFB"
    )
        port map (
      I0 => m_axis_tready,
      I1 => \^state_reg[1]_0\,
      I2 => \state_reg_n_3_[2]\,
      I3 => \^e\(0),
      I4 => s_axis_tvalid,
      I5 => areset_r,
      O => \state[0]_i_1_n_3\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F1111111"
    )
        port map (
      I0 => \state[1]_i_2_n_3\,
      I1 => m_axis_tready,
      I2 => s_axis_tvalid,
      I3 => acc_data0,
      I4 => \state[1]_i_3_n_3\,
      I5 => areset_r,
      O => \state[1]_i_1_n_3\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \state_reg_n_3_[2]\,
      I1 => \^state_reg[1]_0\,
      O => \state[1]_i_2_n_3\
    );
\state[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \r0_reg_sel_reg_n_3_[1]\,
      I1 => \state_reg_n_3_[2]\,
      I2 => \r0_reg_sel_reg_n_3_[0]\,
      O => \state[1]_i_3_n_3\
    );
\state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAEAEE"
    )
        port map (
      I0 => \state[2]_i_2_n_3\,
      I1 => m_axis_tready,
      I2 => s_axis_tvalid,
      I3 => \^e\(0),
      I4 => \state[1]_i_2_n_3\,
      I5 => areset_r,
      O => \state[2]_i_1_n_3\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080808"
    )
        port map (
      I0 => s_axis_tvalid,
      I1 => \^e\(0),
      I2 => \^state_reg[1]_0\,
      I3 => \r0_reg_sel_reg_n_3_[0]\,
      I4 => \state_reg_n_3_[2]\,
      I5 => \r0_reg_sel_reg_n_3_[1]\,
      O => \state[2]_i_2_n_3\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \state[0]_i_1_n_3\,
      Q => \^e\(0),
      R => '0'
    );
\state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \state[1]_i_1_n_3\,
      Q => \^state_reg[1]_0\,
      R => '0'
    );
\state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \state[2]_i_1_n_3\,
      Q => \state_reg_n_3_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp is
  port (
    strm0_incr_en : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    mem_reg_3_0 : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp is
  signal \^strm0_incr_en\ : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_2_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_2_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_3_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_3_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_3_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_3_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_3_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_3_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_3_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_3_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_3_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0 : label is 50176;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0 : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0 : label is 71;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_1 : label is "";
  attribute RTL_RAM_BITS of mem_reg_1 : label is 50176;
  attribute RTL_RAM_NAME of mem_reg_1 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_1";
  attribute RTL_RAM_TYPE of mem_reg_1 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_1 : label is 0;
  attribute ram_addr_end of mem_reg_1 : label is 511;
  attribute ram_offset of mem_reg_1 : label is 0;
  attribute ram_slice_begin of mem_reg_1 : label is 72;
  attribute ram_slice_end of mem_reg_1 : label is 143;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_2 : label is "p8_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_2 : label is "p8_d64";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_2 : label is "";
  attribute RTL_RAM_BITS of mem_reg_2 : label is 50176;
  attribute RTL_RAM_NAME of mem_reg_2 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_2";
  attribute RTL_RAM_TYPE of mem_reg_2 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_2 : label is 0;
  attribute ram_addr_end of mem_reg_2 : label is 511;
  attribute ram_offset of mem_reg_2 : label is 0;
  attribute ram_slice_begin of mem_reg_2 : label is 144;
  attribute ram_slice_end of mem_reg_2 : label is 215;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_3 : label is "p0_d40";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_3 : label is "p0_d40";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_3 : label is "";
  attribute RTL_RAM_BITS of mem_reg_3 : label is 50176;
  attribute RTL_RAM_NAME of mem_reg_3 : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_0/StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_3";
  attribute RTL_RAM_TYPE of mem_reg_3 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_3 : label is 0;
  attribute ram_addr_end of mem_reg_3 : label is 511;
  attribute ram_offset of mem_reg_3 : label is 0;
  attribute ram_slice_begin of mem_reg_3 : label is 216;
  attribute ram_slice_end of mem_reg_3 : label is 255;
begin
  strm0_incr_en <= \^strm0_incr_en\;
mem_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"600005035F49FF21FE00E10C170FFC1CFE7162CB40CF0000580035001CCBC4D1",
      INITP_01 => X"5EDA74008F0470EC000200108AE302B820019D003006BFA81B9F2BE003080040",
      INITP_02 => X"FFBBFD4A6E7851C1C000000F001C6080000310FE68C1A33F7FF2FC98E7004117",
      INITP_03 => X"07F47F0EFED7827F04FCA581277E0FF3F0AA1B24311FF783990969BD7A0F70DE",
      INITP_04 => X"5F902F15FF7DFD3FFE4E417DBB49C350300464FC809D039C5B54280310BF64FF",
      INITP_05 => X"FDFEFCE02A83E7795F96F8A4004B014F1CBFCDFFF8FF0FFFBFE201B005000CC0",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000008801107",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"4263FFA0852D0B9EEFBDFC406CD166156D612DDB6275FEA21B92BBA4A850A4E6",
      INIT_01 => X"FF977F11FF4E001FFFFFDE067DFF3E00F81BF39DF2D2203DFFDED8573FFF6E12",
      INIT_02 => X"1FFF057D1BFAF800C8C7EE1004A0B50FFFF41BAF0FFE800001FF78004A0F87FA",
      INIT_03 => X"F020680736294BE040DAE0FDFD0D7FDCC00DE02DC13F7D00D520877482407F87",
      INIT_04 => X"03CC01981138FFF6804103E0700300FFBC813F20E800FA3200027E070F6407FF",
      INIT_05 => X"9E010E21FE00FFFE3FFE2F011AFF9E07E00EF014C030FFFA5F86C03E87C0821F",
      INIT_06 => X"FF0F3206701FBF3F024730409CBE80B7F8F0007209F01FF1015F13301F571CF5",
      INIT_07 => X"15CF81BE15F007FF83A386102FFB7FE8C4B843E8AF001FED723C6083FE98F80A",
      INIT_08 => X"FFFA42021C9D0102EFFF7FF07C2F3FC0F993000FEB5B0073EF3FFE0095FEFC7F",
      INIT_09 => X"3FFFBE0F98070044F2870365B5BE0310FFFFE8C045136FC05AFF76F637C84E00",
      INIT_0A => X"698D55B85E7E2443FADE470746C30309E07F5C00B300E8903ED8F8F63CEF2072",
      INIT_0B => X"6BE17E3982024CC1A3BB93148FFF83F742521F2457CF86B7F1C5011CFFFDFFFE",
      INIT_0C => X"ECB1D2294F8B32123D038FAB1F86A88CE882DC6327E37B5F0A81DD9B95C5D47D",
      INIT_0D => X"E0BC3FFF66118C005217BC0356190255809C481E4F138003BF78EFA50EEE9443",
      INIT_0E => X"F6607B0027001A3FFFFB01FF244FFFFEF00184370909AFF0FC77DE5900CA1D57",
      INIT_0F => X"00F9FDFD911F0F6BC1E07104FC013FC01F06FFF42FF27F8F1FA7003F000EFE36",
      INIT_10 => X"0FC0FFE0FFBC8F083001297F8C7F159FFC03FE1FFF41F043241FBFFF47FF5BFE",
      INIT_11 => X"6203E4075FF0E601C002F01503EB3C09407C80FFBFC0F079004805937C2700C3",
      INIT_12 => X"210A017FFF21FBD52CF06F004B0F807E02D00E60FFDF2F300E013001007603C0",
      INIT_13 => X"BF0DF8010FFEF0FFC7FFD9FFA000EFECF3F7001DFFFA3E30D3EFEFF880513C8B",
      INIT_14 => X"B67E4060A0575F6807C703B4F8767FC7FFE07F0000FFF2073F7F3D8FC640F1BC",
      INIT_15 => X"FD12DFE0E34CFC9F782F0B1D0280A0FE9BFFA218001317FDC0FD39BC7E8707FE",
      INIT_16 => X"0160FFFD80076CDCC3F8A00F5E904AFF0F9AFF7F006BBE337F800370B527BFEF",
      INIT_17 => X"12011FEE5E2828022D04EFB72F5558A0005C5FFFE000000059007C0139DB96C0",
      INIT_18 => X"AA5FF25F006E0AB5F49D0884A07055E4716813DDADF8BD10C70DCCA1635BE4E3",
      INIT_19 => X"FC2BFB02BB5CFEF8FFDFD8085DB2704E9E5371CEAD815E3FE7F7A96E80BDCDFC",
      INIT_1A => X"EB7F774C032F3FFF2F4A3C5C98017C013FEA77F7FF96FFC11D3FEC06CC07409F",
      INIT_1B => X"983047E0403E823A01DB1FC8C6E4FC388F0C0C0601F907BFD3415B5D78C0C540",
      INIT_1C => X"06BCFCCF1400F0811C00F07FBC0FFC3F5783C8FEBC01043780010FFBE174C7FA",
      INIT_1D => X"7FC7E019F60701F2580FBFFCF1FEDFF0B09F0367006E1F2C80E0FF831FC07F81",
      INIT_1E => X"F00F15F887FFEE01F6CC0C320090F99F01FFBF007FF0801EF5804EBF5B0F17FF",
      INIT_1F => X"3198B72FC639BFFF004FFA10000597EB0F00E03FD43FFEF83E2B807EE0E73F97",
      INIT_20 => X"C788F89D07CC56ABFE00477E6000FB274E63F7FB3A6C05BFC0025FFC0000FC3E",
      INIT_21 => X"FFF320E45A5FDC5F917FDB709E1B83FBFE631EC580FFC0FDC7FF9C43C2307F2C",
      INIT_22 => X"0048B0CA60C017C0F671FD0AEFD86FFC87EF780F0B0AFD5E171B702CFFA0791F",
      INIT_23 => X"925FB50421223AFB4001043ED7FF5FFB06025741FD1773FFDEA5E3FCEFF92FF4",
      INIT_24 => X"6755CCE19967251BD9C995197252F354FE34AC08001E0C97781146009EFED831",
      INIT_25 => X"1D53A0464BA8CFFF271A4761AC8C6BCEE42841ED865E976CC5CE443465DA19F7",
      INIT_26 => X"EA2FC0FE2EEB821FFC520024B0F4FEF12CFE6106FF00F9BF20CA18D27DC9FD22",
      INIT_27 => X"908D01E8FD080386F7F77FF03FFFEDF920A310DFCB5222B37FCBE909007BFFFF",
      INIT_28 => X"DE1700007FAF368043F9B800F46F1680EDD10007FFC8003B7B3F403CC3FF7280",
      INIT_29 => X"BC062FDFFFFE3F4E2587FFF87FF50097F0E36001F0FFC0D0BABF1140EE5E02FD",
      INIT_2A => X"0DB8F97F098F021A0790FFFFDE05C70069808FFFFBFF6FF07009FFFDE1FCE00D",
      INIT_2B => X"3A570FFB2048003778031FB64006FD06E24FFF810062010D807DFFFF00E0E070",
      INIT_2C => X"FE1FF0060023FF9FFF7F308B1F80FEBF812FC1C3033960CF9BE0A8FC4CC0F7F0",
      INIT_2D => X"FFFF043E52E0D17FBFFBA81C0002FFFA7FE3766040003FFFFF8F00EC0098FF47",
      INIT_2E => X"A7AEE070FD4C71B2FFFB4D82FFFF01FFD53F2702C19FE610FFFF7FC1FA2CFFFF",
      INIT_2F => X"1400400EFFFF00004D17927D00F73F20F211CC2FFFE9000297FF49FF97FF4801",
      INIT_30 => X"94149FC00E9E253344CC22FEFF2A3AACE503FA212FFFFE0650A48797F91B9C3D",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => Q(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => m_axis_0_tdata(31 downto 0),
      DOBDO(31 downto 0) => m_axis_0_tdata(63 downto 32),
      DOPADOP(3 downto 0) => m_axis_0_tdata(67 downto 64),
      DOPBDOP(3 downto 0) => m_axis_0_tdata(71 downto 68),
      ECCPARITY(7 downto 0) => NLW_mem_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_0_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_1: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00213011427F1BFEF9FD3FC7FDFEE9F765FF5FFEFFF6302402900009FCE57E59",
      INITP_01 => X"EB79D37FA3FFDBFFEFFEFB6EACA8AAB5FB31F6DFC7FF57FDFF027CE600A10010",
      INITP_02 => X"32AD8F89FD05F6F7CCFFBCFF1FFE7FC7C05E307EC0E08107C538BCBE98080655",
      INITP_03 => X"9800A000001B006B1E7FFFFFF2FF7FBF5FFCFF027F94F8883938244781E7B4AB",
      INITP_04 => X"CE06798017F97F5F35A91010B77A0D879A506EF8FBE57FFFCB15BF6FFF0EF901",
      INITP_05 => X"FF4FEF004F00E9052440E100061B40B000C7017FE0FEBCE007063F6E3E08E183",
      INITP_06 => X"000000000000000000000000000000000000000000000000000000005319CFC1",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"38AB0E0148CAA403E809F657DE883A0846B19DE314A74556BC5038D82F928777",
      INIT_01 => X"D30897014FA4E500004FFC9FE81B0C40D1926504250FB417FC2E907C01C82644",
      INIT_02 => X"FF3BA00C020E37782D35BCA22DF630F4BFE304000C871F206125F2E7DE7718CC",
      INIT_03 => X"FFCBC4A401D8076BC520280000E7F800FFF809C03003BF5F9903CF0188FF083D",
      INIT_04 => X"30FFE7F06401DCFC3FFC7F003DFFE0004FFD7E1FC0390587FC030D0000FE0F00",
      INIT_05 => X"FEDFFFFBF800028FC781FB881FE9FC48E4FFFF3F83000BFF733F8F40F31FFC80",
      INIT_06 => X"F08BCC01F9DFC0C09C3F73F8100E4FF80FFEFF3F1FFC0163FCFE5F8503AC1EE2",
      INIT_07 => X"C0090D0382494F0320F0217CF0F0170F8EA0FE781FCCFC38C1001F9F0C006AFF",
      INIT_08 => X"01C0E1F80AF858C000837C609F00051D0C4020809801D800002F800B4C5EC000",
      INIT_09 => X"FCA7F8B20003FF77B400512E484660F9007E083F011FC11800780F9601BA00B3",
      INIT_0A => X"5F9EFF5F6F7D8318F7FFC2071397F700FF3BFF0F80C03FBB8BF8990834FD32FA",
      INIT_0B => X"17A781751511CB829EFFA42C81C76FFCF9410BA55D5E7E1EF4F8789AB84B3F00",
      INIT_0C => X"7CBE372009B0C6FD456B5B7EB20F398DAAD7D9EF1B7545EF3768E7FBC2F25358",
      INIT_0D => X"FF8FE0E01F7680F4C928E579822DD422FFCC81A5732969708339156BFFA2DA99",
      INIT_0E => X"2A11FE09005EE834F90003FF01000200AFB7F88007AB80A8E780E0F815000C00",
      INIT_0F => X"FAF002C000FDF5A0FF3BFCC7FC41FF81290A2B0000E96A09FF36003FE003C162",
      INIT_10 => X"3CFFF0FE0D77FF077E0C7784CFE4E19335FF01E1E13FE93EC09FFF60FF5A1790",
      INIT_11 => X"E0F200BBFEDE3FE050E105006182B6C78323FF1FE037FC430701AF78A8EDA6FE",
      INIT_12 => X"0301BAFE8F04FF1E3D0060F6F49F801F5E33E0919F5C80FD920E10C022F003FC",
      INIT_13 => X"80700611FFFCD50F90A8076C045FFB540020331FF618F6F106204619D3F3F841",
      INIT_14 => X"F9603D9E58F80180584846FECB011D000F03C0F98F806000B783E0E2400BBF03",
      INIT_15 => X"47ADB0ED940EB00EFF0F1880FF000008FF5B018DD0170030E5F3C08FF1000240",
      INIT_16 => X"9837E6FC2605FE005F1C02C007B000E33FEF8CEC0C137F04FF0047047C000003",
      INIT_17 => X"4BA3FF41FC07FA3828DCA0B8F8E3A73F513FFC1E4FFFFFB29B6A00EC01CC32DE",
      INIT_18 => X"CD843FE67839F7F27589A0D023D1A17EE7A9779A9730EB430261A5C6C7540350",
      INIT_19 => X"1AFC1847F6FF64DC0FFFF6E8005D7FCC02AE8D4E473175AC4E278DDE15FBE8CB",
      INIT_1A => X"C0FDFC113B80006283CEFF21409BEF001DFFC5111985310F031FFF60005FFFC7",
      INIT_1B => X"90C0015FE0C07FC08B7FD42F9CF9EDFFF30023000120001F63DB53CA001F76C6",
      INIT_1C => X"7F1F805C7FFF7026FE0C3FFE0B0FFFF0FFA400AFFF5B8350FDFFF181BAFFF10F",
      INIT_1D => X"F2C003F81131FFE0E7500CFFDF98073FE701640189FFAF007F01C0FFE090FFFF",
      INIT_1E => X"009FC004FCF00437400E100DA0083EB4027C019FA001BFBF5CCF010A0083C0BC",
      INIT_1F => X"00D87CA41946F85B157816FC16000AFF00F7FE61BF3F80321800DEB8C460E9E0",
      INIT_20 => X"C2FFFBEFC5D8A6EDDFFF7A00F5FE0081B03BEFF5FCA9EFA703C7091F3AC0007F",
      INIT_21 => X"FEBF7FC3ED1FE100E1D59709F047687FF0FFFD7FE3FFAE1EBD373F064F4FFF42",
      INIT_22 => X"FFB000A1831C00AA013F95FAE569203DFF0807441E01D6A07FF93CE1E819A4F2",
      INIT_23 => X"84BF209F904855A9000FF900FCFFFF006F55005E01A88077173FFA1F9637E210",
      INIT_24 => X"7D03A23555DE94B3A94EFFDF670DF9473C63173A1C73CD177683FFE03D4BFC52",
      INIT_25 => X"E595DF40500A8BFF0A0A6466CD00309EAA5B23CCCE5FFF9572F3E456B7298B4B",
      INIT_26 => X"7F4DF49515E1C03FC23FBBFF3D7EC244F835FF537F8003BFD2F9C68BF0AED1D5",
      INIT_27 => X"BCFFF70F8319310056C1BF03EA83F89EC0F5FCF0F0DAFE210640FE8BFF078781",
      INIT_28 => X"090000FE07FFFF00174FA09A23140374707F62E07DF7E300FC7D1FA17F103FD1",
      INIT_29 => X"7E403CA3FC01EC9310000703C47F2CFFE000003FC01FFF008307B87D81F680FF",
      INIT_2A => X"83B4E0F6C31080FE3E7F80FC03FC00FF5F2E03EC3F041FC2F2F000C03CC175FF",
      INIT_2B => X"1AFC1380EFF804F0EC82FFE0FB403EFDDCE7C41FB0011A0DC117FB1F8207E02F",
      INIT_2C => X"001FF81FC0107E3F41FDEB3D82096C1800DFCA1C0307E0F83DDFA3A80746008C",
      INIT_2D => X"0C7BFF8BBFCFA0541FE0F8807516042280987FFEBC710483F619C80373E01B02",
      INIT_2E => X"3C30CE0BBCC0700B43FD84EA0A50843F4026EF313D05853F01FF1BF0136CE0F4",
      INIT_2F => X"FE0000FFFCF43BF53BB7B82654E2FC92EE9E8A27DF860F0F40DFD006007C3BCF",
      INIT_30 => X"FE862854BA76D71AABD54D74DE369E0EFF50006BFF77FFF87F0F62E6288673B3",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => Q(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_1_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_1_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_1_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => m_axis_0_tdata(103 downto 72),
      DOBDO(31 downto 0) => m_axis_0_tdata(135 downto 104),
      DOPADOP(3 downto 0) => m_axis_0_tdata(139 downto 136),
      DOPBDOP(3 downto 0) => m_axis_0_tdata(143 downto 140),
      ECCPARITY(7 downto 0) => NLW_mem_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_1_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_2: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"7F07203D23847280000D16FCF3C0200B00231FE0FE4FF593E30B3C14C3F89504",
      INITP_01 => X"037F5BF2FF846F7D6763F584F76DD9B09800E702FE0B801F07FF7FDBFB02EF60",
      INITP_02 => X"FF0F09FE08801310BF22FFA2E8A3FF40F003ED3F5AFF23FDFFF281581F40E100",
      INITP_03 => X"810B7F5CFC40C007FD3F07FF3DFC805B06D7EEF010A86876A6B5D3E4F25EC592",
      INITP_04 => X"4D07AF3E3FCFF927F1E506AEE96C59F52CFECFB33EE7E1C40B73189EE0C01801",
      INITP_05 => X"4501153CEAF438C082092FC4FEB0E00605DE51C01C01E77D33A83F80FF48DD00",
      INITP_06 => X"00000000000000000000000000000000000000000000000000000000BCEEAC30",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ACC2EF2489666D1F18C3D08927FB97D3D6D626A9A70E4576276E890ECCD7D7BE",
      INIT_01 => X"D87B27F3DD53A112F9FFD3FC6BF9FDFFD02A77D587E0AB78BDF817EABDE1A6BC",
      INIT_02 => X"27E5000107ECA000D491E7D86A00047FC009007C796D800055FD38C0861FC4DE",
      INIT_03 => X"840774089F031400F6143F57E085006580FF0001733F80006E58AEF4712E0C13",
      INIT_04 => X"0048F9701377090C32090F1D81C101E01BC0A00149FE8900BEC983C11E180004",
      INIT_05 => X"0065F8FF1F011CFFB2E4E8FF1E11EDC1010F8FFBE083D1C4C7E003F1701EC05E",
      INIT_06 => X"3FE0EFFCA1DF9F9F7FF11F7FC054FF17F00EFF873DF8F9EFD5DFFCAF0C41ECFF",
      INIT_07 => X"FDCF03015F990743F8FFFE5827C10FFCEDFB207FF42326FC0FF9C57F7C1AEFEA",
      INIT_08 => X"F009E00DC3EEFC025FFF803EFF4B405FF5A30054FDFDC0DAFFFF09F0EDFC007E",
      INIT_09 => X"0000000077D1030069F20270793F272022810000D63D7E805BDF1002CFF13003",
      INIT_0A => X"8520A4B8C8F43C28060207DAFB8002CA9000500045F1A0200026723185291F92",
      INIT_0B => X"78BDEA2F93F02BBBFFFD0FFC3DDF500C435BB5717DA73BE4FFFABFFFF7FC0004",
      INIT_0C => X"56484F2EBE1B705FCF09CB108F5F5875AFFDBB2B38D62D3714D3ACE0E42C63E0",
      INIT_0D => X"01CF21FF50074A2EF67CD001F9CBBECBC67FDFFF80FB093D1542BC7D3F6BE66E",
      INIT_0E => X"DF7DF5C08B0F58A2DFFC9FFD7DF1800179AF0613B216FE007FEAFFC1FFB1692E",
      INIT_0F => X"F970E0111FC8FC7AFFFF807F0680BBFFFFDF00F4F0D287C1FFFF03F9200F1FF8",
      INIT_10 => X"00007DC03F84FBFB24001703F9C1913F28049E03FF7EFFE31807801F1804F7FF",
      INIT_11 => X"AE059FFFCDFCF2FB0006E2F300F7F82C60208FCEA7F0BF7F002808600F18D86B",
      INIT_12 => X"001C82ED1F0B036A100403F0FC01E06007E23C5FF8BF26ACA040FF0E000F0F07",
      INIT_13 => X"C00003F00F7E8008000AE800EBC7D09C00067F2DE7FF000F0000000FBEDCEFC0",
      INIT_14 => X"1FFCE7FD3F0FE1F007A7F1B880A73B882700243FF0FF14000B000A883B7E3205",
      INIT_15 => X"F04FFEE1ACCFC320FFFFFF09A80200D5F17FFC3FC3F0D006FFF5FF19F8040282",
      INIT_16 => X"FFE0ED390046FFED27EC2E934FD0603FEF93CDC60413FE74FEBFFD447C03017D",
      INIT_17 => X"651CECDF7FC13D0A413AEA9B428F5306BFFFF3798C1CFFF843A10CBF61FC5F4F",
      INIT_18 => X"446F7FE7B4CAC34E2DDE31BF7D359107CD4993C976C25B9FB835E4FC9CCC0FAB",
      INIT_19 => X"D40EFD8B8F5BED45D5BCE81FDA36476821DEB3A6D547D90EAF1F37BDC4651C46",
      INIT_1A => X"E013CC008050FFFE08FF5AA2E1F6DCBF000BC7BF1B4BFF6097FF465730C047FF",
      INIT_1B => X"DE00783F3EE3003F4873801F7E77FDFCF80087FCF00F3FFF0A6F0459E0BFC843",
      INIT_1C => X"B1BCC2BE92F5DBC101F007F819FB01FE7FE007C14FFA3000018DFE070B153FED",
      INIT_1D => X"3FE73FE1FF1F1F74D803BF01A0FF03E0FE6FFDAFEBE7FDC0C07FE03F13F93C0F",
      INIT_1E => X"F00F003F0BF0FF9CE63EE1CE1B80187F01FE4FFEBFC1F0C71D808978500718FF",
      INIT_1F => X"31FC748004C872FF00441F0B801B9F983F8050018B5EFFF8FE3DF0220100E088",
      INIT_20 => X"FEF6FE7F1FD059C5BF00FF9F3000FE0E6D07C3FC5CC2101FE00611F80C01F9FB",
      INIT_21 => X"AFC083F801E1EF0B795F4FFC7818B27DFF443FE122F8003E137F7FE980D6BFB8",
      INIT_22 => X"CBDCCC01003F97C7939DD17AEEDCDC84E8A3E03B00FCFC3E944915AFB2603EDF",
      INIT_23 => X"139D76D3AE8CE1130973FFB59FFE1FFCC5F9795F1F0F73D3BC8C821CFFF4FFAD",
      INIT_24 => X"86D502049CFC9809831C5A7530F6AEAE538A98631AEF24F410085FFEC3CBDA83",
      INIT_25 => X"7200C7F766DF141CE3E6A9007D7A25EA8EEA8F4390C4EA8E6A2356F85BB77815",
      INIT_26 => X"F9F0CB48A1BBC7FF0404EE27FF00121F280039FFABFF17407996E302ECD3359C",
      INIT_27 => X"1FAF80600A27D637E8112DF12003FF1DD36E3126AB1F8D7FD49CDFC1C177FDF0",
      INIT_28 => X"FFFFFE00000107FF83F234201820890F1FF7E8220005FDE8FCC081CCDC007FF7",
      INIT_29 => X"800E83804000C0002FA700E0006077C03FFF06001000001FF9FF0D008100F800",
      INIT_2A => X"0340EABCEEDE084000010001B3F64001780021E8942B560601390006180500D9",
      INIT_2B => X"700A0FF4FFE7000DC0068380EEFFE1100040FF3FFEBE001E0000B804FFBF1800",
      INIT_2C => X"01FEFFFFFFF780000F40FE3FE4FF1C501F80F3FFFEFC0000C80071FC67FFBC00",
      INIT_2D => X"E10FCB7F538541FFFF05FFB3102BF834E03FFFFFFFF85F68E18CFF1BA4F7001F",
      INIT_2E => X"FE01BDDB00CBFF729FEBFFE30000FFFFF3BC799D0180247FEBDEFEC10580FFFD",
      INIT_2F => X"CBC50004000EFFFE5FFB9930C80007FFFF090017806BFBE1A5FFAF0000000FA4",
      INIT_30 => X"E44CF07942E8C6A6052C86A829AF19B163D60898100197FF07E6CDF17AE065BE",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => Q(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_2_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_2_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_2_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => m_axis_0_tdata(175 downto 144),
      DOBDO(31 downto 0) => m_axis_0_tdata(207 downto 176),
      DOPADOP(3 downto 0) => m_axis_0_tdata(211 downto 208),
      DOPBDOP(3 downto 0) => m_axis_0_tdata(215 downto 212),
      ECCPARITY(7 downto 0) => NLW_mem_reg_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_2_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_3: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000069E08235700000000A1A1E8972000000F325068551000000AF74FF2CE4",
      INIT_01 => X"000000C064FFC05F000000B0003FFF700000001B86CE67DD0000008486FFBC00",
      INIT_02 => X"000000FE18800FFD0000001B9FCA9DA8000000FF83FFFEFD000000E7E1FB7FFC",
      INIT_03 => X"000000FFFC6B703400000000540BFEFD0000009FC07C008000000055137E4BA1",
      INIT_04 => X"000000F21B40A600000000F0803A000300000042BF3E4724000000E03C00CB08",
      INIT_05 => X"0000000FFA7BC0EE0000003260050F72000000FF86B80DC00000009C0F10F1E0",
      INIT_06 => X"00000044CFEFFFF00000003FE8CD8F0000000010FFBFF817000000DBD70E6800",
      INIT_07 => X"000000F981386FFB000000971FFF9B6E000000F09FEBFFFF000000F1FCFCCE60",
      INIT_08 => X"00000003FFC7BB0B00000060785FFCFB0000001F9825C73F0000004A41FFF8DF",
      INIT_09 => X"000000FFFFBFDCFE000000E3876A2FFC000000E03FFE13B00000005A5ADD5F87",
      INIT_0A => X"0000000C3D640097000000FF047F9F000000007FFF017077000000E1D56FDE2F",
      INIT_0B => X"0000001BFA78A0F50000001000C006BF00000022B6EA680700000000000003F0",
      INIT_0C => X"0000002B7C02005100000042F8214A96000000E25DCAE052000000DF46346731",
      INIT_0D => X"000000AFF046D0CF000000B01C542C6D000000EEE38D01940000001C4FD70D57",
      INIT_0E => X"000000224302820D000000FD059400EF00000035BA92B25D000000023E40B1B6",
      INIT_0F => X"00000000F5000A20000000180000007F0000001B710088C0000000F0000A00DF",
      INIT_10 => X"000000483FFEFF00000000A608EECE83000000007F00140100000010001800B3",
      INIT_11 => X"0000002DF7EDFF2B000000FFF0FFF8FF000000FE07FFFF1E000000FC18FFC7FE",
      INIT_12 => X"000000CC58CDA0FE000000EFFFFFF907000000E39FFA9FF20000007FFFDFFFFF",
      INIT_13 => X"0000000FF807F81F00000060912201AA000000FF86FF8EFF0000000EBF407FC0",
      INIT_14 => X"000000C13940C3BE000000C008F070C4000000167F007F8100000005C28CC0C9",
      INIT_15 => X"0000008E80086013000000BFC01C0080000000A0124A027B000000F002300080",
      INIT_16 => X"0000009F618414100000005BFF3FFEBF000000E052A1AA8000000000F8BF48FC",
      INIT_17 => X"000000A000840AC800000052E67C93E60000000008600194000000264F1B7EFA",
      INIT_18 => X"0000009DECD34AC70000007FB5C58811000000A914BD25520000003C8D13932B",
      INIT_19 => X"000000FCB3F9151900000073FE1BFF68000000CDE9803C5B000000BA612893B0",
      INIT_1A => X"000000DB7BE70B07000000C3FFEFFFED000000FE99F6717C000000BBFF8FFF9F",
      INIT_1B => X"00000040FF8000FF000000FB7400F6310000003FFC300090000000CCFF055FF0",
      INIT_1C => X"000000018005C0C60000000F9807000700000080031000D3000000FD82500D7F",
      INIT_1D => X"000000E047C017FF0000004B84400CF3000000039001B0FF000000000100C0A0",
      INIT_1E => X"00000004E0D0E33700000020FF103B00000000FE159C01FF00000027FEFEE116",
      INIT_1F => X"0000007F80CEA8900000002C9FFFCA90000000F546A60E00000000009DF98E80",
      INIT_20 => X"000000FF5FE08D1F000000FE1FBFFFD000000032BE1DB75E00000001E2CFF81C",
      INIT_21 => X"000000CFFFF5C20E0000006BFE25DF68000000FFF8FF14E00000009FFF6ADF1C",
      INIT_22 => X"0000005640E000A80000005DB30EB1430000003B7F3E0003000000FEC7F1E756",
      INIT_23 => X"00000080AF157AE6000000FFFA0003FF00000080FF1BA067000000FF2F01E4E3",
      INIT_24 => X"0000005F6A17E23D0000001C0F50EA97000000E1E76A5C170000005FFB4CC68F",
      INIT_25 => X"000000C0095FFF1F00000098A8A6008D00000013BBB932D7000000B3AFF07243",
      INIT_26 => X"000000AE00BDC48C0000000A4D3FF3E60000003400F3FE9F000000B2C6EE79BE",
      INIT_27 => X"00000000BBFF5CFE000000C9740017E00000000DBCF3C0F500000000C0027CFD",
      INIT_28 => X"000000E1A0F8070100000037D91603B4000000C00A01FF0F00000076FE20004C",
      INIT_29 => X"000000008041F88600000012BA0064FF00000010001FC02A000000EA7F1441FA",
      INIT_2A => X"000000D160FD1F0B0000001FFFB1CDC8000000F80060FBCB000000C4601C0A00",
      INIT_2B => X"000000BFFC81F3F8000000607F1FF0AB000000FDAAFFE3000000000FFFFF1FE8",
      INIT_2C => X"000000FF803F8000000000F53FBD4F09000000FC1FF80F4F0000001E07A1FFF5",
      INIT_2D => X"00000051FEF607AB0000000033E03CFE0000001FF840FCD000000007DB07F0E0",
      INIT_2E => X"000000D3C1FEC3640000004000803F450000001BBD325006000000000107AC37",
      INIT_2F => X"000000BAEF03FF000000002BA2B8C07300000001A8EFF0E8000000DC0028007D",
      INIT_30 => X"000000FEC2244E3D000000709223FC480000001179D94EDF000000743F5C5FA3",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 14) => B"10",
      ADDRARDADDR(13 downto 6) => Q(7 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_3_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_3_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_3_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"11111111111111111111111100000000",
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => m_axis_0_tdata(247 downto 216),
      DOBDO(31 downto 8) => NLW_mem_reg_3_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => m_axis_0_tdata(255 downto 248),
      DOPADOP(3 downto 0) => NLW_mem_reg_3_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_3_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_3_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^strm0_incr_en\,
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_3_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^strm0_incr_en\,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_3_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => mem_reg_3_0,
      O => \^strm0_incr_en\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized0\ is
  port (
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized0\ : entity is "ramb18_sdp";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized0\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_1/StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 63;
begin
  E(0) <= \^e\(0);
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CAAC87AEC9BEEA03A449BB5A50466AA5D19FD213D3351542F130114401C5F7FE",
      INIT_01 => X"EB61E019711BBEE14582466617F4DACA189B9BF108D1097FA50D2EDF11BBDAA4",
      INIT_02 => X"53E35305A1C574CA4CC5D755A9146429D2122E4432CCD1D2A88B8D3D78B87241",
      INIT_03 => X"7A9C27CFC81DB839D6031727C2BE654399B5266490699BA658F47220C9D9962B",
      INIT_04 => X"D25223EEC75CCEECBEB5CED94027545BC5D02D1F86E981DD8333EF248CCFE745",
      INIT_05 => X"E3E66E3BB11EB33E548EF84A1B9BDE14431FFF23044563413222C25C5D7EDD1B",
      INIT_06 => X"47C9AC2230CEA221B8ADB8F6B3A5F7B65A12DB5D55FDDC1550A07277DFB47776",
      INIT_07 => X"2BE3B89CCC43BDCECFD2192DECC1C32429B6F9DD964AFF8DD24A27249DDFB2E4",
      INIT_08 => X"E81AAA71871B7733E6B169E994262E66FBFB3B2CC0A227F4FD1CD5E31E96C7B0",
      INIT_09 => X"EC319C1F958113E39B0F32C525BC66B54CB889F6E687ABF081359DE35B4A5C23",
      INIT_0A => X"CA12F2D324F4D7CF2585C42B7A5054885006A4E115ADAA1A7A8DA2301515BA88",
      INIT_0B => X"C4C3DDCA4B7B5C09D0E3719E1E3EFF9EF9929D785E0E1D787F4B967029BB92F9",
      INIT_0C => X"A31B3EB51795C53865B29649B22D5CD9B2E36084E25F900FE6EE4FE208BC9B31",
      INIT_0D => X"11041F7E91EEC6249BB44BBC0F59B9E6C6F578E7A40486FD946ABD164DB3566B",
      INIT_0E => X"F8D45EE83758BFA09B413D8BCF9AFBE9E3A44DB5AE457F21D3B95DA5A9C7C500",
      INIT_0F => X"1C4B2B86C3344381EB1AEE8CF2EC0C300776699252AD9362D07D1BF4499CE026",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1000",
      ADDRARDADDR(11 downto 6) => Q(5 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => m_axis_0_tdata(31 downto 0),
      DOBDO(31 downto 0) => m_axis_0_tdata(63 downto 32),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^e\(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^e\(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => mem_reg_0,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized1\ is
  port (
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized1\ : entity is "ramb18_sdp";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized1\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d64";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d64";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/StreamingDataflowPartition_1_MatrixVectorActivation_2/StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 63;
begin
  E(0) <= \^e\(0);
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"6059378B057859F76C73AA0B84F53788D8EAA6778850F0DDB21A55653852C2E8",
      INIT_01 => X"DB18B5D5BA7A0876ACBBD54CCB313357836F5061EE4EED0AE0EFA015AA317B52",
      INIT_02 => X"233DD725A23225AE53B0AE2E311384CCDADCAB734C8FDA18DAD12EBE35F9D075",
      INIT_03 => X"027DFFFBF475D014D13B2AFA3D99A9462D831C763D8FB589FFE193416E34093A",
      INIT_04 => X"776D5EA06778090474673CB58ABB7F743867F77ACCE3318891B01A70177E97A8",
      INIT_05 => X"45550D18FB9E07FAAB222EC042CFBDB3001CE91E2953711ACECFEC1823E5D5FC",
      INIT_06 => X"1D137CF267EA1982ED51B9E2152AE6515A75F716A85579DED4D9DBED3237C40D",
      INIT_07 => X"D695D9BEEDF1F344E649E6AD33A9C897C96EE66D1A23402D2EF58C16F934637E",
      INIT_08 => X"8F493DF88850511E7945A8F549C744783386AC510DD6889DECA5585EA617887A",
      INIT_09 => X"56A1A27E0ED9AA6EA530B174D504B3F21AE5FE133EE7EA48D1B8B3518308AAFF",
      INIT_0A => X"9D25C7389A21228A5E1E48C3E332116152EB8A172575ECD70D5C2D4DE3DB11C5",
      INIT_0B => X"194B581125F7444896D83C094BB95D9D6ADC99865BE6DD9758E19834E663EE6C",
      INIT_0C => X"E31F6475F4103D8892730C74B6707D1FD77BE49C388B2DA7A97E92C0D9AD70A6",
      INIT_0D => X"E1B0856A50265EA9483A203B4ABDD0B09C6DEB0E18521AF15F3FA07B7CFEC1F1",
      INIT_0E => X"E52D5722F58ED385DC3CB1C1C57A61B425D56A8E5FC5AA0A6305BBC1554E6D02",
      INIT_0F => X"8D78CA449C4F208146966105649679596632F48924110E765978CEAE1EE6A1C1",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15 downto 12) => B"1000",
      ADDRARDADDR(11 downto 6) => Q(5 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15 downto 0) => B"1000000000111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => aclk,
      CLKBWRCLK => aclk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => m_axis_0_tdata(31 downto 0),
      DOBDO(31 downto 0) => m_axis_0_tdata(63 downto 32),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^e\(0),
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => \^e\(0),
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => mem_reg_0,
      O => \^e\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized2\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    \rdqb_reg[0]_0\ : in STD_LOGIC;
    aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized2\ : entity is "ramb18_sdp";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized2\ is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rdatab : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal rdatab0 : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_36_39_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_36_39_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_15_0_5 : label is 640;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_15_0_5 : label is "inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_0_5";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_15_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_15_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_15_0_5 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_15_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_15_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_12_17 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_12_17 : label is 640;
  attribute RTL_RAM_NAME of mem_reg_0_15_12_17 : label is "inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_12_17";
  attribute RTL_RAM_TYPE of mem_reg_0_15_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_12_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_12_17 : label is 15;
  attribute ram_offset of mem_reg_0_15_12_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_12_17 : label is 12;
  attribute ram_slice_end of mem_reg_0_15_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_18_23 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_18_23 : label is 640;
  attribute RTL_RAM_NAME of mem_reg_0_15_18_23 : label is "inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_18_23";
  attribute RTL_RAM_TYPE of mem_reg_0_15_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_18_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_18_23 : label is 15;
  attribute ram_offset of mem_reg_0_15_18_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_18_23 : label is 18;
  attribute ram_slice_end of mem_reg_0_15_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_24_29 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_24_29 : label is 640;
  attribute RTL_RAM_NAME of mem_reg_0_15_24_29 : label is "inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_24_29";
  attribute RTL_RAM_TYPE of mem_reg_0_15_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_24_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_24_29 : label is 15;
  attribute ram_offset of mem_reg_0_15_24_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_24_29 : label is 24;
  attribute ram_slice_end of mem_reg_0_15_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_30_35 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_30_35 : label is 640;
  attribute RTL_RAM_NAME of mem_reg_0_15_30_35 : label is "inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_30_35";
  attribute RTL_RAM_TYPE of mem_reg_0_15_30_35 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_30_35 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_30_35 : label is 15;
  attribute ram_offset of mem_reg_0_15_30_35 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_30_35 : label is 30;
  attribute ram_slice_end of mem_reg_0_15_30_35 : label is 35;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_36_39 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_36_39 : label is 640;
  attribute RTL_RAM_NAME of mem_reg_0_15_36_39 : label is "inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_36_39";
  attribute RTL_RAM_TYPE of mem_reg_0_15_36_39 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_36_39 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_36_39 : label is 15;
  attribute ram_offset of mem_reg_0_15_36_39 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_36_39 : label is 36;
  attribute ram_slice_end of mem_reg_0_15_36_39 : label is 39;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0_15_6_11 : label is "";
  attribute RTL_RAM_BITS of mem_reg_0_15_6_11 : label is 640;
  attribute RTL_RAM_NAME of mem_reg_0_15_6_11 : label is "inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_15_6_11";
  attribute RTL_RAM_TYPE of mem_reg_0_15_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of mem_reg_0_15_6_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_15_6_11 : label is 15;
  attribute ram_offset of mem_reg_0_15_6_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_15_6_11 : label is 6;
  attribute ram_slice_end of mem_reg_0_15_6_11 : label is 11;
begin
  E(0) <= \^e\(0);
mem_reg_0_15_0_5: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"00000000914C78EC",
      INIT_B => X"0000000079372C7B",
      INIT_C => X"000000005574AD32",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => Q(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => Q(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => Q(3 downto 0),
      ADDRD(4 downto 0) => B"00000",
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rdatab0(1 downto 0),
      DOB(1 downto 0) => rdatab0(3 downto 2),
      DOC(1 downto 0) => rdatab0(5 downto 4),
      DOD(1 downto 0) => NLW_mem_reg_0_15_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => '0'
    );
mem_reg_0_15_12_17: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"000000007EC231C1",
      INIT_B => X"000000006E7BE223",
      INIT_C => X"00000000EBB3464E",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => Q(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => Q(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => Q(3 downto 0),
      ADDRD(4 downto 0) => B"00000",
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rdatab0(13 downto 12),
      DOB(1 downto 0) => rdatab0(15 downto 14),
      DOC(1 downto 0) => rdatab0(17 downto 16),
      DOD(1 downto 0) => NLW_mem_reg_0_15_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => '0'
    );
mem_reg_0_15_18_23: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000089F70507",
      INIT_B => X"000000006169C08B",
      INIT_C => X"00000000FD50FC96",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => Q(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => Q(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => Q(3 downto 0),
      ADDRD(4 downto 0) => B"00000",
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rdatab0(19 downto 18),
      DOB(1 downto 0) => rdatab0(21 downto 20),
      DOC(1 downto 0) => rdatab0(23 downto 22),
      DOD(1 downto 0) => NLW_mem_reg_0_15_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => '0'
    );
mem_reg_0_15_24_29: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000006993537",
      INIT_B => X"00000000B15D1848",
      INIT_C => X"00000000A97EF29C",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => Q(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => Q(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => Q(3 downto 0),
      ADDRD(4 downto 0) => B"00000",
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rdatab0(25 downto 24),
      DOB(1 downto 0) => rdatab0(27 downto 26),
      DOC(1 downto 0) => rdatab0(29 downto 28),
      DOD(1 downto 0) => NLW_mem_reg_0_15_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => '0'
    );
mem_reg_0_15_30_35: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"00000000178BC3D1",
      INIT_B => X"000000004B818A40",
      INIT_C => X"00000000FEA95CE9",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => Q(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => Q(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => Q(3 downto 0),
      ADDRD(4 downto 0) => B"00000",
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rdatab0(31 downto 30),
      DOB(1 downto 0) => rdatab0(33 downto 32),
      DOC(1 downto 0) => rdatab0(35 downto 34),
      DOD(1 downto 0) => NLW_mem_reg_0_15_30_35_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => '0'
    );
mem_reg_0_15_36_39: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"00000000BCAA0F8B",
      INIT_B => X"0000000002244DFC",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => Q(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => Q(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => Q(3 downto 0),
      ADDRD(4 downto 0) => B"00000",
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rdatab0(37 downto 36),
      DOB(1 downto 0) => rdatab0(39 downto 38),
      DOC(1 downto 0) => NLW_mem_reg_0_15_36_39_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_mem_reg_0_15_36_39_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => '0'
    );
mem_reg_0_15_6_11: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"00000000CAC89334",
      INIT_B => X"00000000DE9FFEF4",
      INIT_C => X"000000006484B28E",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => Q(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => Q(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => Q(3 downto 0),
      ADDRD(4 downto 0) => B"00000",
      DIA(1 downto 0) => B"00",
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => rdatab0(7 downto 6),
      DOB(1 downto 0) => rdatab0(9 downto 8),
      DOC(1 downto 0) => rdatab0(11 downto 10),
      DOD(1 downto 0) => NLW_mem_reg_0_15_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => aclk,
      WE => '0'
    );
\rdatab_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(0),
      Q => rdatab(0),
      R => '0'
    );
\rdatab_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(10),
      Q => rdatab(10),
      R => '0'
    );
\rdatab_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(11),
      Q => rdatab(11),
      R => '0'
    );
\rdatab_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(12),
      Q => rdatab(12),
      R => '0'
    );
\rdatab_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(13),
      Q => rdatab(13),
      R => '0'
    );
\rdatab_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(14),
      Q => rdatab(14),
      R => '0'
    );
\rdatab_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(15),
      Q => rdatab(15),
      R => '0'
    );
\rdatab_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(16),
      Q => rdatab(16),
      R => '0'
    );
\rdatab_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(17),
      Q => rdatab(17),
      R => '0'
    );
\rdatab_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(18),
      Q => rdatab(18),
      R => '0'
    );
\rdatab_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(19),
      Q => rdatab(19),
      R => '0'
    );
\rdatab_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(1),
      Q => rdatab(1),
      R => '0'
    );
\rdatab_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(20),
      Q => rdatab(20),
      R => '0'
    );
\rdatab_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(21),
      Q => rdatab(21),
      R => '0'
    );
\rdatab_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(22),
      Q => rdatab(22),
      R => '0'
    );
\rdatab_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(23),
      Q => rdatab(23),
      R => '0'
    );
\rdatab_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(24),
      Q => rdatab(24),
      R => '0'
    );
\rdatab_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(25),
      Q => rdatab(25),
      R => '0'
    );
\rdatab_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(26),
      Q => rdatab(26),
      R => '0'
    );
\rdatab_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(27),
      Q => rdatab(27),
      R => '0'
    );
\rdatab_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(28),
      Q => rdatab(28),
      R => '0'
    );
\rdatab_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(29),
      Q => rdatab(29),
      R => '0'
    );
\rdatab_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(2),
      Q => rdatab(2),
      R => '0'
    );
\rdatab_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(30),
      Q => rdatab(30),
      R => '0'
    );
\rdatab_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(31),
      Q => rdatab(31),
      R => '0'
    );
\rdatab_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(32),
      Q => rdatab(32),
      R => '0'
    );
\rdatab_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(33),
      Q => rdatab(33),
      R => '0'
    );
\rdatab_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(34),
      Q => rdatab(34),
      R => '0'
    );
\rdatab_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(35),
      Q => rdatab(35),
      R => '0'
    );
\rdatab_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(36),
      Q => rdatab(36),
      R => '0'
    );
\rdatab_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(37),
      Q => rdatab(37),
      R => '0'
    );
\rdatab_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(38),
      Q => rdatab(38),
      R => '0'
    );
\rdatab_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(39),
      Q => rdatab(39),
      R => '0'
    );
\rdatab_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(3),
      Q => rdatab(3),
      R => '0'
    );
\rdatab_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(4),
      Q => rdatab(4),
      R => '0'
    );
\rdatab_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(5),
      Q => rdatab(5),
      R => '0'
    );
\rdatab_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(6),
      Q => rdatab(6),
      R => '0'
    );
\rdatab_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(7),
      Q => rdatab(7),
      R => '0'
    );
\rdatab_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(8),
      Q => rdatab(8),
      R => '0'
    );
\rdatab_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab0(9),
      Q => rdatab(9),
      R => '0'
    );
\rdqb[39]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => \rdqb_reg[0]_0\,
      O => \^e\(0)
    );
\rdqb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(0),
      Q => m_axis_0_tdata(0),
      R => '0'
    );
\rdqb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(10),
      Q => m_axis_0_tdata(10),
      R => '0'
    );
\rdqb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(11),
      Q => m_axis_0_tdata(11),
      R => '0'
    );
\rdqb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(12),
      Q => m_axis_0_tdata(12),
      R => '0'
    );
\rdqb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(13),
      Q => m_axis_0_tdata(13),
      R => '0'
    );
\rdqb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(14),
      Q => m_axis_0_tdata(14),
      R => '0'
    );
\rdqb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(15),
      Q => m_axis_0_tdata(15),
      R => '0'
    );
\rdqb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(16),
      Q => m_axis_0_tdata(16),
      R => '0'
    );
\rdqb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(17),
      Q => m_axis_0_tdata(17),
      R => '0'
    );
\rdqb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(18),
      Q => m_axis_0_tdata(18),
      R => '0'
    );
\rdqb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(19),
      Q => m_axis_0_tdata(19),
      R => '0'
    );
\rdqb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(1),
      Q => m_axis_0_tdata(1),
      R => '0'
    );
\rdqb_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(20),
      Q => m_axis_0_tdata(20),
      R => '0'
    );
\rdqb_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(21),
      Q => m_axis_0_tdata(21),
      R => '0'
    );
\rdqb_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(22),
      Q => m_axis_0_tdata(22),
      R => '0'
    );
\rdqb_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(23),
      Q => m_axis_0_tdata(23),
      R => '0'
    );
\rdqb_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(24),
      Q => m_axis_0_tdata(24),
      R => '0'
    );
\rdqb_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(25),
      Q => m_axis_0_tdata(25),
      R => '0'
    );
\rdqb_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(26),
      Q => m_axis_0_tdata(26),
      R => '0'
    );
\rdqb_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(27),
      Q => m_axis_0_tdata(27),
      R => '0'
    );
\rdqb_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(28),
      Q => m_axis_0_tdata(28),
      R => '0'
    );
\rdqb_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(29),
      Q => m_axis_0_tdata(29),
      R => '0'
    );
\rdqb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(2),
      Q => m_axis_0_tdata(2),
      R => '0'
    );
\rdqb_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(30),
      Q => m_axis_0_tdata(30),
      R => '0'
    );
\rdqb_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(31),
      Q => m_axis_0_tdata(31),
      R => '0'
    );
\rdqb_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(32),
      Q => m_axis_0_tdata(32),
      R => '0'
    );
\rdqb_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(33),
      Q => m_axis_0_tdata(33),
      R => '0'
    );
\rdqb_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(34),
      Q => m_axis_0_tdata(34),
      R => '0'
    );
\rdqb_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(35),
      Q => m_axis_0_tdata(35),
      R => '0'
    );
\rdqb_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(36),
      Q => m_axis_0_tdata(36),
      R => '0'
    );
\rdqb_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(37),
      Q => m_axis_0_tdata(37),
      R => '0'
    );
\rdqb_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(38),
      Q => m_axis_0_tdata(38),
      R => '0'
    );
\rdqb_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(39),
      Q => m_axis_0_tdata(39),
      R => '0'
    );
\rdqb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(3),
      Q => m_axis_0_tdata(3),
      R => '0'
    );
\rdqb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(4),
      Q => m_axis_0_tdata(4),
      R => '0'
    );
\rdqb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(5),
      Q => m_axis_0_tdata(5),
      R => '0'
    );
\rdqb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(6),
      Q => m_axis_0_tdata(6),
      R => '0'
    );
\rdqb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(7),
      Q => m_axis_0_tdata(7),
      R => '0'
    );
\rdqb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(8),
      Q => m_axis_0_tdata(8),
      R => '0'
    );
\rdqb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => aclk,
      CE => \^e\(0),
      D => rdatab(9),
      Q => m_axis_0_tdata(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch is
  port (
    i_fu_764 : out STD_LOGIC;
    ap_done_cache : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \i_fu_764_reg[6]_0\ : out STD_LOGIC;
    ap_done_reg1 : out STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID : out STD_LOGIC;
    \sf_fu_760_reg[5]_0\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_1\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_2\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_3\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_4\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_5\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_6\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_7\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_8\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_9\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_10\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_11\ : out STD_LOGIC;
    \sf_fu_760_reg[5]_12\ : out STD_LOGIC;
    \inputBuf_V_48_fu_1024_reg[6]_0\ : out STD_LOGIC;
    \inputBuf_V_48_fu_1024_reg[13]_0\ : out STD_LOGIC;
    \inputBuf_V_48_fu_1024_reg[15]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_iter2_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \xor_ln1019_27_reg_11295_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_59_reg_11335_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_91_reg_11375_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_123_reg_11415_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_155_reg_11455_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_187_reg_11495_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_219_reg_11535_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_251_reg_11575_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_283_reg_11615_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_315_reg_11655_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_347_reg_11695_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_379_reg_11735_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_411_reg_11775_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_443_reg_11815_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_475_reg_11855_reg[0]_0\ : in STD_LOGIC;
    \xor_ln1019_507_reg_11895_reg[0]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_NS_fsm10_out : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    \add_ln840_10_reg_11325_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_7_reg_11315_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_3_reg_11305_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_1_reg_11300_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_8_reg_11320_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_4_reg_11310_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_12_reg_11330_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_26_reg_11365_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_23_reg_11355_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_19_reg_11345_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_17_reg_11340_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_24_reg_11360_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_20_reg_11350_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_28_reg_11370_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_42_reg_11405_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_39_reg_11395_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_35_reg_11385_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_33_reg_11380_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_40_reg_11400_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_36_reg_11390_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_44_reg_11410_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_58_reg_11445_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_55_reg_11435_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_51_reg_11425_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_49_reg_11420_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_56_reg_11440_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_52_reg_11430_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_60_reg_11450_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_74_reg_11485_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_71_reg_11475_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_67_reg_11465_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_65_reg_11460_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_72_reg_11480_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_68_reg_11470_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_76_reg_11490_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_90_reg_11525_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_87_reg_11515_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_83_reg_11505_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_81_reg_11500_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_88_reg_11520_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_84_reg_11510_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_92_reg_11530_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_106_reg_11565_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_103_reg_11555_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_99_reg_11545_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_97_reg_11540_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_104_reg_11560_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_100_reg_11550_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_108_reg_11570_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_122_reg_11605_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_119_reg_11595_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_115_reg_11585_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_113_reg_11580_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_120_reg_11600_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_116_reg_11590_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_124_reg_11610_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_138_reg_11645_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_135_reg_11635_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_131_reg_11625_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_129_reg_11620_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_136_reg_11640_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_132_reg_11630_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_140_reg_11650_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_154_reg_11685_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_151_reg_11675_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_147_reg_11665_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_145_reg_11660_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_152_reg_11680_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_148_reg_11670_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_156_reg_11690_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_170_reg_11725_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_167_reg_11715_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_163_reg_11705_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_161_reg_11700_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_168_reg_11720_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_164_reg_11710_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_172_reg_11730_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_186_reg_11765_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_183_reg_11755_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_179_reg_11745_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_177_reg_11740_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_184_reg_11760_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_180_reg_11750_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_188_reg_11770_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_202_reg_11805_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_199_reg_11795_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_195_reg_11785_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_193_reg_11780_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_200_reg_11800_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_196_reg_11790_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_204_reg_11810_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_218_reg_11845_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_215_reg_11835_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_211_reg_11825_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_209_reg_11820_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_216_reg_11840_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_212_reg_11830_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_220_reg_11850_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_234_reg_11885_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_231_reg_11875_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_227_reg_11865_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_225_reg_11860_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_232_reg_11880_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_228_reg_11870_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_236_reg_11890_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_250_reg_11925_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_247_reg_11915_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_243_reg_11905_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_241_reg_11900_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_248_reg_11920_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_244_reg_11910_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_252_reg_11930_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch is
  signal \B_V_data_1_payload_A[0]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[0]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[10]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[11]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[12]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[13]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[14]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_14_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[15]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[1]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[2]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[3]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[4]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[5]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[6]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[7]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[8]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_10_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_11_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_12_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_13_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_4_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_5_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_6_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_7_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_8_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A[9]_i_9_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[10]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[11]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[13]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_3_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_3_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[15]_i_3_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[1]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[2]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[6]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_1_n_6\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_2_n_3\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_2_n_4\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_2_n_5\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg[9]_i_2_n_6\ : STD_LOGIC;
  signal add_i_i_i3_10_15296_fu_8080 : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal add_ln840_100_reg_11550 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_103_reg_11555 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_104_reg_11560 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_106_reg_11565 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_108_reg_11570 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_10_reg_11325 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_111_fu_9552_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln840_111_reg_11989[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_ln840_111_reg_11989_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal add_ln840_113_reg_11580 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_115_reg_11585 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_116_reg_11590 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_119_reg_11595 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_120_reg_11600 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_122_reg_11605 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_124_reg_11610 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_127_fu_9640_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln840_127_reg_11994[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_ln840_127_reg_11994_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal add_ln840_129_reg_11620 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_12_reg_11330 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_131_reg_11625 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_132_reg_11630 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_135_reg_11635 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_136_reg_11640 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_138_reg_11645 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_140_reg_11650 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_143_fu_9728_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln840_143_reg_11999[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_ln840_143_reg_11999_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal add_ln840_145_reg_11660 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_147_reg_11665 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_148_reg_11670 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_151_reg_11675 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_152_reg_11680 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_154_reg_11685 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_156_reg_11690 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_159_fu_9816_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_159_reg_12004 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_15_fu_9024_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln840_15_reg_11959[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[10]_i_3_n_10\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[10]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[10]_i_3_n_6\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[10]_i_3_n_8\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[10]_i_3_n_9\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_ln840_15_reg_11959_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal add_ln840_161_reg_11700 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_163_reg_11705 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_164_reg_11710 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_167_reg_11715 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_168_reg_11720 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_170_reg_11725 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_172_reg_11730 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_175_fu_9904_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_175_reg_12009 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_177_reg_11740 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_179_reg_11745 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_17_reg_11340 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_180_reg_11750 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_183_reg_11755 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_184_reg_11760 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_186_reg_11765 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_188_reg_11770 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_191_fu_9992_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_191_reg_12014 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_193_reg_11780 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_195_reg_11785 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_196_reg_11790 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_199_reg_11795 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_19_reg_11345 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_1_reg_11300 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_200_reg_11800 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_202_reg_11805 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_204_reg_11810 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_207_fu_10080_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_207_reg_12019 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_209_reg_11820 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_20_reg_11350 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_211_reg_11825 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_212_reg_11830 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_215_reg_11835 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_216_reg_11840 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_218_reg_11845 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_220_reg_11850 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_223_fu_10168_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_223_reg_12024 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_225_reg_11860 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_227_reg_11865 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_228_reg_11870 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_231_reg_11875 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_232_reg_11880 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_234_reg_11885 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_236_reg_11890 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_239_fu_10256_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_239_reg_12029 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_23_reg_11355 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_241_reg_11900 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_243_reg_11905 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_244_reg_11910 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_247_reg_11915 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_248_reg_11920 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_24_reg_11360 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_250_reg_11925 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_252_reg_11930 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_255_fu_10344_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_255_reg_12034 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln840_26_reg_11365 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_28_reg_11370 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_31_fu_9112_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln840_31_reg_11964[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_ln840_31_reg_11964_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal add_ln840_33_reg_11380 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_35_reg_11385 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_36_reg_11390 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_39_reg_11395 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_3_reg_11305 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_40_reg_11400 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_42_reg_11405 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_44_reg_11410 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_47_fu_9200_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln840_47_reg_11969[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_ln840_47_reg_11969_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal add_ln840_49_reg_11420 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_4_reg_11310 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_51_reg_11425 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_52_reg_11430 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_55_reg_11435 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_56_reg_11440 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_58_reg_11445 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_60_reg_11450 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_63_fu_9288_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln840_63_reg_11974[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_ln840_63_reg_11974_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal add_ln840_65_reg_11460 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_67_reg_11465 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_68_reg_11470 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_71_reg_11475 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_72_reg_11480 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_74_reg_11485 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_76_reg_11490 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_79_fu_9376_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln840_79_reg_11979[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_ln840_79_reg_11979_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal add_ln840_7_reg_11315 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_81_reg_11500 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_83_reg_11505 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_84_reg_11510 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_87_reg_11515 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_88_reg_11520 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_8_reg_11320 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_90_reg_11525 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_92_reg_11530 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_95_fu_9464_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln840_95_reg_11984[3]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_12_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_5_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_6_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_7_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_8_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[3]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[7]_i_10_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[7]_i_11_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[7]_i_13_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[7]_i_14_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[7]_i_15_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984[7]_i_9_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[10]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[10]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[10]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[10]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[10]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[10]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[10]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_2_n_4\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_4_n_10\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_4_n_8\ : STD_LOGIC;
  signal \add_ln840_95_reg_11984_reg[7]_i_4_n_9\ : STD_LOGIC;
  signal add_ln840_97_reg_11540 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_99_reg_11545 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_iter1_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal \ap_CS_iter2_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_iter2_fsm1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3 : STD_LOGIC;
  signal empty_115_fu_772 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_116_fu_776 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_117_fu_780 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_118_fu_784 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_119_fu_788 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_120_fu_792 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_121_fu_796 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_122_fu_800 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal empty_fu_768 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_154 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_158 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_159 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal \^i_fu_764\ : STD_LOGIC;
  signal \i_fu_764_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_764_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_764_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_764_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_764_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_764_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_764_reg_n_3_[6]\ : STD_LOGIC;
  signal \i_fu_764_reg_n_3_[7]\ : STD_LOGIC;
  signal icmp_ln1039_10_fu_10683_p2 : STD_LOGIC;
  signal icmp_ln1039_11_fu_10707_p2 : STD_LOGIC;
  signal icmp_ln1039_12_fu_10731_p2 : STD_LOGIC;
  signal icmp_ln1039_13_fu_10755_p2 : STD_LOGIC;
  signal icmp_ln1039_14_fu_10779_p2 : STD_LOGIC;
  signal icmp_ln1039_15_fu_10803_p2 : STD_LOGIC;
  signal icmp_ln1039_1_fu_10467_p2 : STD_LOGIC;
  signal icmp_ln1039_2_fu_10491_p2 : STD_LOGIC;
  signal icmp_ln1039_3_fu_10515_p2 : STD_LOGIC;
  signal icmp_ln1039_4_fu_10539_p2 : STD_LOGIC;
  signal icmp_ln1039_5_fu_10563_p2 : STD_LOGIC;
  signal icmp_ln1039_6_fu_10587_p2 : STD_LOGIC;
  signal icmp_ln1039_7_fu_10611_p2 : STD_LOGIC;
  signal icmp_ln1039_8_fu_10635_p2 : STD_LOGIC;
  signal icmp_ln1039_9_fu_10659_p2 : STD_LOGIC;
  signal icmp_ln1039_fu_10443_p2 : STD_LOGIC;
  signal icmp_ln249_reg_11263 : STD_LOGIC;
  signal icmp_ln249_reg_11263_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln272_reg_11275_reg[0]_rep_n_3\ : STD_LOGIC;
  signal \icmp_ln272_reg_11275_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln290_fu_8732_p2 : STD_LOGIC;
  signal icmp_ln290_reg_11935 : STD_LOGIC;
  signal \icmp_ln290_reg_11935[0]_i_3_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_11935[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_11935[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_11935[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_11935[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_11935[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_11935[0]_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln290_reg_11935_pp0_iter1_reg : STD_LOGIC;
  signal inputBuf_V_10_fu_872 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_10_fu_8720 : STD_LOGIC;
  signal inputBuf_V_11_fu_876 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_11_fu_8760 : STD_LOGIC;
  signal inputBuf_V_12_fu_880 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_12_fu_8800 : STD_LOGIC;
  signal inputBuf_V_13_fu_884 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_13_fu_8840 : STD_LOGIC;
  signal inputBuf_V_14_fu_888 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_14_fu_8880 : STD_LOGIC;
  signal inputBuf_V_15_fu_892 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_15_fu_8920 : STD_LOGIC;
  signal inputBuf_V_16_fu_896 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_16_fu_8960 : STD_LOGIC;
  signal inputBuf_V_17_fu_900 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_17_fu_9000 : STD_LOGIC;
  signal inputBuf_V_18_fu_904 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_18_fu_9040 : STD_LOGIC;
  signal inputBuf_V_19_fu_908 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_19_fu_9080 : STD_LOGIC;
  signal inputBuf_V_1_fu_836 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_1_fu_8360 : STD_LOGIC;
  signal inputBuf_V_20_fu_912 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_20_fu_9120 : STD_LOGIC;
  signal inputBuf_V_21_fu_916 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_21_fu_9160 : STD_LOGIC;
  signal inputBuf_V_22_fu_920 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_22_fu_9200 : STD_LOGIC;
  signal inputBuf_V_23_fu_924 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_23_fu_9240 : STD_LOGIC;
  signal inputBuf_V_24_fu_928 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_24_fu_9280 : STD_LOGIC;
  signal inputBuf_V_25_fu_932 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_25_fu_9320 : STD_LOGIC;
  signal inputBuf_V_26_fu_936 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_26_fu_9360 : STD_LOGIC;
  signal inputBuf_V_27_fu_940 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_27_fu_9400 : STD_LOGIC;
  signal inputBuf_V_28_fu_944 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_28_fu_9440 : STD_LOGIC;
  signal inputBuf_V_29_fu_948 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_29_fu_9480 : STD_LOGIC;
  signal inputBuf_V_2_fu_840 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_2_fu_8400 : STD_LOGIC;
  signal inputBuf_V_30_fu_952 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_30_fu_9520 : STD_LOGIC;
  signal inputBuf_V_31_fu_956 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_31_fu_9560 : STD_LOGIC;
  signal inputBuf_V_32_fu_960 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_32_fu_9600 : STD_LOGIC;
  signal inputBuf_V_33_fu_964 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_33_fu_9640 : STD_LOGIC;
  signal inputBuf_V_34_fu_968 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_34_fu_9680 : STD_LOGIC;
  signal inputBuf_V_35_fu_972 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_35_fu_9720 : STD_LOGIC;
  signal inputBuf_V_36_fu_976 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_36_fu_9760 : STD_LOGIC;
  signal inputBuf_V_37_fu_980 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_37_fu_9800 : STD_LOGIC;
  signal inputBuf_V_38_fu_984 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_38_fu_9840 : STD_LOGIC;
  signal inputBuf_V_39_fu_988 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_39_fu_9880 : STD_LOGIC;
  signal inputBuf_V_3_fu_844 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_3_fu_8440 : STD_LOGIC;
  signal inputBuf_V_40_fu_992 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_40_fu_9920 : STD_LOGIC;
  signal inputBuf_V_41_fu_996 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_41_fu_9960 : STD_LOGIC;
  signal inputBuf_V_42_fu_1000 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_42_fu_10000 : STD_LOGIC;
  signal inputBuf_V_43_fu_1004 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_43_fu_10040 : STD_LOGIC;
  signal inputBuf_V_44_fu_1008 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_44_fu_10080 : STD_LOGIC;
  signal inputBuf_V_45_fu_1012 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_45_fu_10120 : STD_LOGIC;
  signal inputBuf_V_46_fu_1016 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_46_fu_10160 : STD_LOGIC;
  signal inputBuf_V_47_fu_1020 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_47_fu_10200 : STD_LOGIC;
  signal inputBuf_V_48_fu_1024 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_48_fu_10240 : STD_LOGIC;
  signal inputBuf_V_4_fu_848 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_4_fu_8480 : STD_LOGIC;
  signal inputBuf_V_5_fu_852 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_5_fu_8520 : STD_LOGIC;
  signal inputBuf_V_6_fu_856 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_6_fu_8560 : STD_LOGIC;
  signal inputBuf_V_7_fu_860 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_7_fu_8600 : STD_LOGIC;
  signal inputBuf_V_8_fu_864 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_8_fu_8640 : STD_LOGIC;
  signal inputBuf_V_9_fu_868 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_9_fu_8680 : STD_LOGIC;
  signal inputBuf_V_fu_832 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal inputBuf_V_fu_8320 : STD_LOGIC;
  signal nf_1_fu_1028 : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_11_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_12_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_13_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_14_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028[31]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[0]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[10]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[11]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[12]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[13]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[14]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[15]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[16]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[17]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[18]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[19]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[1]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[20]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[21]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[22]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[23]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[24]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[25]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[26]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[27]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[28]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[29]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[2]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[30]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[31]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[3]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[4]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[5]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[6]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[7]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[8]\ : STD_LOGIC;
  signal \nf_1_fu_1028_reg_n_3_[9]\ : STD_LOGIC;
  signal nf_fu_8747_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal select_ln272_10_fu_8900_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_11_fu_8907_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_12_fu_8914_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_13_fu_8921_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_14_fu_8928_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_15_fu_8935_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_1_fu_8837_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_2_fu_8844_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_3_fu_8851_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_4_fu_8858_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_5_fu_8865_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_6_fu_8872_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_7_fu_8879_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_8_fu_8886_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_9_fu_8893_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal select_ln272_fu_8830_p3 : STD_LOGIC_VECTOR ( 10 downto 3 );
  signal sf_2_fu_8726_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sf_fu_760 : STD_LOGIC;
  signal sf_fu_7600_in : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_760_reg_n_3_[9]\ : STD_LOGIC;
  signal trunc_ln218_reg_11939 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal trunc_ln218_reg_11939_pp0_iter1_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal xor_ln1019_123_reg_11415 : STD_LOGIC;
  signal xor_ln1019_155_reg_11455 : STD_LOGIC;
  signal xor_ln1019_187_reg_11495 : STD_LOGIC;
  signal xor_ln1019_219_reg_11535 : STD_LOGIC;
  signal xor_ln1019_251_reg_11575 : STD_LOGIC;
  signal xor_ln1019_27_reg_11295 : STD_LOGIC;
  signal xor_ln1019_283_reg_11615 : STD_LOGIC;
  signal xor_ln1019_315_reg_11655 : STD_LOGIC;
  signal xor_ln1019_347_reg_11695 : STD_LOGIC;
  signal xor_ln1019_379_reg_11735 : STD_LOGIC;
  signal xor_ln1019_411_reg_11775 : STD_LOGIC;
  signal xor_ln1019_443_reg_11815 : STD_LOGIC;
  signal xor_ln1019_475_reg_11855 : STD_LOGIC;
  signal xor_ln1019_507_reg_11895 : STD_LOGIC;
  signal xor_ln1019_59_reg_11335 : STD_LOGIC;
  signal xor_ln1019_91_reg_11375 : STD_LOGIC;
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[12]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[13]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[1]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[4]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[4]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[7]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_B_V_data_1_payload_A_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_i_i_i3_10_15296_fu_808_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_10_15296_fu_808_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_10_15296_fu_808_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_10_15296_fu_808_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_11_15298_fu_812_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_11_15298_fu_812_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_11_15298_fu_812_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_11_15298_fu_812_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_12_15300_fu_816_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_12_15300_fu_816_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_12_15300_fu_816_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_12_15300_fu_816_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_13_15302_fu_820_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_13_15302_fu_820_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_13_15302_fu_820_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_13_15302_fu_820_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_14_15304_fu_824_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_14_15304_fu_824_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_14_15304_fu_824_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_14_15304_fu_824_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_15_15306_fu_828_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_15_15306_fu_828_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_15_15306_fu_828_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_15_15306_fu_828_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_9_15294_fu_804_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_9_15294_fu_804_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_i_i_i3_9_15294_fu_804_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_i_i_i3_9_15294_fu_804_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_111_reg_11989_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_111_reg_11989_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_111_reg_11989_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_111_reg_11989_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_127_reg_11994_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_127_reg_11994_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_127_reg_11994_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_127_reg_11994_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_143_reg_11999_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_143_reg_11999_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_143_reg_11999_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_143_reg_11999_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_15_reg_11959_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_15_reg_11959_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_15_reg_11959_reg[10]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_15_reg_11959_reg[10]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_31_reg_11964_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_31_reg_11964_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_31_reg_11964_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_31_reg_11964_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_47_reg_11969_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_47_reg_11969_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_47_reg_11969_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_47_reg_11969_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_63_reg_11974_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_63_reg_11974_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_63_reg_11974_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_63_reg_11974_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_79_reg_11979_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_79_reg_11979_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_79_reg_11979_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_79_reg_11979_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_95_reg_11984_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_95_reg_11984_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln840_95_reg_11984_reg[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln840_95_reg_11984_reg[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \add_i_i_i3_10_15296_fu_808[3]_i_11\ : label is "soft_lutpair156";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_i_i_i3_10_15296_fu_808[3]_i_3\ : label is "lutpair21";
  attribute HLUTNM of \add_i_i_i3_10_15296_fu_808[3]_i_7\ : label is "lutpair21";
  attribute SOFT_HLUTNM of \add_i_i_i3_10_15296_fu_808[3]_i_9\ : label is "soft_lutpair156";
  attribute HLUTNM of \add_i_i_i3_10_15296_fu_808[7]_i_11\ : label is "lutpair20";
  attribute HLUTNM of \add_i_i_i3_10_15296_fu_808[7]_i_15\ : label is "lutpair20";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_i_i_i3_10_15296_fu_808_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_10_15296_fu_808_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_10_15296_fu_808_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_10_15296_fu_808_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_10_15296_fu_808_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_10_15296_fu_808_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_i_i_i3_11_15298_fu_812[3]_i_11\ : label is "soft_lutpair157";
  attribute HLUTNM of \add_i_i_i3_11_15298_fu_812[3]_i_3\ : label is "lutpair23";
  attribute HLUTNM of \add_i_i_i3_11_15298_fu_812[3]_i_7\ : label is "lutpair23";
  attribute SOFT_HLUTNM of \add_i_i_i3_11_15298_fu_812[3]_i_9\ : label is "soft_lutpair157";
  attribute HLUTNM of \add_i_i_i3_11_15298_fu_812[7]_i_11\ : label is "lutpair22";
  attribute HLUTNM of \add_i_i_i3_11_15298_fu_812[7]_i_15\ : label is "lutpair22";
  attribute ADDER_THRESHOLD of \add_i_i_i3_11_15298_fu_812_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_11_15298_fu_812_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_11_15298_fu_812_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_11_15298_fu_812_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_11_15298_fu_812_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_11_15298_fu_812_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_i_i_i3_12_15300_fu_816[3]_i_11\ : label is "soft_lutpair158";
  attribute HLUTNM of \add_i_i_i3_12_15300_fu_816[3]_i_3\ : label is "lutpair25";
  attribute HLUTNM of \add_i_i_i3_12_15300_fu_816[3]_i_7\ : label is "lutpair25";
  attribute SOFT_HLUTNM of \add_i_i_i3_12_15300_fu_816[3]_i_9\ : label is "soft_lutpair158";
  attribute HLUTNM of \add_i_i_i3_12_15300_fu_816[7]_i_11\ : label is "lutpair24";
  attribute HLUTNM of \add_i_i_i3_12_15300_fu_816[7]_i_15\ : label is "lutpair24";
  attribute ADDER_THRESHOLD of \add_i_i_i3_12_15300_fu_816_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_12_15300_fu_816_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_12_15300_fu_816_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_12_15300_fu_816_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_12_15300_fu_816_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_12_15300_fu_816_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_i_i_i3_13_15302_fu_820[3]_i_11\ : label is "soft_lutpair159";
  attribute HLUTNM of \add_i_i_i3_13_15302_fu_820[3]_i_3\ : label is "lutpair27";
  attribute HLUTNM of \add_i_i_i3_13_15302_fu_820[3]_i_7\ : label is "lutpair27";
  attribute SOFT_HLUTNM of \add_i_i_i3_13_15302_fu_820[3]_i_9\ : label is "soft_lutpair159";
  attribute HLUTNM of \add_i_i_i3_13_15302_fu_820[7]_i_11\ : label is "lutpair26";
  attribute HLUTNM of \add_i_i_i3_13_15302_fu_820[7]_i_15\ : label is "lutpair26";
  attribute ADDER_THRESHOLD of \add_i_i_i3_13_15302_fu_820_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_13_15302_fu_820_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_13_15302_fu_820_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_13_15302_fu_820_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_13_15302_fu_820_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_13_15302_fu_820_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_i_i_i3_14_15304_fu_824[3]_i_11\ : label is "soft_lutpair160";
  attribute HLUTNM of \add_i_i_i3_14_15304_fu_824[3]_i_3\ : label is "lutpair29";
  attribute HLUTNM of \add_i_i_i3_14_15304_fu_824[3]_i_7\ : label is "lutpair29";
  attribute SOFT_HLUTNM of \add_i_i_i3_14_15304_fu_824[3]_i_9\ : label is "soft_lutpair160";
  attribute HLUTNM of \add_i_i_i3_14_15304_fu_824[7]_i_11\ : label is "lutpair28";
  attribute HLUTNM of \add_i_i_i3_14_15304_fu_824[7]_i_15\ : label is "lutpair28";
  attribute ADDER_THRESHOLD of \add_i_i_i3_14_15304_fu_824_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_14_15304_fu_824_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_14_15304_fu_824_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_14_15304_fu_824_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_14_15304_fu_824_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_14_15304_fu_824_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_i_i_i3_15_15306_fu_828[3]_i_11\ : label is "soft_lutpair161";
  attribute HLUTNM of \add_i_i_i3_15_15306_fu_828[3]_i_3\ : label is "lutpair31";
  attribute HLUTNM of \add_i_i_i3_15_15306_fu_828[3]_i_7\ : label is "lutpair31";
  attribute SOFT_HLUTNM of \add_i_i_i3_15_15306_fu_828[3]_i_9\ : label is "soft_lutpair161";
  attribute HLUTNM of \add_i_i_i3_15_15306_fu_828[7]_i_11\ : label is "lutpair30";
  attribute HLUTNM of \add_i_i_i3_15_15306_fu_828[7]_i_15\ : label is "lutpair30";
  attribute ADDER_THRESHOLD of \add_i_i_i3_15_15306_fu_828_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_15_15306_fu_828_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_15_15306_fu_828_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_15_15306_fu_828_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_15_15306_fu_828_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_15_15306_fu_828_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_i_i_i3_9_15294_fu_804[3]_i_11\ : label is "soft_lutpair155";
  attribute HLUTNM of \add_i_i_i3_9_15294_fu_804[3]_i_3\ : label is "lutpair19";
  attribute HLUTNM of \add_i_i_i3_9_15294_fu_804[3]_i_7\ : label is "lutpair19";
  attribute SOFT_HLUTNM of \add_i_i_i3_9_15294_fu_804[3]_i_9\ : label is "soft_lutpair155";
  attribute HLUTNM of \add_i_i_i3_9_15294_fu_804[7]_i_11\ : label is "lutpair18";
  attribute HLUTNM of \add_i_i_i3_9_15294_fu_804[7]_i_15\ : label is "lutpair18";
  attribute ADDER_THRESHOLD of \add_i_i_i3_9_15294_fu_804_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_9_15294_fu_804_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_9_15294_fu_804_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_9_15294_fu_804_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_9_15294_fu_804_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_i_i_i3_9_15294_fu_804_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_111_reg_11989[3]_i_11\ : label is "soft_lutpair152";
  attribute HLUTNM of \add_ln840_111_reg_11989[3]_i_3\ : label is "lutpair13";
  attribute HLUTNM of \add_ln840_111_reg_11989[3]_i_7\ : label is "lutpair13";
  attribute SOFT_HLUTNM of \add_ln840_111_reg_11989[3]_i_9\ : label is "soft_lutpair152";
  attribute HLUTNM of \add_ln840_111_reg_11989[7]_i_11\ : label is "lutpair12";
  attribute HLUTNM of \add_ln840_111_reg_11989[7]_i_15\ : label is "lutpair12";
  attribute ADDER_THRESHOLD of \add_ln840_111_reg_11989_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_111_reg_11989_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_111_reg_11989_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_111_reg_11989_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_111_reg_11989_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_111_reg_11989_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_127_reg_11994[3]_i_11\ : label is "soft_lutpair153";
  attribute HLUTNM of \add_ln840_127_reg_11994[3]_i_3\ : label is "lutpair15";
  attribute HLUTNM of \add_ln840_127_reg_11994[3]_i_7\ : label is "lutpair15";
  attribute SOFT_HLUTNM of \add_ln840_127_reg_11994[3]_i_9\ : label is "soft_lutpair153";
  attribute HLUTNM of \add_ln840_127_reg_11994[7]_i_11\ : label is "lutpair14";
  attribute HLUTNM of \add_ln840_127_reg_11994[7]_i_15\ : label is "lutpair14";
  attribute ADDER_THRESHOLD of \add_ln840_127_reg_11994_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_127_reg_11994_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_127_reg_11994_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_127_reg_11994_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_127_reg_11994_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_127_reg_11994_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_143_reg_11999[3]_i_11\ : label is "soft_lutpair154";
  attribute HLUTNM of \add_ln840_143_reg_11999[3]_i_3\ : label is "lutpair17";
  attribute HLUTNM of \add_ln840_143_reg_11999[3]_i_7\ : label is "lutpair17";
  attribute SOFT_HLUTNM of \add_ln840_143_reg_11999[3]_i_9\ : label is "soft_lutpair154";
  attribute HLUTNM of \add_ln840_143_reg_11999[7]_i_11\ : label is "lutpair16";
  attribute HLUTNM of \add_ln840_143_reg_11999[7]_i_15\ : label is "lutpair16";
  attribute ADDER_THRESHOLD of \add_ln840_143_reg_11999_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_143_reg_11999_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_143_reg_11999_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_143_reg_11999_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_143_reg_11999_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_143_reg_11999_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_15_reg_11959[3]_i_11\ : label is "soft_lutpair146";
  attribute HLUTNM of \add_ln840_15_reg_11959[3]_i_3\ : label is "lutpair1";
  attribute HLUTNM of \add_ln840_15_reg_11959[3]_i_7\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \add_ln840_15_reg_11959[3]_i_9\ : label is "soft_lutpair146";
  attribute HLUTNM of \add_ln840_15_reg_11959[7]_i_11\ : label is "lutpair0";
  attribute HLUTNM of \add_ln840_15_reg_11959[7]_i_15\ : label is "lutpair0";
  attribute ADDER_THRESHOLD of \add_ln840_15_reg_11959_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_15_reg_11959_reg[10]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_15_reg_11959_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_15_reg_11959_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_15_reg_11959_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_15_reg_11959_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_31_reg_11964[3]_i_11\ : label is "soft_lutpair147";
  attribute HLUTNM of \add_ln840_31_reg_11964[3]_i_3\ : label is "lutpair3";
  attribute HLUTNM of \add_ln840_31_reg_11964[3]_i_7\ : label is "lutpair3";
  attribute SOFT_HLUTNM of \add_ln840_31_reg_11964[3]_i_9\ : label is "soft_lutpair147";
  attribute HLUTNM of \add_ln840_31_reg_11964[7]_i_11\ : label is "lutpair2";
  attribute HLUTNM of \add_ln840_31_reg_11964[7]_i_15\ : label is "lutpair2";
  attribute ADDER_THRESHOLD of \add_ln840_31_reg_11964_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_31_reg_11964_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_31_reg_11964_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_31_reg_11964_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_31_reg_11964_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_31_reg_11964_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_47_reg_11969[3]_i_11\ : label is "soft_lutpair148";
  attribute HLUTNM of \add_ln840_47_reg_11969[3]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \add_ln840_47_reg_11969[3]_i_7\ : label is "lutpair5";
  attribute SOFT_HLUTNM of \add_ln840_47_reg_11969[3]_i_9\ : label is "soft_lutpair148";
  attribute HLUTNM of \add_ln840_47_reg_11969[7]_i_11\ : label is "lutpair4";
  attribute HLUTNM of \add_ln840_47_reg_11969[7]_i_15\ : label is "lutpair4";
  attribute ADDER_THRESHOLD of \add_ln840_47_reg_11969_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_47_reg_11969_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_47_reg_11969_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_47_reg_11969_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_47_reg_11969_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_47_reg_11969_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_63_reg_11974[3]_i_11\ : label is "soft_lutpair149";
  attribute HLUTNM of \add_ln840_63_reg_11974[3]_i_3\ : label is "lutpair7";
  attribute HLUTNM of \add_ln840_63_reg_11974[3]_i_7\ : label is "lutpair7";
  attribute SOFT_HLUTNM of \add_ln840_63_reg_11974[3]_i_9\ : label is "soft_lutpair149";
  attribute HLUTNM of \add_ln840_63_reg_11974[7]_i_11\ : label is "lutpair6";
  attribute HLUTNM of \add_ln840_63_reg_11974[7]_i_15\ : label is "lutpair6";
  attribute ADDER_THRESHOLD of \add_ln840_63_reg_11974_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_63_reg_11974_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_63_reg_11974_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_63_reg_11974_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_63_reg_11974_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_63_reg_11974_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_79_reg_11979[3]_i_11\ : label is "soft_lutpair150";
  attribute HLUTNM of \add_ln840_79_reg_11979[3]_i_3\ : label is "lutpair9";
  attribute HLUTNM of \add_ln840_79_reg_11979[3]_i_7\ : label is "lutpair9";
  attribute SOFT_HLUTNM of \add_ln840_79_reg_11979[3]_i_9\ : label is "soft_lutpair150";
  attribute HLUTNM of \add_ln840_79_reg_11979[7]_i_11\ : label is "lutpair8";
  attribute HLUTNM of \add_ln840_79_reg_11979[7]_i_15\ : label is "lutpair8";
  attribute ADDER_THRESHOLD of \add_ln840_79_reg_11979_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_79_reg_11979_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_79_reg_11979_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_79_reg_11979_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_79_reg_11979_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_79_reg_11979_reg[7]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln840_95_reg_11984[3]_i_11\ : label is "soft_lutpair151";
  attribute HLUTNM of \add_ln840_95_reg_11984[3]_i_3\ : label is "lutpair11";
  attribute HLUTNM of \add_ln840_95_reg_11984[3]_i_7\ : label is "lutpair11";
  attribute SOFT_HLUTNM of \add_ln840_95_reg_11984[3]_i_9\ : label is "soft_lutpair151";
  attribute HLUTNM of \add_ln840_95_reg_11984[7]_i_11\ : label is "lutpair10";
  attribute HLUTNM of \add_ln840_95_reg_11984[7]_i_15\ : label is "lutpair10";
  attribute ADDER_THRESHOLD of \add_ln840_95_reg_11984_reg[10]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_95_reg_11984_reg[10]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_95_reg_11984_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_95_reg_11984_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_95_reg_11984_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln840_95_reg_11984_reg[7]_i_4\ : label is 35;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[0]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[0]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_2 : label is "soft_lutpair162";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \icmp_ln272_reg_11275_reg[0]\ : label is "icmp_ln272_reg_11275_reg[0]";
  attribute ORIG_CELL_NAME of \icmp_ln272_reg_11275_reg[0]_rep\ : label is "icmp_ln272_reg_11275_reg[0]";
begin
  i_fu_764 <= \^i_fu_764\;
\B_V_data_1_payload_A[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_fu_768(6),
      I1 => empty_fu_768(7),
      O => \B_V_data_1_payload_A[0]_i_10_n_3\
    );
\B_V_data_1_payload_A[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4A10"
    )
        port map (
      I0 => empty_fu_768(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_fu_768(5),
      O => \B_V_data_1_payload_A[0]_i_11_n_3\
    );
\B_V_data_1_payload_A[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8218"
    )
        port map (
      I0 => empty_fu_768(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_fu_768(3),
      O => \B_V_data_1_payload_A[0]_i_12_n_3\
    );
\B_V_data_1_payload_A[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8510"
    )
        port map (
      I0 => empty_fu_768(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_fu_768(1),
      O => \B_V_data_1_payload_A[0]_i_13_n_3\
    );
\B_V_data_1_payload_A[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fu_768(8),
      I1 => empty_fu_768(9),
      O => \B_V_data_1_payload_A[0]_i_3_n_3\
    );
\B_V_data_1_payload_A[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fu_768(10),
      O => \B_V_data_1_payload_A[0]_i_4_n_3\
    );
\B_V_data_1_payload_A[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_fu_768(8),
      I1 => empty_fu_768(9),
      O => \B_V_data_1_payload_A[0]_i_5_n_3\
    );
\B_V_data_1_payload_A[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_fu_768(6),
      I1 => empty_fu_768(7),
      O => \B_V_data_1_payload_A[0]_i_6_n_3\
    );
\B_V_data_1_payload_A[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3077"
    )
        port map (
      I0 => empty_fu_768(4),
      I1 => empty_fu_768(5),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[0]_i_7_n_3\
    );
\B_V_data_1_payload_A[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7017"
    )
        port map (
      I0 => empty_fu_768(2),
      I1 => empty_fu_768(3),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[0]_i_8_n_3\
    );
\B_V_data_1_payload_A[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7033"
    )
        port map (
      I0 => empty_fu_768(0),
      I1 => empty_fu_768(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[0]_i_9_n_3\
    );
\B_V_data_1_payload_A[10]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => add_ln840_175_reg_12009(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => add_ln840_175_reg_12009(7),
      O => \B_V_data_1_payload_A[10]_i_10_n_3\
    );
\B_V_data_1_payload_A[10]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3006"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => add_ln840_175_reg_12009(4),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => add_ln840_175_reg_12009(5),
      O => \B_V_data_1_payload_A[10]_i_11_n_3\
    );
\B_V_data_1_payload_A[10]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => add_ln840_175_reg_12009(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => add_ln840_175_reg_12009(3),
      O => \B_V_data_1_payload_A[10]_i_12_n_3\
    );
\B_V_data_1_payload_A[10]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A20"
    )
        port map (
      I0 => add_ln840_175_reg_12009(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => add_ln840_175_reg_12009(1),
      O => \B_V_data_1_payload_A[10]_i_13_n_3\
    );
\B_V_data_1_payload_A[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_175_reg_12009(8),
      I1 => add_ln840_175_reg_12009(9),
      O => \B_V_data_1_payload_A[10]_i_3_n_3\
    );
\B_V_data_1_payload_A[10]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_175_reg_12009(10),
      O => \B_V_data_1_payload_A[10]_i_4_n_3\
    );
\B_V_data_1_payload_A[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_175_reg_12009(8),
      I1 => add_ln840_175_reg_12009(9),
      O => \B_V_data_1_payload_A[10]_i_5_n_3\
    );
\B_V_data_1_payload_A[10]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => add_ln840_175_reg_12009(6),
      I1 => add_ln840_175_reg_12009(7),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[10]_i_6_n_3\
    );
\B_V_data_1_payload_A[10]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => add_ln840_175_reg_12009(4),
      I2 => add_ln840_175_reg_12009(5),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      O => \B_V_data_1_payload_A[10]_i_7_n_3\
    );
\B_V_data_1_payload_A[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => add_ln840_175_reg_12009(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => add_ln840_175_reg_12009(3),
      O => \B_V_data_1_payload_A[10]_i_8_n_3\
    );
\B_V_data_1_payload_A[10]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7177"
    )
        port map (
      I0 => add_ln840_175_reg_12009(0),
      I1 => add_ln840_175_reg_12009(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      O => \B_V_data_1_payload_A[10]_i_9_n_3\
    );
\B_V_data_1_payload_A[11]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4128"
    )
        port map (
      I0 => add_ln840_191_reg_12014(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_191_reg_12014(7),
      O => \B_V_data_1_payload_A[11]_i_10_n_3\
    );
\B_V_data_1_payload_A[11]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"09C0"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => add_ln840_191_reg_12014(4),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_191_reg_12014(5),
      O => \B_V_data_1_payload_A[11]_i_11_n_3\
    );
\B_V_data_1_payload_A[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => add_ln840_191_reg_12014(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => add_ln840_191_reg_12014(3),
      O => \B_V_data_1_payload_A[11]_i_12_n_3\
    );
\B_V_data_1_payload_A[11]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2046"
    )
        port map (
      I0 => add_ln840_191_reg_12014(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_191_reg_12014(1),
      O => \B_V_data_1_payload_A[11]_i_13_n_3\
    );
\B_V_data_1_payload_A[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_191_reg_12014(8),
      I1 => add_ln840_191_reg_12014(9),
      O => \B_V_data_1_payload_A[11]_i_3_n_3\
    );
\B_V_data_1_payload_A[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_191_reg_12014(10),
      O => \B_V_data_1_payload_A[11]_i_4_n_3\
    );
\B_V_data_1_payload_A[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_191_reg_12014(8),
      I1 => add_ln840_191_reg_12014(9),
      O => \B_V_data_1_payload_A[11]_i_5_n_3\
    );
\B_V_data_1_payload_A[11]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3113"
    )
        port map (
      I0 => add_ln840_191_reg_12014(6),
      I1 => add_ln840_191_reg_12014(7),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[11]_i_6_n_3\
    );
\B_V_data_1_payload_A[11]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"045F"
    )
        port map (
      I0 => add_ln840_191_reg_12014(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_191_reg_12014(5),
      O => \B_V_data_1_payload_A[11]_i_7_n_3\
    );
\B_V_data_1_payload_A[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => add_ln840_191_reg_12014(2),
      I1 => add_ln840_191_reg_12014(3),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[11]_i_8_n_3\
    );
\B_V_data_1_payload_A[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1031"
    )
        port map (
      I0 => add_ln840_191_reg_12014(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_191_reg_12014(1),
      O => \B_V_data_1_payload_A[11]_i_9_n_3\
    );
\B_V_data_1_payload_A[12]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"42"
    )
        port map (
      I0 => add_ln840_207_reg_12019(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => add_ln840_207_reg_12019(7),
      O => \B_V_data_1_payload_A[12]_i_10_n_3\
    );
\B_V_data_1_payload_A[12]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => add_ln840_207_reg_12019(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => add_ln840_207_reg_12019(5),
      O => \B_V_data_1_payload_A[12]_i_11_n_3\
    );
\B_V_data_1_payload_A[12]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"108A"
    )
        port map (
      I0 => add_ln840_207_reg_12019(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_207_reg_12019(3),
      O => \B_V_data_1_payload_A[12]_i_12_n_3\
    );
\B_V_data_1_payload_A[12]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C006"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => add_ln840_207_reg_12019(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_207_reg_12019(1),
      O => \B_V_data_1_payload_A[12]_i_13_n_3\
    );
\B_V_data_1_payload_A[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_207_reg_12019(8),
      I1 => add_ln840_207_reg_12019(9),
      O => \B_V_data_1_payload_A[12]_i_3_n_3\
    );
\B_V_data_1_payload_A[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_207_reg_12019(10),
      O => \B_V_data_1_payload_A[12]_i_4_n_3\
    );
\B_V_data_1_payload_A[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_207_reg_12019(8),
      I1 => add_ln840_207_reg_12019(9),
      O => \B_V_data_1_payload_A[12]_i_5_n_3\
    );
\B_V_data_1_payload_A[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"31"
    )
        port map (
      I0 => add_ln840_207_reg_12019(6),
      I1 => add_ln840_207_reg_12019(7),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      O => \B_V_data_1_payload_A[12]_i_6_n_3\
    );
\B_V_data_1_payload_A[12]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => add_ln840_207_reg_12019(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => add_ln840_207_reg_12019(5),
      O => \B_V_data_1_payload_A[12]_i_7_n_3\
    );
\B_V_data_1_payload_A[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0075"
    )
        port map (
      I0 => add_ln840_207_reg_12019(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_207_reg_12019(3),
      O => \B_V_data_1_payload_A[12]_i_8_n_3\
    );
\B_V_data_1_payload_A[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F01"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => add_ln840_207_reg_12019(0),
      I2 => add_ln840_207_reg_12019(1),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[12]_i_9_n_3\
    );
\B_V_data_1_payload_A[13]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4128"
    )
        port map (
      I0 => add_ln840_223_reg_12024(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_223_reg_12024(7),
      O => \B_V_data_1_payload_A[13]_i_10_n_3\
    );
\B_V_data_1_payload_A[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2841"
    )
        port map (
      I0 => add_ln840_223_reg_12024(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_223_reg_12024(5),
      O => \B_V_data_1_payload_A[13]_i_11_n_3\
    );
\B_V_data_1_payload_A[13]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => add_ln840_223_reg_12024(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_223_reg_12024(3),
      O => \B_V_data_1_payload_A[13]_i_12_n_3\
    );
\B_V_data_1_payload_A[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B4"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => add_ln840_223_reg_12024(1),
      I3 => add_ln840_223_reg_12024(0),
      O => \B_V_data_1_payload_A[13]_i_13_n_3\
    );
\B_V_data_1_payload_A[13]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_223_reg_12024(8),
      I1 => add_ln840_223_reg_12024(9),
      O => \B_V_data_1_payload_A[13]_i_3_n_3\
    );
\B_V_data_1_payload_A[13]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_223_reg_12024(10),
      O => \B_V_data_1_payload_A[13]_i_4_n_3\
    );
\B_V_data_1_payload_A[13]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_223_reg_12024(8),
      I1 => add_ln840_223_reg_12024(9),
      O => \B_V_data_1_payload_A[13]_i_5_n_3\
    );
\B_V_data_1_payload_A[13]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3113"
    )
        port map (
      I0 => add_ln840_223_reg_12024(6),
      I1 => add_ln840_223_reg_12024(7),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[13]_i_6_n_3\
    );
\B_V_data_1_payload_A[13]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"143C"
    )
        port map (
      I0 => add_ln840_223_reg_12024(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_223_reg_12024(5),
      O => \B_V_data_1_payload_A[13]_i_7_n_3\
    );
\B_V_data_1_payload_A[13]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"157F"
    )
        port map (
      I0 => add_ln840_223_reg_12024(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_223_reg_12024(3),
      O => \B_V_data_1_payload_A[13]_i_8_n_3\
    );
\B_V_data_1_payload_A[13]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => add_ln840_223_reg_12024(1),
      O => \B_V_data_1_payload_A[13]_i_9_n_3\
    );
\B_V_data_1_payload_A[14]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1482"
    )
        port map (
      I0 => add_ln840_239_reg_12029(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_239_reg_12029(7),
      O => \B_V_data_1_payload_A[14]_i_10_n_3\
    );
\B_V_data_1_payload_A[14]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => add_ln840_239_reg_12029(4),
      I2 => add_ln840_239_reg_12029(5),
      O => \B_V_data_1_payload_A[14]_i_11_n_3\
    );
\B_V_data_1_payload_A[14]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"208A"
    )
        port map (
      I0 => add_ln840_239_reg_12029(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => add_ln840_239_reg_12029(3),
      O => \B_V_data_1_payload_A[14]_i_12_n_3\
    );
\B_V_data_1_payload_A[14]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"600C"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => add_ln840_239_reg_12029(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_239_reg_12029(1),
      O => \B_V_data_1_payload_A[14]_i_13_n_3\
    );
\B_V_data_1_payload_A[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_239_reg_12029(8),
      I1 => add_ln840_239_reg_12029(9),
      O => \B_V_data_1_payload_A[14]_i_3_n_3\
    );
\B_V_data_1_payload_A[14]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_239_reg_12029(10),
      O => \B_V_data_1_payload_A[14]_i_4_n_3\
    );
\B_V_data_1_payload_A[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_239_reg_12029(8),
      I1 => add_ln840_239_reg_12029(9),
      O => \B_V_data_1_payload_A[14]_i_5_n_3\
    );
\B_V_data_1_payload_A[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007D"
    )
        port map (
      I0 => add_ln840_239_reg_12029(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_239_reg_12029(7),
      O => \B_V_data_1_payload_A[14]_i_6_n_3\
    );
\B_V_data_1_payload_A[14]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2F"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => add_ln840_239_reg_12029(4),
      I2 => add_ln840_239_reg_12029(5),
      O => \B_V_data_1_payload_A[14]_i_7_n_3\
    );
\B_V_data_1_payload_A[14]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1075"
    )
        port map (
      I0 => add_ln840_239_reg_12029(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => add_ln840_239_reg_12029(3),
      O => \B_V_data_1_payload_A[14]_i_8_n_3\
    );
\B_V_data_1_payload_A[14]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1F05"
    )
        port map (
      I0 => add_ln840_239_reg_12029(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => add_ln840_239_reg_12029(1),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[14]_i_9_n_3\
    );
\B_V_data_1_payload_A[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"103C"
    )
        port map (
      I0 => add_ln840_255_reg_12034(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_255_reg_12034(1),
      O => \B_V_data_1_payload_A[15]_i_10_n_3\
    );
\B_V_data_1_payload_A[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3006"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => add_ln840_255_reg_12034(6),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => add_ln840_255_reg_12034(7),
      O => \B_V_data_1_payload_A[15]_i_11_n_3\
    );
\B_V_data_1_payload_A[15]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => add_ln840_255_reg_12034(4),
      I2 => add_ln840_255_reg_12034(5),
      O => \B_V_data_1_payload_A[15]_i_12_n_3\
    );
\B_V_data_1_payload_A[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A40"
    )
        port map (
      I0 => add_ln840_255_reg_12034(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_255_reg_12034(3),
      O => \B_V_data_1_payload_A[15]_i_13_n_3\
    );
\B_V_data_1_payload_A[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2441"
    )
        port map (
      I0 => add_ln840_255_reg_12034(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_255_reg_12034(1),
      O => \B_V_data_1_payload_A[15]_i_14_n_3\
    );
\B_V_data_1_payload_A[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_255_reg_12034(8),
      I1 => add_ln840_255_reg_12034(9),
      O => \B_V_data_1_payload_A[15]_i_4_n_3\
    );
\B_V_data_1_payload_A[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_255_reg_12034(10),
      O => \B_V_data_1_payload_A[15]_i_5_n_3\
    );
\B_V_data_1_payload_A[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_255_reg_12034(8),
      I1 => add_ln840_255_reg_12034(9),
      O => \B_V_data_1_payload_A[15]_i_6_n_3\
    );
\B_V_data_1_payload_A[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F01"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => add_ln840_255_reg_12034(6),
      I2 => add_ln840_255_reg_12034(7),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      O => \B_V_data_1_payload_A[15]_i_7_n_3\
    );
\B_V_data_1_payload_A[15]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => add_ln840_255_reg_12034(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => add_ln840_255_reg_12034(5),
      O => \B_V_data_1_payload_A[15]_i_8_n_3\
    );
\B_V_data_1_payload_A[15]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"153F"
    )
        port map (
      I0 => add_ln840_255_reg_12034(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_255_reg_12034(3),
      O => \B_V_data_1_payload_A[15]_i_9_n_3\
    );
\B_V_data_1_payload_A[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"108A"
    )
        port map (
      I0 => empty_115_fu_772(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_115_fu_772(7),
      O => \B_V_data_1_payload_A[1]_i_10_n_3\
    );
\B_V_data_1_payload_A[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => empty_115_fu_772(4),
      I2 => empty_115_fu_772(5),
      O => \B_V_data_1_payload_A[1]_i_11_n_3\
    );
\B_V_data_1_payload_A[1]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6900"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => empty_115_fu_772(2),
      I3 => empty_115_fu_772(3),
      O => \B_V_data_1_payload_A[1]_i_12_n_3\
    );
\B_V_data_1_payload_A[1]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0164"
    )
        port map (
      I0 => empty_115_fu_772(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_115_fu_772(1),
      O => \B_V_data_1_payload_A[1]_i_13_n_3\
    );
\B_V_data_1_payload_A[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_115_fu_772(8),
      I1 => empty_115_fu_772(9),
      O => \B_V_data_1_payload_A[1]_i_3_n_3\
    );
\B_V_data_1_payload_A[1]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_115_fu_772(10),
      O => \B_V_data_1_payload_A[1]_i_4_n_3\
    );
\B_V_data_1_payload_A[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_115_fu_772(8),
      I1 => empty_115_fu_772(9),
      O => \B_V_data_1_payload_A[1]_i_5_n_3\
    );
\B_V_data_1_payload_A[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0075"
    )
        port map (
      I0 => empty_115_fu_772(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_115_fu_772(7),
      O => \B_V_data_1_payload_A[1]_i_6_n_3\
    );
\B_V_data_1_payload_A[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => empty_115_fu_772(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => empty_115_fu_772(5),
      O => \B_V_data_1_payload_A[1]_i_7_n_3\
    );
\B_V_data_1_payload_A[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"14FF"
    )
        port map (
      I0 => empty_115_fu_772(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_115_fu_772(3),
      O => \B_V_data_1_payload_A[1]_i_8_n_3\
    );
\B_V_data_1_payload_A[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0103"
    )
        port map (
      I0 => empty_115_fu_772(0),
      I1 => empty_115_fu_772(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      O => \B_V_data_1_payload_A[1]_i_9_n_3\
    );
\B_V_data_1_payload_A[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4520"
    )
        port map (
      I0 => empty_116_fu_776(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_116_fu_776(7),
      O => \B_V_data_1_payload_A[2]_i_10_n_3\
    );
\B_V_data_1_payload_A[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0690"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => empty_116_fu_776(4),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_116_fu_776(5),
      O => \B_V_data_1_payload_A[2]_i_11_n_3\
    );
\B_V_data_1_payload_A[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2045"
    )
        port map (
      I0 => empty_116_fu_776(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_116_fu_776(3),
      O => \B_V_data_1_payload_A[2]_i_12_n_3\
    );
\B_V_data_1_payload_A[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0390"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => empty_116_fu_776(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_116_fu_776(1),
      O => \B_V_data_1_payload_A[2]_i_13_n_3\
    );
\B_V_data_1_payload_A[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_116_fu_776(8),
      I1 => empty_116_fu_776(9),
      O => \B_V_data_1_payload_A[2]_i_3_n_3\
    );
\B_V_data_1_payload_A[2]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_116_fu_776(10),
      O => \B_V_data_1_payload_A[2]_i_4_n_3\
    );
\B_V_data_1_payload_A[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_116_fu_776(8),
      I1 => empty_116_fu_776(9),
      O => \B_V_data_1_payload_A[2]_i_5_n_3\
    );
\B_V_data_1_payload_A[2]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3133"
    )
        port map (
      I0 => empty_116_fu_776(6),
      I1 => empty_116_fu_776(7),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      O => \B_V_data_1_payload_A[2]_i_6_n_3\
    );
\B_V_data_1_payload_A[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"012F"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => empty_116_fu_776(4),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_116_fu_776(5),
      O => \B_V_data_1_payload_A[2]_i_7_n_3\
    );
\B_V_data_1_payload_A[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1030"
    )
        port map (
      I0 => empty_116_fu_776(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_116_fu_776(3),
      O => \B_V_data_1_payload_A[2]_i_8_n_3\
    );
\B_V_data_1_payload_A[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002F"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => empty_116_fu_776(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_116_fu_776(1),
      O => \B_V_data_1_payload_A[2]_i_9_n_3\
    );
\B_V_data_1_payload_A[3]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"108A"
    )
        port map (
      I0 => empty_117_fu_780(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_117_fu_780(7),
      O => \B_V_data_1_payload_A[3]_i_10_n_3\
    );
\B_V_data_1_payload_A[3]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2482"
    )
        port map (
      I0 => empty_117_fu_780(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_117_fu_780(5),
      O => \B_V_data_1_payload_A[3]_i_11_n_3\
    );
\B_V_data_1_payload_A[3]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8620"
    )
        port map (
      I0 => empty_117_fu_780(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_117_fu_780(3),
      O => \B_V_data_1_payload_A[3]_i_12_n_3\
    );
\B_V_data_1_payload_A[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => empty_117_fu_780(1),
      I3 => empty_117_fu_780(0),
      O => \B_V_data_1_payload_A[3]_i_13_n_3\
    );
\B_V_data_1_payload_A[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_117_fu_780(8),
      I1 => empty_117_fu_780(9),
      O => \B_V_data_1_payload_A[3]_i_3_n_3\
    );
\B_V_data_1_payload_A[3]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_117_fu_780(10),
      O => \B_V_data_1_payload_A[3]_i_4_n_3\
    );
\B_V_data_1_payload_A[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_117_fu_780(8),
      I1 => empty_117_fu_780(9),
      O => \B_V_data_1_payload_A[3]_i_5_n_3\
    );
\B_V_data_1_payload_A[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0075"
    )
        port map (
      I0 => empty_117_fu_780(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_117_fu_780(7),
      O => \B_V_data_1_payload_A[3]_i_6_n_3\
    );
\B_V_data_1_payload_A[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"107D"
    )
        port map (
      I0 => empty_117_fu_780(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_117_fu_780(5),
      O => \B_V_data_1_payload_A[3]_i_7_n_3\
    );
\B_V_data_1_payload_A[3]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7137"
    )
        port map (
      I0 => empty_117_fu_780(2),
      I1 => empty_117_fu_780(3),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      O => \B_V_data_1_payload_A[3]_i_8_n_3\
    );
\B_V_data_1_payload_A[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => empty_117_fu_780(1),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      O => \B_V_data_1_payload_A[3]_i_9_n_3\
    );
\B_V_data_1_payload_A[4]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A80"
    )
        port map (
      I0 => empty_118_fu_784(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_118_fu_784(7),
      O => \B_V_data_1_payload_A[4]_i_10_n_3\
    );
\B_V_data_1_payload_A[4]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4016"
    )
        port map (
      I0 => empty_118_fu_784(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_118_fu_784(5),
      O => \B_V_data_1_payload_A[4]_i_11_n_3\
    );
\B_V_data_1_payload_A[4]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1882"
    )
        port map (
      I0 => empty_118_fu_784(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_118_fu_784(3),
      O => \B_V_data_1_payload_A[4]_i_12_n_3\
    );
\B_V_data_1_payload_A[4]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9003"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => empty_118_fu_784(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_118_fu_784(1),
      O => \B_V_data_1_payload_A[4]_i_13_n_3\
    );
\B_V_data_1_payload_A[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_118_fu_784(8),
      I1 => empty_118_fu_784(9),
      O => \B_V_data_1_payload_A[4]_i_3_n_3\
    );
\B_V_data_1_payload_A[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_118_fu_784(10),
      O => \B_V_data_1_payload_A[4]_i_4_n_3\
    );
\B_V_data_1_payload_A[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_118_fu_784(8),
      I1 => empty_118_fu_784(9),
      O => \B_V_data_1_payload_A[4]_i_5_n_3\
    );
\B_V_data_1_payload_A[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"057F"
    )
        port map (
      I0 => empty_118_fu_784(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_118_fu_784(7),
      O => \B_V_data_1_payload_A[4]_i_6_n_3\
    );
\B_V_data_1_payload_A[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3001"
    )
        port map (
      I0 => empty_118_fu_784(4),
      I1 => empty_118_fu_784(5),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[4]_i_7_n_3\
    );
\B_V_data_1_payload_A[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"047D"
    )
        port map (
      I0 => empty_118_fu_784(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_118_fu_784(3),
      O => \B_V_data_1_payload_A[4]_i_8_n_3\
    );
\B_V_data_1_payload_A[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => empty_118_fu_784(0),
      I2 => empty_118_fu_784(1),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      O => \B_V_data_1_payload_A[4]_i_9_n_3\
    );
\B_V_data_1_payload_A[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4520"
    )
        port map (
      I0 => empty_119_fu_788(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_119_fu_788(7),
      O => \B_V_data_1_payload_A[5]_i_10_n_3\
    );
\B_V_data_1_payload_A[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5402"
    )
        port map (
      I0 => empty_119_fu_788(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_119_fu_788(5),
      O => \B_V_data_1_payload_A[5]_i_11_n_3\
    );
\B_V_data_1_payload_A[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9003"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => empty_119_fu_788(2),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_119_fu_788(3),
      O => \B_V_data_1_payload_A[5]_i_12_n_3\
    );
\B_V_data_1_payload_A[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0630"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => empty_119_fu_788(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_119_fu_788(1),
      O => \B_V_data_1_payload_A[5]_i_13_n_3\
    );
\B_V_data_1_payload_A[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_119_fu_788(8),
      I1 => empty_119_fu_788(9),
      O => \B_V_data_1_payload_A[5]_i_3_n_3\
    );
\B_V_data_1_payload_A[5]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_119_fu_788(10),
      O => \B_V_data_1_payload_A[5]_i_4_n_3\
    );
\B_V_data_1_payload_A[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_119_fu_788(8),
      I1 => empty_119_fu_788(9),
      O => \B_V_data_1_payload_A[5]_i_5_n_3\
    );
\B_V_data_1_payload_A[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3133"
    )
        port map (
      I0 => empty_119_fu_788(6),
      I1 => empty_119_fu_788(7),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[5]_i_6_n_3\
    );
\B_V_data_1_payload_A[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => empty_119_fu_788(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_119_fu_788(5),
      O => \B_V_data_1_payload_A[5]_i_7_n_3\
    );
\B_V_data_1_payload_A[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => empty_119_fu_788(2),
      I2 => empty_119_fu_788(3),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[5]_i_8_n_3\
    );
\B_V_data_1_payload_A[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"010F"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => empty_119_fu_788(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_119_fu_788(1),
      O => \B_V_data_1_payload_A[5]_i_9_n_3\
    );
\B_V_data_1_payload_A[6]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1680"
    )
        port map (
      I0 => empty_120_fu_792(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_120_fu_792(7),
      O => \B_V_data_1_payload_A[6]_i_10_n_3\
    );
\B_V_data_1_payload_A[6]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"801A"
    )
        port map (
      I0 => empty_120_fu_792(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_120_fu_792(5),
      O => \B_V_data_1_payload_A[6]_i_11_n_3\
    );
\B_V_data_1_payload_A[6]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => empty_120_fu_792(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_120_fu_792(3),
      O => \B_V_data_1_payload_A[6]_i_12_n_3\
    );
\B_V_data_1_payload_A[6]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9003"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => empty_120_fu_792(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_120_fu_792(1),
      O => \B_V_data_1_payload_A[6]_i_13_n_3\
    );
\B_V_data_1_payload_A[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_120_fu_792(8),
      I1 => empty_120_fu_792(9),
      O => \B_V_data_1_payload_A[6]_i_3_n_3\
    );
\B_V_data_1_payload_A[6]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_120_fu_792(10),
      O => \B_V_data_1_payload_A[6]_i_4_n_3\
    );
\B_V_data_1_payload_A[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_120_fu_792(8),
      I1 => empty_120_fu_792(9),
      O => \B_V_data_1_payload_A[6]_i_5_n_3\
    );
\B_V_data_1_payload_A[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"017F"
    )
        port map (
      I0 => empty_120_fu_792(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_120_fu_792(7),
      O => \B_V_data_1_payload_A[6]_i_6_n_3\
    );
\B_V_data_1_payload_A[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7011"
    )
        port map (
      I0 => empty_120_fu_792(4),
      I1 => empty_120_fu_792(5),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[6]_i_7_n_3\
    );
\B_V_data_1_payload_A[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"147D"
    )
        port map (
      I0 => empty_120_fu_792(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_120_fu_792(3),
      O => \B_V_data_1_payload_A[6]_i_8_n_3\
    );
\B_V_data_1_payload_A[6]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F00"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => empty_120_fu_792(0),
      I2 => empty_120_fu_792(1),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[6]_i_9_n_3\
    );
\B_V_data_1_payload_A[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"108A"
    )
        port map (
      I0 => empty_121_fu_796(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_121_fu_796(7),
      O => \B_V_data_1_payload_A[7]_i_10_n_3\
    );
\B_V_data_1_payload_A[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8700"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => empty_121_fu_796(4),
      I3 => empty_121_fu_796(5),
      O => \B_V_data_1_payload_A[7]_i_11_n_3\
    );
\B_V_data_1_payload_A[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A40"
    )
        port map (
      I0 => empty_121_fu_796(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_121_fu_796(3),
      O => \B_V_data_1_payload_A[7]_i_12_n_3\
    );
\B_V_data_1_payload_A[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => empty_121_fu_796(0),
      I2 => empty_121_fu_796(1),
      O => \B_V_data_1_payload_A[7]_i_13_n_3\
    );
\B_V_data_1_payload_A[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_121_fu_796(8),
      I1 => empty_121_fu_796(9),
      O => \B_V_data_1_payload_A[7]_i_3_n_3\
    );
\B_V_data_1_payload_A[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_121_fu_796(10),
      O => \B_V_data_1_payload_A[7]_i_4_n_3\
    );
\B_V_data_1_payload_A[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_121_fu_796(8),
      I1 => empty_121_fu_796(9),
      O => \B_V_data_1_payload_A[7]_i_5_n_3\
    );
\B_V_data_1_payload_A[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0075"
    )
        port map (
      I0 => empty_121_fu_796(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_121_fu_796(7),
      O => \B_V_data_1_payload_A[7]_i_6_n_3\
    );
\B_V_data_1_payload_A[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08FF"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => empty_121_fu_796(4),
      I3 => empty_121_fu_796(5),
      O => \B_V_data_1_payload_A[7]_i_7_n_3\
    );
\B_V_data_1_payload_A[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"053F"
    )
        port map (
      I0 => empty_121_fu_796(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_121_fu_796(3),
      O => \B_V_data_1_payload_A[7]_i_8_n_3\
    );
\B_V_data_1_payload_A[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => empty_121_fu_796(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => empty_121_fu_796(1),
      O => \B_V_data_1_payload_A[7]_i_9_n_3\
    );
\B_V_data_1_payload_A[8]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"402A"
    )
        port map (
      I0 => empty_122_fu_800(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_122_fu_800(7),
      O => \B_V_data_1_payload_A[8]_i_10_n_3\
    );
\B_V_data_1_payload_A[8]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"09C0"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I1 => empty_122_fu_800(4),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_122_fu_800(5),
      O => \B_V_data_1_payload_A[8]_i_11_n_3\
    );
\B_V_data_1_payload_A[8]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1680"
    )
        port map (
      I0 => empty_122_fu_800(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_122_fu_800(3),
      O => \B_V_data_1_payload_A[8]_i_12_n_3\
    );
\B_V_data_1_payload_A[8]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2442"
    )
        port map (
      I0 => empty_122_fu_800(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_122_fu_800(1),
      O => \B_V_data_1_payload_A[8]_i_13_n_3\
    );
\B_V_data_1_payload_A[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_122_fu_800(8),
      I1 => empty_122_fu_800(9),
      O => \B_V_data_1_payload_A[8]_i_3_n_3\
    );
\B_V_data_1_payload_A[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_122_fu_800(10),
      O => \B_V_data_1_payload_A[8]_i_4_n_3\
    );
\B_V_data_1_payload_A[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_122_fu_800(8),
      I1 => empty_122_fu_800(9),
      O => \B_V_data_1_payload_A[8]_i_5_n_3\
    );
\B_V_data_1_payload_A[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3111"
    )
        port map (
      I0 => empty_122_fu_800(6),
      I1 => empty_122_fu_800(7),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[8]_i_6_n_3\
    );
\B_V_data_1_payload_A[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"045F"
    )
        port map (
      I0 => empty_122_fu_800(4),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => empty_122_fu_800(5),
      O => \B_V_data_1_payload_A[8]_i_7_n_3\
    );
\B_V_data_1_payload_A[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"017F"
    )
        port map (
      I0 => empty_122_fu_800(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_122_fu_800(3),
      O => \B_V_data_1_payload_A[8]_i_8_n_3\
    );
\B_V_data_1_payload_A[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"103D"
    )
        port map (
      I0 => empty_122_fu_800(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => empty_122_fu_800(1),
      O => \B_V_data_1_payload_A[8]_i_9_n_3\
    );
\B_V_data_1_payload_A[9]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4128"
    )
        port map (
      I0 => add_ln840_159_reg_12004(6),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_159_reg_12004(7),
      O => \B_V_data_1_payload_A[9]_i_10_n_3\
    );
\B_V_data_1_payload_A[9]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0C90"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => add_ln840_159_reg_12004(4),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_159_reg_12004(5),
      O => \B_V_data_1_payload_A[9]_i_11_n_3\
    );
\B_V_data_1_payload_A[9]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5802"
    )
        port map (
      I0 => add_ln840_159_reg_12004(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => add_ln840_159_reg_12004(3),
      O => \B_V_data_1_payload_A[9]_i_12_n_3\
    );
\B_V_data_1_payload_A[9]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"208A"
    )
        port map (
      I0 => add_ln840_159_reg_12004(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_159_reg_12004(1),
      O => \B_V_data_1_payload_A[9]_i_13_n_3\
    );
\B_V_data_1_payload_A[9]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_159_reg_12004(8),
      I1 => add_ln840_159_reg_12004(9),
      O => \B_V_data_1_payload_A[9]_i_3_n_3\
    );
\B_V_data_1_payload_A[9]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_159_reg_12004(10),
      O => \B_V_data_1_payload_A[9]_i_4_n_3\
    );
\B_V_data_1_payload_A[9]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_159_reg_12004(8),
      I1 => add_ln840_159_reg_12004(9),
      O => \B_V_data_1_payload_A[9]_i_5_n_3\
    );
\B_V_data_1_payload_A[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3113"
    )
        port map (
      I0 => add_ln840_159_reg_12004(6),
      I1 => add_ln840_159_reg_12004(7),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      O => \B_V_data_1_payload_A[9]_i_6_n_3\
    );
\B_V_data_1_payload_A[9]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"032F"
    )
        port map (
      I0 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I1 => add_ln840_159_reg_12004(4),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_159_reg_12004(5),
      O => \B_V_data_1_payload_A[9]_i_7_n_3\
    );
\B_V_data_1_payload_A[9]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FD"
    )
        port map (
      I0 => add_ln840_159_reg_12004(2),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I3 => add_ln840_159_reg_12004(3),
      O => \B_V_data_1_payload_A[9]_i_8_n_3\
    );
\B_V_data_1_payload_A[9]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1075"
    )
        port map (
      I0 => add_ln840_159_reg_12004(0),
      I1 => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      I2 => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      I3 => add_ln840_159_reg_12004(1),
      O => \B_V_data_1_payload_A[9]_i_9_n_3\
    );
\B_V_data_1_payload_A_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[0]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[0]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_fu_10443_p2,
      CO(0) => \B_V_data_1_payload_A_reg[0]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => empty_fu_768(10),
      DI(0) => \B_V_data_1_payload_A[0]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[0]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(0),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[0]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[0]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[0]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[0]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[0]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[0]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[0]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[0]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[0]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[0]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[0]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[0]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[0]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[0]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[0]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[10]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_10_fu_10683_p2,
      CO(0) => \B_V_data_1_payload_A_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln840_175_reg_12009(10),
      DI(0) => \B_V_data_1_payload_A[10]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(10),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[10]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[10]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[10]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[10]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[10]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[10]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[10]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[10]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[10]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[10]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[10]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[10]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[10]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[10]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[10]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[11]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[11]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_11_fu_10707_p2,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln840_191_reg_12014(10),
      DI(0) => \B_V_data_1_payload_A[11]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[11]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(11),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[11]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[11]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[11]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[11]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[11]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[11]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[11]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[11]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[11]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[11]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[11]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[11]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[11]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[11]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[12]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[12]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_12_fu_10731_p2,
      CO(0) => \B_V_data_1_payload_A_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln840_207_reg_12019(10),
      DI(0) => \B_V_data_1_payload_A[12]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[12]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(12),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[12]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[12]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[12]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[12]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[12]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[12]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[12]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[12]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[12]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[12]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[12]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[12]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[12]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[12]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[12]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[12]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[13]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[13]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_13_fu_10755_p2,
      CO(0) => \B_V_data_1_payload_A_reg[13]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln840_223_reg_12024(10),
      DI(0) => \B_V_data_1_payload_A[13]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[13]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(13),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[13]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[13]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[13]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[13]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[13]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[13]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[13]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[13]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[13]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[13]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[13]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[13]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[13]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[13]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[13]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[13]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[13]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[14]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[14]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_14_fu_10779_p2,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln840_239_reg_12029(10),
      DI(0) => \B_V_data_1_payload_A[14]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[14]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(14),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[14]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[14]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[14]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[14]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[14]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[14]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[14]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[14]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[14]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[14]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[14]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[14]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[14]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[14]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[15]_i_3_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[15]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_15_fu_10803_p2,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln840_255_reg_12034(10),
      DI(0) => \B_V_data_1_payload_A[15]_i_4_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[15]_i_2_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(15),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_2_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[15]_i_5_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_6_n_3\
    );
\B_V_data_1_payload_A_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[15]_i_3_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[15]_i_3_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[15]_i_3_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[15]_i_3_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[15]_i_7_n_3\,
      DI(2) => \B_V_data_1_payload_A[15]_i_8_n_3\,
      DI(1) => \B_V_data_1_payload_A[15]_i_9_n_3\,
      DI(0) => \B_V_data_1_payload_A[15]_i_10_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[15]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[15]_i_11_n_3\,
      S(2) => \B_V_data_1_payload_A[15]_i_12_n_3\,
      S(1) => \B_V_data_1_payload_A[15]_i_13_n_3\,
      S(0) => \B_V_data_1_payload_A[15]_i_14_n_3\
    );
\B_V_data_1_payload_A_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[1]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[1]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_1_fu_10467_p2,
      CO(0) => \B_V_data_1_payload_A_reg[1]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => empty_115_fu_772(10),
      DI(0) => \B_V_data_1_payload_A[1]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[1]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(1),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[1]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[1]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[1]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[1]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[1]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[1]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[1]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[1]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[1]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[1]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[1]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[1]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[1]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[1]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[1]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[1]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[2]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[2]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_2_fu_10491_p2,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => empty_116_fu_776(10),
      DI(0) => \B_V_data_1_payload_A[2]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[2]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(2),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[2]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[2]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[2]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[2]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[2]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[2]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[2]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[2]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[2]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[2]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[2]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[2]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[2]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[2]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[2]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[3]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[3]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_3_fu_10515_p2,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => empty_117_fu_780(10),
      DI(0) => \B_V_data_1_payload_A[3]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[3]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(3),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[3]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[3]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[3]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[3]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[3]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[3]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[3]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[3]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[3]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[3]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[3]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[3]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[3]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[3]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[4]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[4]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_4_fu_10539_p2,
      CO(0) => \B_V_data_1_payload_A_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => empty_118_fu_784(10),
      DI(0) => \B_V_data_1_payload_A[4]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[4]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(4),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[4]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[4]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[4]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[4]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[4]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[4]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[4]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[4]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[4]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[4]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[4]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[4]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[4]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[4]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[4]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[4]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[5]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[5]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_5_fu_10563_p2,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => empty_119_fu_788(10),
      DI(0) => \B_V_data_1_payload_A[5]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[5]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(5),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[5]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[5]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[5]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[5]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[5]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[5]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[5]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[5]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[5]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[5]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[5]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[5]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[5]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[5]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[6]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[6]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[6]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_6_fu_10587_p2,
      CO(0) => \B_V_data_1_payload_A_reg[6]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => empty_120_fu_792(10),
      DI(0) => \B_V_data_1_payload_A[6]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[6]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(6),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[6]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[6]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[6]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[6]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[6]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[6]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[6]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[6]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[6]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[6]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[6]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[6]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[6]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[6]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[6]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[6]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[7]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_7_fu_10611_p2,
      CO(0) => \B_V_data_1_payload_A_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => empty_121_fu_796(10),
      DI(0) => \B_V_data_1_payload_A[7]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[7]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(7),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[7]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[7]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[7]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[7]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[7]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[7]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[7]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[7]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[7]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[7]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[7]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[7]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[7]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[7]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[7]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[8]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[8]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_8_fu_10635_p2,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => empty_122_fu_800(10),
      DI(0) => \B_V_data_1_payload_A[8]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[8]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(8),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[8]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[8]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[8]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[8]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[8]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[8]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[8]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[8]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[8]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[8]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[8]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[8]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[8]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[8]_i_13_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \B_V_data_1_payload_A_reg[9]_i_2_n_3\,
      CO(3 downto 2) => \NLW_B_V_data_1_payload_A_reg[9]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln1039_9_fu_10659_p2,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln840_159_reg_12004(10),
      DI(0) => \B_V_data_1_payload_A[9]_i_3_n_3\,
      O(3) => \NLW_B_V_data_1_payload_A_reg[9]_i_1_O_UNCONNECTED\(3),
      O(2) => out_V_TDATA(9),
      O(1 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3 downto 2) => B"01",
      S(1) => \B_V_data_1_payload_A[9]_i_4_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_5_n_3\
    );
\B_V_data_1_payload_A_reg[9]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \B_V_data_1_payload_A_reg[9]_i_2_n_3\,
      CO(2) => \B_V_data_1_payload_A_reg[9]_i_2_n_4\,
      CO(1) => \B_V_data_1_payload_A_reg[9]_i_2_n_5\,
      CO(0) => \B_V_data_1_payload_A_reg[9]_i_2_n_6\,
      CYINIT => '0',
      DI(3) => \B_V_data_1_payload_A[9]_i_6_n_3\,
      DI(2) => \B_V_data_1_payload_A[9]_i_7_n_3\,
      DI(1) => \B_V_data_1_payload_A[9]_i_8_n_3\,
      DI(0) => \B_V_data_1_payload_A[9]_i_9_n_3\,
      O(3 downto 0) => \NLW_B_V_data_1_payload_A_reg[9]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \B_V_data_1_payload_A[9]_i_10_n_3\,
      S(2) => \B_V_data_1_payload_A[9]_i_11_n_3\,
      S(1) => \B_V_data_1_payload_A[9]_i_12_n_3\,
      S(0) => \B_V_data_1_payload_A[9]_i_13_n_3\
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFF20000000"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => icmp_ln249_reg_11263_pp0_iter1_reg,
      I2 => icmp_ln290_reg_11935_pp0_iter1_reg,
      I3 => Q(2),
      I4 => out_V_TREADY_int_regslice,
      I5 => B_V_data_1_sel_wr,
      O => \ap_CS_iter2_fsm_reg[1]_0\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => icmp_ln249_reg_11263_pp0_iter1_reg,
      I2 => icmp_ln290_reg_11935_pp0_iter1_reg,
      I3 => Q(2),
      I4 => out_V_TREADY_int_regslice,
      O => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID
    );
\add_i_i_i3_10_15296_fu_808[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_175_reg_12009(10),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_5_fu_8865_p3(10)
    );
\add_i_i_i3_10_15296_fu_808[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_175_reg_12009(9),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_5_fu_8865_p3(9)
    );
\add_i_i_i3_10_15296_fu_808[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_175_reg_12009(8),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_5_fu_8865_p3(8)
    );
\add_i_i_i3_10_15296_fu_808[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_168_reg_11720(0),
      I1 => add_ln840_164_reg_11710(0),
      I2 => add_ln840_172_reg_11730(0),
      I3 => add_ln840_172_reg_11730(1),
      I4 => add_ln840_164_reg_11710(1),
      I5 => add_ln840_168_reg_11720(1),
      O => \add_i_i_i3_10_15296_fu_808[3]_i_10_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_170_reg_11725(0),
      I1 => xor_ln1019_347_reg_11695,
      I2 => add_ln840_167_reg_11715(0),
      I3 => add_ln840_170_reg_11725(1),
      I4 => add_ln840_167_reg_11715(1),
      O => \add_i_i_i3_10_15296_fu_808[3]_i_11_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_172_reg_11730(0),
      I1 => add_ln840_164_reg_11710(0),
      I2 => add_ln840_168_reg_11720(0),
      I3 => add_ln840_164_reg_11710(1),
      I4 => add_ln840_168_reg_11720(1),
      I5 => add_ln840_172_reg_11730(1),
      O => \add_i_i_i3_10_15296_fu_808[3]_i_12_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_172_reg_11730(0),
      I1 => add_ln840_168_reg_11720(0),
      I2 => add_ln840_164_reg_11710(0),
      O => \add_i_i_i3_10_15296_fu_808[3]_i_13_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_170_reg_11725(0),
      I1 => add_ln840_167_reg_11715(0),
      I2 => xor_ln1019_347_reg_11695,
      O => \add_i_i_i3_10_15296_fu_808[3]_i_14_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_10_15296_fu_808[3]_i_9_n_3\,
      I1 => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_10_15296_fu_808[3]_i_10_n_3\,
      O => \add_i_i_i3_10_15296_fu_808[3]_i_2_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_10_15296_fu_808[3]_i_11_n_3\,
      I1 => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_10_15296_fu_808[3]_i_12_n_3\,
      O => \add_i_i_i3_10_15296_fu_808[3]_i_3_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_347_reg_11695,
      I1 => add_ln840_167_reg_11715(0),
      I2 => add_ln840_170_reg_11725(0),
      I3 => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_10\,
      I4 => \add_i_i_i3_10_15296_fu_808[3]_i_13_n_3\,
      O => \add_i_i_i3_10_15296_fu_808[3]_i_4_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_i_i_i3_10_15296_fu_808[3]_i_10_n_3\,
      I1 => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_10_15296_fu_808[3]_i_9_n_3\,
      I3 => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_7\,
      I4 => \add_i_i_i3_10_15296_fu_808[7]_i_9_n_3\,
      O => \add_i_i_i3_10_15296_fu_808[3]_i_5_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_10_15296_fu_808[3]_i_3_n_3\,
      I1 => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_10_15296_fu_808[3]_i_9_n_3\,
      I3 => \add_i_i_i3_10_15296_fu_808[3]_i_10_n_3\,
      O => \add_i_i_i3_10_15296_fu_808[3]_i_6_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_10_15296_fu_808[3]_i_11_n_3\,
      I1 => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_10_15296_fu_808[3]_i_12_n_3\,
      I3 => \add_i_i_i3_10_15296_fu_808[3]_i_4_n_3\,
      O => \add_i_i_i3_10_15296_fu_808[3]_i_7_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_164_reg_11710(0),
      I1 => add_ln840_168_reg_11720(0),
      I2 => add_ln840_172_reg_11730(0),
      I3 => \add_i_i_i3_10_15296_fu_808[3]_i_14_n_3\,
      I4 => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_10\,
      O => \add_i_i_i3_10_15296_fu_808[3]_i_8_n_3\
    );
\add_i_i_i3_10_15296_fu_808[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_170_reg_11725(1),
      I1 => add_ln840_167_reg_11715(1),
      I2 => add_ln840_170_reg_11725(0),
      I3 => xor_ln1019_347_reg_11695,
      I4 => add_ln840_167_reg_11715(0),
      O => \add_i_i_i3_10_15296_fu_808[3]_i_9_n_3\
    );
\add_i_i_i3_10_15296_fu_808[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_175_reg_12009(1),
      I2 => add_ln840_163_reg_11705(1),
      I3 => add_ln840_161_reg_11700(1),
      O => \add_i_i_i3_10_15296_fu_808[7]_i_10_n_3\
    );
\add_i_i_i3_10_15296_fu_808[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_175_reg_12009(0),
      I2 => add_ln840_163_reg_11705(0),
      I3 => add_ln840_161_reg_11700(0),
      O => \add_i_i_i3_10_15296_fu_808[7]_i_11_n_3\
    );
\add_i_i_i3_10_15296_fu_808[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_175_reg_12009(3),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_5_fu_8865_p3(3)
    );
\add_i_i_i3_10_15296_fu_808[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_161_reg_11700(1),
      I1 => add_ln840_163_reg_11705(1),
      I2 => add_ln840_175_reg_12009(1),
      I3 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I4 => add_ln840_175_reg_12009(2),
      O => \add_i_i_i3_10_15296_fu_808[7]_i_13_n_3\
    );
\add_i_i_i3_10_15296_fu_808[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_i_i_i3_10_15296_fu_808[7]_i_11_n_3\,
      I1 => add_ln840_163_reg_11705(1),
      I2 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I3 => add_ln840_175_reg_12009(1),
      I4 => add_ln840_161_reg_11700(1),
      O => \add_i_i_i3_10_15296_fu_808[7]_i_14_n_3\
    );
\add_i_i_i3_10_15296_fu_808[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_175_reg_12009(0),
      I2 => add_ln840_163_reg_11705(0),
      I3 => add_ln840_161_reg_11700(0),
      O => \add_i_i_i3_10_15296_fu_808[7]_i_15_n_3\
    );
\add_i_i_i3_10_15296_fu_808[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_i_i_i3_10_15296_fu_808[7]_i_9_n_3\,
      I1 => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_7\,
      I2 => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_10\,
      O => \add_i_i_i3_10_15296_fu_808[7]_i_3_n_3\
    );
\add_i_i_i3_10_15296_fu_808[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_175_reg_12009(7),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_5_fu_8865_p3(7)
    );
\add_i_i_i3_10_15296_fu_808[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_175_reg_12009(6),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_5_fu_8865_p3(6)
    );
\add_i_i_i3_10_15296_fu_808[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_175_reg_12009(5),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_5_fu_8865_p3(5)
    );
\add_i_i_i3_10_15296_fu_808[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_175_reg_12009(4),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_5_fu_8865_p3(4)
    );
\add_i_i_i3_10_15296_fu_808[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_168_reg_11720(0),
      I1 => add_ln840_164_reg_11710(0),
      I2 => add_ln840_172_reg_11730(0),
      I3 => add_ln840_172_reg_11730(1),
      I4 => add_ln840_168_reg_11720(1),
      I5 => add_ln840_164_reg_11710(1),
      O => \add_i_i_i3_10_15296_fu_808[7]_i_9_n_3\
    );
\add_i_i_i3_10_15296_fu_808_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_175_fu_9904_p2(0),
      Q => add_ln840_175_reg_12009(0),
      R => '0'
    );
\add_i_i_i3_10_15296_fu_808_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_175_fu_9904_p2(10),
      Q => add_ln840_175_reg_12009(10),
      R => '0'
    );
\add_i_i_i3_10_15296_fu_808_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_10_15296_fu_808_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_10_15296_fu_808_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_10_15296_fu_808_reg[10]_i_1_n_5\,
      CO(0) => \add_i_i_i3_10_15296_fu_808_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_10_15296_fu_808_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_175_fu_9904_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_8\,
      S(1) => \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_9\,
      S(0) => \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_10\
    );
\add_i_i_i3_10_15296_fu_808_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_10_15296_fu_808_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_5\,
      CO(0) => \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_10_15296_fu_808_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_8\,
      O(1) => \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_9\,
      O(0) => \add_i_i_i3_10_15296_fu_808_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_5_fu_8865_p3(10 downto 8)
    );
\add_i_i_i3_10_15296_fu_808_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_175_fu_9904_p2(1),
      Q => add_ln840_175_reg_12009(1),
      R => '0'
    );
\add_i_i_i3_10_15296_fu_808_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_175_fu_9904_p2(2),
      Q => add_ln840_175_reg_12009(2),
      R => '0'
    );
\add_i_i_i3_10_15296_fu_808_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_175_fu_9904_p2(3),
      Q => add_ln840_175_reg_12009(3),
      R => '0'
    );
\add_i_i_i3_10_15296_fu_808_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_10_15296_fu_808_reg[3]_i_1_n_3\,
      CO(2) => \add_i_i_i3_10_15296_fu_808_reg[3]_i_1_n_4\,
      CO(1) => \add_i_i_i3_10_15296_fu_808_reg[3]_i_1_n_5\,
      CO(0) => \add_i_i_i3_10_15296_fu_808_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_i_i_i3_10_15296_fu_808[3]_i_2_n_3\,
      DI(2) => \add_i_i_i3_10_15296_fu_808[3]_i_3_n_3\,
      DI(1) => \add_i_i_i3_10_15296_fu_808[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_175_fu_9904_p2(3 downto 0),
      S(3) => \add_i_i_i3_10_15296_fu_808[3]_i_5_n_3\,
      S(2) => \add_i_i_i3_10_15296_fu_808[3]_i_6_n_3\,
      S(1) => \add_i_i_i3_10_15296_fu_808[3]_i_7_n_3\,
      S(0) => \add_i_i_i3_10_15296_fu_808[3]_i_8_n_3\
    );
\add_i_i_i3_10_15296_fu_808_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_175_fu_9904_p2(4),
      Q => add_ln840_175_reg_12009(4),
      R => '0'
    );
\add_i_i_i3_10_15296_fu_808_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_175_fu_9904_p2(5),
      Q => add_ln840_175_reg_12009(5),
      R => '0'
    );
\add_i_i_i3_10_15296_fu_808_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_175_fu_9904_p2(6),
      Q => add_ln840_175_reg_12009(6),
      R => '0'
    );
\add_i_i_i3_10_15296_fu_808_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_175_fu_9904_p2(7),
      Q => add_ln840_175_reg_12009(7),
      R => '0'
    );
\add_i_i_i3_10_15296_fu_808_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_10_15296_fu_808_reg[3]_i_1_n_3\,
      CO(3) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_1_n_3\,
      CO(2) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_1_n_4\,
      CO(1) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_1_n_5\,
      CO(0) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_175_fu_9904_p2(7 downto 4),
      S(3) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_7\,
      S(2) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_8\,
      S(1) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_9\,
      S(0) => \add_i_i_i3_10_15296_fu_808[7]_i_3_n_3\
    );
\add_i_i_i3_10_15296_fu_808_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_3\,
      CO(3) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_3\,
      CO(2) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_4\,
      CO(1) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_5\,
      CO(0) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_7\,
      O(2) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_8\,
      O(1) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_9\,
      O(0) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_5_fu_8865_p3(7 downto 4)
    );
\add_i_i_i3_10_15296_fu_808_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_3\,
      CO(2) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_4\,
      CO(1) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_5\,
      CO(0) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_i_i_i3_10_15296_fu_808[7]_i_10_n_3\,
      DI(1) => \add_i_i_i3_10_15296_fu_808[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_7\,
      O(2) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_8\,
      O(1) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_9\,
      O(0) => \add_i_i_i3_10_15296_fu_808_reg[7]_i_4_n_10\,
      S(3) => select_ln272_5_fu_8865_p3(3),
      S(2) => \add_i_i_i3_10_15296_fu_808[7]_i_13_n_3\,
      S(1) => \add_i_i_i3_10_15296_fu_808[7]_i_14_n_3\,
      S(0) => \add_i_i_i3_10_15296_fu_808[7]_i_15_n_3\
    );
\add_i_i_i3_10_15296_fu_808_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_175_fu_9904_p2(8),
      Q => add_ln840_175_reg_12009(8),
      R => '0'
    );
\add_i_i_i3_10_15296_fu_808_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_175_fu_9904_p2(9),
      Q => add_ln840_175_reg_12009(9),
      R => '0'
    );
\add_i_i_i3_11_15298_fu_812[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_191_reg_12014(10),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_4_fu_8858_p3(10)
    );
\add_i_i_i3_11_15298_fu_812[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_191_reg_12014(9),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_4_fu_8858_p3(9)
    );
\add_i_i_i3_11_15298_fu_812[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_191_reg_12014(8),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_4_fu_8858_p3(8)
    );
\add_i_i_i3_11_15298_fu_812[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_184_reg_11760(0),
      I1 => add_ln840_180_reg_11750(0),
      I2 => add_ln840_188_reg_11770(0),
      I3 => add_ln840_188_reg_11770(1),
      I4 => add_ln840_180_reg_11750(1),
      I5 => add_ln840_184_reg_11760(1),
      O => \add_i_i_i3_11_15298_fu_812[3]_i_10_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_186_reg_11765(0),
      I1 => xor_ln1019_379_reg_11735,
      I2 => add_ln840_183_reg_11755(0),
      I3 => add_ln840_186_reg_11765(1),
      I4 => add_ln840_183_reg_11755(1),
      O => \add_i_i_i3_11_15298_fu_812[3]_i_11_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_188_reg_11770(0),
      I1 => add_ln840_180_reg_11750(0),
      I2 => add_ln840_184_reg_11760(0),
      I3 => add_ln840_180_reg_11750(1),
      I4 => add_ln840_184_reg_11760(1),
      I5 => add_ln840_188_reg_11770(1),
      O => \add_i_i_i3_11_15298_fu_812[3]_i_12_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_188_reg_11770(0),
      I1 => add_ln840_184_reg_11760(0),
      I2 => add_ln840_180_reg_11750(0),
      O => \add_i_i_i3_11_15298_fu_812[3]_i_13_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_186_reg_11765(0),
      I1 => add_ln840_183_reg_11755(0),
      I2 => xor_ln1019_379_reg_11735,
      O => \add_i_i_i3_11_15298_fu_812[3]_i_14_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_11_15298_fu_812[3]_i_9_n_3\,
      I1 => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_11_15298_fu_812[3]_i_10_n_3\,
      O => \add_i_i_i3_11_15298_fu_812[3]_i_2_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_11_15298_fu_812[3]_i_11_n_3\,
      I1 => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_11_15298_fu_812[3]_i_12_n_3\,
      O => \add_i_i_i3_11_15298_fu_812[3]_i_3_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_379_reg_11735,
      I1 => add_ln840_183_reg_11755(0),
      I2 => add_ln840_186_reg_11765(0),
      I3 => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_10\,
      I4 => \add_i_i_i3_11_15298_fu_812[3]_i_13_n_3\,
      O => \add_i_i_i3_11_15298_fu_812[3]_i_4_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_i_i_i3_11_15298_fu_812[3]_i_10_n_3\,
      I1 => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_11_15298_fu_812[3]_i_9_n_3\,
      I3 => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_7\,
      I4 => \add_i_i_i3_11_15298_fu_812[7]_i_9_n_3\,
      O => \add_i_i_i3_11_15298_fu_812[3]_i_5_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_11_15298_fu_812[3]_i_3_n_3\,
      I1 => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_11_15298_fu_812[3]_i_9_n_3\,
      I3 => \add_i_i_i3_11_15298_fu_812[3]_i_10_n_3\,
      O => \add_i_i_i3_11_15298_fu_812[3]_i_6_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_11_15298_fu_812[3]_i_11_n_3\,
      I1 => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_11_15298_fu_812[3]_i_12_n_3\,
      I3 => \add_i_i_i3_11_15298_fu_812[3]_i_4_n_3\,
      O => \add_i_i_i3_11_15298_fu_812[3]_i_7_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_180_reg_11750(0),
      I1 => add_ln840_184_reg_11760(0),
      I2 => add_ln840_188_reg_11770(0),
      I3 => \add_i_i_i3_11_15298_fu_812[3]_i_14_n_3\,
      I4 => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_10\,
      O => \add_i_i_i3_11_15298_fu_812[3]_i_8_n_3\
    );
\add_i_i_i3_11_15298_fu_812[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_186_reg_11765(1),
      I1 => add_ln840_183_reg_11755(1),
      I2 => add_ln840_186_reg_11765(0),
      I3 => xor_ln1019_379_reg_11735,
      I4 => add_ln840_183_reg_11755(0),
      O => \add_i_i_i3_11_15298_fu_812[3]_i_9_n_3\
    );
\add_i_i_i3_11_15298_fu_812[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_191_reg_12014(1),
      I2 => add_ln840_179_reg_11745(1),
      I3 => add_ln840_177_reg_11740(1),
      O => \add_i_i_i3_11_15298_fu_812[7]_i_10_n_3\
    );
\add_i_i_i3_11_15298_fu_812[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_191_reg_12014(0),
      I2 => add_ln840_179_reg_11745(0),
      I3 => add_ln840_177_reg_11740(0),
      O => \add_i_i_i3_11_15298_fu_812[7]_i_11_n_3\
    );
\add_i_i_i3_11_15298_fu_812[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_191_reg_12014(3),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_4_fu_8858_p3(3)
    );
\add_i_i_i3_11_15298_fu_812[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_177_reg_11740(1),
      I1 => add_ln840_179_reg_11745(1),
      I2 => add_ln840_191_reg_12014(1),
      I3 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I4 => add_ln840_191_reg_12014(2),
      O => \add_i_i_i3_11_15298_fu_812[7]_i_13_n_3\
    );
\add_i_i_i3_11_15298_fu_812[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_i_i_i3_11_15298_fu_812[7]_i_11_n_3\,
      I1 => add_ln840_179_reg_11745(1),
      I2 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I3 => add_ln840_191_reg_12014(1),
      I4 => add_ln840_177_reg_11740(1),
      O => \add_i_i_i3_11_15298_fu_812[7]_i_14_n_3\
    );
\add_i_i_i3_11_15298_fu_812[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_191_reg_12014(0),
      I2 => add_ln840_179_reg_11745(0),
      I3 => add_ln840_177_reg_11740(0),
      O => \add_i_i_i3_11_15298_fu_812[7]_i_15_n_3\
    );
\add_i_i_i3_11_15298_fu_812[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_i_i_i3_11_15298_fu_812[7]_i_9_n_3\,
      I1 => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_7\,
      I2 => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_10\,
      O => \add_i_i_i3_11_15298_fu_812[7]_i_3_n_3\
    );
\add_i_i_i3_11_15298_fu_812[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_191_reg_12014(7),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_4_fu_8858_p3(7)
    );
\add_i_i_i3_11_15298_fu_812[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_191_reg_12014(6),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_4_fu_8858_p3(6)
    );
\add_i_i_i3_11_15298_fu_812[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_191_reg_12014(5),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_4_fu_8858_p3(5)
    );
\add_i_i_i3_11_15298_fu_812[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_191_reg_12014(4),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_4_fu_8858_p3(4)
    );
\add_i_i_i3_11_15298_fu_812[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_184_reg_11760(0),
      I1 => add_ln840_180_reg_11750(0),
      I2 => add_ln840_188_reg_11770(0),
      I3 => add_ln840_188_reg_11770(1),
      I4 => add_ln840_184_reg_11760(1),
      I5 => add_ln840_180_reg_11750(1),
      O => \add_i_i_i3_11_15298_fu_812[7]_i_9_n_3\
    );
\add_i_i_i3_11_15298_fu_812_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_191_fu_9992_p2(0),
      Q => add_ln840_191_reg_12014(0),
      R => '0'
    );
\add_i_i_i3_11_15298_fu_812_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_191_fu_9992_p2(10),
      Q => add_ln840_191_reg_12014(10),
      R => '0'
    );
\add_i_i_i3_11_15298_fu_812_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_11_15298_fu_812_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_11_15298_fu_812_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_11_15298_fu_812_reg[10]_i_1_n_5\,
      CO(0) => \add_i_i_i3_11_15298_fu_812_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_11_15298_fu_812_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_191_fu_9992_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_8\,
      S(1) => \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_9\,
      S(0) => \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_10\
    );
\add_i_i_i3_11_15298_fu_812_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_11_15298_fu_812_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_5\,
      CO(0) => \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_11_15298_fu_812_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_8\,
      O(1) => \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_9\,
      O(0) => \add_i_i_i3_11_15298_fu_812_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_4_fu_8858_p3(10 downto 8)
    );
\add_i_i_i3_11_15298_fu_812_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_191_fu_9992_p2(1),
      Q => add_ln840_191_reg_12014(1),
      R => '0'
    );
\add_i_i_i3_11_15298_fu_812_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_191_fu_9992_p2(2),
      Q => add_ln840_191_reg_12014(2),
      R => '0'
    );
\add_i_i_i3_11_15298_fu_812_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_191_fu_9992_p2(3),
      Q => add_ln840_191_reg_12014(3),
      R => '0'
    );
\add_i_i_i3_11_15298_fu_812_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_11_15298_fu_812_reg[3]_i_1_n_3\,
      CO(2) => \add_i_i_i3_11_15298_fu_812_reg[3]_i_1_n_4\,
      CO(1) => \add_i_i_i3_11_15298_fu_812_reg[3]_i_1_n_5\,
      CO(0) => \add_i_i_i3_11_15298_fu_812_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_i_i_i3_11_15298_fu_812[3]_i_2_n_3\,
      DI(2) => \add_i_i_i3_11_15298_fu_812[3]_i_3_n_3\,
      DI(1) => \add_i_i_i3_11_15298_fu_812[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_191_fu_9992_p2(3 downto 0),
      S(3) => \add_i_i_i3_11_15298_fu_812[3]_i_5_n_3\,
      S(2) => \add_i_i_i3_11_15298_fu_812[3]_i_6_n_3\,
      S(1) => \add_i_i_i3_11_15298_fu_812[3]_i_7_n_3\,
      S(0) => \add_i_i_i3_11_15298_fu_812[3]_i_8_n_3\
    );
\add_i_i_i3_11_15298_fu_812_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_191_fu_9992_p2(4),
      Q => add_ln840_191_reg_12014(4),
      R => '0'
    );
\add_i_i_i3_11_15298_fu_812_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_191_fu_9992_p2(5),
      Q => add_ln840_191_reg_12014(5),
      R => '0'
    );
\add_i_i_i3_11_15298_fu_812_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_191_fu_9992_p2(6),
      Q => add_ln840_191_reg_12014(6),
      R => '0'
    );
\add_i_i_i3_11_15298_fu_812_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_191_fu_9992_p2(7),
      Q => add_ln840_191_reg_12014(7),
      R => '0'
    );
\add_i_i_i3_11_15298_fu_812_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_11_15298_fu_812_reg[3]_i_1_n_3\,
      CO(3) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_1_n_3\,
      CO(2) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_1_n_4\,
      CO(1) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_1_n_5\,
      CO(0) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_191_fu_9992_p2(7 downto 4),
      S(3) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_7\,
      S(2) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_8\,
      S(1) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_9\,
      S(0) => \add_i_i_i3_11_15298_fu_812[7]_i_3_n_3\
    );
\add_i_i_i3_11_15298_fu_812_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_3\,
      CO(3) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_3\,
      CO(2) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_4\,
      CO(1) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_5\,
      CO(0) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_7\,
      O(2) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_8\,
      O(1) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_9\,
      O(0) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_4_fu_8858_p3(7 downto 4)
    );
\add_i_i_i3_11_15298_fu_812_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_3\,
      CO(2) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_4\,
      CO(1) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_5\,
      CO(0) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_i_i_i3_11_15298_fu_812[7]_i_10_n_3\,
      DI(1) => \add_i_i_i3_11_15298_fu_812[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_7\,
      O(2) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_8\,
      O(1) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_9\,
      O(0) => \add_i_i_i3_11_15298_fu_812_reg[7]_i_4_n_10\,
      S(3) => select_ln272_4_fu_8858_p3(3),
      S(2) => \add_i_i_i3_11_15298_fu_812[7]_i_13_n_3\,
      S(1) => \add_i_i_i3_11_15298_fu_812[7]_i_14_n_3\,
      S(0) => \add_i_i_i3_11_15298_fu_812[7]_i_15_n_3\
    );
\add_i_i_i3_11_15298_fu_812_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_191_fu_9992_p2(8),
      Q => add_ln840_191_reg_12014(8),
      R => '0'
    );
\add_i_i_i3_11_15298_fu_812_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_191_fu_9992_p2(9),
      Q => add_ln840_191_reg_12014(9),
      R => '0'
    );
\add_i_i_i3_12_15300_fu_816[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_207_reg_12019(10),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_3_fu_8851_p3(10)
    );
\add_i_i_i3_12_15300_fu_816[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_207_reg_12019(9),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_3_fu_8851_p3(9)
    );
\add_i_i_i3_12_15300_fu_816[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_207_reg_12019(8),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_3_fu_8851_p3(8)
    );
\add_i_i_i3_12_15300_fu_816[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_200_reg_11800(0),
      I1 => add_ln840_196_reg_11790(0),
      I2 => add_ln840_204_reg_11810(0),
      I3 => add_ln840_204_reg_11810(1),
      I4 => add_ln840_196_reg_11790(1),
      I5 => add_ln840_200_reg_11800(1),
      O => \add_i_i_i3_12_15300_fu_816[3]_i_10_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_202_reg_11805(0),
      I1 => xor_ln1019_411_reg_11775,
      I2 => add_ln840_199_reg_11795(0),
      I3 => add_ln840_202_reg_11805(1),
      I4 => add_ln840_199_reg_11795(1),
      O => \add_i_i_i3_12_15300_fu_816[3]_i_11_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_204_reg_11810(0),
      I1 => add_ln840_196_reg_11790(0),
      I2 => add_ln840_200_reg_11800(0),
      I3 => add_ln840_196_reg_11790(1),
      I4 => add_ln840_200_reg_11800(1),
      I5 => add_ln840_204_reg_11810(1),
      O => \add_i_i_i3_12_15300_fu_816[3]_i_12_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_204_reg_11810(0),
      I1 => add_ln840_200_reg_11800(0),
      I2 => add_ln840_196_reg_11790(0),
      O => \add_i_i_i3_12_15300_fu_816[3]_i_13_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_202_reg_11805(0),
      I1 => add_ln840_199_reg_11795(0),
      I2 => xor_ln1019_411_reg_11775,
      O => \add_i_i_i3_12_15300_fu_816[3]_i_14_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_12_15300_fu_816[3]_i_9_n_3\,
      I1 => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_12_15300_fu_816[3]_i_10_n_3\,
      O => \add_i_i_i3_12_15300_fu_816[3]_i_2_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_12_15300_fu_816[3]_i_11_n_3\,
      I1 => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_12_15300_fu_816[3]_i_12_n_3\,
      O => \add_i_i_i3_12_15300_fu_816[3]_i_3_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_411_reg_11775,
      I1 => add_ln840_199_reg_11795(0),
      I2 => add_ln840_202_reg_11805(0),
      I3 => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_10\,
      I4 => \add_i_i_i3_12_15300_fu_816[3]_i_13_n_3\,
      O => \add_i_i_i3_12_15300_fu_816[3]_i_4_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_i_i_i3_12_15300_fu_816[3]_i_10_n_3\,
      I1 => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_12_15300_fu_816[3]_i_9_n_3\,
      I3 => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_7\,
      I4 => \add_i_i_i3_12_15300_fu_816[7]_i_9_n_3\,
      O => \add_i_i_i3_12_15300_fu_816[3]_i_5_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_12_15300_fu_816[3]_i_3_n_3\,
      I1 => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_12_15300_fu_816[3]_i_9_n_3\,
      I3 => \add_i_i_i3_12_15300_fu_816[3]_i_10_n_3\,
      O => \add_i_i_i3_12_15300_fu_816[3]_i_6_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_12_15300_fu_816[3]_i_11_n_3\,
      I1 => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_12_15300_fu_816[3]_i_12_n_3\,
      I3 => \add_i_i_i3_12_15300_fu_816[3]_i_4_n_3\,
      O => \add_i_i_i3_12_15300_fu_816[3]_i_7_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_196_reg_11790(0),
      I1 => add_ln840_200_reg_11800(0),
      I2 => add_ln840_204_reg_11810(0),
      I3 => \add_i_i_i3_12_15300_fu_816[3]_i_14_n_3\,
      I4 => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_10\,
      O => \add_i_i_i3_12_15300_fu_816[3]_i_8_n_3\
    );
\add_i_i_i3_12_15300_fu_816[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_202_reg_11805(1),
      I1 => add_ln840_199_reg_11795(1),
      I2 => add_ln840_202_reg_11805(0),
      I3 => xor_ln1019_411_reg_11775,
      I4 => add_ln840_199_reg_11795(0),
      O => \add_i_i_i3_12_15300_fu_816[3]_i_9_n_3\
    );
\add_i_i_i3_12_15300_fu_816[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_207_reg_12019(1),
      I2 => add_ln840_195_reg_11785(1),
      I3 => add_ln840_193_reg_11780(1),
      O => \add_i_i_i3_12_15300_fu_816[7]_i_10_n_3\
    );
\add_i_i_i3_12_15300_fu_816[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_207_reg_12019(0),
      I2 => add_ln840_195_reg_11785(0),
      I3 => add_ln840_193_reg_11780(0),
      O => \add_i_i_i3_12_15300_fu_816[7]_i_11_n_3\
    );
\add_i_i_i3_12_15300_fu_816[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_207_reg_12019(3),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_3_fu_8851_p3(3)
    );
\add_i_i_i3_12_15300_fu_816[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_193_reg_11780(1),
      I1 => add_ln840_195_reg_11785(1),
      I2 => add_ln840_207_reg_12019(1),
      I3 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I4 => add_ln840_207_reg_12019(2),
      O => \add_i_i_i3_12_15300_fu_816[7]_i_13_n_3\
    );
\add_i_i_i3_12_15300_fu_816[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_i_i_i3_12_15300_fu_816[7]_i_11_n_3\,
      I1 => add_ln840_195_reg_11785(1),
      I2 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I3 => add_ln840_207_reg_12019(1),
      I4 => add_ln840_193_reg_11780(1),
      O => \add_i_i_i3_12_15300_fu_816[7]_i_14_n_3\
    );
\add_i_i_i3_12_15300_fu_816[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_207_reg_12019(0),
      I2 => add_ln840_195_reg_11785(0),
      I3 => add_ln840_193_reg_11780(0),
      O => \add_i_i_i3_12_15300_fu_816[7]_i_15_n_3\
    );
\add_i_i_i3_12_15300_fu_816[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_i_i_i3_12_15300_fu_816[7]_i_9_n_3\,
      I1 => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_7\,
      I2 => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_10\,
      O => \add_i_i_i3_12_15300_fu_816[7]_i_3_n_3\
    );
\add_i_i_i3_12_15300_fu_816[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_207_reg_12019(7),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_3_fu_8851_p3(7)
    );
\add_i_i_i3_12_15300_fu_816[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_207_reg_12019(6),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_3_fu_8851_p3(6)
    );
\add_i_i_i3_12_15300_fu_816[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_207_reg_12019(5),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_3_fu_8851_p3(5)
    );
\add_i_i_i3_12_15300_fu_816[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_207_reg_12019(4),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_3_fu_8851_p3(4)
    );
\add_i_i_i3_12_15300_fu_816[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_200_reg_11800(0),
      I1 => add_ln840_196_reg_11790(0),
      I2 => add_ln840_204_reg_11810(0),
      I3 => add_ln840_204_reg_11810(1),
      I4 => add_ln840_200_reg_11800(1),
      I5 => add_ln840_196_reg_11790(1),
      O => \add_i_i_i3_12_15300_fu_816[7]_i_9_n_3\
    );
\add_i_i_i3_12_15300_fu_816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_207_fu_10080_p2(0),
      Q => add_ln840_207_reg_12019(0),
      R => '0'
    );
\add_i_i_i3_12_15300_fu_816_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_207_fu_10080_p2(10),
      Q => add_ln840_207_reg_12019(10),
      R => '0'
    );
\add_i_i_i3_12_15300_fu_816_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_12_15300_fu_816_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_12_15300_fu_816_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_12_15300_fu_816_reg[10]_i_1_n_5\,
      CO(0) => \add_i_i_i3_12_15300_fu_816_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_12_15300_fu_816_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_207_fu_10080_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_8\,
      S(1) => \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_9\,
      S(0) => \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_10\
    );
\add_i_i_i3_12_15300_fu_816_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_12_15300_fu_816_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_5\,
      CO(0) => \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_12_15300_fu_816_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_8\,
      O(1) => \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_9\,
      O(0) => \add_i_i_i3_12_15300_fu_816_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_3_fu_8851_p3(10 downto 8)
    );
\add_i_i_i3_12_15300_fu_816_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_207_fu_10080_p2(1),
      Q => add_ln840_207_reg_12019(1),
      R => '0'
    );
\add_i_i_i3_12_15300_fu_816_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_207_fu_10080_p2(2),
      Q => add_ln840_207_reg_12019(2),
      R => '0'
    );
\add_i_i_i3_12_15300_fu_816_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_207_fu_10080_p2(3),
      Q => add_ln840_207_reg_12019(3),
      R => '0'
    );
\add_i_i_i3_12_15300_fu_816_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_12_15300_fu_816_reg[3]_i_1_n_3\,
      CO(2) => \add_i_i_i3_12_15300_fu_816_reg[3]_i_1_n_4\,
      CO(1) => \add_i_i_i3_12_15300_fu_816_reg[3]_i_1_n_5\,
      CO(0) => \add_i_i_i3_12_15300_fu_816_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_i_i_i3_12_15300_fu_816[3]_i_2_n_3\,
      DI(2) => \add_i_i_i3_12_15300_fu_816[3]_i_3_n_3\,
      DI(1) => \add_i_i_i3_12_15300_fu_816[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_207_fu_10080_p2(3 downto 0),
      S(3) => \add_i_i_i3_12_15300_fu_816[3]_i_5_n_3\,
      S(2) => \add_i_i_i3_12_15300_fu_816[3]_i_6_n_3\,
      S(1) => \add_i_i_i3_12_15300_fu_816[3]_i_7_n_3\,
      S(0) => \add_i_i_i3_12_15300_fu_816[3]_i_8_n_3\
    );
\add_i_i_i3_12_15300_fu_816_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_207_fu_10080_p2(4),
      Q => add_ln840_207_reg_12019(4),
      R => '0'
    );
\add_i_i_i3_12_15300_fu_816_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_207_fu_10080_p2(5),
      Q => add_ln840_207_reg_12019(5),
      R => '0'
    );
\add_i_i_i3_12_15300_fu_816_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_207_fu_10080_p2(6),
      Q => add_ln840_207_reg_12019(6),
      R => '0'
    );
\add_i_i_i3_12_15300_fu_816_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_207_fu_10080_p2(7),
      Q => add_ln840_207_reg_12019(7),
      R => '0'
    );
\add_i_i_i3_12_15300_fu_816_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_12_15300_fu_816_reg[3]_i_1_n_3\,
      CO(3) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_1_n_3\,
      CO(2) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_1_n_4\,
      CO(1) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_1_n_5\,
      CO(0) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_207_fu_10080_p2(7 downto 4),
      S(3) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_7\,
      S(2) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_8\,
      S(1) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_9\,
      S(0) => \add_i_i_i3_12_15300_fu_816[7]_i_3_n_3\
    );
\add_i_i_i3_12_15300_fu_816_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_3\,
      CO(3) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_3\,
      CO(2) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_4\,
      CO(1) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_5\,
      CO(0) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_7\,
      O(2) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_8\,
      O(1) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_9\,
      O(0) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_3_fu_8851_p3(7 downto 4)
    );
\add_i_i_i3_12_15300_fu_816_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_3\,
      CO(2) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_4\,
      CO(1) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_5\,
      CO(0) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_i_i_i3_12_15300_fu_816[7]_i_10_n_3\,
      DI(1) => \add_i_i_i3_12_15300_fu_816[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_7\,
      O(2) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_8\,
      O(1) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_9\,
      O(0) => \add_i_i_i3_12_15300_fu_816_reg[7]_i_4_n_10\,
      S(3) => select_ln272_3_fu_8851_p3(3),
      S(2) => \add_i_i_i3_12_15300_fu_816[7]_i_13_n_3\,
      S(1) => \add_i_i_i3_12_15300_fu_816[7]_i_14_n_3\,
      S(0) => \add_i_i_i3_12_15300_fu_816[7]_i_15_n_3\
    );
\add_i_i_i3_12_15300_fu_816_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_207_fu_10080_p2(8),
      Q => add_ln840_207_reg_12019(8),
      R => '0'
    );
\add_i_i_i3_12_15300_fu_816_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_207_fu_10080_p2(9),
      Q => add_ln840_207_reg_12019(9),
      R => '0'
    );
\add_i_i_i3_13_15302_fu_820[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_223_reg_12024(10),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_2_fu_8844_p3(10)
    );
\add_i_i_i3_13_15302_fu_820[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_223_reg_12024(9),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_2_fu_8844_p3(9)
    );
\add_i_i_i3_13_15302_fu_820[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_223_reg_12024(8),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_2_fu_8844_p3(8)
    );
\add_i_i_i3_13_15302_fu_820[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_216_reg_11840(0),
      I1 => add_ln840_212_reg_11830(0),
      I2 => add_ln840_220_reg_11850(0),
      I3 => add_ln840_220_reg_11850(1),
      I4 => add_ln840_212_reg_11830(1),
      I5 => add_ln840_216_reg_11840(1),
      O => \add_i_i_i3_13_15302_fu_820[3]_i_10_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_218_reg_11845(0),
      I1 => xor_ln1019_443_reg_11815,
      I2 => add_ln840_215_reg_11835(0),
      I3 => add_ln840_218_reg_11845(1),
      I4 => add_ln840_215_reg_11835(1),
      O => \add_i_i_i3_13_15302_fu_820[3]_i_11_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_220_reg_11850(0),
      I1 => add_ln840_212_reg_11830(0),
      I2 => add_ln840_216_reg_11840(0),
      I3 => add_ln840_212_reg_11830(1),
      I4 => add_ln840_216_reg_11840(1),
      I5 => add_ln840_220_reg_11850(1),
      O => \add_i_i_i3_13_15302_fu_820[3]_i_12_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_220_reg_11850(0),
      I1 => add_ln840_216_reg_11840(0),
      I2 => add_ln840_212_reg_11830(0),
      O => \add_i_i_i3_13_15302_fu_820[3]_i_13_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_218_reg_11845(0),
      I1 => add_ln840_215_reg_11835(0),
      I2 => xor_ln1019_443_reg_11815,
      O => \add_i_i_i3_13_15302_fu_820[3]_i_14_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_13_15302_fu_820[3]_i_9_n_3\,
      I1 => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_13_15302_fu_820[3]_i_10_n_3\,
      O => \add_i_i_i3_13_15302_fu_820[3]_i_2_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_13_15302_fu_820[3]_i_11_n_3\,
      I1 => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_13_15302_fu_820[3]_i_12_n_3\,
      O => \add_i_i_i3_13_15302_fu_820[3]_i_3_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_443_reg_11815,
      I1 => add_ln840_215_reg_11835(0),
      I2 => add_ln840_218_reg_11845(0),
      I3 => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_10\,
      I4 => \add_i_i_i3_13_15302_fu_820[3]_i_13_n_3\,
      O => \add_i_i_i3_13_15302_fu_820[3]_i_4_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_i_i_i3_13_15302_fu_820[3]_i_10_n_3\,
      I1 => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_13_15302_fu_820[3]_i_9_n_3\,
      I3 => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_7\,
      I4 => \add_i_i_i3_13_15302_fu_820[7]_i_9_n_3\,
      O => \add_i_i_i3_13_15302_fu_820[3]_i_5_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_13_15302_fu_820[3]_i_3_n_3\,
      I1 => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_13_15302_fu_820[3]_i_9_n_3\,
      I3 => \add_i_i_i3_13_15302_fu_820[3]_i_10_n_3\,
      O => \add_i_i_i3_13_15302_fu_820[3]_i_6_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_13_15302_fu_820[3]_i_11_n_3\,
      I1 => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_13_15302_fu_820[3]_i_12_n_3\,
      I3 => \add_i_i_i3_13_15302_fu_820[3]_i_4_n_3\,
      O => \add_i_i_i3_13_15302_fu_820[3]_i_7_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_212_reg_11830(0),
      I1 => add_ln840_216_reg_11840(0),
      I2 => add_ln840_220_reg_11850(0),
      I3 => \add_i_i_i3_13_15302_fu_820[3]_i_14_n_3\,
      I4 => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_10\,
      O => \add_i_i_i3_13_15302_fu_820[3]_i_8_n_3\
    );
\add_i_i_i3_13_15302_fu_820[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_218_reg_11845(1),
      I1 => add_ln840_215_reg_11835(1),
      I2 => add_ln840_218_reg_11845(0),
      I3 => xor_ln1019_443_reg_11815,
      I4 => add_ln840_215_reg_11835(0),
      O => \add_i_i_i3_13_15302_fu_820[3]_i_9_n_3\
    );
\add_i_i_i3_13_15302_fu_820[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_223_reg_12024(1),
      I2 => add_ln840_211_reg_11825(1),
      I3 => add_ln840_209_reg_11820(1),
      O => \add_i_i_i3_13_15302_fu_820[7]_i_10_n_3\
    );
\add_i_i_i3_13_15302_fu_820[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_223_reg_12024(0),
      I2 => add_ln840_211_reg_11825(0),
      I3 => add_ln840_209_reg_11820(0),
      O => \add_i_i_i3_13_15302_fu_820[7]_i_11_n_3\
    );
\add_i_i_i3_13_15302_fu_820[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_223_reg_12024(3),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_2_fu_8844_p3(3)
    );
\add_i_i_i3_13_15302_fu_820[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_209_reg_11820(1),
      I1 => add_ln840_211_reg_11825(1),
      I2 => add_ln840_223_reg_12024(1),
      I3 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I4 => add_ln840_223_reg_12024(2),
      O => \add_i_i_i3_13_15302_fu_820[7]_i_13_n_3\
    );
\add_i_i_i3_13_15302_fu_820[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_i_i_i3_13_15302_fu_820[7]_i_11_n_3\,
      I1 => add_ln840_211_reg_11825(1),
      I2 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I3 => add_ln840_223_reg_12024(1),
      I4 => add_ln840_209_reg_11820(1),
      O => \add_i_i_i3_13_15302_fu_820[7]_i_14_n_3\
    );
\add_i_i_i3_13_15302_fu_820[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_223_reg_12024(0),
      I2 => add_ln840_211_reg_11825(0),
      I3 => add_ln840_209_reg_11820(0),
      O => \add_i_i_i3_13_15302_fu_820[7]_i_15_n_3\
    );
\add_i_i_i3_13_15302_fu_820[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_i_i_i3_13_15302_fu_820[7]_i_9_n_3\,
      I1 => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_7\,
      I2 => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_10\,
      O => \add_i_i_i3_13_15302_fu_820[7]_i_3_n_3\
    );
\add_i_i_i3_13_15302_fu_820[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_223_reg_12024(7),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_2_fu_8844_p3(7)
    );
\add_i_i_i3_13_15302_fu_820[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_223_reg_12024(6),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_2_fu_8844_p3(6)
    );
\add_i_i_i3_13_15302_fu_820[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_223_reg_12024(5),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_2_fu_8844_p3(5)
    );
\add_i_i_i3_13_15302_fu_820[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_223_reg_12024(4),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_2_fu_8844_p3(4)
    );
\add_i_i_i3_13_15302_fu_820[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_216_reg_11840(0),
      I1 => add_ln840_212_reg_11830(0),
      I2 => add_ln840_220_reg_11850(0),
      I3 => add_ln840_220_reg_11850(1),
      I4 => add_ln840_216_reg_11840(1),
      I5 => add_ln840_212_reg_11830(1),
      O => \add_i_i_i3_13_15302_fu_820[7]_i_9_n_3\
    );
\add_i_i_i3_13_15302_fu_820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_223_fu_10168_p2(0),
      Q => add_ln840_223_reg_12024(0),
      R => '0'
    );
\add_i_i_i3_13_15302_fu_820_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_223_fu_10168_p2(10),
      Q => add_ln840_223_reg_12024(10),
      R => '0'
    );
\add_i_i_i3_13_15302_fu_820_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_13_15302_fu_820_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_13_15302_fu_820_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_13_15302_fu_820_reg[10]_i_1_n_5\,
      CO(0) => \add_i_i_i3_13_15302_fu_820_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_13_15302_fu_820_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_223_fu_10168_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_8\,
      S(1) => \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_9\,
      S(0) => \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_10\
    );
\add_i_i_i3_13_15302_fu_820_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_13_15302_fu_820_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_5\,
      CO(0) => \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_13_15302_fu_820_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_8\,
      O(1) => \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_9\,
      O(0) => \add_i_i_i3_13_15302_fu_820_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_2_fu_8844_p3(10 downto 8)
    );
\add_i_i_i3_13_15302_fu_820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_223_fu_10168_p2(1),
      Q => add_ln840_223_reg_12024(1),
      R => '0'
    );
\add_i_i_i3_13_15302_fu_820_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_223_fu_10168_p2(2),
      Q => add_ln840_223_reg_12024(2),
      R => '0'
    );
\add_i_i_i3_13_15302_fu_820_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_223_fu_10168_p2(3),
      Q => add_ln840_223_reg_12024(3),
      R => '0'
    );
\add_i_i_i3_13_15302_fu_820_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_13_15302_fu_820_reg[3]_i_1_n_3\,
      CO(2) => \add_i_i_i3_13_15302_fu_820_reg[3]_i_1_n_4\,
      CO(1) => \add_i_i_i3_13_15302_fu_820_reg[3]_i_1_n_5\,
      CO(0) => \add_i_i_i3_13_15302_fu_820_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_i_i_i3_13_15302_fu_820[3]_i_2_n_3\,
      DI(2) => \add_i_i_i3_13_15302_fu_820[3]_i_3_n_3\,
      DI(1) => \add_i_i_i3_13_15302_fu_820[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_223_fu_10168_p2(3 downto 0),
      S(3) => \add_i_i_i3_13_15302_fu_820[3]_i_5_n_3\,
      S(2) => \add_i_i_i3_13_15302_fu_820[3]_i_6_n_3\,
      S(1) => \add_i_i_i3_13_15302_fu_820[3]_i_7_n_3\,
      S(0) => \add_i_i_i3_13_15302_fu_820[3]_i_8_n_3\
    );
\add_i_i_i3_13_15302_fu_820_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_223_fu_10168_p2(4),
      Q => add_ln840_223_reg_12024(4),
      R => '0'
    );
\add_i_i_i3_13_15302_fu_820_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_223_fu_10168_p2(5),
      Q => add_ln840_223_reg_12024(5),
      R => '0'
    );
\add_i_i_i3_13_15302_fu_820_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_223_fu_10168_p2(6),
      Q => add_ln840_223_reg_12024(6),
      R => '0'
    );
\add_i_i_i3_13_15302_fu_820_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_223_fu_10168_p2(7),
      Q => add_ln840_223_reg_12024(7),
      R => '0'
    );
\add_i_i_i3_13_15302_fu_820_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_13_15302_fu_820_reg[3]_i_1_n_3\,
      CO(3) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_1_n_3\,
      CO(2) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_1_n_4\,
      CO(1) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_1_n_5\,
      CO(0) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_223_fu_10168_p2(7 downto 4),
      S(3) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_7\,
      S(2) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_8\,
      S(1) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_9\,
      S(0) => \add_i_i_i3_13_15302_fu_820[7]_i_3_n_3\
    );
\add_i_i_i3_13_15302_fu_820_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_3\,
      CO(3) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_3\,
      CO(2) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_4\,
      CO(1) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_5\,
      CO(0) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_7\,
      O(2) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_8\,
      O(1) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_9\,
      O(0) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_2_fu_8844_p3(7 downto 4)
    );
\add_i_i_i3_13_15302_fu_820_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_3\,
      CO(2) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_4\,
      CO(1) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_5\,
      CO(0) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_i_i_i3_13_15302_fu_820[7]_i_10_n_3\,
      DI(1) => \add_i_i_i3_13_15302_fu_820[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_7\,
      O(2) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_8\,
      O(1) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_9\,
      O(0) => \add_i_i_i3_13_15302_fu_820_reg[7]_i_4_n_10\,
      S(3) => select_ln272_2_fu_8844_p3(3),
      S(2) => \add_i_i_i3_13_15302_fu_820[7]_i_13_n_3\,
      S(1) => \add_i_i_i3_13_15302_fu_820[7]_i_14_n_3\,
      S(0) => \add_i_i_i3_13_15302_fu_820[7]_i_15_n_3\
    );
\add_i_i_i3_13_15302_fu_820_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_223_fu_10168_p2(8),
      Q => add_ln840_223_reg_12024(8),
      R => '0'
    );
\add_i_i_i3_13_15302_fu_820_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_223_fu_10168_p2(9),
      Q => add_ln840_223_reg_12024(9),
      R => '0'
    );
\add_i_i_i3_14_15304_fu_824[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_239_reg_12029(10),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_1_fu_8837_p3(10)
    );
\add_i_i_i3_14_15304_fu_824[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_239_reg_12029(9),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_1_fu_8837_p3(9)
    );
\add_i_i_i3_14_15304_fu_824[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_239_reg_12029(8),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_1_fu_8837_p3(8)
    );
\add_i_i_i3_14_15304_fu_824[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_232_reg_11880(0),
      I1 => add_ln840_228_reg_11870(0),
      I2 => add_ln840_236_reg_11890(0),
      I3 => add_ln840_236_reg_11890(1),
      I4 => add_ln840_228_reg_11870(1),
      I5 => add_ln840_232_reg_11880(1),
      O => \add_i_i_i3_14_15304_fu_824[3]_i_10_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_234_reg_11885(0),
      I1 => xor_ln1019_475_reg_11855,
      I2 => add_ln840_231_reg_11875(0),
      I3 => add_ln840_234_reg_11885(1),
      I4 => add_ln840_231_reg_11875(1),
      O => \add_i_i_i3_14_15304_fu_824[3]_i_11_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_236_reg_11890(0),
      I1 => add_ln840_228_reg_11870(0),
      I2 => add_ln840_232_reg_11880(0),
      I3 => add_ln840_228_reg_11870(1),
      I4 => add_ln840_232_reg_11880(1),
      I5 => add_ln840_236_reg_11890(1),
      O => \add_i_i_i3_14_15304_fu_824[3]_i_12_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_236_reg_11890(0),
      I1 => add_ln840_232_reg_11880(0),
      I2 => add_ln840_228_reg_11870(0),
      O => \add_i_i_i3_14_15304_fu_824[3]_i_13_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_234_reg_11885(0),
      I1 => add_ln840_231_reg_11875(0),
      I2 => xor_ln1019_475_reg_11855,
      O => \add_i_i_i3_14_15304_fu_824[3]_i_14_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_14_15304_fu_824[3]_i_9_n_3\,
      I1 => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_14_15304_fu_824[3]_i_10_n_3\,
      O => \add_i_i_i3_14_15304_fu_824[3]_i_2_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_14_15304_fu_824[3]_i_11_n_3\,
      I1 => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_14_15304_fu_824[3]_i_12_n_3\,
      O => \add_i_i_i3_14_15304_fu_824[3]_i_3_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_475_reg_11855,
      I1 => add_ln840_231_reg_11875(0),
      I2 => add_ln840_234_reg_11885(0),
      I3 => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_10\,
      I4 => \add_i_i_i3_14_15304_fu_824[3]_i_13_n_3\,
      O => \add_i_i_i3_14_15304_fu_824[3]_i_4_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_i_i_i3_14_15304_fu_824[3]_i_10_n_3\,
      I1 => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_14_15304_fu_824[3]_i_9_n_3\,
      I3 => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_7\,
      I4 => \add_i_i_i3_14_15304_fu_824[7]_i_9_n_3\,
      O => \add_i_i_i3_14_15304_fu_824[3]_i_5_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_14_15304_fu_824[3]_i_3_n_3\,
      I1 => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_14_15304_fu_824[3]_i_9_n_3\,
      I3 => \add_i_i_i3_14_15304_fu_824[3]_i_10_n_3\,
      O => \add_i_i_i3_14_15304_fu_824[3]_i_6_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_14_15304_fu_824[3]_i_11_n_3\,
      I1 => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_14_15304_fu_824[3]_i_12_n_3\,
      I3 => \add_i_i_i3_14_15304_fu_824[3]_i_4_n_3\,
      O => \add_i_i_i3_14_15304_fu_824[3]_i_7_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_228_reg_11870(0),
      I1 => add_ln840_232_reg_11880(0),
      I2 => add_ln840_236_reg_11890(0),
      I3 => \add_i_i_i3_14_15304_fu_824[3]_i_14_n_3\,
      I4 => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_10\,
      O => \add_i_i_i3_14_15304_fu_824[3]_i_8_n_3\
    );
\add_i_i_i3_14_15304_fu_824[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_234_reg_11885(1),
      I1 => add_ln840_231_reg_11875(1),
      I2 => add_ln840_234_reg_11885(0),
      I3 => xor_ln1019_475_reg_11855,
      I4 => add_ln840_231_reg_11875(0),
      O => \add_i_i_i3_14_15304_fu_824[3]_i_9_n_3\
    );
\add_i_i_i3_14_15304_fu_824[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_239_reg_12029(1),
      I2 => add_ln840_227_reg_11865(1),
      I3 => add_ln840_225_reg_11860(1),
      O => \add_i_i_i3_14_15304_fu_824[7]_i_10_n_3\
    );
\add_i_i_i3_14_15304_fu_824[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_239_reg_12029(0),
      I2 => add_ln840_227_reg_11865(0),
      I3 => add_ln840_225_reg_11860(0),
      O => \add_i_i_i3_14_15304_fu_824[7]_i_11_n_3\
    );
\add_i_i_i3_14_15304_fu_824[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_239_reg_12029(3),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_1_fu_8837_p3(3)
    );
\add_i_i_i3_14_15304_fu_824[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_225_reg_11860(1),
      I1 => add_ln840_227_reg_11865(1),
      I2 => add_ln840_239_reg_12029(1),
      I3 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I4 => add_ln840_239_reg_12029(2),
      O => \add_i_i_i3_14_15304_fu_824[7]_i_13_n_3\
    );
\add_i_i_i3_14_15304_fu_824[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_i_i_i3_14_15304_fu_824[7]_i_11_n_3\,
      I1 => add_ln840_227_reg_11865(1),
      I2 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I3 => add_ln840_239_reg_12029(1),
      I4 => add_ln840_225_reg_11860(1),
      O => \add_i_i_i3_14_15304_fu_824[7]_i_14_n_3\
    );
\add_i_i_i3_14_15304_fu_824[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_239_reg_12029(0),
      I2 => add_ln840_227_reg_11865(0),
      I3 => add_ln840_225_reg_11860(0),
      O => \add_i_i_i3_14_15304_fu_824[7]_i_15_n_3\
    );
\add_i_i_i3_14_15304_fu_824[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_i_i_i3_14_15304_fu_824[7]_i_9_n_3\,
      I1 => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_7\,
      I2 => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_10\,
      O => \add_i_i_i3_14_15304_fu_824[7]_i_3_n_3\
    );
\add_i_i_i3_14_15304_fu_824[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_239_reg_12029(7),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_1_fu_8837_p3(7)
    );
\add_i_i_i3_14_15304_fu_824[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_239_reg_12029(6),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_1_fu_8837_p3(6)
    );
\add_i_i_i3_14_15304_fu_824[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_239_reg_12029(5),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_1_fu_8837_p3(5)
    );
\add_i_i_i3_14_15304_fu_824[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_239_reg_12029(4),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_1_fu_8837_p3(4)
    );
\add_i_i_i3_14_15304_fu_824[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_232_reg_11880(0),
      I1 => add_ln840_228_reg_11870(0),
      I2 => add_ln840_236_reg_11890(0),
      I3 => add_ln840_236_reg_11890(1),
      I4 => add_ln840_232_reg_11880(1),
      I5 => add_ln840_228_reg_11870(1),
      O => \add_i_i_i3_14_15304_fu_824[7]_i_9_n_3\
    );
\add_i_i_i3_14_15304_fu_824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_239_fu_10256_p2(0),
      Q => add_ln840_239_reg_12029(0),
      R => '0'
    );
\add_i_i_i3_14_15304_fu_824_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_239_fu_10256_p2(10),
      Q => add_ln840_239_reg_12029(10),
      R => '0'
    );
\add_i_i_i3_14_15304_fu_824_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_14_15304_fu_824_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_14_15304_fu_824_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_14_15304_fu_824_reg[10]_i_1_n_5\,
      CO(0) => \add_i_i_i3_14_15304_fu_824_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_14_15304_fu_824_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_239_fu_10256_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_8\,
      S(1) => \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_9\,
      S(0) => \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_10\
    );
\add_i_i_i3_14_15304_fu_824_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_14_15304_fu_824_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_5\,
      CO(0) => \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_14_15304_fu_824_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_8\,
      O(1) => \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_9\,
      O(0) => \add_i_i_i3_14_15304_fu_824_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_1_fu_8837_p3(10 downto 8)
    );
\add_i_i_i3_14_15304_fu_824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_239_fu_10256_p2(1),
      Q => add_ln840_239_reg_12029(1),
      R => '0'
    );
\add_i_i_i3_14_15304_fu_824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_239_fu_10256_p2(2),
      Q => add_ln840_239_reg_12029(2),
      R => '0'
    );
\add_i_i_i3_14_15304_fu_824_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_239_fu_10256_p2(3),
      Q => add_ln840_239_reg_12029(3),
      R => '0'
    );
\add_i_i_i3_14_15304_fu_824_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_14_15304_fu_824_reg[3]_i_1_n_3\,
      CO(2) => \add_i_i_i3_14_15304_fu_824_reg[3]_i_1_n_4\,
      CO(1) => \add_i_i_i3_14_15304_fu_824_reg[3]_i_1_n_5\,
      CO(0) => \add_i_i_i3_14_15304_fu_824_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_i_i_i3_14_15304_fu_824[3]_i_2_n_3\,
      DI(2) => \add_i_i_i3_14_15304_fu_824[3]_i_3_n_3\,
      DI(1) => \add_i_i_i3_14_15304_fu_824[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_239_fu_10256_p2(3 downto 0),
      S(3) => \add_i_i_i3_14_15304_fu_824[3]_i_5_n_3\,
      S(2) => \add_i_i_i3_14_15304_fu_824[3]_i_6_n_3\,
      S(1) => \add_i_i_i3_14_15304_fu_824[3]_i_7_n_3\,
      S(0) => \add_i_i_i3_14_15304_fu_824[3]_i_8_n_3\
    );
\add_i_i_i3_14_15304_fu_824_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_239_fu_10256_p2(4),
      Q => add_ln840_239_reg_12029(4),
      R => '0'
    );
\add_i_i_i3_14_15304_fu_824_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_239_fu_10256_p2(5),
      Q => add_ln840_239_reg_12029(5),
      R => '0'
    );
\add_i_i_i3_14_15304_fu_824_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_239_fu_10256_p2(6),
      Q => add_ln840_239_reg_12029(6),
      R => '0'
    );
\add_i_i_i3_14_15304_fu_824_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_239_fu_10256_p2(7),
      Q => add_ln840_239_reg_12029(7),
      R => '0'
    );
\add_i_i_i3_14_15304_fu_824_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_14_15304_fu_824_reg[3]_i_1_n_3\,
      CO(3) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_1_n_3\,
      CO(2) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_1_n_4\,
      CO(1) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_1_n_5\,
      CO(0) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_239_fu_10256_p2(7 downto 4),
      S(3) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_7\,
      S(2) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_8\,
      S(1) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_9\,
      S(0) => \add_i_i_i3_14_15304_fu_824[7]_i_3_n_3\
    );
\add_i_i_i3_14_15304_fu_824_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_3\,
      CO(3) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_3\,
      CO(2) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_4\,
      CO(1) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_5\,
      CO(0) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_7\,
      O(2) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_8\,
      O(1) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_9\,
      O(0) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_1_fu_8837_p3(7 downto 4)
    );
\add_i_i_i3_14_15304_fu_824_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_3\,
      CO(2) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_4\,
      CO(1) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_5\,
      CO(0) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_i_i_i3_14_15304_fu_824[7]_i_10_n_3\,
      DI(1) => \add_i_i_i3_14_15304_fu_824[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_7\,
      O(2) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_8\,
      O(1) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_9\,
      O(0) => \add_i_i_i3_14_15304_fu_824_reg[7]_i_4_n_10\,
      S(3) => select_ln272_1_fu_8837_p3(3),
      S(2) => \add_i_i_i3_14_15304_fu_824[7]_i_13_n_3\,
      S(1) => \add_i_i_i3_14_15304_fu_824[7]_i_14_n_3\,
      S(0) => \add_i_i_i3_14_15304_fu_824[7]_i_15_n_3\
    );
\add_i_i_i3_14_15304_fu_824_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_239_fu_10256_p2(8),
      Q => add_ln840_239_reg_12029(8),
      R => '0'
    );
\add_i_i_i3_14_15304_fu_824_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_239_fu_10256_p2(9),
      Q => add_ln840_239_reg_12029(9),
      R => '0'
    );
\add_i_i_i3_15_15306_fu_828[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_255_reg_12034(10),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_fu_8830_p3(10)
    );
\add_i_i_i3_15_15306_fu_828[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_255_reg_12034(9),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_fu_8830_p3(9)
    );
\add_i_i_i3_15_15306_fu_828[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_255_reg_12034(8),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_fu_8830_p3(8)
    );
\add_i_i_i3_15_15306_fu_828[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_248_reg_11920(0),
      I1 => add_ln840_244_reg_11910(0),
      I2 => add_ln840_252_reg_11930(0),
      I3 => add_ln840_252_reg_11930(1),
      I4 => add_ln840_244_reg_11910(1),
      I5 => add_ln840_248_reg_11920(1),
      O => \add_i_i_i3_15_15306_fu_828[3]_i_10_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_250_reg_11925(0),
      I1 => xor_ln1019_507_reg_11895,
      I2 => add_ln840_247_reg_11915(0),
      I3 => add_ln840_250_reg_11925(1),
      I4 => add_ln840_247_reg_11915(1),
      O => \add_i_i_i3_15_15306_fu_828[3]_i_11_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_252_reg_11930(0),
      I1 => add_ln840_244_reg_11910(0),
      I2 => add_ln840_248_reg_11920(0),
      I3 => add_ln840_244_reg_11910(1),
      I4 => add_ln840_248_reg_11920(1),
      I5 => add_ln840_252_reg_11930(1),
      O => \add_i_i_i3_15_15306_fu_828[3]_i_12_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_252_reg_11930(0),
      I1 => add_ln840_248_reg_11920(0),
      I2 => add_ln840_244_reg_11910(0),
      O => \add_i_i_i3_15_15306_fu_828[3]_i_13_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_250_reg_11925(0),
      I1 => add_ln840_247_reg_11915(0),
      I2 => xor_ln1019_507_reg_11895,
      O => \add_i_i_i3_15_15306_fu_828[3]_i_14_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_15_15306_fu_828[3]_i_9_n_3\,
      I1 => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_15_15306_fu_828[3]_i_10_n_3\,
      O => \add_i_i_i3_15_15306_fu_828[3]_i_2_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_15_15306_fu_828[3]_i_11_n_3\,
      I1 => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_15_15306_fu_828[3]_i_12_n_3\,
      O => \add_i_i_i3_15_15306_fu_828[3]_i_3_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_507_reg_11895,
      I1 => add_ln840_247_reg_11915(0),
      I2 => add_ln840_250_reg_11925(0),
      I3 => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_10\,
      I4 => \add_i_i_i3_15_15306_fu_828[3]_i_13_n_3\,
      O => \add_i_i_i3_15_15306_fu_828[3]_i_4_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_i_i_i3_15_15306_fu_828[3]_i_10_n_3\,
      I1 => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_15_15306_fu_828[3]_i_9_n_3\,
      I3 => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_7\,
      I4 => \add_i_i_i3_15_15306_fu_828[7]_i_9_n_3\,
      O => \add_i_i_i3_15_15306_fu_828[3]_i_5_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_15_15306_fu_828[3]_i_3_n_3\,
      I1 => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_15_15306_fu_828[3]_i_9_n_3\,
      I3 => \add_i_i_i3_15_15306_fu_828[3]_i_10_n_3\,
      O => \add_i_i_i3_15_15306_fu_828[3]_i_6_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_15_15306_fu_828[3]_i_11_n_3\,
      I1 => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_15_15306_fu_828[3]_i_12_n_3\,
      I3 => \add_i_i_i3_15_15306_fu_828[3]_i_4_n_3\,
      O => \add_i_i_i3_15_15306_fu_828[3]_i_7_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_244_reg_11910(0),
      I1 => add_ln840_248_reg_11920(0),
      I2 => add_ln840_252_reg_11930(0),
      I3 => \add_i_i_i3_15_15306_fu_828[3]_i_14_n_3\,
      I4 => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_10\,
      O => \add_i_i_i3_15_15306_fu_828[3]_i_8_n_3\
    );
\add_i_i_i3_15_15306_fu_828[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_250_reg_11925(1),
      I1 => add_ln840_247_reg_11915(1),
      I2 => add_ln840_250_reg_11925(0),
      I3 => xor_ln1019_507_reg_11895,
      I4 => add_ln840_247_reg_11915(0),
      O => \add_i_i_i3_15_15306_fu_828[3]_i_9_n_3\
    );
\add_i_i_i3_15_15306_fu_828[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_255_reg_12034(1),
      I2 => add_ln840_243_reg_11905(1),
      I3 => add_ln840_241_reg_11900(1),
      O => \add_i_i_i3_15_15306_fu_828[7]_i_10_n_3\
    );
\add_i_i_i3_15_15306_fu_828[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_255_reg_12034(0),
      I2 => add_ln840_243_reg_11905(0),
      I3 => add_ln840_241_reg_11900(0),
      O => \add_i_i_i3_15_15306_fu_828[7]_i_11_n_3\
    );
\add_i_i_i3_15_15306_fu_828[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_255_reg_12034(3),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_fu_8830_p3(3)
    );
\add_i_i_i3_15_15306_fu_828[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_241_reg_11900(1),
      I1 => add_ln840_243_reg_11905(1),
      I2 => add_ln840_255_reg_12034(1),
      I3 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I4 => add_ln840_255_reg_12034(2),
      O => \add_i_i_i3_15_15306_fu_828[7]_i_13_n_3\
    );
\add_i_i_i3_15_15306_fu_828[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_i_i_i3_15_15306_fu_828[7]_i_11_n_3\,
      I1 => add_ln840_243_reg_11905(1),
      I2 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I3 => add_ln840_255_reg_12034(1),
      I4 => add_ln840_241_reg_11900(1),
      O => \add_i_i_i3_15_15306_fu_828[7]_i_14_n_3\
    );
\add_i_i_i3_15_15306_fu_828[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_255_reg_12034(0),
      I2 => add_ln840_243_reg_11905(0),
      I3 => add_ln840_241_reg_11900(0),
      O => \add_i_i_i3_15_15306_fu_828[7]_i_15_n_3\
    );
\add_i_i_i3_15_15306_fu_828[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_i_i_i3_15_15306_fu_828[7]_i_9_n_3\,
      I1 => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_7\,
      I2 => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_10\,
      O => \add_i_i_i3_15_15306_fu_828[7]_i_3_n_3\
    );
\add_i_i_i3_15_15306_fu_828[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_255_reg_12034(7),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_fu_8830_p3(7)
    );
\add_i_i_i3_15_15306_fu_828[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_255_reg_12034(6),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_fu_8830_p3(6)
    );
\add_i_i_i3_15_15306_fu_828[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_255_reg_12034(5),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_fu_8830_p3(5)
    );
\add_i_i_i3_15_15306_fu_828[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_255_reg_12034(4),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_fu_8830_p3(4)
    );
\add_i_i_i3_15_15306_fu_828[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_248_reg_11920(0),
      I1 => add_ln840_244_reg_11910(0),
      I2 => add_ln840_252_reg_11930(0),
      I3 => add_ln840_252_reg_11930(1),
      I4 => add_ln840_248_reg_11920(1),
      I5 => add_ln840_244_reg_11910(1),
      O => \add_i_i_i3_15_15306_fu_828[7]_i_9_n_3\
    );
\add_i_i_i3_15_15306_fu_828_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_255_fu_10344_p2(0),
      Q => add_ln840_255_reg_12034(0),
      R => '0'
    );
\add_i_i_i3_15_15306_fu_828_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_255_fu_10344_p2(10),
      Q => add_ln840_255_reg_12034(10),
      R => '0'
    );
\add_i_i_i3_15_15306_fu_828_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_15_15306_fu_828_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_15_15306_fu_828_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_15_15306_fu_828_reg[10]_i_1_n_5\,
      CO(0) => \add_i_i_i3_15_15306_fu_828_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_15_15306_fu_828_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_255_fu_10344_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_8\,
      S(1) => \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_9\,
      S(0) => \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_10\
    );
\add_i_i_i3_15_15306_fu_828_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_15_15306_fu_828_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_5\,
      CO(0) => \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_15_15306_fu_828_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_8\,
      O(1) => \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_9\,
      O(0) => \add_i_i_i3_15_15306_fu_828_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_fu_8830_p3(10 downto 8)
    );
\add_i_i_i3_15_15306_fu_828_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_255_fu_10344_p2(1),
      Q => add_ln840_255_reg_12034(1),
      R => '0'
    );
\add_i_i_i3_15_15306_fu_828_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_255_fu_10344_p2(2),
      Q => add_ln840_255_reg_12034(2),
      R => '0'
    );
\add_i_i_i3_15_15306_fu_828_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_255_fu_10344_p2(3),
      Q => add_ln840_255_reg_12034(3),
      R => '0'
    );
\add_i_i_i3_15_15306_fu_828_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_15_15306_fu_828_reg[3]_i_1_n_3\,
      CO(2) => \add_i_i_i3_15_15306_fu_828_reg[3]_i_1_n_4\,
      CO(1) => \add_i_i_i3_15_15306_fu_828_reg[3]_i_1_n_5\,
      CO(0) => \add_i_i_i3_15_15306_fu_828_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_i_i_i3_15_15306_fu_828[3]_i_2_n_3\,
      DI(2) => \add_i_i_i3_15_15306_fu_828[3]_i_3_n_3\,
      DI(1) => \add_i_i_i3_15_15306_fu_828[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_255_fu_10344_p2(3 downto 0),
      S(3) => \add_i_i_i3_15_15306_fu_828[3]_i_5_n_3\,
      S(2) => \add_i_i_i3_15_15306_fu_828[3]_i_6_n_3\,
      S(1) => \add_i_i_i3_15_15306_fu_828[3]_i_7_n_3\,
      S(0) => \add_i_i_i3_15_15306_fu_828[3]_i_8_n_3\
    );
\add_i_i_i3_15_15306_fu_828_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_255_fu_10344_p2(4),
      Q => add_ln840_255_reg_12034(4),
      R => '0'
    );
\add_i_i_i3_15_15306_fu_828_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_255_fu_10344_p2(5),
      Q => add_ln840_255_reg_12034(5),
      R => '0'
    );
\add_i_i_i3_15_15306_fu_828_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_255_fu_10344_p2(6),
      Q => add_ln840_255_reg_12034(6),
      R => '0'
    );
\add_i_i_i3_15_15306_fu_828_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_255_fu_10344_p2(7),
      Q => add_ln840_255_reg_12034(7),
      R => '0'
    );
\add_i_i_i3_15_15306_fu_828_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_15_15306_fu_828_reg[3]_i_1_n_3\,
      CO(3) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_1_n_3\,
      CO(2) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_1_n_4\,
      CO(1) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_1_n_5\,
      CO(0) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_255_fu_10344_p2(7 downto 4),
      S(3) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_7\,
      S(2) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_8\,
      S(1) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_9\,
      S(0) => \add_i_i_i3_15_15306_fu_828[7]_i_3_n_3\
    );
\add_i_i_i3_15_15306_fu_828_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_3\,
      CO(3) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_3\,
      CO(2) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_4\,
      CO(1) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_5\,
      CO(0) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_7\,
      O(2) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_8\,
      O(1) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_9\,
      O(0) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_fu_8830_p3(7 downto 4)
    );
\add_i_i_i3_15_15306_fu_828_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_3\,
      CO(2) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_4\,
      CO(1) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_5\,
      CO(0) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_i_i_i3_15_15306_fu_828[7]_i_10_n_3\,
      DI(1) => \add_i_i_i3_15_15306_fu_828[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_7\,
      O(2) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_8\,
      O(1) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_9\,
      O(0) => \add_i_i_i3_15_15306_fu_828_reg[7]_i_4_n_10\,
      S(3) => select_ln272_fu_8830_p3(3),
      S(2) => \add_i_i_i3_15_15306_fu_828[7]_i_13_n_3\,
      S(1) => \add_i_i_i3_15_15306_fu_828[7]_i_14_n_3\,
      S(0) => \add_i_i_i3_15_15306_fu_828[7]_i_15_n_3\
    );
\add_i_i_i3_15_15306_fu_828_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_255_fu_10344_p2(8),
      Q => add_ln840_255_reg_12034(8),
      R => '0'
    );
\add_i_i_i3_15_15306_fu_828_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_255_fu_10344_p2(9),
      Q => add_ln840_255_reg_12034(9),
      R => '0'
    );
\add_i_i_i3_9_15294_fu_804[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_159_reg_12004(10),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_6_fu_8872_p3(10)
    );
\add_i_i_i3_9_15294_fu_804[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_159_reg_12004(9),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_6_fu_8872_p3(9)
    );
\add_i_i_i3_9_15294_fu_804[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_159_reg_12004(8),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_6_fu_8872_p3(8)
    );
\add_i_i_i3_9_15294_fu_804[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_152_reg_11680(0),
      I1 => add_ln840_148_reg_11670(0),
      I2 => add_ln840_156_reg_11690(0),
      I3 => add_ln840_156_reg_11690(1),
      I4 => add_ln840_148_reg_11670(1),
      I5 => add_ln840_152_reg_11680(1),
      O => \add_i_i_i3_9_15294_fu_804[3]_i_10_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_154_reg_11685(0),
      I1 => xor_ln1019_315_reg_11655,
      I2 => add_ln840_151_reg_11675(0),
      I3 => add_ln840_154_reg_11685(1),
      I4 => add_ln840_151_reg_11675(1),
      O => \add_i_i_i3_9_15294_fu_804[3]_i_11_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_156_reg_11690(0),
      I1 => add_ln840_148_reg_11670(0),
      I2 => add_ln840_152_reg_11680(0),
      I3 => add_ln840_148_reg_11670(1),
      I4 => add_ln840_152_reg_11680(1),
      I5 => add_ln840_156_reg_11690(1),
      O => \add_i_i_i3_9_15294_fu_804[3]_i_12_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_156_reg_11690(0),
      I1 => add_ln840_152_reg_11680(0),
      I2 => add_ln840_148_reg_11670(0),
      O => \add_i_i_i3_9_15294_fu_804[3]_i_13_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_154_reg_11685(0),
      I1 => add_ln840_151_reg_11675(0),
      I2 => xor_ln1019_315_reg_11655,
      O => \add_i_i_i3_9_15294_fu_804[3]_i_14_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_9_15294_fu_804[3]_i_9_n_3\,
      I1 => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_9_15294_fu_804[3]_i_10_n_3\,
      O => \add_i_i_i3_9_15294_fu_804[3]_i_2_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_i_i_i3_9_15294_fu_804[3]_i_11_n_3\,
      I1 => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_9_15294_fu_804[3]_i_12_n_3\,
      O => \add_i_i_i3_9_15294_fu_804[3]_i_3_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_315_reg_11655,
      I1 => add_ln840_151_reg_11675(0),
      I2 => add_ln840_154_reg_11685(0),
      I3 => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_10\,
      I4 => \add_i_i_i3_9_15294_fu_804[3]_i_13_n_3\,
      O => \add_i_i_i3_9_15294_fu_804[3]_i_4_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_i_i_i3_9_15294_fu_804[3]_i_10_n_3\,
      I1 => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_9_15294_fu_804[3]_i_9_n_3\,
      I3 => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_7\,
      I4 => \add_i_i_i3_9_15294_fu_804[7]_i_9_n_3\,
      O => \add_i_i_i3_9_15294_fu_804[3]_i_5_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_9_15294_fu_804[3]_i_3_n_3\,
      I1 => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_8\,
      I2 => \add_i_i_i3_9_15294_fu_804[3]_i_9_n_3\,
      I3 => \add_i_i_i3_9_15294_fu_804[3]_i_10_n_3\,
      O => \add_i_i_i3_9_15294_fu_804[3]_i_6_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_i_i_i3_9_15294_fu_804[3]_i_11_n_3\,
      I1 => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_9\,
      I2 => \add_i_i_i3_9_15294_fu_804[3]_i_12_n_3\,
      I3 => \add_i_i_i3_9_15294_fu_804[3]_i_4_n_3\,
      O => \add_i_i_i3_9_15294_fu_804[3]_i_7_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_148_reg_11670(0),
      I1 => add_ln840_152_reg_11680(0),
      I2 => add_ln840_156_reg_11690(0),
      I3 => \add_i_i_i3_9_15294_fu_804[3]_i_14_n_3\,
      I4 => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_10\,
      O => \add_i_i_i3_9_15294_fu_804[3]_i_8_n_3\
    );
\add_i_i_i3_9_15294_fu_804[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_154_reg_11685(1),
      I1 => add_ln840_151_reg_11675(1),
      I2 => add_ln840_154_reg_11685(0),
      I3 => xor_ln1019_315_reg_11655,
      I4 => add_ln840_151_reg_11675(0),
      O => \add_i_i_i3_9_15294_fu_804[3]_i_9_n_3\
    );
\add_i_i_i3_9_15294_fu_804[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_159_reg_12004(1),
      I2 => add_ln840_147_reg_11665(1),
      I3 => add_ln840_145_reg_11660(1),
      O => \add_i_i_i3_9_15294_fu_804[7]_i_10_n_3\
    );
\add_i_i_i3_9_15294_fu_804[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_159_reg_12004(0),
      I2 => add_ln840_147_reg_11665(0),
      I3 => add_ln840_145_reg_11660(0),
      O => \add_i_i_i3_9_15294_fu_804[7]_i_11_n_3\
    );
\add_i_i_i3_9_15294_fu_804[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_159_reg_12004(3),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_6_fu_8872_p3(3)
    );
\add_i_i_i3_9_15294_fu_804[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_145_reg_11660(1),
      I1 => add_ln840_147_reg_11665(1),
      I2 => add_ln840_159_reg_12004(1),
      I3 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I4 => add_ln840_159_reg_12004(2),
      O => \add_i_i_i3_9_15294_fu_804[7]_i_13_n_3\
    );
\add_i_i_i3_9_15294_fu_804[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_i_i_i3_9_15294_fu_804[7]_i_11_n_3\,
      I1 => add_ln840_147_reg_11665(1),
      I2 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I3 => add_ln840_159_reg_12004(1),
      I4 => add_ln840_145_reg_11660(1),
      O => \add_i_i_i3_9_15294_fu_804[7]_i_14_n_3\
    );
\add_i_i_i3_9_15294_fu_804[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => add_ln840_159_reg_12004(0),
      I2 => add_ln840_147_reg_11665(0),
      I3 => add_ln840_145_reg_11660(0),
      O => \add_i_i_i3_9_15294_fu_804[7]_i_15_n_3\
    );
\add_i_i_i3_9_15294_fu_804[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_i_i_i3_9_15294_fu_804[7]_i_9_n_3\,
      I1 => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_7\,
      I2 => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_10\,
      O => \add_i_i_i3_9_15294_fu_804[7]_i_3_n_3\
    );
\add_i_i_i3_9_15294_fu_804[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_159_reg_12004(7),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_6_fu_8872_p3(7)
    );
\add_i_i_i3_9_15294_fu_804[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_159_reg_12004(6),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_6_fu_8872_p3(6)
    );
\add_i_i_i3_9_15294_fu_804[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_159_reg_12004(5),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_6_fu_8872_p3(5)
    );
\add_i_i_i3_9_15294_fu_804[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_159_reg_12004(4),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_6_fu_8872_p3(4)
    );
\add_i_i_i3_9_15294_fu_804[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_152_reg_11680(0),
      I1 => add_ln840_148_reg_11670(0),
      I2 => add_ln840_156_reg_11690(0),
      I3 => add_ln840_156_reg_11690(1),
      I4 => add_ln840_152_reg_11680(1),
      I5 => add_ln840_148_reg_11670(1),
      O => \add_i_i_i3_9_15294_fu_804[7]_i_9_n_3\
    );
\add_i_i_i3_9_15294_fu_804_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_159_fu_9816_p2(0),
      Q => add_ln840_159_reg_12004(0),
      R => '0'
    );
\add_i_i_i3_9_15294_fu_804_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_159_fu_9816_p2(10),
      Q => add_ln840_159_reg_12004(10),
      R => '0'
    );
\add_i_i_i3_9_15294_fu_804_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_9_15294_fu_804_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_9_15294_fu_804_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_9_15294_fu_804_reg[10]_i_1_n_5\,
      CO(0) => \add_i_i_i3_9_15294_fu_804_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_9_15294_fu_804_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_159_fu_9816_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_8\,
      S(1) => \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_9\,
      S(0) => \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_10\
    );
\add_i_i_i3_9_15294_fu_804_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_i_i_i3_9_15294_fu_804_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_5\,
      CO(0) => \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_i_i_i3_9_15294_fu_804_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_8\,
      O(1) => \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_9\,
      O(0) => \add_i_i_i3_9_15294_fu_804_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_6_fu_8872_p3(10 downto 8)
    );
\add_i_i_i3_9_15294_fu_804_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_159_fu_9816_p2(1),
      Q => add_ln840_159_reg_12004(1),
      R => '0'
    );
\add_i_i_i3_9_15294_fu_804_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_159_fu_9816_p2(2),
      Q => add_ln840_159_reg_12004(2),
      R => '0'
    );
\add_i_i_i3_9_15294_fu_804_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_159_fu_9816_p2(3),
      Q => add_ln840_159_reg_12004(3),
      R => '0'
    );
\add_i_i_i3_9_15294_fu_804_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_9_15294_fu_804_reg[3]_i_1_n_3\,
      CO(2) => \add_i_i_i3_9_15294_fu_804_reg[3]_i_1_n_4\,
      CO(1) => \add_i_i_i3_9_15294_fu_804_reg[3]_i_1_n_5\,
      CO(0) => \add_i_i_i3_9_15294_fu_804_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_i_i_i3_9_15294_fu_804[3]_i_2_n_3\,
      DI(2) => \add_i_i_i3_9_15294_fu_804[3]_i_3_n_3\,
      DI(1) => \add_i_i_i3_9_15294_fu_804[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_159_fu_9816_p2(3 downto 0),
      S(3) => \add_i_i_i3_9_15294_fu_804[3]_i_5_n_3\,
      S(2) => \add_i_i_i3_9_15294_fu_804[3]_i_6_n_3\,
      S(1) => \add_i_i_i3_9_15294_fu_804[3]_i_7_n_3\,
      S(0) => \add_i_i_i3_9_15294_fu_804[3]_i_8_n_3\
    );
\add_i_i_i3_9_15294_fu_804_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_159_fu_9816_p2(4),
      Q => add_ln840_159_reg_12004(4),
      R => '0'
    );
\add_i_i_i3_9_15294_fu_804_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_159_fu_9816_p2(5),
      Q => add_ln840_159_reg_12004(5),
      R => '0'
    );
\add_i_i_i3_9_15294_fu_804_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_159_fu_9816_p2(6),
      Q => add_ln840_159_reg_12004(6),
      R => '0'
    );
\add_i_i_i3_9_15294_fu_804_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_159_fu_9816_p2(7),
      Q => add_ln840_159_reg_12004(7),
      R => '0'
    );
\add_i_i_i3_9_15294_fu_804_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_9_15294_fu_804_reg[3]_i_1_n_3\,
      CO(3) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_1_n_3\,
      CO(2) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_1_n_4\,
      CO(1) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_1_n_5\,
      CO(0) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_159_fu_9816_p2(7 downto 4),
      S(3) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_7\,
      S(2) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_8\,
      S(1) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_9\,
      S(0) => \add_i_i_i3_9_15294_fu_804[7]_i_3_n_3\
    );
\add_i_i_i3_9_15294_fu_804_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_3\,
      CO(3) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_3\,
      CO(2) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_4\,
      CO(1) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_5\,
      CO(0) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_7\,
      O(2) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_8\,
      O(1) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_9\,
      O(0) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_6_fu_8872_p3(7 downto 4)
    );
\add_i_i_i3_9_15294_fu_804_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_3\,
      CO(2) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_4\,
      CO(1) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_5\,
      CO(0) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_i_i_i3_9_15294_fu_804[7]_i_10_n_3\,
      DI(1) => \add_i_i_i3_9_15294_fu_804[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_7\,
      O(2) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_8\,
      O(1) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_9\,
      O(0) => \add_i_i_i3_9_15294_fu_804_reg[7]_i_4_n_10\,
      S(3) => select_ln272_6_fu_8872_p3(3),
      S(2) => \add_i_i_i3_9_15294_fu_804[7]_i_13_n_3\,
      S(1) => \add_i_i_i3_9_15294_fu_804[7]_i_14_n_3\,
      S(0) => \add_i_i_i3_9_15294_fu_804[7]_i_15_n_3\
    );
\add_i_i_i3_9_15294_fu_804_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_159_fu_9816_p2(8),
      Q => add_ln840_159_reg_12004(8),
      R => '0'
    );
\add_i_i_i3_9_15294_fu_804_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_159_fu_9816_p2(9),
      Q => add_ln840_159_reg_12004(9),
      R => '0'
    );
\add_ln840_100_reg_11550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_100_reg_11550_reg[1]_0\(0),
      Q => add_ln840_100_reg_11550(0),
      R => '0'
    );
\add_ln840_100_reg_11550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_100_reg_11550_reg[1]_0\(1),
      Q => add_ln840_100_reg_11550(1),
      R => '0'
    );
\add_ln840_103_reg_11555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_103_reg_11555_reg[1]_0\(0),
      Q => add_ln840_103_reg_11555(0),
      R => '0'
    );
\add_ln840_103_reg_11555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_103_reg_11555_reg[1]_0\(1),
      Q => add_ln840_103_reg_11555(1),
      R => '0'
    );
\add_ln840_104_reg_11560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_104_reg_11560_reg[1]_0\(0),
      Q => add_ln840_104_reg_11560(0),
      R => '0'
    );
\add_ln840_104_reg_11560_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_104_reg_11560_reg[1]_0\(1),
      Q => add_ln840_104_reg_11560(1),
      R => '0'
    );
\add_ln840_106_reg_11565_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_106_reg_11565_reg[1]_0\(0),
      Q => add_ln840_106_reg_11565(0),
      R => '0'
    );
\add_ln840_106_reg_11565_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_106_reg_11565_reg[1]_0\(1),
      Q => add_ln840_106_reg_11565(1),
      R => '0'
    );
\add_ln840_108_reg_11570_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_108_reg_11570_reg[1]_0\(0),
      Q => add_ln840_108_reg_11570(0),
      R => '0'
    );
\add_ln840_108_reg_11570_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_108_reg_11570_reg[1]_0\(1),
      Q => add_ln840_108_reg_11570(1),
      R => '0'
    );
\add_ln840_10_reg_11325_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_10_reg_11325_reg[1]_0\(0),
      Q => add_ln840_10_reg_11325(0),
      R => '0'
    );
\add_ln840_10_reg_11325_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_10_reg_11325_reg[1]_0\(1),
      Q => add_ln840_10_reg_11325(1),
      R => '0'
    );
\add_ln840_111_reg_11989[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_120_fu_792(10),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_9_fu_8893_p3(10)
    );
\add_ln840_111_reg_11989[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_120_fu_792(9),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_9_fu_8893_p3(9)
    );
\add_ln840_111_reg_11989[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_120_fu_792(8),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_9_fu_8893_p3(8)
    );
\add_ln840_111_reg_11989[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_104_reg_11560(0),
      I1 => add_ln840_100_reg_11550(0),
      I2 => add_ln840_108_reg_11570(0),
      I3 => add_ln840_108_reg_11570(1),
      I4 => add_ln840_100_reg_11550(1),
      I5 => add_ln840_104_reg_11560(1),
      O => \add_ln840_111_reg_11989[3]_i_10_n_3\
    );
\add_ln840_111_reg_11989[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_106_reg_11565(0),
      I1 => xor_ln1019_219_reg_11535,
      I2 => add_ln840_103_reg_11555(0),
      I3 => add_ln840_106_reg_11565(1),
      I4 => add_ln840_103_reg_11555(1),
      O => \add_ln840_111_reg_11989[3]_i_11_n_3\
    );
\add_ln840_111_reg_11989[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_108_reg_11570(0),
      I1 => add_ln840_100_reg_11550(0),
      I2 => add_ln840_104_reg_11560(0),
      I3 => add_ln840_100_reg_11550(1),
      I4 => add_ln840_104_reg_11560(1),
      I5 => add_ln840_108_reg_11570(1),
      O => \add_ln840_111_reg_11989[3]_i_12_n_3\
    );
\add_ln840_111_reg_11989[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_108_reg_11570(0),
      I1 => add_ln840_104_reg_11560(0),
      I2 => add_ln840_100_reg_11550(0),
      O => \add_ln840_111_reg_11989[3]_i_13_n_3\
    );
\add_ln840_111_reg_11989[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_106_reg_11565(0),
      I1 => add_ln840_103_reg_11555(0),
      I2 => xor_ln1019_219_reg_11535,
      O => \add_ln840_111_reg_11989[3]_i_14_n_3\
    );
\add_ln840_111_reg_11989[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_111_reg_11989[3]_i_9_n_3\,
      I1 => \add_ln840_111_reg_11989_reg[7]_i_4_n_8\,
      I2 => \add_ln840_111_reg_11989[3]_i_10_n_3\,
      O => \add_ln840_111_reg_11989[3]_i_2_n_3\
    );
\add_ln840_111_reg_11989[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_111_reg_11989[3]_i_11_n_3\,
      I1 => \add_ln840_111_reg_11989_reg[7]_i_4_n_9\,
      I2 => \add_ln840_111_reg_11989[3]_i_12_n_3\,
      O => \add_ln840_111_reg_11989[3]_i_3_n_3\
    );
\add_ln840_111_reg_11989[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_219_reg_11535,
      I1 => add_ln840_103_reg_11555(0),
      I2 => add_ln840_106_reg_11565(0),
      I3 => \add_ln840_111_reg_11989_reg[7]_i_4_n_10\,
      I4 => \add_ln840_111_reg_11989[3]_i_13_n_3\,
      O => \add_ln840_111_reg_11989[3]_i_4_n_3\
    );
\add_ln840_111_reg_11989[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln840_111_reg_11989[3]_i_10_n_3\,
      I1 => \add_ln840_111_reg_11989_reg[7]_i_4_n_8\,
      I2 => \add_ln840_111_reg_11989[3]_i_9_n_3\,
      I3 => \add_ln840_111_reg_11989_reg[7]_i_4_n_7\,
      I4 => \add_ln840_111_reg_11989[7]_i_9_n_3\,
      O => \add_ln840_111_reg_11989[3]_i_5_n_3\
    );
\add_ln840_111_reg_11989[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_111_reg_11989[3]_i_3_n_3\,
      I1 => \add_ln840_111_reg_11989_reg[7]_i_4_n_8\,
      I2 => \add_ln840_111_reg_11989[3]_i_9_n_3\,
      I3 => \add_ln840_111_reg_11989[3]_i_10_n_3\,
      O => \add_ln840_111_reg_11989[3]_i_6_n_3\
    );
\add_ln840_111_reg_11989[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_111_reg_11989[3]_i_11_n_3\,
      I1 => \add_ln840_111_reg_11989_reg[7]_i_4_n_9\,
      I2 => \add_ln840_111_reg_11989[3]_i_12_n_3\,
      I3 => \add_ln840_111_reg_11989[3]_i_4_n_3\,
      O => \add_ln840_111_reg_11989[3]_i_7_n_3\
    );
\add_ln840_111_reg_11989[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_100_reg_11550(0),
      I1 => add_ln840_104_reg_11560(0),
      I2 => add_ln840_108_reg_11570(0),
      I3 => \add_ln840_111_reg_11989[3]_i_14_n_3\,
      I4 => \add_ln840_111_reg_11989_reg[7]_i_4_n_10\,
      O => \add_ln840_111_reg_11989[3]_i_8_n_3\
    );
\add_ln840_111_reg_11989[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_106_reg_11565(1),
      I1 => add_ln840_103_reg_11555(1),
      I2 => add_ln840_106_reg_11565(0),
      I3 => xor_ln1019_219_reg_11535,
      I4 => add_ln840_103_reg_11555(0),
      O => \add_ln840_111_reg_11989[3]_i_9_n_3\
    );
\add_ln840_111_reg_11989[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => empty_120_fu_792(1),
      I2 => add_ln840_99_reg_11545(1),
      I3 => add_ln840_97_reg_11540(1),
      O => \add_ln840_111_reg_11989[7]_i_10_n_3\
    );
\add_ln840_111_reg_11989[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => empty_120_fu_792(0),
      I2 => add_ln840_99_reg_11545(0),
      I3 => add_ln840_97_reg_11540(0),
      O => \add_ln840_111_reg_11989[7]_i_11_n_3\
    );
\add_ln840_111_reg_11989[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_120_fu_792(3),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_9_fu_8893_p3(3)
    );
\add_ln840_111_reg_11989[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_97_reg_11540(1),
      I1 => add_ln840_99_reg_11545(1),
      I2 => empty_120_fu_792(1),
      I3 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I4 => empty_120_fu_792(2),
      O => \add_ln840_111_reg_11989[7]_i_13_n_3\
    );
\add_ln840_111_reg_11989[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_111_reg_11989[7]_i_11_n_3\,
      I1 => add_ln840_99_reg_11545(1),
      I2 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I3 => empty_120_fu_792(1),
      I4 => add_ln840_97_reg_11540(1),
      O => \add_ln840_111_reg_11989[7]_i_14_n_3\
    );
\add_ln840_111_reg_11989[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => empty_120_fu_792(0),
      I2 => add_ln840_99_reg_11545(0),
      I3 => add_ln840_97_reg_11540(0),
      O => \add_ln840_111_reg_11989[7]_i_15_n_3\
    );
\add_ln840_111_reg_11989[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln840_111_reg_11989[7]_i_9_n_3\,
      I1 => \add_ln840_111_reg_11989_reg[7]_i_4_n_7\,
      I2 => \add_ln840_111_reg_11989_reg[7]_i_2_n_10\,
      O => \add_ln840_111_reg_11989[7]_i_3_n_3\
    );
\add_ln840_111_reg_11989[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_120_fu_792(7),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_9_fu_8893_p3(7)
    );
\add_ln840_111_reg_11989[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_120_fu_792(6),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_9_fu_8893_p3(6)
    );
\add_ln840_111_reg_11989[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_120_fu_792(5),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_9_fu_8893_p3(5)
    );
\add_ln840_111_reg_11989[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_120_fu_792(4),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_9_fu_8893_p3(4)
    );
\add_ln840_111_reg_11989[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_104_reg_11560(0),
      I1 => add_ln840_100_reg_11550(0),
      I2 => add_ln840_108_reg_11570(0),
      I3 => add_ln840_108_reg_11570(1),
      I4 => add_ln840_104_reg_11560(1),
      I5 => add_ln840_100_reg_11550(1),
      O => \add_ln840_111_reg_11989[7]_i_9_n_3\
    );
\add_ln840_111_reg_11989_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_111_fu_9552_p2(0),
      Q => empty_120_fu_792(0),
      R => '0'
    );
\add_ln840_111_reg_11989_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_111_fu_9552_p2(10),
      Q => empty_120_fu_792(10),
      R => '0'
    );
\add_ln840_111_reg_11989_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_111_reg_11989_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_111_reg_11989_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_111_reg_11989_reg[10]_i_1_n_5\,
      CO(0) => \add_ln840_111_reg_11989_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_111_reg_11989_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_111_fu_9552_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln840_111_reg_11989_reg[10]_i_2_n_8\,
      S(1) => \add_ln840_111_reg_11989_reg[10]_i_2_n_9\,
      S(0) => \add_ln840_111_reg_11989_reg[10]_i_2_n_10\
    );
\add_ln840_111_reg_11989_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_111_reg_11989_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_111_reg_11989_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_111_reg_11989_reg[10]_i_2_n_5\,
      CO(0) => \add_ln840_111_reg_11989_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_111_reg_11989_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_ln840_111_reg_11989_reg[10]_i_2_n_8\,
      O(1) => \add_ln840_111_reg_11989_reg[10]_i_2_n_9\,
      O(0) => \add_ln840_111_reg_11989_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_9_fu_8893_p3(10 downto 8)
    );
\add_ln840_111_reg_11989_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_111_fu_9552_p2(1),
      Q => empty_120_fu_792(1),
      R => '0'
    );
\add_ln840_111_reg_11989_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_111_fu_9552_p2(2),
      Q => empty_120_fu_792(2),
      R => '0'
    );
\add_ln840_111_reg_11989_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_111_fu_9552_p2(3),
      Q => empty_120_fu_792(3),
      R => '0'
    );
\add_ln840_111_reg_11989_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_111_reg_11989_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_111_reg_11989_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_111_reg_11989_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_111_reg_11989_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_111_reg_11989[3]_i_2_n_3\,
      DI(2) => \add_ln840_111_reg_11989[3]_i_3_n_3\,
      DI(1) => \add_ln840_111_reg_11989[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_111_fu_9552_p2(3 downto 0),
      S(3) => \add_ln840_111_reg_11989[3]_i_5_n_3\,
      S(2) => \add_ln840_111_reg_11989[3]_i_6_n_3\,
      S(1) => \add_ln840_111_reg_11989[3]_i_7_n_3\,
      S(0) => \add_ln840_111_reg_11989[3]_i_8_n_3\
    );
\add_ln840_111_reg_11989_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_111_fu_9552_p2(4),
      Q => empty_120_fu_792(4),
      R => '0'
    );
\add_ln840_111_reg_11989_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_111_fu_9552_p2(5),
      Q => empty_120_fu_792(5),
      R => '0'
    );
\add_ln840_111_reg_11989_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_111_fu_9552_p2(6),
      Q => empty_120_fu_792(6),
      R => '0'
    );
\add_ln840_111_reg_11989_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_111_fu_9552_p2(7),
      Q => empty_120_fu_792(7),
      R => '0'
    );
\add_ln840_111_reg_11989_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_111_reg_11989_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_111_reg_11989_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_111_reg_11989_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_111_reg_11989_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_111_reg_11989_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_111_reg_11989_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_111_fu_9552_p2(7 downto 4),
      S(3) => \add_ln840_111_reg_11989_reg[7]_i_2_n_7\,
      S(2) => \add_ln840_111_reg_11989_reg[7]_i_2_n_8\,
      S(1) => \add_ln840_111_reg_11989_reg[7]_i_2_n_9\,
      S(0) => \add_ln840_111_reg_11989[7]_i_3_n_3\
    );
\add_ln840_111_reg_11989_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_111_reg_11989_reg[7]_i_4_n_3\,
      CO(3) => \add_ln840_111_reg_11989_reg[7]_i_2_n_3\,
      CO(2) => \add_ln840_111_reg_11989_reg[7]_i_2_n_4\,
      CO(1) => \add_ln840_111_reg_11989_reg[7]_i_2_n_5\,
      CO(0) => \add_ln840_111_reg_11989_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln840_111_reg_11989_reg[7]_i_2_n_7\,
      O(2) => \add_ln840_111_reg_11989_reg[7]_i_2_n_8\,
      O(1) => \add_ln840_111_reg_11989_reg[7]_i_2_n_9\,
      O(0) => \add_ln840_111_reg_11989_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_9_fu_8893_p3(7 downto 4)
    );
\add_ln840_111_reg_11989_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_111_reg_11989_reg[7]_i_4_n_3\,
      CO(2) => \add_ln840_111_reg_11989_reg[7]_i_4_n_4\,
      CO(1) => \add_ln840_111_reg_11989_reg[7]_i_4_n_5\,
      CO(0) => \add_ln840_111_reg_11989_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln840_111_reg_11989[7]_i_10_n_3\,
      DI(1) => \add_ln840_111_reg_11989[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_ln840_111_reg_11989_reg[7]_i_4_n_7\,
      O(2) => \add_ln840_111_reg_11989_reg[7]_i_4_n_8\,
      O(1) => \add_ln840_111_reg_11989_reg[7]_i_4_n_9\,
      O(0) => \add_ln840_111_reg_11989_reg[7]_i_4_n_10\,
      S(3) => select_ln272_9_fu_8893_p3(3),
      S(2) => \add_ln840_111_reg_11989[7]_i_13_n_3\,
      S(1) => \add_ln840_111_reg_11989[7]_i_14_n_3\,
      S(0) => \add_ln840_111_reg_11989[7]_i_15_n_3\
    );
\add_ln840_111_reg_11989_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_111_fu_9552_p2(8),
      Q => empty_120_fu_792(8),
      R => '0'
    );
\add_ln840_111_reg_11989_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_111_fu_9552_p2(9),
      Q => empty_120_fu_792(9),
      R => '0'
    );
\add_ln840_113_reg_11580_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_113_reg_11580_reg[1]_0\(0),
      Q => add_ln840_113_reg_11580(0),
      R => '0'
    );
\add_ln840_113_reg_11580_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_113_reg_11580_reg[1]_0\(1),
      Q => add_ln840_113_reg_11580(1),
      R => '0'
    );
\add_ln840_115_reg_11585_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_115_reg_11585_reg[1]_0\(0),
      Q => add_ln840_115_reg_11585(0),
      R => '0'
    );
\add_ln840_115_reg_11585_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_115_reg_11585_reg[1]_0\(1),
      Q => add_ln840_115_reg_11585(1),
      R => '0'
    );
\add_ln840_116_reg_11590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_116_reg_11590_reg[1]_0\(0),
      Q => add_ln840_116_reg_11590(0),
      R => '0'
    );
\add_ln840_116_reg_11590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_116_reg_11590_reg[1]_0\(1),
      Q => add_ln840_116_reg_11590(1),
      R => '0'
    );
\add_ln840_119_reg_11595_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_119_reg_11595_reg[1]_0\(0),
      Q => add_ln840_119_reg_11595(0),
      R => '0'
    );
\add_ln840_119_reg_11595_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_119_reg_11595_reg[1]_0\(1),
      Q => add_ln840_119_reg_11595(1),
      R => '0'
    );
\add_ln840_120_reg_11600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_120_reg_11600_reg[1]_0\(0),
      Q => add_ln840_120_reg_11600(0),
      R => '0'
    );
\add_ln840_120_reg_11600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_120_reg_11600_reg[1]_0\(1),
      Q => add_ln840_120_reg_11600(1),
      R => '0'
    );
\add_ln840_122_reg_11605_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_122_reg_11605_reg[1]_0\(0),
      Q => add_ln840_122_reg_11605(0),
      R => '0'
    );
\add_ln840_122_reg_11605_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_122_reg_11605_reg[1]_0\(1),
      Q => add_ln840_122_reg_11605(1),
      R => '0'
    );
\add_ln840_124_reg_11610_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_124_reg_11610_reg[1]_0\(0),
      Q => add_ln840_124_reg_11610(0),
      R => '0'
    );
\add_ln840_124_reg_11610_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_124_reg_11610_reg[1]_0\(1),
      Q => add_ln840_124_reg_11610(1),
      R => '0'
    );
\add_ln840_127_reg_11994[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_121_fu_796(10),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_8_fu_8886_p3(10)
    );
\add_ln840_127_reg_11994[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_121_fu_796(9),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_8_fu_8886_p3(9)
    );
\add_ln840_127_reg_11994[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_121_fu_796(8),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_8_fu_8886_p3(8)
    );
\add_ln840_127_reg_11994[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_120_reg_11600(0),
      I1 => add_ln840_116_reg_11590(0),
      I2 => add_ln840_124_reg_11610(0),
      I3 => add_ln840_124_reg_11610(1),
      I4 => add_ln840_116_reg_11590(1),
      I5 => add_ln840_120_reg_11600(1),
      O => \add_ln840_127_reg_11994[3]_i_10_n_3\
    );
\add_ln840_127_reg_11994[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_122_reg_11605(0),
      I1 => xor_ln1019_251_reg_11575,
      I2 => add_ln840_119_reg_11595(0),
      I3 => add_ln840_122_reg_11605(1),
      I4 => add_ln840_119_reg_11595(1),
      O => \add_ln840_127_reg_11994[3]_i_11_n_3\
    );
\add_ln840_127_reg_11994[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_124_reg_11610(0),
      I1 => add_ln840_116_reg_11590(0),
      I2 => add_ln840_120_reg_11600(0),
      I3 => add_ln840_116_reg_11590(1),
      I4 => add_ln840_120_reg_11600(1),
      I5 => add_ln840_124_reg_11610(1),
      O => \add_ln840_127_reg_11994[3]_i_12_n_3\
    );
\add_ln840_127_reg_11994[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_124_reg_11610(0),
      I1 => add_ln840_120_reg_11600(0),
      I2 => add_ln840_116_reg_11590(0),
      O => \add_ln840_127_reg_11994[3]_i_13_n_3\
    );
\add_ln840_127_reg_11994[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_122_reg_11605(0),
      I1 => add_ln840_119_reg_11595(0),
      I2 => xor_ln1019_251_reg_11575,
      O => \add_ln840_127_reg_11994[3]_i_14_n_3\
    );
\add_ln840_127_reg_11994[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_127_reg_11994[3]_i_9_n_3\,
      I1 => \add_ln840_127_reg_11994_reg[7]_i_4_n_8\,
      I2 => \add_ln840_127_reg_11994[3]_i_10_n_3\,
      O => \add_ln840_127_reg_11994[3]_i_2_n_3\
    );
\add_ln840_127_reg_11994[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_127_reg_11994[3]_i_11_n_3\,
      I1 => \add_ln840_127_reg_11994_reg[7]_i_4_n_9\,
      I2 => \add_ln840_127_reg_11994[3]_i_12_n_3\,
      O => \add_ln840_127_reg_11994[3]_i_3_n_3\
    );
\add_ln840_127_reg_11994[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_251_reg_11575,
      I1 => add_ln840_119_reg_11595(0),
      I2 => add_ln840_122_reg_11605(0),
      I3 => \add_ln840_127_reg_11994_reg[7]_i_4_n_10\,
      I4 => \add_ln840_127_reg_11994[3]_i_13_n_3\,
      O => \add_ln840_127_reg_11994[3]_i_4_n_3\
    );
\add_ln840_127_reg_11994[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln840_127_reg_11994[3]_i_10_n_3\,
      I1 => \add_ln840_127_reg_11994_reg[7]_i_4_n_8\,
      I2 => \add_ln840_127_reg_11994[3]_i_9_n_3\,
      I3 => \add_ln840_127_reg_11994_reg[7]_i_4_n_7\,
      I4 => \add_ln840_127_reg_11994[7]_i_9_n_3\,
      O => \add_ln840_127_reg_11994[3]_i_5_n_3\
    );
\add_ln840_127_reg_11994[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_127_reg_11994[3]_i_3_n_3\,
      I1 => \add_ln840_127_reg_11994_reg[7]_i_4_n_8\,
      I2 => \add_ln840_127_reg_11994[3]_i_9_n_3\,
      I3 => \add_ln840_127_reg_11994[3]_i_10_n_3\,
      O => \add_ln840_127_reg_11994[3]_i_6_n_3\
    );
\add_ln840_127_reg_11994[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_127_reg_11994[3]_i_11_n_3\,
      I1 => \add_ln840_127_reg_11994_reg[7]_i_4_n_9\,
      I2 => \add_ln840_127_reg_11994[3]_i_12_n_3\,
      I3 => \add_ln840_127_reg_11994[3]_i_4_n_3\,
      O => \add_ln840_127_reg_11994[3]_i_7_n_3\
    );
\add_ln840_127_reg_11994[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_116_reg_11590(0),
      I1 => add_ln840_120_reg_11600(0),
      I2 => add_ln840_124_reg_11610(0),
      I3 => \add_ln840_127_reg_11994[3]_i_14_n_3\,
      I4 => \add_ln840_127_reg_11994_reg[7]_i_4_n_10\,
      O => \add_ln840_127_reg_11994[3]_i_8_n_3\
    );
\add_ln840_127_reg_11994[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_122_reg_11605(1),
      I1 => add_ln840_119_reg_11595(1),
      I2 => add_ln840_122_reg_11605(0),
      I3 => xor_ln1019_251_reg_11575,
      I4 => add_ln840_119_reg_11595(0),
      O => \add_ln840_127_reg_11994[3]_i_9_n_3\
    );
\add_ln840_127_reg_11994[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => empty_121_fu_796(1),
      I2 => add_ln840_115_reg_11585(1),
      I3 => add_ln840_113_reg_11580(1),
      O => \add_ln840_127_reg_11994[7]_i_10_n_3\
    );
\add_ln840_127_reg_11994[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => empty_121_fu_796(0),
      I2 => add_ln840_115_reg_11585(0),
      I3 => add_ln840_113_reg_11580(0),
      O => \add_ln840_127_reg_11994[7]_i_11_n_3\
    );
\add_ln840_127_reg_11994[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_121_fu_796(3),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_8_fu_8886_p3(3)
    );
\add_ln840_127_reg_11994[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_113_reg_11580(1),
      I1 => add_ln840_115_reg_11585(1),
      I2 => empty_121_fu_796(1),
      I3 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I4 => empty_121_fu_796(2),
      O => \add_ln840_127_reg_11994[7]_i_13_n_3\
    );
\add_ln840_127_reg_11994[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_127_reg_11994[7]_i_11_n_3\,
      I1 => add_ln840_115_reg_11585(1),
      I2 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I3 => empty_121_fu_796(1),
      I4 => add_ln840_113_reg_11580(1),
      O => \add_ln840_127_reg_11994[7]_i_14_n_3\
    );
\add_ln840_127_reg_11994[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => empty_121_fu_796(0),
      I2 => add_ln840_115_reg_11585(0),
      I3 => add_ln840_113_reg_11580(0),
      O => \add_ln840_127_reg_11994[7]_i_15_n_3\
    );
\add_ln840_127_reg_11994[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln840_127_reg_11994[7]_i_9_n_3\,
      I1 => \add_ln840_127_reg_11994_reg[7]_i_4_n_7\,
      I2 => \add_ln840_127_reg_11994_reg[7]_i_2_n_10\,
      O => \add_ln840_127_reg_11994[7]_i_3_n_3\
    );
\add_ln840_127_reg_11994[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_121_fu_796(7),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_8_fu_8886_p3(7)
    );
\add_ln840_127_reg_11994[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_121_fu_796(6),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_8_fu_8886_p3(6)
    );
\add_ln840_127_reg_11994[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_121_fu_796(5),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_8_fu_8886_p3(5)
    );
\add_ln840_127_reg_11994[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_121_fu_796(4),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_8_fu_8886_p3(4)
    );
\add_ln840_127_reg_11994[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_120_reg_11600(0),
      I1 => add_ln840_116_reg_11590(0),
      I2 => add_ln840_124_reg_11610(0),
      I3 => add_ln840_124_reg_11610(1),
      I4 => add_ln840_120_reg_11600(1),
      I5 => add_ln840_116_reg_11590(1),
      O => \add_ln840_127_reg_11994[7]_i_9_n_3\
    );
\add_ln840_127_reg_11994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_127_fu_9640_p2(0),
      Q => empty_121_fu_796(0),
      R => '0'
    );
\add_ln840_127_reg_11994_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_127_fu_9640_p2(10),
      Q => empty_121_fu_796(10),
      R => '0'
    );
\add_ln840_127_reg_11994_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_127_reg_11994_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_127_reg_11994_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_127_reg_11994_reg[10]_i_1_n_5\,
      CO(0) => \add_ln840_127_reg_11994_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_127_reg_11994_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_127_fu_9640_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln840_127_reg_11994_reg[10]_i_2_n_8\,
      S(1) => \add_ln840_127_reg_11994_reg[10]_i_2_n_9\,
      S(0) => \add_ln840_127_reg_11994_reg[10]_i_2_n_10\
    );
\add_ln840_127_reg_11994_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_127_reg_11994_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_127_reg_11994_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_127_reg_11994_reg[10]_i_2_n_5\,
      CO(0) => \add_ln840_127_reg_11994_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_127_reg_11994_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_ln840_127_reg_11994_reg[10]_i_2_n_8\,
      O(1) => \add_ln840_127_reg_11994_reg[10]_i_2_n_9\,
      O(0) => \add_ln840_127_reg_11994_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_8_fu_8886_p3(10 downto 8)
    );
\add_ln840_127_reg_11994_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_127_fu_9640_p2(1),
      Q => empty_121_fu_796(1),
      R => '0'
    );
\add_ln840_127_reg_11994_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_127_fu_9640_p2(2),
      Q => empty_121_fu_796(2),
      R => '0'
    );
\add_ln840_127_reg_11994_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_127_fu_9640_p2(3),
      Q => empty_121_fu_796(3),
      R => '0'
    );
\add_ln840_127_reg_11994_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_127_reg_11994_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_127_reg_11994_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_127_reg_11994_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_127_reg_11994_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_127_reg_11994[3]_i_2_n_3\,
      DI(2) => \add_ln840_127_reg_11994[3]_i_3_n_3\,
      DI(1) => \add_ln840_127_reg_11994[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_127_fu_9640_p2(3 downto 0),
      S(3) => \add_ln840_127_reg_11994[3]_i_5_n_3\,
      S(2) => \add_ln840_127_reg_11994[3]_i_6_n_3\,
      S(1) => \add_ln840_127_reg_11994[3]_i_7_n_3\,
      S(0) => \add_ln840_127_reg_11994[3]_i_8_n_3\
    );
\add_ln840_127_reg_11994_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_127_fu_9640_p2(4),
      Q => empty_121_fu_796(4),
      R => '0'
    );
\add_ln840_127_reg_11994_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_127_fu_9640_p2(5),
      Q => empty_121_fu_796(5),
      R => '0'
    );
\add_ln840_127_reg_11994_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_127_fu_9640_p2(6),
      Q => empty_121_fu_796(6),
      R => '0'
    );
\add_ln840_127_reg_11994_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_127_fu_9640_p2(7),
      Q => empty_121_fu_796(7),
      R => '0'
    );
\add_ln840_127_reg_11994_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_127_reg_11994_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_127_reg_11994_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_127_reg_11994_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_127_reg_11994_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_127_reg_11994_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_127_reg_11994_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_127_fu_9640_p2(7 downto 4),
      S(3) => \add_ln840_127_reg_11994_reg[7]_i_2_n_7\,
      S(2) => \add_ln840_127_reg_11994_reg[7]_i_2_n_8\,
      S(1) => \add_ln840_127_reg_11994_reg[7]_i_2_n_9\,
      S(0) => \add_ln840_127_reg_11994[7]_i_3_n_3\
    );
\add_ln840_127_reg_11994_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_127_reg_11994_reg[7]_i_4_n_3\,
      CO(3) => \add_ln840_127_reg_11994_reg[7]_i_2_n_3\,
      CO(2) => \add_ln840_127_reg_11994_reg[7]_i_2_n_4\,
      CO(1) => \add_ln840_127_reg_11994_reg[7]_i_2_n_5\,
      CO(0) => \add_ln840_127_reg_11994_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln840_127_reg_11994_reg[7]_i_2_n_7\,
      O(2) => \add_ln840_127_reg_11994_reg[7]_i_2_n_8\,
      O(1) => \add_ln840_127_reg_11994_reg[7]_i_2_n_9\,
      O(0) => \add_ln840_127_reg_11994_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_8_fu_8886_p3(7 downto 4)
    );
\add_ln840_127_reg_11994_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_127_reg_11994_reg[7]_i_4_n_3\,
      CO(2) => \add_ln840_127_reg_11994_reg[7]_i_4_n_4\,
      CO(1) => \add_ln840_127_reg_11994_reg[7]_i_4_n_5\,
      CO(0) => \add_ln840_127_reg_11994_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln840_127_reg_11994[7]_i_10_n_3\,
      DI(1) => \add_ln840_127_reg_11994[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_ln840_127_reg_11994_reg[7]_i_4_n_7\,
      O(2) => \add_ln840_127_reg_11994_reg[7]_i_4_n_8\,
      O(1) => \add_ln840_127_reg_11994_reg[7]_i_4_n_9\,
      O(0) => \add_ln840_127_reg_11994_reg[7]_i_4_n_10\,
      S(3) => select_ln272_8_fu_8886_p3(3),
      S(2) => \add_ln840_127_reg_11994[7]_i_13_n_3\,
      S(1) => \add_ln840_127_reg_11994[7]_i_14_n_3\,
      S(0) => \add_ln840_127_reg_11994[7]_i_15_n_3\
    );
\add_ln840_127_reg_11994_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_127_fu_9640_p2(8),
      Q => empty_121_fu_796(8),
      R => '0'
    );
\add_ln840_127_reg_11994_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_127_fu_9640_p2(9),
      Q => empty_121_fu_796(9),
      R => '0'
    );
\add_ln840_129_reg_11620_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_129_reg_11620_reg[1]_0\(0),
      Q => add_ln840_129_reg_11620(0),
      R => '0'
    );
\add_ln840_129_reg_11620_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_129_reg_11620_reg[1]_0\(1),
      Q => add_ln840_129_reg_11620(1),
      R => '0'
    );
\add_ln840_12_reg_11330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_12_reg_11330_reg[1]_0\(0),
      Q => add_ln840_12_reg_11330(0),
      R => '0'
    );
\add_ln840_12_reg_11330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_12_reg_11330_reg[1]_0\(1),
      Q => add_ln840_12_reg_11330(1),
      R => '0'
    );
\add_ln840_131_reg_11625_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_131_reg_11625_reg[1]_0\(0),
      Q => add_ln840_131_reg_11625(0),
      R => '0'
    );
\add_ln840_131_reg_11625_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_131_reg_11625_reg[1]_0\(1),
      Q => add_ln840_131_reg_11625(1),
      R => '0'
    );
\add_ln840_132_reg_11630_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_132_reg_11630_reg[1]_0\(0),
      Q => add_ln840_132_reg_11630(0),
      R => '0'
    );
\add_ln840_132_reg_11630_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_132_reg_11630_reg[1]_0\(1),
      Q => add_ln840_132_reg_11630(1),
      R => '0'
    );
\add_ln840_135_reg_11635_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_135_reg_11635_reg[1]_0\(0),
      Q => add_ln840_135_reg_11635(0),
      R => '0'
    );
\add_ln840_135_reg_11635_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_135_reg_11635_reg[1]_0\(1),
      Q => add_ln840_135_reg_11635(1),
      R => '0'
    );
\add_ln840_136_reg_11640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_136_reg_11640_reg[1]_0\(0),
      Q => add_ln840_136_reg_11640(0),
      R => '0'
    );
\add_ln840_136_reg_11640_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_136_reg_11640_reg[1]_0\(1),
      Q => add_ln840_136_reg_11640(1),
      R => '0'
    );
\add_ln840_138_reg_11645_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_138_reg_11645_reg[1]_0\(0),
      Q => add_ln840_138_reg_11645(0),
      R => '0'
    );
\add_ln840_138_reg_11645_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_138_reg_11645_reg[1]_0\(1),
      Q => add_ln840_138_reg_11645(1),
      R => '0'
    );
\add_ln840_140_reg_11650_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_140_reg_11650_reg[1]_0\(0),
      Q => add_ln840_140_reg_11650(0),
      R => '0'
    );
\add_ln840_140_reg_11650_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_140_reg_11650_reg[1]_0\(1),
      Q => add_ln840_140_reg_11650(1),
      R => '0'
    );
\add_ln840_143_reg_11999[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_122_fu_800(10),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_7_fu_8879_p3(10)
    );
\add_ln840_143_reg_11999[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_122_fu_800(9),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_7_fu_8879_p3(9)
    );
\add_ln840_143_reg_11999[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_122_fu_800(8),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_7_fu_8879_p3(8)
    );
\add_ln840_143_reg_11999[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_136_reg_11640(0),
      I1 => add_ln840_132_reg_11630(0),
      I2 => add_ln840_140_reg_11650(0),
      I3 => add_ln840_140_reg_11650(1),
      I4 => add_ln840_132_reg_11630(1),
      I5 => add_ln840_136_reg_11640(1),
      O => \add_ln840_143_reg_11999[3]_i_10_n_3\
    );
\add_ln840_143_reg_11999[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_138_reg_11645(0),
      I1 => xor_ln1019_283_reg_11615,
      I2 => add_ln840_135_reg_11635(0),
      I3 => add_ln840_138_reg_11645(1),
      I4 => add_ln840_135_reg_11635(1),
      O => \add_ln840_143_reg_11999[3]_i_11_n_3\
    );
\add_ln840_143_reg_11999[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_140_reg_11650(0),
      I1 => add_ln840_132_reg_11630(0),
      I2 => add_ln840_136_reg_11640(0),
      I3 => add_ln840_132_reg_11630(1),
      I4 => add_ln840_136_reg_11640(1),
      I5 => add_ln840_140_reg_11650(1),
      O => \add_ln840_143_reg_11999[3]_i_12_n_3\
    );
\add_ln840_143_reg_11999[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_140_reg_11650(0),
      I1 => add_ln840_136_reg_11640(0),
      I2 => add_ln840_132_reg_11630(0),
      O => \add_ln840_143_reg_11999[3]_i_13_n_3\
    );
\add_ln840_143_reg_11999[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_138_reg_11645(0),
      I1 => add_ln840_135_reg_11635(0),
      I2 => xor_ln1019_283_reg_11615,
      O => \add_ln840_143_reg_11999[3]_i_14_n_3\
    );
\add_ln840_143_reg_11999[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_143_reg_11999[3]_i_9_n_3\,
      I1 => \add_ln840_143_reg_11999_reg[7]_i_4_n_8\,
      I2 => \add_ln840_143_reg_11999[3]_i_10_n_3\,
      O => \add_ln840_143_reg_11999[3]_i_2_n_3\
    );
\add_ln840_143_reg_11999[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_143_reg_11999[3]_i_11_n_3\,
      I1 => \add_ln840_143_reg_11999_reg[7]_i_4_n_9\,
      I2 => \add_ln840_143_reg_11999[3]_i_12_n_3\,
      O => \add_ln840_143_reg_11999[3]_i_3_n_3\
    );
\add_ln840_143_reg_11999[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_283_reg_11615,
      I1 => add_ln840_135_reg_11635(0),
      I2 => add_ln840_138_reg_11645(0),
      I3 => \add_ln840_143_reg_11999_reg[7]_i_4_n_10\,
      I4 => \add_ln840_143_reg_11999[3]_i_13_n_3\,
      O => \add_ln840_143_reg_11999[3]_i_4_n_3\
    );
\add_ln840_143_reg_11999[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln840_143_reg_11999[3]_i_10_n_3\,
      I1 => \add_ln840_143_reg_11999_reg[7]_i_4_n_8\,
      I2 => \add_ln840_143_reg_11999[3]_i_9_n_3\,
      I3 => \add_ln840_143_reg_11999_reg[7]_i_4_n_7\,
      I4 => \add_ln840_143_reg_11999[7]_i_9_n_3\,
      O => \add_ln840_143_reg_11999[3]_i_5_n_3\
    );
\add_ln840_143_reg_11999[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_143_reg_11999[3]_i_3_n_3\,
      I1 => \add_ln840_143_reg_11999_reg[7]_i_4_n_8\,
      I2 => \add_ln840_143_reg_11999[3]_i_9_n_3\,
      I3 => \add_ln840_143_reg_11999[3]_i_10_n_3\,
      O => \add_ln840_143_reg_11999[3]_i_6_n_3\
    );
\add_ln840_143_reg_11999[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_143_reg_11999[3]_i_11_n_3\,
      I1 => \add_ln840_143_reg_11999_reg[7]_i_4_n_9\,
      I2 => \add_ln840_143_reg_11999[3]_i_12_n_3\,
      I3 => \add_ln840_143_reg_11999[3]_i_4_n_3\,
      O => \add_ln840_143_reg_11999[3]_i_7_n_3\
    );
\add_ln840_143_reg_11999[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_132_reg_11630(0),
      I1 => add_ln840_136_reg_11640(0),
      I2 => add_ln840_140_reg_11650(0),
      I3 => \add_ln840_143_reg_11999[3]_i_14_n_3\,
      I4 => \add_ln840_143_reg_11999_reg[7]_i_4_n_10\,
      O => \add_ln840_143_reg_11999[3]_i_8_n_3\
    );
\add_ln840_143_reg_11999[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_138_reg_11645(1),
      I1 => add_ln840_135_reg_11635(1),
      I2 => add_ln840_138_reg_11645(0),
      I3 => xor_ln1019_283_reg_11615,
      I4 => add_ln840_135_reg_11635(0),
      O => \add_ln840_143_reg_11999[3]_i_9_n_3\
    );
\add_ln840_143_reg_11999[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => empty_122_fu_800(1),
      I2 => add_ln840_131_reg_11625(1),
      I3 => add_ln840_129_reg_11620(1),
      O => \add_ln840_143_reg_11999[7]_i_10_n_3\
    );
\add_ln840_143_reg_11999[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => empty_122_fu_800(0),
      I2 => add_ln840_131_reg_11625(0),
      I3 => add_ln840_129_reg_11620(0),
      O => \add_ln840_143_reg_11999[7]_i_11_n_3\
    );
\add_ln840_143_reg_11999[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_122_fu_800(3),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_7_fu_8879_p3(3)
    );
\add_ln840_143_reg_11999[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_129_reg_11620(1),
      I1 => add_ln840_131_reg_11625(1),
      I2 => empty_122_fu_800(1),
      I3 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I4 => empty_122_fu_800(2),
      O => \add_ln840_143_reg_11999[7]_i_13_n_3\
    );
\add_ln840_143_reg_11999[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_143_reg_11999[7]_i_11_n_3\,
      I1 => add_ln840_131_reg_11625(1),
      I2 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I3 => empty_122_fu_800(1),
      I4 => add_ln840_129_reg_11620(1),
      O => \add_ln840_143_reg_11999[7]_i_14_n_3\
    );
\add_ln840_143_reg_11999[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      I1 => empty_122_fu_800(0),
      I2 => add_ln840_131_reg_11625(0),
      I3 => add_ln840_129_reg_11620(0),
      O => \add_ln840_143_reg_11999[7]_i_15_n_3\
    );
\add_ln840_143_reg_11999[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln840_143_reg_11999[7]_i_9_n_3\,
      I1 => \add_ln840_143_reg_11999_reg[7]_i_4_n_7\,
      I2 => \add_ln840_143_reg_11999_reg[7]_i_2_n_10\,
      O => \add_ln840_143_reg_11999[7]_i_3_n_3\
    );
\add_ln840_143_reg_11999[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_122_fu_800(7),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_7_fu_8879_p3(7)
    );
\add_ln840_143_reg_11999[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_122_fu_800(6),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_7_fu_8879_p3(6)
    );
\add_ln840_143_reg_11999[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_122_fu_800(5),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_7_fu_8879_p3(5)
    );
\add_ln840_143_reg_11999[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_122_fu_800(4),
      I1 => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      O => select_ln272_7_fu_8879_p3(4)
    );
\add_ln840_143_reg_11999[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_136_reg_11640(0),
      I1 => add_ln840_132_reg_11630(0),
      I2 => add_ln840_140_reg_11650(0),
      I3 => add_ln840_140_reg_11650(1),
      I4 => add_ln840_136_reg_11640(1),
      I5 => add_ln840_132_reg_11630(1),
      O => \add_ln840_143_reg_11999[7]_i_9_n_3\
    );
\add_ln840_143_reg_11999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_143_fu_9728_p2(0),
      Q => empty_122_fu_800(0),
      R => '0'
    );
\add_ln840_143_reg_11999_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_143_fu_9728_p2(10),
      Q => empty_122_fu_800(10),
      R => '0'
    );
\add_ln840_143_reg_11999_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_143_reg_11999_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_143_reg_11999_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_143_reg_11999_reg[10]_i_1_n_5\,
      CO(0) => \add_ln840_143_reg_11999_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_143_reg_11999_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_143_fu_9728_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln840_143_reg_11999_reg[10]_i_2_n_8\,
      S(1) => \add_ln840_143_reg_11999_reg[10]_i_2_n_9\,
      S(0) => \add_ln840_143_reg_11999_reg[10]_i_2_n_10\
    );
\add_ln840_143_reg_11999_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_143_reg_11999_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_143_reg_11999_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_143_reg_11999_reg[10]_i_2_n_5\,
      CO(0) => \add_ln840_143_reg_11999_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_143_reg_11999_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_ln840_143_reg_11999_reg[10]_i_2_n_8\,
      O(1) => \add_ln840_143_reg_11999_reg[10]_i_2_n_9\,
      O(0) => \add_ln840_143_reg_11999_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_7_fu_8879_p3(10 downto 8)
    );
\add_ln840_143_reg_11999_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_143_fu_9728_p2(1),
      Q => empty_122_fu_800(1),
      R => '0'
    );
\add_ln840_143_reg_11999_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_143_fu_9728_p2(2),
      Q => empty_122_fu_800(2),
      R => '0'
    );
\add_ln840_143_reg_11999_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_143_fu_9728_p2(3),
      Q => empty_122_fu_800(3),
      R => '0'
    );
\add_ln840_143_reg_11999_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_143_reg_11999_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_143_reg_11999_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_143_reg_11999_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_143_reg_11999_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_143_reg_11999[3]_i_2_n_3\,
      DI(2) => \add_ln840_143_reg_11999[3]_i_3_n_3\,
      DI(1) => \add_ln840_143_reg_11999[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_143_fu_9728_p2(3 downto 0),
      S(3) => \add_ln840_143_reg_11999[3]_i_5_n_3\,
      S(2) => \add_ln840_143_reg_11999[3]_i_6_n_3\,
      S(1) => \add_ln840_143_reg_11999[3]_i_7_n_3\,
      S(0) => \add_ln840_143_reg_11999[3]_i_8_n_3\
    );
\add_ln840_143_reg_11999_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_143_fu_9728_p2(4),
      Q => empty_122_fu_800(4),
      R => '0'
    );
\add_ln840_143_reg_11999_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_143_fu_9728_p2(5),
      Q => empty_122_fu_800(5),
      R => '0'
    );
\add_ln840_143_reg_11999_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_143_fu_9728_p2(6),
      Q => empty_122_fu_800(6),
      R => '0'
    );
\add_ln840_143_reg_11999_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_143_fu_9728_p2(7),
      Q => empty_122_fu_800(7),
      R => '0'
    );
\add_ln840_143_reg_11999_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_143_reg_11999_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_143_reg_11999_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_143_reg_11999_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_143_reg_11999_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_143_reg_11999_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_143_reg_11999_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_143_fu_9728_p2(7 downto 4),
      S(3) => \add_ln840_143_reg_11999_reg[7]_i_2_n_7\,
      S(2) => \add_ln840_143_reg_11999_reg[7]_i_2_n_8\,
      S(1) => \add_ln840_143_reg_11999_reg[7]_i_2_n_9\,
      S(0) => \add_ln840_143_reg_11999[7]_i_3_n_3\
    );
\add_ln840_143_reg_11999_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_143_reg_11999_reg[7]_i_4_n_3\,
      CO(3) => \add_ln840_143_reg_11999_reg[7]_i_2_n_3\,
      CO(2) => \add_ln840_143_reg_11999_reg[7]_i_2_n_4\,
      CO(1) => \add_ln840_143_reg_11999_reg[7]_i_2_n_5\,
      CO(0) => \add_ln840_143_reg_11999_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln840_143_reg_11999_reg[7]_i_2_n_7\,
      O(2) => \add_ln840_143_reg_11999_reg[7]_i_2_n_8\,
      O(1) => \add_ln840_143_reg_11999_reg[7]_i_2_n_9\,
      O(0) => \add_ln840_143_reg_11999_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_7_fu_8879_p3(7 downto 4)
    );
\add_ln840_143_reg_11999_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_143_reg_11999_reg[7]_i_4_n_3\,
      CO(2) => \add_ln840_143_reg_11999_reg[7]_i_4_n_4\,
      CO(1) => \add_ln840_143_reg_11999_reg[7]_i_4_n_5\,
      CO(0) => \add_ln840_143_reg_11999_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln840_143_reg_11999[7]_i_10_n_3\,
      DI(1) => \add_ln840_143_reg_11999[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_ln840_143_reg_11999_reg[7]_i_4_n_7\,
      O(2) => \add_ln840_143_reg_11999_reg[7]_i_4_n_8\,
      O(1) => \add_ln840_143_reg_11999_reg[7]_i_4_n_9\,
      O(0) => \add_ln840_143_reg_11999_reg[7]_i_4_n_10\,
      S(3) => select_ln272_7_fu_8879_p3(3),
      S(2) => \add_ln840_143_reg_11999[7]_i_13_n_3\,
      S(1) => \add_ln840_143_reg_11999[7]_i_14_n_3\,
      S(0) => \add_ln840_143_reg_11999[7]_i_15_n_3\
    );
\add_ln840_143_reg_11999_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_143_fu_9728_p2(8),
      Q => empty_122_fu_800(8),
      R => '0'
    );
\add_ln840_143_reg_11999_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_143_fu_9728_p2(9),
      Q => empty_122_fu_800(9),
      R => '0'
    );
\add_ln840_145_reg_11660_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_145_reg_11660_reg[1]_0\(0),
      Q => add_ln840_145_reg_11660(0),
      R => '0'
    );
\add_ln840_145_reg_11660_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_145_reg_11660_reg[1]_0\(1),
      Q => add_ln840_145_reg_11660(1),
      R => '0'
    );
\add_ln840_147_reg_11665_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_147_reg_11665_reg[1]_0\(0),
      Q => add_ln840_147_reg_11665(0),
      R => '0'
    );
\add_ln840_147_reg_11665_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_147_reg_11665_reg[1]_0\(1),
      Q => add_ln840_147_reg_11665(1),
      R => '0'
    );
\add_ln840_148_reg_11670_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_148_reg_11670_reg[1]_0\(0),
      Q => add_ln840_148_reg_11670(0),
      R => '0'
    );
\add_ln840_148_reg_11670_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_148_reg_11670_reg[1]_0\(1),
      Q => add_ln840_148_reg_11670(1),
      R => '0'
    );
\add_ln840_151_reg_11675_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_151_reg_11675_reg[1]_0\(0),
      Q => add_ln840_151_reg_11675(0),
      R => '0'
    );
\add_ln840_151_reg_11675_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_151_reg_11675_reg[1]_0\(1),
      Q => add_ln840_151_reg_11675(1),
      R => '0'
    );
\add_ln840_152_reg_11680_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_152_reg_11680_reg[1]_0\(0),
      Q => add_ln840_152_reg_11680(0),
      R => '0'
    );
\add_ln840_152_reg_11680_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_152_reg_11680_reg[1]_0\(1),
      Q => add_ln840_152_reg_11680(1),
      R => '0'
    );
\add_ln840_154_reg_11685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_154_reg_11685_reg[1]_0\(0),
      Q => add_ln840_154_reg_11685(0),
      R => '0'
    );
\add_ln840_154_reg_11685_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_154_reg_11685_reg[1]_0\(1),
      Q => add_ln840_154_reg_11685(1),
      R => '0'
    );
\add_ln840_156_reg_11690_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_156_reg_11690_reg[1]_0\(0),
      Q => add_ln840_156_reg_11690(0),
      R => '0'
    );
\add_ln840_156_reg_11690_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_156_reg_11690_reg[1]_0\(1),
      Q => add_ln840_156_reg_11690(1),
      R => '0'
    );
\add_ln840_15_reg_11959[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_NS_iter2_fsm1,
      I1 => icmp_ln249_reg_11263,
      O => add_i_i_i3_10_15296_fu_8080
    );
\add_ln840_15_reg_11959[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_fu_768(10),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_15_fu_8935_p3(10)
    );
\add_ln840_15_reg_11959[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_fu_768(9),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_15_fu_8935_p3(9)
    );
\add_ln840_15_reg_11959[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_fu_768(8),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_15_fu_8935_p3(8)
    );
\add_ln840_15_reg_11959[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_8_reg_11320(0),
      I1 => add_ln840_4_reg_11310(0),
      I2 => add_ln840_12_reg_11330(0),
      I3 => add_ln840_12_reg_11330(1),
      I4 => add_ln840_4_reg_11310(1),
      I5 => add_ln840_8_reg_11320(1),
      O => \add_ln840_15_reg_11959[3]_i_10_n_3\
    );
\add_ln840_15_reg_11959[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_10_reg_11325(0),
      I1 => xor_ln1019_27_reg_11295,
      I2 => add_ln840_7_reg_11315(0),
      I3 => add_ln840_10_reg_11325(1),
      I4 => add_ln840_7_reg_11315(1),
      O => \add_ln840_15_reg_11959[3]_i_11_n_3\
    );
\add_ln840_15_reg_11959[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_12_reg_11330(0),
      I1 => add_ln840_4_reg_11310(0),
      I2 => add_ln840_8_reg_11320(0),
      I3 => add_ln840_4_reg_11310(1),
      I4 => add_ln840_8_reg_11320(1),
      I5 => add_ln840_12_reg_11330(1),
      O => \add_ln840_15_reg_11959[3]_i_12_n_3\
    );
\add_ln840_15_reg_11959[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_12_reg_11330(0),
      I1 => add_ln840_8_reg_11320(0),
      I2 => add_ln840_4_reg_11310(0),
      O => \add_ln840_15_reg_11959[3]_i_13_n_3\
    );
\add_ln840_15_reg_11959[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_10_reg_11325(0),
      I1 => add_ln840_7_reg_11315(0),
      I2 => xor_ln1019_27_reg_11295,
      O => \add_ln840_15_reg_11959[3]_i_14_n_3\
    );
\add_ln840_15_reg_11959[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_15_reg_11959[3]_i_9_n_3\,
      I1 => \add_ln840_15_reg_11959_reg[7]_i_4_n_8\,
      I2 => \add_ln840_15_reg_11959[3]_i_10_n_3\,
      O => \add_ln840_15_reg_11959[3]_i_2_n_3\
    );
\add_ln840_15_reg_11959[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_15_reg_11959[3]_i_11_n_3\,
      I1 => \add_ln840_15_reg_11959_reg[7]_i_4_n_9\,
      I2 => \add_ln840_15_reg_11959[3]_i_12_n_3\,
      O => \add_ln840_15_reg_11959[3]_i_3_n_3\
    );
\add_ln840_15_reg_11959[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_27_reg_11295,
      I1 => add_ln840_7_reg_11315(0),
      I2 => add_ln840_10_reg_11325(0),
      I3 => \add_ln840_15_reg_11959_reg[7]_i_4_n_10\,
      I4 => \add_ln840_15_reg_11959[3]_i_13_n_3\,
      O => \add_ln840_15_reg_11959[3]_i_4_n_3\
    );
\add_ln840_15_reg_11959[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln840_15_reg_11959[3]_i_10_n_3\,
      I1 => \add_ln840_15_reg_11959_reg[7]_i_4_n_8\,
      I2 => \add_ln840_15_reg_11959[3]_i_9_n_3\,
      I3 => \add_ln840_15_reg_11959_reg[7]_i_4_n_7\,
      I4 => \add_ln840_15_reg_11959[7]_i_9_n_3\,
      O => \add_ln840_15_reg_11959[3]_i_5_n_3\
    );
\add_ln840_15_reg_11959[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_15_reg_11959[3]_i_3_n_3\,
      I1 => \add_ln840_15_reg_11959_reg[7]_i_4_n_8\,
      I2 => \add_ln840_15_reg_11959[3]_i_9_n_3\,
      I3 => \add_ln840_15_reg_11959[3]_i_10_n_3\,
      O => \add_ln840_15_reg_11959[3]_i_6_n_3\
    );
\add_ln840_15_reg_11959[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_15_reg_11959[3]_i_11_n_3\,
      I1 => \add_ln840_15_reg_11959_reg[7]_i_4_n_9\,
      I2 => \add_ln840_15_reg_11959[3]_i_12_n_3\,
      I3 => \add_ln840_15_reg_11959[3]_i_4_n_3\,
      O => \add_ln840_15_reg_11959[3]_i_7_n_3\
    );
\add_ln840_15_reg_11959[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_4_reg_11310(0),
      I1 => add_ln840_8_reg_11320(0),
      I2 => add_ln840_12_reg_11330(0),
      I3 => \add_ln840_15_reg_11959[3]_i_14_n_3\,
      I4 => \add_ln840_15_reg_11959_reg[7]_i_4_n_10\,
      O => \add_ln840_15_reg_11959[3]_i_8_n_3\
    );
\add_ln840_15_reg_11959[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_10_reg_11325(1),
      I1 => add_ln840_7_reg_11315(1),
      I2 => add_ln840_10_reg_11325(0),
      I3 => xor_ln1019_27_reg_11295,
      I4 => add_ln840_7_reg_11315(0),
      O => \add_ln840_15_reg_11959[3]_i_9_n_3\
    );
\add_ln840_15_reg_11959[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_fu_768(1),
      I2 => add_ln840_3_reg_11305(1),
      I3 => add_ln840_1_reg_11300(1),
      O => \add_ln840_15_reg_11959[7]_i_10_n_3\
    );
\add_ln840_15_reg_11959[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_fu_768(0),
      I2 => add_ln840_3_reg_11305(0),
      I3 => add_ln840_1_reg_11300(0),
      O => \add_ln840_15_reg_11959[7]_i_11_n_3\
    );
\add_ln840_15_reg_11959[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_fu_768(3),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_15_fu_8935_p3(3)
    );
\add_ln840_15_reg_11959[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_1_reg_11300(1),
      I1 => add_ln840_3_reg_11305(1),
      I2 => empty_fu_768(1),
      I3 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I4 => empty_fu_768(2),
      O => \add_ln840_15_reg_11959[7]_i_13_n_3\
    );
\add_ln840_15_reg_11959[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_15_reg_11959[7]_i_11_n_3\,
      I1 => add_ln840_3_reg_11305(1),
      I2 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I3 => empty_fu_768(1),
      I4 => add_ln840_1_reg_11300(1),
      O => \add_ln840_15_reg_11959[7]_i_14_n_3\
    );
\add_ln840_15_reg_11959[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_fu_768(0),
      I2 => add_ln840_3_reg_11305(0),
      I3 => add_ln840_1_reg_11300(0),
      O => \add_ln840_15_reg_11959[7]_i_15_n_3\
    );
\add_ln840_15_reg_11959[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln840_15_reg_11959[7]_i_9_n_3\,
      I1 => \add_ln840_15_reg_11959_reg[7]_i_4_n_7\,
      I2 => \add_ln840_15_reg_11959_reg[7]_i_2_n_10\,
      O => \add_ln840_15_reg_11959[7]_i_3_n_3\
    );
\add_ln840_15_reg_11959[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_fu_768(7),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_15_fu_8935_p3(7)
    );
\add_ln840_15_reg_11959[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_fu_768(6),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_15_fu_8935_p3(6)
    );
\add_ln840_15_reg_11959[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_fu_768(5),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_15_fu_8935_p3(5)
    );
\add_ln840_15_reg_11959[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_fu_768(4),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_15_fu_8935_p3(4)
    );
\add_ln840_15_reg_11959[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_8_reg_11320(0),
      I1 => add_ln840_4_reg_11310(0),
      I2 => add_ln840_12_reg_11330(0),
      I3 => add_ln840_12_reg_11330(1),
      I4 => add_ln840_8_reg_11320(1),
      I5 => add_ln840_4_reg_11310(1),
      O => \add_ln840_15_reg_11959[7]_i_9_n_3\
    );
\add_ln840_15_reg_11959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_15_fu_9024_p2(0),
      Q => empty_fu_768(0),
      R => '0'
    );
\add_ln840_15_reg_11959_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_15_fu_9024_p2(10),
      Q => empty_fu_768(10),
      R => '0'
    );
\add_ln840_15_reg_11959_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_15_reg_11959_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_15_reg_11959_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_15_reg_11959_reg[10]_i_2_n_5\,
      CO(0) => \add_ln840_15_reg_11959_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_15_reg_11959_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_15_fu_9024_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln840_15_reg_11959_reg[10]_i_3_n_8\,
      S(1) => \add_ln840_15_reg_11959_reg[10]_i_3_n_9\,
      S(0) => \add_ln840_15_reg_11959_reg[10]_i_3_n_10\
    );
\add_ln840_15_reg_11959_reg[10]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_15_reg_11959_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_15_reg_11959_reg[10]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_15_reg_11959_reg[10]_i_3_n_5\,
      CO(0) => \add_ln840_15_reg_11959_reg[10]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_15_reg_11959_reg[10]_i_3_O_UNCONNECTED\(3),
      O(2) => \add_ln840_15_reg_11959_reg[10]_i_3_n_8\,
      O(1) => \add_ln840_15_reg_11959_reg[10]_i_3_n_9\,
      O(0) => \add_ln840_15_reg_11959_reg[10]_i_3_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_15_fu_8935_p3(10 downto 8)
    );
\add_ln840_15_reg_11959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_15_fu_9024_p2(1),
      Q => empty_fu_768(1),
      R => '0'
    );
\add_ln840_15_reg_11959_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_15_fu_9024_p2(2),
      Q => empty_fu_768(2),
      R => '0'
    );
\add_ln840_15_reg_11959_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_15_fu_9024_p2(3),
      Q => empty_fu_768(3),
      R => '0'
    );
\add_ln840_15_reg_11959_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_15_reg_11959_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_15_reg_11959_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_15_reg_11959_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_15_reg_11959_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_15_reg_11959[3]_i_2_n_3\,
      DI(2) => \add_ln840_15_reg_11959[3]_i_3_n_3\,
      DI(1) => \add_ln840_15_reg_11959[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_15_fu_9024_p2(3 downto 0),
      S(3) => \add_ln840_15_reg_11959[3]_i_5_n_3\,
      S(2) => \add_ln840_15_reg_11959[3]_i_6_n_3\,
      S(1) => \add_ln840_15_reg_11959[3]_i_7_n_3\,
      S(0) => \add_ln840_15_reg_11959[3]_i_8_n_3\
    );
\add_ln840_15_reg_11959_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_15_fu_9024_p2(4),
      Q => empty_fu_768(4),
      R => '0'
    );
\add_ln840_15_reg_11959_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_15_fu_9024_p2(5),
      Q => empty_fu_768(5),
      R => '0'
    );
\add_ln840_15_reg_11959_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_15_fu_9024_p2(6),
      Q => empty_fu_768(6),
      R => '0'
    );
\add_ln840_15_reg_11959_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_15_fu_9024_p2(7),
      Q => empty_fu_768(7),
      R => '0'
    );
\add_ln840_15_reg_11959_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_15_reg_11959_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_15_reg_11959_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_15_reg_11959_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_15_reg_11959_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_15_reg_11959_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_15_reg_11959_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_15_fu_9024_p2(7 downto 4),
      S(3) => \add_ln840_15_reg_11959_reg[7]_i_2_n_7\,
      S(2) => \add_ln840_15_reg_11959_reg[7]_i_2_n_8\,
      S(1) => \add_ln840_15_reg_11959_reg[7]_i_2_n_9\,
      S(0) => \add_ln840_15_reg_11959[7]_i_3_n_3\
    );
\add_ln840_15_reg_11959_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_15_reg_11959_reg[7]_i_4_n_3\,
      CO(3) => \add_ln840_15_reg_11959_reg[7]_i_2_n_3\,
      CO(2) => \add_ln840_15_reg_11959_reg[7]_i_2_n_4\,
      CO(1) => \add_ln840_15_reg_11959_reg[7]_i_2_n_5\,
      CO(0) => \add_ln840_15_reg_11959_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln840_15_reg_11959_reg[7]_i_2_n_7\,
      O(2) => \add_ln840_15_reg_11959_reg[7]_i_2_n_8\,
      O(1) => \add_ln840_15_reg_11959_reg[7]_i_2_n_9\,
      O(0) => \add_ln840_15_reg_11959_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_15_fu_8935_p3(7 downto 4)
    );
\add_ln840_15_reg_11959_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_15_reg_11959_reg[7]_i_4_n_3\,
      CO(2) => \add_ln840_15_reg_11959_reg[7]_i_4_n_4\,
      CO(1) => \add_ln840_15_reg_11959_reg[7]_i_4_n_5\,
      CO(0) => \add_ln840_15_reg_11959_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln840_15_reg_11959[7]_i_10_n_3\,
      DI(1) => \add_ln840_15_reg_11959[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_ln840_15_reg_11959_reg[7]_i_4_n_7\,
      O(2) => \add_ln840_15_reg_11959_reg[7]_i_4_n_8\,
      O(1) => \add_ln840_15_reg_11959_reg[7]_i_4_n_9\,
      O(0) => \add_ln840_15_reg_11959_reg[7]_i_4_n_10\,
      S(3) => select_ln272_15_fu_8935_p3(3),
      S(2) => \add_ln840_15_reg_11959[7]_i_13_n_3\,
      S(1) => \add_ln840_15_reg_11959[7]_i_14_n_3\,
      S(0) => \add_ln840_15_reg_11959[7]_i_15_n_3\
    );
\add_ln840_15_reg_11959_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_15_fu_9024_p2(8),
      Q => empty_fu_768(8),
      R => '0'
    );
\add_ln840_15_reg_11959_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_15_fu_9024_p2(9),
      Q => empty_fu_768(9),
      R => '0'
    );
\add_ln840_161_reg_11700_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_161_reg_11700_reg[1]_0\(0),
      Q => add_ln840_161_reg_11700(0),
      R => '0'
    );
\add_ln840_161_reg_11700_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_161_reg_11700_reg[1]_0\(1),
      Q => add_ln840_161_reg_11700(1),
      R => '0'
    );
\add_ln840_163_reg_11705_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_163_reg_11705_reg[1]_0\(0),
      Q => add_ln840_163_reg_11705(0),
      R => '0'
    );
\add_ln840_163_reg_11705_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_163_reg_11705_reg[1]_0\(1),
      Q => add_ln840_163_reg_11705(1),
      R => '0'
    );
\add_ln840_164_reg_11710_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_164_reg_11710_reg[1]_0\(0),
      Q => add_ln840_164_reg_11710(0),
      R => '0'
    );
\add_ln840_164_reg_11710_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_164_reg_11710_reg[1]_0\(1),
      Q => add_ln840_164_reg_11710(1),
      R => '0'
    );
\add_ln840_167_reg_11715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_167_reg_11715_reg[1]_0\(0),
      Q => add_ln840_167_reg_11715(0),
      R => '0'
    );
\add_ln840_167_reg_11715_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_167_reg_11715_reg[1]_0\(1),
      Q => add_ln840_167_reg_11715(1),
      R => '0'
    );
\add_ln840_168_reg_11720_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_168_reg_11720_reg[1]_0\(0),
      Q => add_ln840_168_reg_11720(0),
      R => '0'
    );
\add_ln840_168_reg_11720_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_168_reg_11720_reg[1]_0\(1),
      Q => add_ln840_168_reg_11720(1),
      R => '0'
    );
\add_ln840_170_reg_11725_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_170_reg_11725_reg[1]_0\(0),
      Q => add_ln840_170_reg_11725(0),
      R => '0'
    );
\add_ln840_170_reg_11725_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_170_reg_11725_reg[1]_0\(1),
      Q => add_ln840_170_reg_11725(1),
      R => '0'
    );
\add_ln840_172_reg_11730_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_172_reg_11730_reg[1]_0\(0),
      Q => add_ln840_172_reg_11730(0),
      R => '0'
    );
\add_ln840_172_reg_11730_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_172_reg_11730_reg[1]_0\(1),
      Q => add_ln840_172_reg_11730(1),
      R => '0'
    );
\add_ln840_177_reg_11740_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_177_reg_11740_reg[1]_0\(0),
      Q => add_ln840_177_reg_11740(0),
      R => '0'
    );
\add_ln840_177_reg_11740_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_177_reg_11740_reg[1]_0\(1),
      Q => add_ln840_177_reg_11740(1),
      R => '0'
    );
\add_ln840_179_reg_11745_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_179_reg_11745_reg[1]_0\(0),
      Q => add_ln840_179_reg_11745(0),
      R => '0'
    );
\add_ln840_179_reg_11745_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_179_reg_11745_reg[1]_0\(1),
      Q => add_ln840_179_reg_11745(1),
      R => '0'
    );
\add_ln840_17_reg_11340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_17_reg_11340_reg[1]_0\(0),
      Q => add_ln840_17_reg_11340(0),
      R => '0'
    );
\add_ln840_17_reg_11340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_17_reg_11340_reg[1]_0\(1),
      Q => add_ln840_17_reg_11340(1),
      R => '0'
    );
\add_ln840_180_reg_11750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_180_reg_11750_reg[1]_0\(0),
      Q => add_ln840_180_reg_11750(0),
      R => '0'
    );
\add_ln840_180_reg_11750_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_180_reg_11750_reg[1]_0\(1),
      Q => add_ln840_180_reg_11750(1),
      R => '0'
    );
\add_ln840_183_reg_11755_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_183_reg_11755_reg[1]_0\(0),
      Q => add_ln840_183_reg_11755(0),
      R => '0'
    );
\add_ln840_183_reg_11755_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_183_reg_11755_reg[1]_0\(1),
      Q => add_ln840_183_reg_11755(1),
      R => '0'
    );
\add_ln840_184_reg_11760_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_184_reg_11760_reg[1]_0\(0),
      Q => add_ln840_184_reg_11760(0),
      R => '0'
    );
\add_ln840_184_reg_11760_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_184_reg_11760_reg[1]_0\(1),
      Q => add_ln840_184_reg_11760(1),
      R => '0'
    );
\add_ln840_186_reg_11765_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_186_reg_11765_reg[1]_0\(0),
      Q => add_ln840_186_reg_11765(0),
      R => '0'
    );
\add_ln840_186_reg_11765_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_186_reg_11765_reg[1]_0\(1),
      Q => add_ln840_186_reg_11765(1),
      R => '0'
    );
\add_ln840_188_reg_11770_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_188_reg_11770_reg[1]_0\(0),
      Q => add_ln840_188_reg_11770(0),
      R => '0'
    );
\add_ln840_188_reg_11770_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_188_reg_11770_reg[1]_0\(1),
      Q => add_ln840_188_reg_11770(1),
      R => '0'
    );
\add_ln840_193_reg_11780_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_193_reg_11780_reg[1]_0\(0),
      Q => add_ln840_193_reg_11780(0),
      R => '0'
    );
\add_ln840_193_reg_11780_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_193_reg_11780_reg[1]_0\(1),
      Q => add_ln840_193_reg_11780(1),
      R => '0'
    );
\add_ln840_195_reg_11785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_195_reg_11785_reg[1]_0\(0),
      Q => add_ln840_195_reg_11785(0),
      R => '0'
    );
\add_ln840_195_reg_11785_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_195_reg_11785_reg[1]_0\(1),
      Q => add_ln840_195_reg_11785(1),
      R => '0'
    );
\add_ln840_196_reg_11790_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_196_reg_11790_reg[1]_0\(0),
      Q => add_ln840_196_reg_11790(0),
      R => '0'
    );
\add_ln840_196_reg_11790_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_196_reg_11790_reg[1]_0\(1),
      Q => add_ln840_196_reg_11790(1),
      R => '0'
    );
\add_ln840_199_reg_11795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_199_reg_11795_reg[1]_0\(0),
      Q => add_ln840_199_reg_11795(0),
      R => '0'
    );
\add_ln840_199_reg_11795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_199_reg_11795_reg[1]_0\(1),
      Q => add_ln840_199_reg_11795(1),
      R => '0'
    );
\add_ln840_19_reg_11345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_19_reg_11345_reg[1]_0\(0),
      Q => add_ln840_19_reg_11345(0),
      R => '0'
    );
\add_ln840_19_reg_11345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_19_reg_11345_reg[1]_0\(1),
      Q => add_ln840_19_reg_11345(1),
      R => '0'
    );
\add_ln840_1_reg_11300_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_1_reg_11300_reg[1]_0\(0),
      Q => add_ln840_1_reg_11300(0),
      R => '0'
    );
\add_ln840_1_reg_11300_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_1_reg_11300_reg[1]_0\(1),
      Q => add_ln840_1_reg_11300(1),
      R => '0'
    );
\add_ln840_200_reg_11800_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_200_reg_11800_reg[1]_0\(0),
      Q => add_ln840_200_reg_11800(0),
      R => '0'
    );
\add_ln840_200_reg_11800_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_200_reg_11800_reg[1]_0\(1),
      Q => add_ln840_200_reg_11800(1),
      R => '0'
    );
\add_ln840_202_reg_11805_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_202_reg_11805_reg[1]_0\(0),
      Q => add_ln840_202_reg_11805(0),
      R => '0'
    );
\add_ln840_202_reg_11805_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_202_reg_11805_reg[1]_0\(1),
      Q => add_ln840_202_reg_11805(1),
      R => '0'
    );
\add_ln840_204_reg_11810_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_204_reg_11810_reg[1]_0\(0),
      Q => add_ln840_204_reg_11810(0),
      R => '0'
    );
\add_ln840_204_reg_11810_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_204_reg_11810_reg[1]_0\(1),
      Q => add_ln840_204_reg_11810(1),
      R => '0'
    );
\add_ln840_209_reg_11820_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_209_reg_11820_reg[1]_0\(0),
      Q => add_ln840_209_reg_11820(0),
      R => '0'
    );
\add_ln840_209_reg_11820_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_209_reg_11820_reg[1]_0\(1),
      Q => add_ln840_209_reg_11820(1),
      R => '0'
    );
\add_ln840_20_reg_11350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_20_reg_11350_reg[1]_0\(0),
      Q => add_ln840_20_reg_11350(0),
      R => '0'
    );
\add_ln840_20_reg_11350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_20_reg_11350_reg[1]_0\(1),
      Q => add_ln840_20_reg_11350(1),
      R => '0'
    );
\add_ln840_211_reg_11825_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_211_reg_11825_reg[1]_0\(0),
      Q => add_ln840_211_reg_11825(0),
      R => '0'
    );
\add_ln840_211_reg_11825_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_211_reg_11825_reg[1]_0\(1),
      Q => add_ln840_211_reg_11825(1),
      R => '0'
    );
\add_ln840_212_reg_11830_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_212_reg_11830_reg[1]_0\(0),
      Q => add_ln840_212_reg_11830(0),
      R => '0'
    );
\add_ln840_212_reg_11830_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_212_reg_11830_reg[1]_0\(1),
      Q => add_ln840_212_reg_11830(1),
      R => '0'
    );
\add_ln840_215_reg_11835_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_215_reg_11835_reg[1]_0\(0),
      Q => add_ln840_215_reg_11835(0),
      R => '0'
    );
\add_ln840_215_reg_11835_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_215_reg_11835_reg[1]_0\(1),
      Q => add_ln840_215_reg_11835(1),
      R => '0'
    );
\add_ln840_216_reg_11840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_216_reg_11840_reg[1]_0\(0),
      Q => add_ln840_216_reg_11840(0),
      R => '0'
    );
\add_ln840_216_reg_11840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_216_reg_11840_reg[1]_0\(1),
      Q => add_ln840_216_reg_11840(1),
      R => '0'
    );
\add_ln840_218_reg_11845_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_218_reg_11845_reg[1]_0\(0),
      Q => add_ln840_218_reg_11845(0),
      R => '0'
    );
\add_ln840_218_reg_11845_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_218_reg_11845_reg[1]_0\(1),
      Q => add_ln840_218_reg_11845(1),
      R => '0'
    );
\add_ln840_220_reg_11850_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_220_reg_11850_reg[1]_0\(0),
      Q => add_ln840_220_reg_11850(0),
      R => '0'
    );
\add_ln840_220_reg_11850_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_220_reg_11850_reg[1]_0\(1),
      Q => add_ln840_220_reg_11850(1),
      R => '0'
    );
\add_ln840_225_reg_11860_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_225_reg_11860_reg[1]_0\(0),
      Q => add_ln840_225_reg_11860(0),
      R => '0'
    );
\add_ln840_225_reg_11860_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_225_reg_11860_reg[1]_0\(1),
      Q => add_ln840_225_reg_11860(1),
      R => '0'
    );
\add_ln840_227_reg_11865_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_227_reg_11865_reg[1]_0\(0),
      Q => add_ln840_227_reg_11865(0),
      R => '0'
    );
\add_ln840_227_reg_11865_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_227_reg_11865_reg[1]_0\(1),
      Q => add_ln840_227_reg_11865(1),
      R => '0'
    );
\add_ln840_228_reg_11870_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_228_reg_11870_reg[1]_0\(0),
      Q => add_ln840_228_reg_11870(0),
      R => '0'
    );
\add_ln840_228_reg_11870_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_228_reg_11870_reg[1]_0\(1),
      Q => add_ln840_228_reg_11870(1),
      R => '0'
    );
\add_ln840_231_reg_11875_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_231_reg_11875_reg[1]_0\(0),
      Q => add_ln840_231_reg_11875(0),
      R => '0'
    );
\add_ln840_231_reg_11875_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_231_reg_11875_reg[1]_0\(1),
      Q => add_ln840_231_reg_11875(1),
      R => '0'
    );
\add_ln840_232_reg_11880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_232_reg_11880_reg[1]_0\(0),
      Q => add_ln840_232_reg_11880(0),
      R => '0'
    );
\add_ln840_232_reg_11880_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_232_reg_11880_reg[1]_0\(1),
      Q => add_ln840_232_reg_11880(1),
      R => '0'
    );
\add_ln840_234_reg_11885_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_234_reg_11885_reg[1]_0\(0),
      Q => add_ln840_234_reg_11885(0),
      R => '0'
    );
\add_ln840_234_reg_11885_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_234_reg_11885_reg[1]_0\(1),
      Q => add_ln840_234_reg_11885(1),
      R => '0'
    );
\add_ln840_236_reg_11890_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_236_reg_11890_reg[1]_0\(0),
      Q => add_ln840_236_reg_11890(0),
      R => '0'
    );
\add_ln840_236_reg_11890_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_236_reg_11890_reg[1]_0\(1),
      Q => add_ln840_236_reg_11890(1),
      R => '0'
    );
\add_ln840_23_reg_11355_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_23_reg_11355_reg[1]_0\(0),
      Q => add_ln840_23_reg_11355(0),
      R => '0'
    );
\add_ln840_23_reg_11355_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_23_reg_11355_reg[1]_0\(1),
      Q => add_ln840_23_reg_11355(1),
      R => '0'
    );
\add_ln840_241_reg_11900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_241_reg_11900_reg[1]_0\(0),
      Q => add_ln840_241_reg_11900(0),
      R => '0'
    );
\add_ln840_241_reg_11900_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_241_reg_11900_reg[1]_0\(1),
      Q => add_ln840_241_reg_11900(1),
      R => '0'
    );
\add_ln840_243_reg_11905_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_243_reg_11905_reg[1]_0\(0),
      Q => add_ln840_243_reg_11905(0),
      R => '0'
    );
\add_ln840_243_reg_11905_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_243_reg_11905_reg[1]_0\(1),
      Q => add_ln840_243_reg_11905(1),
      R => '0'
    );
\add_ln840_244_reg_11910_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_244_reg_11910_reg[1]_0\(0),
      Q => add_ln840_244_reg_11910(0),
      R => '0'
    );
\add_ln840_244_reg_11910_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_244_reg_11910_reg[1]_0\(1),
      Q => add_ln840_244_reg_11910(1),
      R => '0'
    );
\add_ln840_247_reg_11915_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_247_reg_11915_reg[1]_0\(0),
      Q => add_ln840_247_reg_11915(0),
      R => '0'
    );
\add_ln840_247_reg_11915_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_247_reg_11915_reg[1]_0\(1),
      Q => add_ln840_247_reg_11915(1),
      R => '0'
    );
\add_ln840_248_reg_11920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_248_reg_11920_reg[1]_0\(0),
      Q => add_ln840_248_reg_11920(0),
      R => '0'
    );
\add_ln840_248_reg_11920_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_248_reg_11920_reg[1]_0\(1),
      Q => add_ln840_248_reg_11920(1),
      R => '0'
    );
\add_ln840_24_reg_11360_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_24_reg_11360_reg[1]_0\(0),
      Q => add_ln840_24_reg_11360(0),
      R => '0'
    );
\add_ln840_24_reg_11360_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_24_reg_11360_reg[1]_0\(1),
      Q => add_ln840_24_reg_11360(1),
      R => '0'
    );
\add_ln840_250_reg_11925_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_250_reg_11925_reg[1]_0\(0),
      Q => add_ln840_250_reg_11925(0),
      R => '0'
    );
\add_ln840_250_reg_11925_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_250_reg_11925_reg[1]_0\(1),
      Q => add_ln840_250_reg_11925(1),
      R => '0'
    );
\add_ln840_252_reg_11930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_252_reg_11930_reg[1]_0\(0),
      Q => add_ln840_252_reg_11930(0),
      R => '0'
    );
\add_ln840_252_reg_11930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_252_reg_11930_reg[1]_0\(1),
      Q => add_ln840_252_reg_11930(1),
      R => '0'
    );
\add_ln840_26_reg_11365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_26_reg_11365_reg[1]_0\(0),
      Q => add_ln840_26_reg_11365(0),
      R => '0'
    );
\add_ln840_26_reg_11365_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_26_reg_11365_reg[1]_0\(1),
      Q => add_ln840_26_reg_11365(1),
      R => '0'
    );
\add_ln840_28_reg_11370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_28_reg_11370_reg[1]_0\(0),
      Q => add_ln840_28_reg_11370(0),
      R => '0'
    );
\add_ln840_28_reg_11370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_28_reg_11370_reg[1]_0\(1),
      Q => add_ln840_28_reg_11370(1),
      R => '0'
    );
\add_ln840_31_reg_11964[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_115_fu_772(10),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_14_fu_8928_p3(10)
    );
\add_ln840_31_reg_11964[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_115_fu_772(9),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_14_fu_8928_p3(9)
    );
\add_ln840_31_reg_11964[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_115_fu_772(8),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_14_fu_8928_p3(8)
    );
\add_ln840_31_reg_11964[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_24_reg_11360(0),
      I1 => add_ln840_20_reg_11350(0),
      I2 => add_ln840_28_reg_11370(0),
      I3 => add_ln840_28_reg_11370(1),
      I4 => add_ln840_20_reg_11350(1),
      I5 => add_ln840_24_reg_11360(1),
      O => \add_ln840_31_reg_11964[3]_i_10_n_3\
    );
\add_ln840_31_reg_11964[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_26_reg_11365(0),
      I1 => xor_ln1019_59_reg_11335,
      I2 => add_ln840_23_reg_11355(0),
      I3 => add_ln840_26_reg_11365(1),
      I4 => add_ln840_23_reg_11355(1),
      O => \add_ln840_31_reg_11964[3]_i_11_n_3\
    );
\add_ln840_31_reg_11964[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_28_reg_11370(0),
      I1 => add_ln840_20_reg_11350(0),
      I2 => add_ln840_24_reg_11360(0),
      I3 => add_ln840_20_reg_11350(1),
      I4 => add_ln840_24_reg_11360(1),
      I5 => add_ln840_28_reg_11370(1),
      O => \add_ln840_31_reg_11964[3]_i_12_n_3\
    );
\add_ln840_31_reg_11964[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_28_reg_11370(0),
      I1 => add_ln840_24_reg_11360(0),
      I2 => add_ln840_20_reg_11350(0),
      O => \add_ln840_31_reg_11964[3]_i_13_n_3\
    );
\add_ln840_31_reg_11964[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_26_reg_11365(0),
      I1 => add_ln840_23_reg_11355(0),
      I2 => xor_ln1019_59_reg_11335,
      O => \add_ln840_31_reg_11964[3]_i_14_n_3\
    );
\add_ln840_31_reg_11964[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_31_reg_11964[3]_i_9_n_3\,
      I1 => \add_ln840_31_reg_11964_reg[7]_i_4_n_8\,
      I2 => \add_ln840_31_reg_11964[3]_i_10_n_3\,
      O => \add_ln840_31_reg_11964[3]_i_2_n_3\
    );
\add_ln840_31_reg_11964[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_31_reg_11964[3]_i_11_n_3\,
      I1 => \add_ln840_31_reg_11964_reg[7]_i_4_n_9\,
      I2 => \add_ln840_31_reg_11964[3]_i_12_n_3\,
      O => \add_ln840_31_reg_11964[3]_i_3_n_3\
    );
\add_ln840_31_reg_11964[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_59_reg_11335,
      I1 => add_ln840_23_reg_11355(0),
      I2 => add_ln840_26_reg_11365(0),
      I3 => \add_ln840_31_reg_11964_reg[7]_i_4_n_10\,
      I4 => \add_ln840_31_reg_11964[3]_i_13_n_3\,
      O => \add_ln840_31_reg_11964[3]_i_4_n_3\
    );
\add_ln840_31_reg_11964[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln840_31_reg_11964[3]_i_10_n_3\,
      I1 => \add_ln840_31_reg_11964_reg[7]_i_4_n_8\,
      I2 => \add_ln840_31_reg_11964[3]_i_9_n_3\,
      I3 => \add_ln840_31_reg_11964_reg[7]_i_4_n_7\,
      I4 => \add_ln840_31_reg_11964[7]_i_9_n_3\,
      O => \add_ln840_31_reg_11964[3]_i_5_n_3\
    );
\add_ln840_31_reg_11964[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_31_reg_11964[3]_i_3_n_3\,
      I1 => \add_ln840_31_reg_11964_reg[7]_i_4_n_8\,
      I2 => \add_ln840_31_reg_11964[3]_i_9_n_3\,
      I3 => \add_ln840_31_reg_11964[3]_i_10_n_3\,
      O => \add_ln840_31_reg_11964[3]_i_6_n_3\
    );
\add_ln840_31_reg_11964[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_31_reg_11964[3]_i_11_n_3\,
      I1 => \add_ln840_31_reg_11964_reg[7]_i_4_n_9\,
      I2 => \add_ln840_31_reg_11964[3]_i_12_n_3\,
      I3 => \add_ln840_31_reg_11964[3]_i_4_n_3\,
      O => \add_ln840_31_reg_11964[3]_i_7_n_3\
    );
\add_ln840_31_reg_11964[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_20_reg_11350(0),
      I1 => add_ln840_24_reg_11360(0),
      I2 => add_ln840_28_reg_11370(0),
      I3 => \add_ln840_31_reg_11964[3]_i_14_n_3\,
      I4 => \add_ln840_31_reg_11964_reg[7]_i_4_n_10\,
      O => \add_ln840_31_reg_11964[3]_i_8_n_3\
    );
\add_ln840_31_reg_11964[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_26_reg_11365(1),
      I1 => add_ln840_23_reg_11355(1),
      I2 => add_ln840_26_reg_11365(0),
      I3 => xor_ln1019_59_reg_11335,
      I4 => add_ln840_23_reg_11355(0),
      O => \add_ln840_31_reg_11964[3]_i_9_n_3\
    );
\add_ln840_31_reg_11964[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_115_fu_772(1),
      I2 => add_ln840_19_reg_11345(1),
      I3 => add_ln840_17_reg_11340(1),
      O => \add_ln840_31_reg_11964[7]_i_10_n_3\
    );
\add_ln840_31_reg_11964[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_115_fu_772(0),
      I2 => add_ln840_19_reg_11345(0),
      I3 => add_ln840_17_reg_11340(0),
      O => \add_ln840_31_reg_11964[7]_i_11_n_3\
    );
\add_ln840_31_reg_11964[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_115_fu_772(3),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_14_fu_8928_p3(3)
    );
\add_ln840_31_reg_11964[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_17_reg_11340(1),
      I1 => add_ln840_19_reg_11345(1),
      I2 => empty_115_fu_772(1),
      I3 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I4 => empty_115_fu_772(2),
      O => \add_ln840_31_reg_11964[7]_i_13_n_3\
    );
\add_ln840_31_reg_11964[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_31_reg_11964[7]_i_11_n_3\,
      I1 => add_ln840_19_reg_11345(1),
      I2 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I3 => empty_115_fu_772(1),
      I4 => add_ln840_17_reg_11340(1),
      O => \add_ln840_31_reg_11964[7]_i_14_n_3\
    );
\add_ln840_31_reg_11964[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_115_fu_772(0),
      I2 => add_ln840_19_reg_11345(0),
      I3 => add_ln840_17_reg_11340(0),
      O => \add_ln840_31_reg_11964[7]_i_15_n_3\
    );
\add_ln840_31_reg_11964[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln840_31_reg_11964[7]_i_9_n_3\,
      I1 => \add_ln840_31_reg_11964_reg[7]_i_4_n_7\,
      I2 => \add_ln840_31_reg_11964_reg[7]_i_2_n_10\,
      O => \add_ln840_31_reg_11964[7]_i_3_n_3\
    );
\add_ln840_31_reg_11964[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_115_fu_772(7),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_14_fu_8928_p3(7)
    );
\add_ln840_31_reg_11964[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_115_fu_772(6),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_14_fu_8928_p3(6)
    );
\add_ln840_31_reg_11964[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_115_fu_772(5),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_14_fu_8928_p3(5)
    );
\add_ln840_31_reg_11964[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_115_fu_772(4),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_14_fu_8928_p3(4)
    );
\add_ln840_31_reg_11964[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_24_reg_11360(0),
      I1 => add_ln840_20_reg_11350(0),
      I2 => add_ln840_28_reg_11370(0),
      I3 => add_ln840_28_reg_11370(1),
      I4 => add_ln840_24_reg_11360(1),
      I5 => add_ln840_20_reg_11350(1),
      O => \add_ln840_31_reg_11964[7]_i_9_n_3\
    );
\add_ln840_31_reg_11964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_31_fu_9112_p2(0),
      Q => empty_115_fu_772(0),
      R => '0'
    );
\add_ln840_31_reg_11964_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_31_fu_9112_p2(10),
      Q => empty_115_fu_772(10),
      R => '0'
    );
\add_ln840_31_reg_11964_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_31_reg_11964_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_31_reg_11964_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_31_reg_11964_reg[10]_i_1_n_5\,
      CO(0) => \add_ln840_31_reg_11964_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_31_reg_11964_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_31_fu_9112_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln840_31_reg_11964_reg[10]_i_2_n_8\,
      S(1) => \add_ln840_31_reg_11964_reg[10]_i_2_n_9\,
      S(0) => \add_ln840_31_reg_11964_reg[10]_i_2_n_10\
    );
\add_ln840_31_reg_11964_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_31_reg_11964_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_31_reg_11964_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_31_reg_11964_reg[10]_i_2_n_5\,
      CO(0) => \add_ln840_31_reg_11964_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_31_reg_11964_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_ln840_31_reg_11964_reg[10]_i_2_n_8\,
      O(1) => \add_ln840_31_reg_11964_reg[10]_i_2_n_9\,
      O(0) => \add_ln840_31_reg_11964_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_14_fu_8928_p3(10 downto 8)
    );
\add_ln840_31_reg_11964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_31_fu_9112_p2(1),
      Q => empty_115_fu_772(1),
      R => '0'
    );
\add_ln840_31_reg_11964_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_31_fu_9112_p2(2),
      Q => empty_115_fu_772(2),
      R => '0'
    );
\add_ln840_31_reg_11964_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_31_fu_9112_p2(3),
      Q => empty_115_fu_772(3),
      R => '0'
    );
\add_ln840_31_reg_11964_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_31_reg_11964_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_31_reg_11964_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_31_reg_11964_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_31_reg_11964_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_31_reg_11964[3]_i_2_n_3\,
      DI(2) => \add_ln840_31_reg_11964[3]_i_3_n_3\,
      DI(1) => \add_ln840_31_reg_11964[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_31_fu_9112_p2(3 downto 0),
      S(3) => \add_ln840_31_reg_11964[3]_i_5_n_3\,
      S(2) => \add_ln840_31_reg_11964[3]_i_6_n_3\,
      S(1) => \add_ln840_31_reg_11964[3]_i_7_n_3\,
      S(0) => \add_ln840_31_reg_11964[3]_i_8_n_3\
    );
\add_ln840_31_reg_11964_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_31_fu_9112_p2(4),
      Q => empty_115_fu_772(4),
      R => '0'
    );
\add_ln840_31_reg_11964_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_31_fu_9112_p2(5),
      Q => empty_115_fu_772(5),
      R => '0'
    );
\add_ln840_31_reg_11964_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_31_fu_9112_p2(6),
      Q => empty_115_fu_772(6),
      R => '0'
    );
\add_ln840_31_reg_11964_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_31_fu_9112_p2(7),
      Q => empty_115_fu_772(7),
      R => '0'
    );
\add_ln840_31_reg_11964_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_31_reg_11964_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_31_reg_11964_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_31_reg_11964_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_31_reg_11964_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_31_reg_11964_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_31_reg_11964_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_31_fu_9112_p2(7 downto 4),
      S(3) => \add_ln840_31_reg_11964_reg[7]_i_2_n_7\,
      S(2) => \add_ln840_31_reg_11964_reg[7]_i_2_n_8\,
      S(1) => \add_ln840_31_reg_11964_reg[7]_i_2_n_9\,
      S(0) => \add_ln840_31_reg_11964[7]_i_3_n_3\
    );
\add_ln840_31_reg_11964_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_31_reg_11964_reg[7]_i_4_n_3\,
      CO(3) => \add_ln840_31_reg_11964_reg[7]_i_2_n_3\,
      CO(2) => \add_ln840_31_reg_11964_reg[7]_i_2_n_4\,
      CO(1) => \add_ln840_31_reg_11964_reg[7]_i_2_n_5\,
      CO(0) => \add_ln840_31_reg_11964_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln840_31_reg_11964_reg[7]_i_2_n_7\,
      O(2) => \add_ln840_31_reg_11964_reg[7]_i_2_n_8\,
      O(1) => \add_ln840_31_reg_11964_reg[7]_i_2_n_9\,
      O(0) => \add_ln840_31_reg_11964_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_14_fu_8928_p3(7 downto 4)
    );
\add_ln840_31_reg_11964_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_31_reg_11964_reg[7]_i_4_n_3\,
      CO(2) => \add_ln840_31_reg_11964_reg[7]_i_4_n_4\,
      CO(1) => \add_ln840_31_reg_11964_reg[7]_i_4_n_5\,
      CO(0) => \add_ln840_31_reg_11964_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln840_31_reg_11964[7]_i_10_n_3\,
      DI(1) => \add_ln840_31_reg_11964[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_ln840_31_reg_11964_reg[7]_i_4_n_7\,
      O(2) => \add_ln840_31_reg_11964_reg[7]_i_4_n_8\,
      O(1) => \add_ln840_31_reg_11964_reg[7]_i_4_n_9\,
      O(0) => \add_ln840_31_reg_11964_reg[7]_i_4_n_10\,
      S(3) => select_ln272_14_fu_8928_p3(3),
      S(2) => \add_ln840_31_reg_11964[7]_i_13_n_3\,
      S(1) => \add_ln840_31_reg_11964[7]_i_14_n_3\,
      S(0) => \add_ln840_31_reg_11964[7]_i_15_n_3\
    );
\add_ln840_31_reg_11964_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_31_fu_9112_p2(8),
      Q => empty_115_fu_772(8),
      R => '0'
    );
\add_ln840_31_reg_11964_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_31_fu_9112_p2(9),
      Q => empty_115_fu_772(9),
      R => '0'
    );
\add_ln840_33_reg_11380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_33_reg_11380_reg[1]_0\(0),
      Q => add_ln840_33_reg_11380(0),
      R => '0'
    );
\add_ln840_33_reg_11380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_33_reg_11380_reg[1]_0\(1),
      Q => add_ln840_33_reg_11380(1),
      R => '0'
    );
\add_ln840_35_reg_11385_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_35_reg_11385_reg[1]_0\(0),
      Q => add_ln840_35_reg_11385(0),
      R => '0'
    );
\add_ln840_35_reg_11385_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_35_reg_11385_reg[1]_0\(1),
      Q => add_ln840_35_reg_11385(1),
      R => '0'
    );
\add_ln840_36_reg_11390_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_36_reg_11390_reg[1]_0\(0),
      Q => add_ln840_36_reg_11390(0),
      R => '0'
    );
\add_ln840_36_reg_11390_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_36_reg_11390_reg[1]_0\(1),
      Q => add_ln840_36_reg_11390(1),
      R => '0'
    );
\add_ln840_39_reg_11395_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_39_reg_11395_reg[1]_0\(0),
      Q => add_ln840_39_reg_11395(0),
      R => '0'
    );
\add_ln840_39_reg_11395_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_39_reg_11395_reg[1]_0\(1),
      Q => add_ln840_39_reg_11395(1),
      R => '0'
    );
\add_ln840_3_reg_11305_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_3_reg_11305_reg[1]_0\(0),
      Q => add_ln840_3_reg_11305(0),
      R => '0'
    );
\add_ln840_3_reg_11305_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_3_reg_11305_reg[1]_0\(1),
      Q => add_ln840_3_reg_11305(1),
      R => '0'
    );
\add_ln840_40_reg_11400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_40_reg_11400_reg[1]_0\(0),
      Q => add_ln840_40_reg_11400(0),
      R => '0'
    );
\add_ln840_40_reg_11400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_40_reg_11400_reg[1]_0\(1),
      Q => add_ln840_40_reg_11400(1),
      R => '0'
    );
\add_ln840_42_reg_11405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_42_reg_11405_reg[1]_0\(0),
      Q => add_ln840_42_reg_11405(0),
      R => '0'
    );
\add_ln840_42_reg_11405_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_42_reg_11405_reg[1]_0\(1),
      Q => add_ln840_42_reg_11405(1),
      R => '0'
    );
\add_ln840_44_reg_11410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_44_reg_11410_reg[1]_0\(0),
      Q => add_ln840_44_reg_11410(0),
      R => '0'
    );
\add_ln840_44_reg_11410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_44_reg_11410_reg[1]_0\(1),
      Q => add_ln840_44_reg_11410(1),
      R => '0'
    );
\add_ln840_47_reg_11969[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_116_fu_776(10),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_13_fu_8921_p3(10)
    );
\add_ln840_47_reg_11969[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_116_fu_776(9),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_13_fu_8921_p3(9)
    );
\add_ln840_47_reg_11969[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_116_fu_776(8),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_13_fu_8921_p3(8)
    );
\add_ln840_47_reg_11969[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_40_reg_11400(0),
      I1 => add_ln840_36_reg_11390(0),
      I2 => add_ln840_44_reg_11410(0),
      I3 => add_ln840_44_reg_11410(1),
      I4 => add_ln840_36_reg_11390(1),
      I5 => add_ln840_40_reg_11400(1),
      O => \add_ln840_47_reg_11969[3]_i_10_n_3\
    );
\add_ln840_47_reg_11969[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_42_reg_11405(0),
      I1 => xor_ln1019_91_reg_11375,
      I2 => add_ln840_39_reg_11395(0),
      I3 => add_ln840_42_reg_11405(1),
      I4 => add_ln840_39_reg_11395(1),
      O => \add_ln840_47_reg_11969[3]_i_11_n_3\
    );
\add_ln840_47_reg_11969[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_44_reg_11410(0),
      I1 => add_ln840_36_reg_11390(0),
      I2 => add_ln840_40_reg_11400(0),
      I3 => add_ln840_36_reg_11390(1),
      I4 => add_ln840_40_reg_11400(1),
      I5 => add_ln840_44_reg_11410(1),
      O => \add_ln840_47_reg_11969[3]_i_12_n_3\
    );
\add_ln840_47_reg_11969[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_44_reg_11410(0),
      I1 => add_ln840_40_reg_11400(0),
      I2 => add_ln840_36_reg_11390(0),
      O => \add_ln840_47_reg_11969[3]_i_13_n_3\
    );
\add_ln840_47_reg_11969[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_42_reg_11405(0),
      I1 => add_ln840_39_reg_11395(0),
      I2 => xor_ln1019_91_reg_11375,
      O => \add_ln840_47_reg_11969[3]_i_14_n_3\
    );
\add_ln840_47_reg_11969[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_47_reg_11969[3]_i_9_n_3\,
      I1 => \add_ln840_47_reg_11969_reg[7]_i_4_n_8\,
      I2 => \add_ln840_47_reg_11969[3]_i_10_n_3\,
      O => \add_ln840_47_reg_11969[3]_i_2_n_3\
    );
\add_ln840_47_reg_11969[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_47_reg_11969[3]_i_11_n_3\,
      I1 => \add_ln840_47_reg_11969_reg[7]_i_4_n_9\,
      I2 => \add_ln840_47_reg_11969[3]_i_12_n_3\,
      O => \add_ln840_47_reg_11969[3]_i_3_n_3\
    );
\add_ln840_47_reg_11969[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_91_reg_11375,
      I1 => add_ln840_39_reg_11395(0),
      I2 => add_ln840_42_reg_11405(0),
      I3 => \add_ln840_47_reg_11969_reg[7]_i_4_n_10\,
      I4 => \add_ln840_47_reg_11969[3]_i_13_n_3\,
      O => \add_ln840_47_reg_11969[3]_i_4_n_3\
    );
\add_ln840_47_reg_11969[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln840_47_reg_11969[3]_i_10_n_3\,
      I1 => \add_ln840_47_reg_11969_reg[7]_i_4_n_8\,
      I2 => \add_ln840_47_reg_11969[3]_i_9_n_3\,
      I3 => \add_ln840_47_reg_11969_reg[7]_i_4_n_7\,
      I4 => \add_ln840_47_reg_11969[7]_i_9_n_3\,
      O => \add_ln840_47_reg_11969[3]_i_5_n_3\
    );
\add_ln840_47_reg_11969[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_47_reg_11969[3]_i_3_n_3\,
      I1 => \add_ln840_47_reg_11969_reg[7]_i_4_n_8\,
      I2 => \add_ln840_47_reg_11969[3]_i_9_n_3\,
      I3 => \add_ln840_47_reg_11969[3]_i_10_n_3\,
      O => \add_ln840_47_reg_11969[3]_i_6_n_3\
    );
\add_ln840_47_reg_11969[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_47_reg_11969[3]_i_11_n_3\,
      I1 => \add_ln840_47_reg_11969_reg[7]_i_4_n_9\,
      I2 => \add_ln840_47_reg_11969[3]_i_12_n_3\,
      I3 => \add_ln840_47_reg_11969[3]_i_4_n_3\,
      O => \add_ln840_47_reg_11969[3]_i_7_n_3\
    );
\add_ln840_47_reg_11969[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_36_reg_11390(0),
      I1 => add_ln840_40_reg_11400(0),
      I2 => add_ln840_44_reg_11410(0),
      I3 => \add_ln840_47_reg_11969[3]_i_14_n_3\,
      I4 => \add_ln840_47_reg_11969_reg[7]_i_4_n_10\,
      O => \add_ln840_47_reg_11969[3]_i_8_n_3\
    );
\add_ln840_47_reg_11969[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_42_reg_11405(1),
      I1 => add_ln840_39_reg_11395(1),
      I2 => add_ln840_42_reg_11405(0),
      I3 => xor_ln1019_91_reg_11375,
      I4 => add_ln840_39_reg_11395(0),
      O => \add_ln840_47_reg_11969[3]_i_9_n_3\
    );
\add_ln840_47_reg_11969[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_116_fu_776(1),
      I2 => add_ln840_35_reg_11385(1),
      I3 => add_ln840_33_reg_11380(1),
      O => \add_ln840_47_reg_11969[7]_i_10_n_3\
    );
\add_ln840_47_reg_11969[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_116_fu_776(0),
      I2 => add_ln840_35_reg_11385(0),
      I3 => add_ln840_33_reg_11380(0),
      O => \add_ln840_47_reg_11969[7]_i_11_n_3\
    );
\add_ln840_47_reg_11969[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_116_fu_776(3),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_13_fu_8921_p3(3)
    );
\add_ln840_47_reg_11969[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_33_reg_11380(1),
      I1 => add_ln840_35_reg_11385(1),
      I2 => empty_116_fu_776(1),
      I3 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I4 => empty_116_fu_776(2),
      O => \add_ln840_47_reg_11969[7]_i_13_n_3\
    );
\add_ln840_47_reg_11969[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_47_reg_11969[7]_i_11_n_3\,
      I1 => add_ln840_35_reg_11385(1),
      I2 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I3 => empty_116_fu_776(1),
      I4 => add_ln840_33_reg_11380(1),
      O => \add_ln840_47_reg_11969[7]_i_14_n_3\
    );
\add_ln840_47_reg_11969[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_116_fu_776(0),
      I2 => add_ln840_35_reg_11385(0),
      I3 => add_ln840_33_reg_11380(0),
      O => \add_ln840_47_reg_11969[7]_i_15_n_3\
    );
\add_ln840_47_reg_11969[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln840_47_reg_11969[7]_i_9_n_3\,
      I1 => \add_ln840_47_reg_11969_reg[7]_i_4_n_7\,
      I2 => \add_ln840_47_reg_11969_reg[7]_i_2_n_10\,
      O => \add_ln840_47_reg_11969[7]_i_3_n_3\
    );
\add_ln840_47_reg_11969[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_116_fu_776(7),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_13_fu_8921_p3(7)
    );
\add_ln840_47_reg_11969[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_116_fu_776(6),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_13_fu_8921_p3(6)
    );
\add_ln840_47_reg_11969[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_116_fu_776(5),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_13_fu_8921_p3(5)
    );
\add_ln840_47_reg_11969[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_116_fu_776(4),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_13_fu_8921_p3(4)
    );
\add_ln840_47_reg_11969[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_40_reg_11400(0),
      I1 => add_ln840_36_reg_11390(0),
      I2 => add_ln840_44_reg_11410(0),
      I3 => add_ln840_44_reg_11410(1),
      I4 => add_ln840_40_reg_11400(1),
      I5 => add_ln840_36_reg_11390(1),
      O => \add_ln840_47_reg_11969[7]_i_9_n_3\
    );
\add_ln840_47_reg_11969_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_47_fu_9200_p2(0),
      Q => empty_116_fu_776(0),
      R => '0'
    );
\add_ln840_47_reg_11969_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_47_fu_9200_p2(10),
      Q => empty_116_fu_776(10),
      R => '0'
    );
\add_ln840_47_reg_11969_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_47_reg_11969_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_47_reg_11969_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_47_reg_11969_reg[10]_i_1_n_5\,
      CO(0) => \add_ln840_47_reg_11969_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_47_reg_11969_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_47_fu_9200_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln840_47_reg_11969_reg[10]_i_2_n_8\,
      S(1) => \add_ln840_47_reg_11969_reg[10]_i_2_n_9\,
      S(0) => \add_ln840_47_reg_11969_reg[10]_i_2_n_10\
    );
\add_ln840_47_reg_11969_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_47_reg_11969_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_47_reg_11969_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_47_reg_11969_reg[10]_i_2_n_5\,
      CO(0) => \add_ln840_47_reg_11969_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_47_reg_11969_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_ln840_47_reg_11969_reg[10]_i_2_n_8\,
      O(1) => \add_ln840_47_reg_11969_reg[10]_i_2_n_9\,
      O(0) => \add_ln840_47_reg_11969_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_13_fu_8921_p3(10 downto 8)
    );
\add_ln840_47_reg_11969_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_47_fu_9200_p2(1),
      Q => empty_116_fu_776(1),
      R => '0'
    );
\add_ln840_47_reg_11969_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_47_fu_9200_p2(2),
      Q => empty_116_fu_776(2),
      R => '0'
    );
\add_ln840_47_reg_11969_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_47_fu_9200_p2(3),
      Q => empty_116_fu_776(3),
      R => '0'
    );
\add_ln840_47_reg_11969_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_47_reg_11969_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_47_reg_11969_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_47_reg_11969_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_47_reg_11969_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_47_reg_11969[3]_i_2_n_3\,
      DI(2) => \add_ln840_47_reg_11969[3]_i_3_n_3\,
      DI(1) => \add_ln840_47_reg_11969[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_47_fu_9200_p2(3 downto 0),
      S(3) => \add_ln840_47_reg_11969[3]_i_5_n_3\,
      S(2) => \add_ln840_47_reg_11969[3]_i_6_n_3\,
      S(1) => \add_ln840_47_reg_11969[3]_i_7_n_3\,
      S(0) => \add_ln840_47_reg_11969[3]_i_8_n_3\
    );
\add_ln840_47_reg_11969_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_47_fu_9200_p2(4),
      Q => empty_116_fu_776(4),
      R => '0'
    );
\add_ln840_47_reg_11969_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_47_fu_9200_p2(5),
      Q => empty_116_fu_776(5),
      R => '0'
    );
\add_ln840_47_reg_11969_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_47_fu_9200_p2(6),
      Q => empty_116_fu_776(6),
      R => '0'
    );
\add_ln840_47_reg_11969_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_47_fu_9200_p2(7),
      Q => empty_116_fu_776(7),
      R => '0'
    );
\add_ln840_47_reg_11969_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_47_reg_11969_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_47_reg_11969_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_47_reg_11969_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_47_reg_11969_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_47_reg_11969_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_47_reg_11969_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_47_fu_9200_p2(7 downto 4),
      S(3) => \add_ln840_47_reg_11969_reg[7]_i_2_n_7\,
      S(2) => \add_ln840_47_reg_11969_reg[7]_i_2_n_8\,
      S(1) => \add_ln840_47_reg_11969_reg[7]_i_2_n_9\,
      S(0) => \add_ln840_47_reg_11969[7]_i_3_n_3\
    );
\add_ln840_47_reg_11969_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_47_reg_11969_reg[7]_i_4_n_3\,
      CO(3) => \add_ln840_47_reg_11969_reg[7]_i_2_n_3\,
      CO(2) => \add_ln840_47_reg_11969_reg[7]_i_2_n_4\,
      CO(1) => \add_ln840_47_reg_11969_reg[7]_i_2_n_5\,
      CO(0) => \add_ln840_47_reg_11969_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln840_47_reg_11969_reg[7]_i_2_n_7\,
      O(2) => \add_ln840_47_reg_11969_reg[7]_i_2_n_8\,
      O(1) => \add_ln840_47_reg_11969_reg[7]_i_2_n_9\,
      O(0) => \add_ln840_47_reg_11969_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_13_fu_8921_p3(7 downto 4)
    );
\add_ln840_47_reg_11969_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_47_reg_11969_reg[7]_i_4_n_3\,
      CO(2) => \add_ln840_47_reg_11969_reg[7]_i_4_n_4\,
      CO(1) => \add_ln840_47_reg_11969_reg[7]_i_4_n_5\,
      CO(0) => \add_ln840_47_reg_11969_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln840_47_reg_11969[7]_i_10_n_3\,
      DI(1) => \add_ln840_47_reg_11969[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_ln840_47_reg_11969_reg[7]_i_4_n_7\,
      O(2) => \add_ln840_47_reg_11969_reg[7]_i_4_n_8\,
      O(1) => \add_ln840_47_reg_11969_reg[7]_i_4_n_9\,
      O(0) => \add_ln840_47_reg_11969_reg[7]_i_4_n_10\,
      S(3) => select_ln272_13_fu_8921_p3(3),
      S(2) => \add_ln840_47_reg_11969[7]_i_13_n_3\,
      S(1) => \add_ln840_47_reg_11969[7]_i_14_n_3\,
      S(0) => \add_ln840_47_reg_11969[7]_i_15_n_3\
    );
\add_ln840_47_reg_11969_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_47_fu_9200_p2(8),
      Q => empty_116_fu_776(8),
      R => '0'
    );
\add_ln840_47_reg_11969_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_47_fu_9200_p2(9),
      Q => empty_116_fu_776(9),
      R => '0'
    );
\add_ln840_49_reg_11420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_49_reg_11420_reg[1]_0\(0),
      Q => add_ln840_49_reg_11420(0),
      R => '0'
    );
\add_ln840_49_reg_11420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_49_reg_11420_reg[1]_0\(1),
      Q => add_ln840_49_reg_11420(1),
      R => '0'
    );
\add_ln840_4_reg_11310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_4_reg_11310_reg[1]_0\(0),
      Q => add_ln840_4_reg_11310(0),
      R => '0'
    );
\add_ln840_4_reg_11310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_4_reg_11310_reg[1]_0\(1),
      Q => add_ln840_4_reg_11310(1),
      R => '0'
    );
\add_ln840_51_reg_11425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_51_reg_11425_reg[1]_0\(0),
      Q => add_ln840_51_reg_11425(0),
      R => '0'
    );
\add_ln840_51_reg_11425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_51_reg_11425_reg[1]_0\(1),
      Q => add_ln840_51_reg_11425(1),
      R => '0'
    );
\add_ln840_52_reg_11430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_52_reg_11430_reg[1]_0\(0),
      Q => add_ln840_52_reg_11430(0),
      R => '0'
    );
\add_ln840_52_reg_11430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_52_reg_11430_reg[1]_0\(1),
      Q => add_ln840_52_reg_11430(1),
      R => '0'
    );
\add_ln840_55_reg_11435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_55_reg_11435_reg[1]_0\(0),
      Q => add_ln840_55_reg_11435(0),
      R => '0'
    );
\add_ln840_55_reg_11435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_55_reg_11435_reg[1]_0\(1),
      Q => add_ln840_55_reg_11435(1),
      R => '0'
    );
\add_ln840_56_reg_11440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_56_reg_11440_reg[1]_0\(0),
      Q => add_ln840_56_reg_11440(0),
      R => '0'
    );
\add_ln840_56_reg_11440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_56_reg_11440_reg[1]_0\(1),
      Q => add_ln840_56_reg_11440(1),
      R => '0'
    );
\add_ln840_58_reg_11445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_58_reg_11445_reg[1]_0\(0),
      Q => add_ln840_58_reg_11445(0),
      R => '0'
    );
\add_ln840_58_reg_11445_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_58_reg_11445_reg[1]_0\(1),
      Q => add_ln840_58_reg_11445(1),
      R => '0'
    );
\add_ln840_60_reg_11450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_60_reg_11450_reg[1]_0\(0),
      Q => add_ln840_60_reg_11450(0),
      R => '0'
    );
\add_ln840_60_reg_11450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_60_reg_11450_reg[1]_0\(1),
      Q => add_ln840_60_reg_11450(1),
      R => '0'
    );
\add_ln840_63_reg_11974[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_117_fu_780(10),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_12_fu_8914_p3(10)
    );
\add_ln840_63_reg_11974[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_117_fu_780(9),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_12_fu_8914_p3(9)
    );
\add_ln840_63_reg_11974[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_117_fu_780(8),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_12_fu_8914_p3(8)
    );
\add_ln840_63_reg_11974[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_56_reg_11440(0),
      I1 => add_ln840_52_reg_11430(0),
      I2 => add_ln840_60_reg_11450(0),
      I3 => add_ln840_60_reg_11450(1),
      I4 => add_ln840_52_reg_11430(1),
      I5 => add_ln840_56_reg_11440(1),
      O => \add_ln840_63_reg_11974[3]_i_10_n_3\
    );
\add_ln840_63_reg_11974[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_58_reg_11445(0),
      I1 => xor_ln1019_123_reg_11415,
      I2 => add_ln840_55_reg_11435(0),
      I3 => add_ln840_58_reg_11445(1),
      I4 => add_ln840_55_reg_11435(1),
      O => \add_ln840_63_reg_11974[3]_i_11_n_3\
    );
\add_ln840_63_reg_11974[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_60_reg_11450(0),
      I1 => add_ln840_52_reg_11430(0),
      I2 => add_ln840_56_reg_11440(0),
      I3 => add_ln840_52_reg_11430(1),
      I4 => add_ln840_56_reg_11440(1),
      I5 => add_ln840_60_reg_11450(1),
      O => \add_ln840_63_reg_11974[3]_i_12_n_3\
    );
\add_ln840_63_reg_11974[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_60_reg_11450(0),
      I1 => add_ln840_56_reg_11440(0),
      I2 => add_ln840_52_reg_11430(0),
      O => \add_ln840_63_reg_11974[3]_i_13_n_3\
    );
\add_ln840_63_reg_11974[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_58_reg_11445(0),
      I1 => add_ln840_55_reg_11435(0),
      I2 => xor_ln1019_123_reg_11415,
      O => \add_ln840_63_reg_11974[3]_i_14_n_3\
    );
\add_ln840_63_reg_11974[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_63_reg_11974[3]_i_9_n_3\,
      I1 => \add_ln840_63_reg_11974_reg[7]_i_4_n_8\,
      I2 => \add_ln840_63_reg_11974[3]_i_10_n_3\,
      O => \add_ln840_63_reg_11974[3]_i_2_n_3\
    );
\add_ln840_63_reg_11974[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_63_reg_11974[3]_i_11_n_3\,
      I1 => \add_ln840_63_reg_11974_reg[7]_i_4_n_9\,
      I2 => \add_ln840_63_reg_11974[3]_i_12_n_3\,
      O => \add_ln840_63_reg_11974[3]_i_3_n_3\
    );
\add_ln840_63_reg_11974[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_123_reg_11415,
      I1 => add_ln840_55_reg_11435(0),
      I2 => add_ln840_58_reg_11445(0),
      I3 => \add_ln840_63_reg_11974_reg[7]_i_4_n_10\,
      I4 => \add_ln840_63_reg_11974[3]_i_13_n_3\,
      O => \add_ln840_63_reg_11974[3]_i_4_n_3\
    );
\add_ln840_63_reg_11974[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln840_63_reg_11974[3]_i_10_n_3\,
      I1 => \add_ln840_63_reg_11974_reg[7]_i_4_n_8\,
      I2 => \add_ln840_63_reg_11974[3]_i_9_n_3\,
      I3 => \add_ln840_63_reg_11974_reg[7]_i_4_n_7\,
      I4 => \add_ln840_63_reg_11974[7]_i_9_n_3\,
      O => \add_ln840_63_reg_11974[3]_i_5_n_3\
    );
\add_ln840_63_reg_11974[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_63_reg_11974[3]_i_3_n_3\,
      I1 => \add_ln840_63_reg_11974_reg[7]_i_4_n_8\,
      I2 => \add_ln840_63_reg_11974[3]_i_9_n_3\,
      I3 => \add_ln840_63_reg_11974[3]_i_10_n_3\,
      O => \add_ln840_63_reg_11974[3]_i_6_n_3\
    );
\add_ln840_63_reg_11974[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_63_reg_11974[3]_i_11_n_3\,
      I1 => \add_ln840_63_reg_11974_reg[7]_i_4_n_9\,
      I2 => \add_ln840_63_reg_11974[3]_i_12_n_3\,
      I3 => \add_ln840_63_reg_11974[3]_i_4_n_3\,
      O => \add_ln840_63_reg_11974[3]_i_7_n_3\
    );
\add_ln840_63_reg_11974[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_52_reg_11430(0),
      I1 => add_ln840_56_reg_11440(0),
      I2 => add_ln840_60_reg_11450(0),
      I3 => \add_ln840_63_reg_11974[3]_i_14_n_3\,
      I4 => \add_ln840_63_reg_11974_reg[7]_i_4_n_10\,
      O => \add_ln840_63_reg_11974[3]_i_8_n_3\
    );
\add_ln840_63_reg_11974[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_58_reg_11445(1),
      I1 => add_ln840_55_reg_11435(1),
      I2 => add_ln840_58_reg_11445(0),
      I3 => xor_ln1019_123_reg_11415,
      I4 => add_ln840_55_reg_11435(0),
      O => \add_ln840_63_reg_11974[3]_i_9_n_3\
    );
\add_ln840_63_reg_11974[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_117_fu_780(1),
      I2 => add_ln840_51_reg_11425(1),
      I3 => add_ln840_49_reg_11420(1),
      O => \add_ln840_63_reg_11974[7]_i_10_n_3\
    );
\add_ln840_63_reg_11974[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_117_fu_780(0),
      I2 => add_ln840_51_reg_11425(0),
      I3 => add_ln840_49_reg_11420(0),
      O => \add_ln840_63_reg_11974[7]_i_11_n_3\
    );
\add_ln840_63_reg_11974[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_117_fu_780(3),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_12_fu_8914_p3(3)
    );
\add_ln840_63_reg_11974[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_49_reg_11420(1),
      I1 => add_ln840_51_reg_11425(1),
      I2 => empty_117_fu_780(1),
      I3 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I4 => empty_117_fu_780(2),
      O => \add_ln840_63_reg_11974[7]_i_13_n_3\
    );
\add_ln840_63_reg_11974[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_63_reg_11974[7]_i_11_n_3\,
      I1 => add_ln840_51_reg_11425(1),
      I2 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I3 => empty_117_fu_780(1),
      I4 => add_ln840_49_reg_11420(1),
      O => \add_ln840_63_reg_11974[7]_i_14_n_3\
    );
\add_ln840_63_reg_11974[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_117_fu_780(0),
      I2 => add_ln840_51_reg_11425(0),
      I3 => add_ln840_49_reg_11420(0),
      O => \add_ln840_63_reg_11974[7]_i_15_n_3\
    );
\add_ln840_63_reg_11974[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln840_63_reg_11974[7]_i_9_n_3\,
      I1 => \add_ln840_63_reg_11974_reg[7]_i_4_n_7\,
      I2 => \add_ln840_63_reg_11974_reg[7]_i_2_n_10\,
      O => \add_ln840_63_reg_11974[7]_i_3_n_3\
    );
\add_ln840_63_reg_11974[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_117_fu_780(7),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_12_fu_8914_p3(7)
    );
\add_ln840_63_reg_11974[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_117_fu_780(6),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_12_fu_8914_p3(6)
    );
\add_ln840_63_reg_11974[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_117_fu_780(5),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_12_fu_8914_p3(5)
    );
\add_ln840_63_reg_11974[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_117_fu_780(4),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_12_fu_8914_p3(4)
    );
\add_ln840_63_reg_11974[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_56_reg_11440(0),
      I1 => add_ln840_52_reg_11430(0),
      I2 => add_ln840_60_reg_11450(0),
      I3 => add_ln840_60_reg_11450(1),
      I4 => add_ln840_56_reg_11440(1),
      I5 => add_ln840_52_reg_11430(1),
      O => \add_ln840_63_reg_11974[7]_i_9_n_3\
    );
\add_ln840_63_reg_11974_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_63_fu_9288_p2(0),
      Q => empty_117_fu_780(0),
      R => '0'
    );
\add_ln840_63_reg_11974_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_63_fu_9288_p2(10),
      Q => empty_117_fu_780(10),
      R => '0'
    );
\add_ln840_63_reg_11974_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_63_reg_11974_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_63_reg_11974_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_63_reg_11974_reg[10]_i_1_n_5\,
      CO(0) => \add_ln840_63_reg_11974_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_63_reg_11974_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_63_fu_9288_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln840_63_reg_11974_reg[10]_i_2_n_8\,
      S(1) => \add_ln840_63_reg_11974_reg[10]_i_2_n_9\,
      S(0) => \add_ln840_63_reg_11974_reg[10]_i_2_n_10\
    );
\add_ln840_63_reg_11974_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_63_reg_11974_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_63_reg_11974_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_63_reg_11974_reg[10]_i_2_n_5\,
      CO(0) => \add_ln840_63_reg_11974_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_63_reg_11974_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_ln840_63_reg_11974_reg[10]_i_2_n_8\,
      O(1) => \add_ln840_63_reg_11974_reg[10]_i_2_n_9\,
      O(0) => \add_ln840_63_reg_11974_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_12_fu_8914_p3(10 downto 8)
    );
\add_ln840_63_reg_11974_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_63_fu_9288_p2(1),
      Q => empty_117_fu_780(1),
      R => '0'
    );
\add_ln840_63_reg_11974_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_63_fu_9288_p2(2),
      Q => empty_117_fu_780(2),
      R => '0'
    );
\add_ln840_63_reg_11974_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_63_fu_9288_p2(3),
      Q => empty_117_fu_780(3),
      R => '0'
    );
\add_ln840_63_reg_11974_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_63_reg_11974_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_63_reg_11974_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_63_reg_11974_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_63_reg_11974_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_63_reg_11974[3]_i_2_n_3\,
      DI(2) => \add_ln840_63_reg_11974[3]_i_3_n_3\,
      DI(1) => \add_ln840_63_reg_11974[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_63_fu_9288_p2(3 downto 0),
      S(3) => \add_ln840_63_reg_11974[3]_i_5_n_3\,
      S(2) => \add_ln840_63_reg_11974[3]_i_6_n_3\,
      S(1) => \add_ln840_63_reg_11974[3]_i_7_n_3\,
      S(0) => \add_ln840_63_reg_11974[3]_i_8_n_3\
    );
\add_ln840_63_reg_11974_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_63_fu_9288_p2(4),
      Q => empty_117_fu_780(4),
      R => '0'
    );
\add_ln840_63_reg_11974_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_63_fu_9288_p2(5),
      Q => empty_117_fu_780(5),
      R => '0'
    );
\add_ln840_63_reg_11974_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_63_fu_9288_p2(6),
      Q => empty_117_fu_780(6),
      R => '0'
    );
\add_ln840_63_reg_11974_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_63_fu_9288_p2(7),
      Q => empty_117_fu_780(7),
      R => '0'
    );
\add_ln840_63_reg_11974_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_63_reg_11974_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_63_reg_11974_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_63_reg_11974_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_63_reg_11974_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_63_reg_11974_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_63_reg_11974_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_63_fu_9288_p2(7 downto 4),
      S(3) => \add_ln840_63_reg_11974_reg[7]_i_2_n_7\,
      S(2) => \add_ln840_63_reg_11974_reg[7]_i_2_n_8\,
      S(1) => \add_ln840_63_reg_11974_reg[7]_i_2_n_9\,
      S(0) => \add_ln840_63_reg_11974[7]_i_3_n_3\
    );
\add_ln840_63_reg_11974_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_63_reg_11974_reg[7]_i_4_n_3\,
      CO(3) => \add_ln840_63_reg_11974_reg[7]_i_2_n_3\,
      CO(2) => \add_ln840_63_reg_11974_reg[7]_i_2_n_4\,
      CO(1) => \add_ln840_63_reg_11974_reg[7]_i_2_n_5\,
      CO(0) => \add_ln840_63_reg_11974_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln840_63_reg_11974_reg[7]_i_2_n_7\,
      O(2) => \add_ln840_63_reg_11974_reg[7]_i_2_n_8\,
      O(1) => \add_ln840_63_reg_11974_reg[7]_i_2_n_9\,
      O(0) => \add_ln840_63_reg_11974_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_12_fu_8914_p3(7 downto 4)
    );
\add_ln840_63_reg_11974_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_63_reg_11974_reg[7]_i_4_n_3\,
      CO(2) => \add_ln840_63_reg_11974_reg[7]_i_4_n_4\,
      CO(1) => \add_ln840_63_reg_11974_reg[7]_i_4_n_5\,
      CO(0) => \add_ln840_63_reg_11974_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln840_63_reg_11974[7]_i_10_n_3\,
      DI(1) => \add_ln840_63_reg_11974[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_ln840_63_reg_11974_reg[7]_i_4_n_7\,
      O(2) => \add_ln840_63_reg_11974_reg[7]_i_4_n_8\,
      O(1) => \add_ln840_63_reg_11974_reg[7]_i_4_n_9\,
      O(0) => \add_ln840_63_reg_11974_reg[7]_i_4_n_10\,
      S(3) => select_ln272_12_fu_8914_p3(3),
      S(2) => \add_ln840_63_reg_11974[7]_i_13_n_3\,
      S(1) => \add_ln840_63_reg_11974[7]_i_14_n_3\,
      S(0) => \add_ln840_63_reg_11974[7]_i_15_n_3\
    );
\add_ln840_63_reg_11974_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_63_fu_9288_p2(8),
      Q => empty_117_fu_780(8),
      R => '0'
    );
\add_ln840_63_reg_11974_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_63_fu_9288_p2(9),
      Q => empty_117_fu_780(9),
      R => '0'
    );
\add_ln840_65_reg_11460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_65_reg_11460_reg[1]_0\(0),
      Q => add_ln840_65_reg_11460(0),
      R => '0'
    );
\add_ln840_65_reg_11460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_65_reg_11460_reg[1]_0\(1),
      Q => add_ln840_65_reg_11460(1),
      R => '0'
    );
\add_ln840_67_reg_11465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_67_reg_11465_reg[1]_0\(0),
      Q => add_ln840_67_reg_11465(0),
      R => '0'
    );
\add_ln840_67_reg_11465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_67_reg_11465_reg[1]_0\(1),
      Q => add_ln840_67_reg_11465(1),
      R => '0'
    );
\add_ln840_68_reg_11470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_68_reg_11470_reg[1]_0\(0),
      Q => add_ln840_68_reg_11470(0),
      R => '0'
    );
\add_ln840_68_reg_11470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_68_reg_11470_reg[1]_0\(1),
      Q => add_ln840_68_reg_11470(1),
      R => '0'
    );
\add_ln840_71_reg_11475_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_71_reg_11475_reg[1]_0\(0),
      Q => add_ln840_71_reg_11475(0),
      R => '0'
    );
\add_ln840_71_reg_11475_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_71_reg_11475_reg[1]_0\(1),
      Q => add_ln840_71_reg_11475(1),
      R => '0'
    );
\add_ln840_72_reg_11480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_72_reg_11480_reg[1]_0\(0),
      Q => add_ln840_72_reg_11480(0),
      R => '0'
    );
\add_ln840_72_reg_11480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_72_reg_11480_reg[1]_0\(1),
      Q => add_ln840_72_reg_11480(1),
      R => '0'
    );
\add_ln840_74_reg_11485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_74_reg_11485_reg[1]_0\(0),
      Q => add_ln840_74_reg_11485(0),
      R => '0'
    );
\add_ln840_74_reg_11485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_74_reg_11485_reg[1]_0\(1),
      Q => add_ln840_74_reg_11485(1),
      R => '0'
    );
\add_ln840_76_reg_11490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_76_reg_11490_reg[1]_0\(0),
      Q => add_ln840_76_reg_11490(0),
      R => '0'
    );
\add_ln840_76_reg_11490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_76_reg_11490_reg[1]_0\(1),
      Q => add_ln840_76_reg_11490(1),
      R => '0'
    );
\add_ln840_79_reg_11979[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_118_fu_784(10),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_11_fu_8907_p3(10)
    );
\add_ln840_79_reg_11979[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_118_fu_784(9),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_11_fu_8907_p3(9)
    );
\add_ln840_79_reg_11979[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_118_fu_784(8),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_11_fu_8907_p3(8)
    );
\add_ln840_79_reg_11979[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_72_reg_11480(0),
      I1 => add_ln840_68_reg_11470(0),
      I2 => add_ln840_76_reg_11490(0),
      I3 => add_ln840_76_reg_11490(1),
      I4 => add_ln840_68_reg_11470(1),
      I5 => add_ln840_72_reg_11480(1),
      O => \add_ln840_79_reg_11979[3]_i_10_n_3\
    );
\add_ln840_79_reg_11979[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_74_reg_11485(0),
      I1 => xor_ln1019_155_reg_11455,
      I2 => add_ln840_71_reg_11475(0),
      I3 => add_ln840_74_reg_11485(1),
      I4 => add_ln840_71_reg_11475(1),
      O => \add_ln840_79_reg_11979[3]_i_11_n_3\
    );
\add_ln840_79_reg_11979[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_76_reg_11490(0),
      I1 => add_ln840_68_reg_11470(0),
      I2 => add_ln840_72_reg_11480(0),
      I3 => add_ln840_68_reg_11470(1),
      I4 => add_ln840_72_reg_11480(1),
      I5 => add_ln840_76_reg_11490(1),
      O => \add_ln840_79_reg_11979[3]_i_12_n_3\
    );
\add_ln840_79_reg_11979[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_76_reg_11490(0),
      I1 => add_ln840_72_reg_11480(0),
      I2 => add_ln840_68_reg_11470(0),
      O => \add_ln840_79_reg_11979[3]_i_13_n_3\
    );
\add_ln840_79_reg_11979[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_74_reg_11485(0),
      I1 => add_ln840_71_reg_11475(0),
      I2 => xor_ln1019_155_reg_11455,
      O => \add_ln840_79_reg_11979[3]_i_14_n_3\
    );
\add_ln840_79_reg_11979[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_79_reg_11979[3]_i_9_n_3\,
      I1 => \add_ln840_79_reg_11979_reg[7]_i_4_n_8\,
      I2 => \add_ln840_79_reg_11979[3]_i_10_n_3\,
      O => \add_ln840_79_reg_11979[3]_i_2_n_3\
    );
\add_ln840_79_reg_11979[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_79_reg_11979[3]_i_11_n_3\,
      I1 => \add_ln840_79_reg_11979_reg[7]_i_4_n_9\,
      I2 => \add_ln840_79_reg_11979[3]_i_12_n_3\,
      O => \add_ln840_79_reg_11979[3]_i_3_n_3\
    );
\add_ln840_79_reg_11979[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_155_reg_11455,
      I1 => add_ln840_71_reg_11475(0),
      I2 => add_ln840_74_reg_11485(0),
      I3 => \add_ln840_79_reg_11979_reg[7]_i_4_n_10\,
      I4 => \add_ln840_79_reg_11979[3]_i_13_n_3\,
      O => \add_ln840_79_reg_11979[3]_i_4_n_3\
    );
\add_ln840_79_reg_11979[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln840_79_reg_11979[3]_i_10_n_3\,
      I1 => \add_ln840_79_reg_11979_reg[7]_i_4_n_8\,
      I2 => \add_ln840_79_reg_11979[3]_i_9_n_3\,
      I3 => \add_ln840_79_reg_11979_reg[7]_i_4_n_7\,
      I4 => \add_ln840_79_reg_11979[7]_i_9_n_3\,
      O => \add_ln840_79_reg_11979[3]_i_5_n_3\
    );
\add_ln840_79_reg_11979[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_79_reg_11979[3]_i_3_n_3\,
      I1 => \add_ln840_79_reg_11979_reg[7]_i_4_n_8\,
      I2 => \add_ln840_79_reg_11979[3]_i_9_n_3\,
      I3 => \add_ln840_79_reg_11979[3]_i_10_n_3\,
      O => \add_ln840_79_reg_11979[3]_i_6_n_3\
    );
\add_ln840_79_reg_11979[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_79_reg_11979[3]_i_11_n_3\,
      I1 => \add_ln840_79_reg_11979_reg[7]_i_4_n_9\,
      I2 => \add_ln840_79_reg_11979[3]_i_12_n_3\,
      I3 => \add_ln840_79_reg_11979[3]_i_4_n_3\,
      O => \add_ln840_79_reg_11979[3]_i_7_n_3\
    );
\add_ln840_79_reg_11979[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_68_reg_11470(0),
      I1 => add_ln840_72_reg_11480(0),
      I2 => add_ln840_76_reg_11490(0),
      I3 => \add_ln840_79_reg_11979[3]_i_14_n_3\,
      I4 => \add_ln840_79_reg_11979_reg[7]_i_4_n_10\,
      O => \add_ln840_79_reg_11979[3]_i_8_n_3\
    );
\add_ln840_79_reg_11979[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_74_reg_11485(1),
      I1 => add_ln840_71_reg_11475(1),
      I2 => add_ln840_74_reg_11485(0),
      I3 => xor_ln1019_155_reg_11455,
      I4 => add_ln840_71_reg_11475(0),
      O => \add_ln840_79_reg_11979[3]_i_9_n_3\
    );
\add_ln840_79_reg_11979[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_118_fu_784(1),
      I2 => add_ln840_67_reg_11465(1),
      I3 => add_ln840_65_reg_11460(1),
      O => \add_ln840_79_reg_11979[7]_i_10_n_3\
    );
\add_ln840_79_reg_11979[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_118_fu_784(0),
      I2 => add_ln840_67_reg_11465(0),
      I3 => add_ln840_65_reg_11460(0),
      O => \add_ln840_79_reg_11979[7]_i_11_n_3\
    );
\add_ln840_79_reg_11979[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_118_fu_784(3),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_11_fu_8907_p3(3)
    );
\add_ln840_79_reg_11979[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_65_reg_11460(1),
      I1 => add_ln840_67_reg_11465(1),
      I2 => empty_118_fu_784(1),
      I3 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I4 => empty_118_fu_784(2),
      O => \add_ln840_79_reg_11979[7]_i_13_n_3\
    );
\add_ln840_79_reg_11979[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_79_reg_11979[7]_i_11_n_3\,
      I1 => add_ln840_67_reg_11465(1),
      I2 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I3 => empty_118_fu_784(1),
      I4 => add_ln840_65_reg_11460(1),
      O => \add_ln840_79_reg_11979[7]_i_14_n_3\
    );
\add_ln840_79_reg_11979[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_118_fu_784(0),
      I2 => add_ln840_67_reg_11465(0),
      I3 => add_ln840_65_reg_11460(0),
      O => \add_ln840_79_reg_11979[7]_i_15_n_3\
    );
\add_ln840_79_reg_11979[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln840_79_reg_11979[7]_i_9_n_3\,
      I1 => \add_ln840_79_reg_11979_reg[7]_i_4_n_7\,
      I2 => \add_ln840_79_reg_11979_reg[7]_i_2_n_10\,
      O => \add_ln840_79_reg_11979[7]_i_3_n_3\
    );
\add_ln840_79_reg_11979[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_118_fu_784(7),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_11_fu_8907_p3(7)
    );
\add_ln840_79_reg_11979[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_118_fu_784(6),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_11_fu_8907_p3(6)
    );
\add_ln840_79_reg_11979[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_118_fu_784(5),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_11_fu_8907_p3(5)
    );
\add_ln840_79_reg_11979[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_118_fu_784(4),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_11_fu_8907_p3(4)
    );
\add_ln840_79_reg_11979[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_72_reg_11480(0),
      I1 => add_ln840_68_reg_11470(0),
      I2 => add_ln840_76_reg_11490(0),
      I3 => add_ln840_76_reg_11490(1),
      I4 => add_ln840_72_reg_11480(1),
      I5 => add_ln840_68_reg_11470(1),
      O => \add_ln840_79_reg_11979[7]_i_9_n_3\
    );
\add_ln840_79_reg_11979_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_79_fu_9376_p2(0),
      Q => empty_118_fu_784(0),
      R => '0'
    );
\add_ln840_79_reg_11979_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_79_fu_9376_p2(10),
      Q => empty_118_fu_784(10),
      R => '0'
    );
\add_ln840_79_reg_11979_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_79_reg_11979_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_79_reg_11979_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_79_reg_11979_reg[10]_i_1_n_5\,
      CO(0) => \add_ln840_79_reg_11979_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_79_reg_11979_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_79_fu_9376_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln840_79_reg_11979_reg[10]_i_2_n_8\,
      S(1) => \add_ln840_79_reg_11979_reg[10]_i_2_n_9\,
      S(0) => \add_ln840_79_reg_11979_reg[10]_i_2_n_10\
    );
\add_ln840_79_reg_11979_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_79_reg_11979_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_79_reg_11979_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_79_reg_11979_reg[10]_i_2_n_5\,
      CO(0) => \add_ln840_79_reg_11979_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_79_reg_11979_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_ln840_79_reg_11979_reg[10]_i_2_n_8\,
      O(1) => \add_ln840_79_reg_11979_reg[10]_i_2_n_9\,
      O(0) => \add_ln840_79_reg_11979_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_11_fu_8907_p3(10 downto 8)
    );
\add_ln840_79_reg_11979_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_79_fu_9376_p2(1),
      Q => empty_118_fu_784(1),
      R => '0'
    );
\add_ln840_79_reg_11979_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_79_fu_9376_p2(2),
      Q => empty_118_fu_784(2),
      R => '0'
    );
\add_ln840_79_reg_11979_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_79_fu_9376_p2(3),
      Q => empty_118_fu_784(3),
      R => '0'
    );
\add_ln840_79_reg_11979_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_79_reg_11979_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_79_reg_11979_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_79_reg_11979_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_79_reg_11979_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_79_reg_11979[3]_i_2_n_3\,
      DI(2) => \add_ln840_79_reg_11979[3]_i_3_n_3\,
      DI(1) => \add_ln840_79_reg_11979[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_79_fu_9376_p2(3 downto 0),
      S(3) => \add_ln840_79_reg_11979[3]_i_5_n_3\,
      S(2) => \add_ln840_79_reg_11979[3]_i_6_n_3\,
      S(1) => \add_ln840_79_reg_11979[3]_i_7_n_3\,
      S(0) => \add_ln840_79_reg_11979[3]_i_8_n_3\
    );
\add_ln840_79_reg_11979_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_79_fu_9376_p2(4),
      Q => empty_118_fu_784(4),
      R => '0'
    );
\add_ln840_79_reg_11979_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_79_fu_9376_p2(5),
      Q => empty_118_fu_784(5),
      R => '0'
    );
\add_ln840_79_reg_11979_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_79_fu_9376_p2(6),
      Q => empty_118_fu_784(6),
      R => '0'
    );
\add_ln840_79_reg_11979_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_79_fu_9376_p2(7),
      Q => empty_118_fu_784(7),
      R => '0'
    );
\add_ln840_79_reg_11979_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_79_reg_11979_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_79_reg_11979_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_79_reg_11979_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_79_reg_11979_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_79_reg_11979_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_79_reg_11979_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_79_fu_9376_p2(7 downto 4),
      S(3) => \add_ln840_79_reg_11979_reg[7]_i_2_n_7\,
      S(2) => \add_ln840_79_reg_11979_reg[7]_i_2_n_8\,
      S(1) => \add_ln840_79_reg_11979_reg[7]_i_2_n_9\,
      S(0) => \add_ln840_79_reg_11979[7]_i_3_n_3\
    );
\add_ln840_79_reg_11979_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_79_reg_11979_reg[7]_i_4_n_3\,
      CO(3) => \add_ln840_79_reg_11979_reg[7]_i_2_n_3\,
      CO(2) => \add_ln840_79_reg_11979_reg[7]_i_2_n_4\,
      CO(1) => \add_ln840_79_reg_11979_reg[7]_i_2_n_5\,
      CO(0) => \add_ln840_79_reg_11979_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln840_79_reg_11979_reg[7]_i_2_n_7\,
      O(2) => \add_ln840_79_reg_11979_reg[7]_i_2_n_8\,
      O(1) => \add_ln840_79_reg_11979_reg[7]_i_2_n_9\,
      O(0) => \add_ln840_79_reg_11979_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_11_fu_8907_p3(7 downto 4)
    );
\add_ln840_79_reg_11979_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_79_reg_11979_reg[7]_i_4_n_3\,
      CO(2) => \add_ln840_79_reg_11979_reg[7]_i_4_n_4\,
      CO(1) => \add_ln840_79_reg_11979_reg[7]_i_4_n_5\,
      CO(0) => \add_ln840_79_reg_11979_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln840_79_reg_11979[7]_i_10_n_3\,
      DI(1) => \add_ln840_79_reg_11979[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_ln840_79_reg_11979_reg[7]_i_4_n_7\,
      O(2) => \add_ln840_79_reg_11979_reg[7]_i_4_n_8\,
      O(1) => \add_ln840_79_reg_11979_reg[7]_i_4_n_9\,
      O(0) => \add_ln840_79_reg_11979_reg[7]_i_4_n_10\,
      S(3) => select_ln272_11_fu_8907_p3(3),
      S(2) => \add_ln840_79_reg_11979[7]_i_13_n_3\,
      S(1) => \add_ln840_79_reg_11979[7]_i_14_n_3\,
      S(0) => \add_ln840_79_reg_11979[7]_i_15_n_3\
    );
\add_ln840_79_reg_11979_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_79_fu_9376_p2(8),
      Q => empty_118_fu_784(8),
      R => '0'
    );
\add_ln840_79_reg_11979_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_79_fu_9376_p2(9),
      Q => empty_118_fu_784(9),
      R => '0'
    );
\add_ln840_7_reg_11315_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_7_reg_11315_reg[1]_0\(0),
      Q => add_ln840_7_reg_11315(0),
      R => '0'
    );
\add_ln840_7_reg_11315_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_7_reg_11315_reg[1]_0\(1),
      Q => add_ln840_7_reg_11315(1),
      R => '0'
    );
\add_ln840_81_reg_11500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_81_reg_11500_reg[1]_0\(0),
      Q => add_ln840_81_reg_11500(0),
      R => '0'
    );
\add_ln840_81_reg_11500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_81_reg_11500_reg[1]_0\(1),
      Q => add_ln840_81_reg_11500(1),
      R => '0'
    );
\add_ln840_83_reg_11505_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_83_reg_11505_reg[1]_0\(0),
      Q => add_ln840_83_reg_11505(0),
      R => '0'
    );
\add_ln840_83_reg_11505_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_83_reg_11505_reg[1]_0\(1),
      Q => add_ln840_83_reg_11505(1),
      R => '0'
    );
\add_ln840_84_reg_11510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_84_reg_11510_reg[1]_0\(0),
      Q => add_ln840_84_reg_11510(0),
      R => '0'
    );
\add_ln840_84_reg_11510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_84_reg_11510_reg[1]_0\(1),
      Q => add_ln840_84_reg_11510(1),
      R => '0'
    );
\add_ln840_87_reg_11515_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_87_reg_11515_reg[1]_0\(0),
      Q => add_ln840_87_reg_11515(0),
      R => '0'
    );
\add_ln840_87_reg_11515_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_87_reg_11515_reg[1]_0\(1),
      Q => add_ln840_87_reg_11515(1),
      R => '0'
    );
\add_ln840_88_reg_11520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_88_reg_11520_reg[1]_0\(0),
      Q => add_ln840_88_reg_11520(0),
      R => '0'
    );
\add_ln840_88_reg_11520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_88_reg_11520_reg[1]_0\(1),
      Q => add_ln840_88_reg_11520(1),
      R => '0'
    );
\add_ln840_8_reg_11320_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_8_reg_11320_reg[1]_0\(0),
      Q => add_ln840_8_reg_11320(0),
      R => '0'
    );
\add_ln840_8_reg_11320_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_8_reg_11320_reg[1]_0\(1),
      Q => add_ln840_8_reg_11320(1),
      R => '0'
    );
\add_ln840_90_reg_11525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_90_reg_11525_reg[1]_0\(0),
      Q => add_ln840_90_reg_11525(0),
      R => '0'
    );
\add_ln840_90_reg_11525_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_90_reg_11525_reg[1]_0\(1),
      Q => add_ln840_90_reg_11525(1),
      R => '0'
    );
\add_ln840_92_reg_11530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_92_reg_11530_reg[1]_0\(0),
      Q => add_ln840_92_reg_11530(0),
      R => '0'
    );
\add_ln840_92_reg_11530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_92_reg_11530_reg[1]_0\(1),
      Q => add_ln840_92_reg_11530(1),
      R => '0'
    );
\add_ln840_95_reg_11984[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_119_fu_788(10),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_10_fu_8900_p3(10)
    );
\add_ln840_95_reg_11984[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_119_fu_788(9),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_10_fu_8900_p3(9)
    );
\add_ln840_95_reg_11984[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_119_fu_788(8),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_10_fu_8900_p3(8)
    );
\add_ln840_95_reg_11984[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17FFFFE8FFE8E800"
    )
        port map (
      I0 => add_ln840_88_reg_11520(0),
      I1 => add_ln840_84_reg_11510(0),
      I2 => add_ln840_92_reg_11530(0),
      I3 => add_ln840_92_reg_11530(1),
      I4 => add_ln840_84_reg_11510(1),
      I5 => add_ln840_88_reg_11520(1),
      O => \add_ln840_95_reg_11984[3]_i_10_n_3\
    );
\add_ln840_95_reg_11984[3]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => add_ln840_90_reg_11525(0),
      I1 => xor_ln1019_187_reg_11495,
      I2 => add_ln840_87_reg_11515(0),
      I3 => add_ln840_90_reg_11525(1),
      I4 => add_ln840_87_reg_11515(1),
      O => \add_ln840_95_reg_11984[3]_i_11_n_3\
    );
\add_ln840_95_reg_11984[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"17E8E817E81717E8"
    )
        port map (
      I0 => add_ln840_92_reg_11530(0),
      I1 => add_ln840_84_reg_11510(0),
      I2 => add_ln840_88_reg_11520(0),
      I3 => add_ln840_84_reg_11510(1),
      I4 => add_ln840_88_reg_11520(1),
      I5 => add_ln840_92_reg_11530(1),
      O => \add_ln840_95_reg_11984[3]_i_12_n_3\
    );
\add_ln840_95_reg_11984[3]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_92_reg_11530(0),
      I1 => add_ln840_88_reg_11520(0),
      I2 => add_ln840_84_reg_11510(0),
      O => \add_ln840_95_reg_11984[3]_i_13_n_3\
    );
\add_ln840_95_reg_11984[3]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => add_ln840_90_reg_11525(0),
      I1 => add_ln840_87_reg_11515(0),
      I2 => xor_ln1019_187_reg_11495,
      O => \add_ln840_95_reg_11984[3]_i_14_n_3\
    );
\add_ln840_95_reg_11984[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_95_reg_11984[3]_i_9_n_3\,
      I1 => \add_ln840_95_reg_11984_reg[7]_i_4_n_8\,
      I2 => \add_ln840_95_reg_11984[3]_i_10_n_3\,
      O => \add_ln840_95_reg_11984[3]_i_2_n_3\
    );
\add_ln840_95_reg_11984[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \add_ln840_95_reg_11984[3]_i_11_n_3\,
      I1 => \add_ln840_95_reg_11984_reg[7]_i_4_n_9\,
      I2 => \add_ln840_95_reg_11984[3]_i_12_n_3\,
      O => \add_ln840_95_reg_11984[3]_i_3_n_3\
    );
\add_ln840_95_reg_11984[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF969600"
    )
        port map (
      I0 => xor_ln1019_187_reg_11495,
      I1 => add_ln840_87_reg_11515(0),
      I2 => add_ln840_90_reg_11525(0),
      I3 => \add_ln840_95_reg_11984_reg[7]_i_4_n_10\,
      I4 => \add_ln840_95_reg_11984[3]_i_13_n_3\,
      O => \add_ln840_95_reg_11984[3]_i_4_n_3\
    );
\add_ln840_95_reg_11984[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \add_ln840_95_reg_11984[3]_i_10_n_3\,
      I1 => \add_ln840_95_reg_11984_reg[7]_i_4_n_8\,
      I2 => \add_ln840_95_reg_11984[3]_i_9_n_3\,
      I3 => \add_ln840_95_reg_11984_reg[7]_i_4_n_7\,
      I4 => \add_ln840_95_reg_11984[7]_i_9_n_3\,
      O => \add_ln840_95_reg_11984[3]_i_5_n_3\
    );
\add_ln840_95_reg_11984[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_95_reg_11984[3]_i_3_n_3\,
      I1 => \add_ln840_95_reg_11984_reg[7]_i_4_n_8\,
      I2 => \add_ln840_95_reg_11984[3]_i_9_n_3\,
      I3 => \add_ln840_95_reg_11984[3]_i_10_n_3\,
      O => \add_ln840_95_reg_11984[3]_i_6_n_3\
    );
\add_ln840_95_reg_11984[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln840_95_reg_11984[3]_i_11_n_3\,
      I1 => \add_ln840_95_reg_11984_reg[7]_i_4_n_9\,
      I2 => \add_ln840_95_reg_11984[3]_i_12_n_3\,
      I3 => \add_ln840_95_reg_11984[3]_i_4_n_3\,
      O => \add_ln840_95_reg_11984[3]_i_7_n_3\
    );
\add_ln840_95_reg_11984[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => add_ln840_84_reg_11510(0),
      I1 => add_ln840_88_reg_11520(0),
      I2 => add_ln840_92_reg_11530(0),
      I3 => \add_ln840_95_reg_11984[3]_i_14_n_3\,
      I4 => \add_ln840_95_reg_11984_reg[7]_i_4_n_10\,
      O => \add_ln840_95_reg_11984[3]_i_8_n_3\
    );
\add_ln840_95_reg_11984[3]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => add_ln840_90_reg_11525(1),
      I1 => add_ln840_87_reg_11515(1),
      I2 => add_ln840_90_reg_11525(0),
      I3 => xor_ln1019_187_reg_11495,
      I4 => add_ln840_87_reg_11515(0),
      O => \add_ln840_95_reg_11984[3]_i_9_n_3\
    );
\add_ln840_95_reg_11984[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_119_fu_788(1),
      I2 => add_ln840_83_reg_11505(1),
      I3 => add_ln840_81_reg_11500(1),
      O => \add_ln840_95_reg_11984[7]_i_10_n_3\
    );
\add_ln840_95_reg_11984[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_119_fu_788(0),
      I2 => add_ln840_83_reg_11505(0),
      I3 => add_ln840_81_reg_11500(0),
      O => \add_ln840_95_reg_11984[7]_i_11_n_3\
    );
\add_ln840_95_reg_11984[7]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_119_fu_788(3),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_10_fu_8900_p3(3)
    );
\add_ln840_95_reg_11984[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => add_ln840_81_reg_11500(1),
      I1 => add_ln840_83_reg_11505(1),
      I2 => empty_119_fu_788(1),
      I3 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I4 => empty_119_fu_788(2),
      O => \add_ln840_95_reg_11984[7]_i_13_n_3\
    );
\add_ln840_95_reg_11984[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96996966"
    )
        port map (
      I0 => \add_ln840_95_reg_11984[7]_i_11_n_3\,
      I1 => add_ln840_83_reg_11505(1),
      I2 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I3 => empty_119_fu_788(1),
      I4 => add_ln840_81_reg_11500(1),
      O => \add_ln840_95_reg_11984[7]_i_14_n_3\
    );
\add_ln840_95_reg_11984[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4BB4"
    )
        port map (
      I0 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      I1 => empty_119_fu_788(0),
      I2 => add_ln840_83_reg_11505(0),
      I3 => add_ln840_81_reg_11500(0),
      O => \add_ln840_95_reg_11984[7]_i_15_n_3\
    );
\add_ln840_95_reg_11984[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln840_95_reg_11984[7]_i_9_n_3\,
      I1 => \add_ln840_95_reg_11984_reg[7]_i_4_n_7\,
      I2 => \add_ln840_95_reg_11984_reg[7]_i_2_n_10\,
      O => \add_ln840_95_reg_11984[7]_i_3_n_3\
    );
\add_ln840_95_reg_11984[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_119_fu_788(7),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_10_fu_8900_p3(7)
    );
\add_ln840_95_reg_11984[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_119_fu_788(6),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_10_fu_8900_p3(6)
    );
\add_ln840_95_reg_11984[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_119_fu_788(5),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_10_fu_8900_p3(5)
    );
\add_ln840_95_reg_11984[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => empty_119_fu_788(4),
      I1 => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      O => select_ln272_10_fu_8900_p3(4)
    );
\add_ln840_95_reg_11984[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E800000000000000"
    )
        port map (
      I0 => add_ln840_88_reg_11520(0),
      I1 => add_ln840_84_reg_11510(0),
      I2 => add_ln840_92_reg_11530(0),
      I3 => add_ln840_92_reg_11530(1),
      I4 => add_ln840_88_reg_11520(1),
      I5 => add_ln840_84_reg_11510(1),
      O => \add_ln840_95_reg_11984[7]_i_9_n_3\
    );
\add_ln840_95_reg_11984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_95_fu_9464_p2(0),
      Q => empty_119_fu_788(0),
      R => '0'
    );
\add_ln840_95_reg_11984_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_95_fu_9464_p2(10),
      Q => empty_119_fu_788(10),
      R => '0'
    );
\add_ln840_95_reg_11984_reg[10]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_95_reg_11984_reg[7]_i_1_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_95_reg_11984_reg[10]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_95_reg_11984_reg[10]_i_1_n_5\,
      CO(0) => \add_ln840_95_reg_11984_reg[10]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_95_reg_11984_reg[10]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln840_95_fu_9464_p2(10 downto 8),
      S(3) => '0',
      S(2) => \add_ln840_95_reg_11984_reg[10]_i_2_n_8\,
      S(1) => \add_ln840_95_reg_11984_reg[10]_i_2_n_9\,
      S(0) => \add_ln840_95_reg_11984_reg[10]_i_2_n_10\
    );
\add_ln840_95_reg_11984_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_95_reg_11984_reg[7]_i_2_n_3\,
      CO(3 downto 2) => \NLW_add_ln840_95_reg_11984_reg[10]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln840_95_reg_11984_reg[10]_i_2_n_5\,
      CO(0) => \add_ln840_95_reg_11984_reg[10]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_add_ln840_95_reg_11984_reg[10]_i_2_O_UNCONNECTED\(3),
      O(2) => \add_ln840_95_reg_11984_reg[10]_i_2_n_8\,
      O(1) => \add_ln840_95_reg_11984_reg[10]_i_2_n_9\,
      O(0) => \add_ln840_95_reg_11984_reg[10]_i_2_n_10\,
      S(3) => '0',
      S(2 downto 0) => select_ln272_10_fu_8900_p3(10 downto 8)
    );
\add_ln840_95_reg_11984_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_95_fu_9464_p2(1),
      Q => empty_119_fu_788(1),
      R => '0'
    );
\add_ln840_95_reg_11984_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_95_fu_9464_p2(2),
      Q => empty_119_fu_788(2),
      R => '0'
    );
\add_ln840_95_reg_11984_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_95_fu_9464_p2(3),
      Q => empty_119_fu_788(3),
      R => '0'
    );
\add_ln840_95_reg_11984_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_95_reg_11984_reg[3]_i_1_n_3\,
      CO(2) => \add_ln840_95_reg_11984_reg[3]_i_1_n_4\,
      CO(1) => \add_ln840_95_reg_11984_reg[3]_i_1_n_5\,
      CO(0) => \add_ln840_95_reg_11984_reg[3]_i_1_n_6\,
      CYINIT => '0',
      DI(3) => \add_ln840_95_reg_11984[3]_i_2_n_3\,
      DI(2) => \add_ln840_95_reg_11984[3]_i_3_n_3\,
      DI(1) => \add_ln840_95_reg_11984[3]_i_4_n_3\,
      DI(0) => '0',
      O(3 downto 0) => add_ln840_95_fu_9464_p2(3 downto 0),
      S(3) => \add_ln840_95_reg_11984[3]_i_5_n_3\,
      S(2) => \add_ln840_95_reg_11984[3]_i_6_n_3\,
      S(1) => \add_ln840_95_reg_11984[3]_i_7_n_3\,
      S(0) => \add_ln840_95_reg_11984[3]_i_8_n_3\
    );
\add_ln840_95_reg_11984_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_95_fu_9464_p2(4),
      Q => empty_119_fu_788(4),
      R => '0'
    );
\add_ln840_95_reg_11984_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_95_fu_9464_p2(5),
      Q => empty_119_fu_788(5),
      R => '0'
    );
\add_ln840_95_reg_11984_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_95_fu_9464_p2(6),
      Q => empty_119_fu_788(6),
      R => '0'
    );
\add_ln840_95_reg_11984_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_95_fu_9464_p2(7),
      Q => empty_119_fu_788(7),
      R => '0'
    );
\add_ln840_95_reg_11984_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_95_reg_11984_reg[3]_i_1_n_3\,
      CO(3) => \add_ln840_95_reg_11984_reg[7]_i_1_n_3\,
      CO(2) => \add_ln840_95_reg_11984_reg[7]_i_1_n_4\,
      CO(1) => \add_ln840_95_reg_11984_reg[7]_i_1_n_5\,
      CO(0) => \add_ln840_95_reg_11984_reg[7]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \add_ln840_95_reg_11984_reg[7]_i_2_n_10\,
      O(3 downto 0) => add_ln840_95_fu_9464_p2(7 downto 4),
      S(3) => \add_ln840_95_reg_11984_reg[7]_i_2_n_7\,
      S(2) => \add_ln840_95_reg_11984_reg[7]_i_2_n_8\,
      S(1) => \add_ln840_95_reg_11984_reg[7]_i_2_n_9\,
      S(0) => \add_ln840_95_reg_11984[7]_i_3_n_3\
    );
\add_ln840_95_reg_11984_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln840_95_reg_11984_reg[7]_i_4_n_3\,
      CO(3) => \add_ln840_95_reg_11984_reg[7]_i_2_n_3\,
      CO(2) => \add_ln840_95_reg_11984_reg[7]_i_2_n_4\,
      CO(1) => \add_ln840_95_reg_11984_reg[7]_i_2_n_5\,
      CO(0) => \add_ln840_95_reg_11984_reg[7]_i_2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \add_ln840_95_reg_11984_reg[7]_i_2_n_7\,
      O(2) => \add_ln840_95_reg_11984_reg[7]_i_2_n_8\,
      O(1) => \add_ln840_95_reg_11984_reg[7]_i_2_n_9\,
      O(0) => \add_ln840_95_reg_11984_reg[7]_i_2_n_10\,
      S(3 downto 0) => select_ln272_10_fu_8900_p3(7 downto 4)
    );
\add_ln840_95_reg_11984_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln840_95_reg_11984_reg[7]_i_4_n_3\,
      CO(2) => \add_ln840_95_reg_11984_reg[7]_i_4_n_4\,
      CO(1) => \add_ln840_95_reg_11984_reg[7]_i_4_n_5\,
      CO(0) => \add_ln840_95_reg_11984_reg[7]_i_4_n_6\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln840_95_reg_11984[7]_i_10_n_3\,
      DI(1) => \add_ln840_95_reg_11984[7]_i_11_n_3\,
      DI(0) => '0',
      O(3) => \add_ln840_95_reg_11984_reg[7]_i_4_n_7\,
      O(2) => \add_ln840_95_reg_11984_reg[7]_i_4_n_8\,
      O(1) => \add_ln840_95_reg_11984_reg[7]_i_4_n_9\,
      O(0) => \add_ln840_95_reg_11984_reg[7]_i_4_n_10\,
      S(3) => select_ln272_10_fu_8900_p3(3),
      S(2) => \add_ln840_95_reg_11984[7]_i_13_n_3\,
      S(1) => \add_ln840_95_reg_11984[7]_i_14_n_3\,
      S(0) => \add_ln840_95_reg_11984[7]_i_15_n_3\
    );
\add_ln840_95_reg_11984_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_95_fu_9464_p2(8),
      Q => empty_119_fu_788(8),
      R => '0'
    );
\add_ln840_95_reg_11984_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_15296_fu_8080,
      D => add_ln840_95_fu_9464_p2(9),
      Q => empty_119_fu_788(9),
      R => '0'
    );
\add_ln840_97_reg_11540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_97_reg_11540_reg[1]_0\(0),
      Q => add_ln840_97_reg_11540(0),
      R => '0'
    );
\add_ln840_97_reg_11540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_97_reg_11540_reg[1]_0\(1),
      Q => add_ln840_97_reg_11540(1),
      R => '0'
    );
\add_ln840_99_reg_11545_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_99_reg_11545_reg[1]_0\(0),
      Q => add_ln840_99_reg_11545(0),
      R => '0'
    );
\add_ln840_99_reg_11545_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \add_ln840_99_reg_11545_reg[1]_0\(1),
      Q => add_ln840_99_reg_11545(1),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(0),
      Q => \ap_CS_iter1_fsm_reg_n_3_[0]\,
      S => SR(0)
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => SR(0)
    );
\ap_CS_iter2_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555545554555455"
    )
        port map (
      I0 => ap_NS_iter2_fsm1,
      I1 => \ap_CS_iter2_fsm_reg_n_3_[0]\,
      I2 => icmp_ln249_reg_11263_pp0_iter1_reg,
      I3 => icmp_ln290_reg_11935_pp0_iter1_reg,
      I4 => Q(2),
      I5 => out_V_TREADY_int_regslice,
      O => ap_NS_iter2_fsm(0)
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000070"
    )
        port map (
      I0 => out_V_TREADY_int_regslice,
      I1 => Q(2),
      I2 => icmp_ln290_reg_11935_pp0_iter1_reg,
      I3 => icmp_ln249_reg_11263_pp0_iter1_reg,
      I4 => \ap_CS_iter2_fsm_reg_n_3_[0]\,
      I5 => ap_NS_iter2_fsm1,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(0),
      Q => \ap_CS_iter2_fsm_reg_n_3_[0]\,
      S => SR(0)
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEA022"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => ap_CS_iter1_fsm_state2,
      I2 => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3,
      I3 => ap_CS_iter2_fsm_state3,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0444"
    )
        port map (
      I0 => icmp_ln249_reg_11263_pp0_iter1_reg,
      I1 => icmp_ln290_reg_11935_pp0_iter1_reg,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_flow_control_loop_pipe_sequential_init
     port map (
      D(31 downto 0) => sf_2_fu_8726_p2(31 downto 0),
      E(0) => \^i_fu_764\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => SR(0),
      \add_ln840_12_reg_11330[1]_i_4\(15 downto 0) => inputBuf_V_48_fu_1024(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_39_0\(15 downto 0) => inputBuf_V_35_fu_972(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_39_1\(15 downto 0) => inputBuf_V_34_fu_968(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_39_2\(15 downto 0) => inputBuf_V_33_fu_964(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_39_3\(15 downto 0) => inputBuf_V_32_fu_960(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_39_4\(15 downto 0) => inputBuf_V_39_fu_988(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_39_5\(15 downto 0) => inputBuf_V_38_fu_984(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_39_6\(15 downto 0) => inputBuf_V_37_fu_980(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_39_7\(15 downto 0) => inputBuf_V_36_fu_976(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_40_0\(15 downto 0) => inputBuf_V_43_fu_1004(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_40_1\(15 downto 0) => inputBuf_V_42_fu_1000(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_40_2\(15 downto 0) => inputBuf_V_41_fu_996(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_40_3\(15 downto 0) => inputBuf_V_40_fu_992(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_40_4\(15 downto 0) => inputBuf_V_47_fu_1020(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_40_5\(15 downto 0) => inputBuf_V_46_fu_1016(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_40_6\(15 downto 0) => inputBuf_V_45_fu_1012(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_40_7\(15 downto 0) => inputBuf_V_44_fu_1008(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_41_0\(15 downto 0) => inputBuf_V_21_fu_916(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_41_1\(15 downto 0) => inputBuf_V_20_fu_912(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_41_2\(15 downto 0) => inputBuf_V_23_fu_924(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_41_3\(15 downto 0) => inputBuf_V_22_fu_920(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_41_4\(15 downto 0) => inputBuf_V_17_fu_900(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_41_5\(15 downto 0) => inputBuf_V_16_fu_896(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_41_6\(15 downto 0) => inputBuf_V_19_fu_908(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_41_7\(15 downto 0) => inputBuf_V_18_fu_904(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_42_0\(15 downto 0) => inputBuf_V_29_fu_948(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_42_1\(15 downto 0) => inputBuf_V_28_fu_944(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_42_2\(15 downto 0) => inputBuf_V_31_fu_956(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_42_3\(15 downto 0) => inputBuf_V_30_fu_952(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_42_4\(15 downto 0) => inputBuf_V_25_fu_932(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_42_5\(15 downto 0) => inputBuf_V_24_fu_928(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_42_6\(15 downto 0) => inputBuf_V_27_fu_940(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_42_7\(15 downto 0) => inputBuf_V_26_fu_936(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_43_0\(15 downto 0) => inputBuf_V_5_fu_852(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_43_1\(15 downto 0) => inputBuf_V_4_fu_848(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_43_2\(15 downto 0) => inputBuf_V_7_fu_860(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_43_3\(15 downto 0) => inputBuf_V_6_fu_856(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_43_4\(15 downto 0) => inputBuf_V_1_fu_836(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_43_5\(15 downto 0) => inputBuf_V_fu_832(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_43_6\(15 downto 0) => inputBuf_V_3_fu_844(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_43_7\(15 downto 0) => inputBuf_V_2_fu_840(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_44_0\(15 downto 0) => inputBuf_V_13_fu_884(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_44_1\(15 downto 0) => inputBuf_V_12_fu_880(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_44_2\(15 downto 0) => inputBuf_V_15_fu_892(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_44_3\(15 downto 0) => inputBuf_V_14_fu_888(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_44_4\(15 downto 0) => inputBuf_V_9_fu_868(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_44_5\(15 downto 0) => inputBuf_V_8_fu_864(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_44_6\(15 downto 0) => inputBuf_V_11_fu_876(15 downto 0),
      \add_ln840_12_reg_11330_reg[1]_i_44_7\(15 downto 0) => inputBuf_V_10_fu_872(15 downto 0),
      \add_ln840_241_reg_11900_reg[1]\(13) => D(14),
      \add_ln840_241_reg_11900_reg[1]\(12 downto 0) => D(12 downto 0),
      \ap_CS_fsm_reg[0]\(1 downto 0) => \ap_CS_fsm_reg[0]\(1 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_iter1_fsm_reg[0]\(1 downto 0) => ap_NS_iter1_fsm(1 downto 0),
      \ap_CS_iter1_fsm_reg[0]_0\(0) => \ap_CS_iter1_fsm_reg_n_3_[0]\,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_76,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_exit_ready_pp0_iter2_reg_reg => ap_done_reg1,
      ap_loop_init_int_reg_0(0) => nf_1_fu_1028,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_81,
      ap_loop_init_int_reg_2(0) => ap_CS_iter2_fsm_state3,
      ap_rst_n => ap_rst_n,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg(0) => sf_fu_760,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg_0(0) => sf_fu_7600_in,
      \i_fu_764_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_80,
      \i_fu_764_reg[4]\ => \i_fu_764_reg_n_3_[2]\,
      \i_fu_764_reg[4]_0\ => \i_fu_764_reg_n_3_[0]\,
      \i_fu_764_reg[5]\(3 downto 1) => \p_0_in__0\(5 downto 3),
      \i_fu_764_reg[5]\(0) => \p_0_in__0\(1),
      \i_fu_764_reg[5]_0\(3) => \i_fu_764_reg_n_3_[5]\,
      \i_fu_764_reg[5]_0\(2) => \i_fu_764_reg_n_3_[4]\,
      \i_fu_764_reg[5]_0\(1) => \i_fu_764_reg_n_3_[3]\,
      \i_fu_764_reg[5]_0\(0) => \i_fu_764_reg_n_3_[1]\,
      \i_fu_764_reg[6]\ => \i_fu_764_reg[6]_0\,
      \i_fu_764_reg[6]_0\ => flow_control_loop_pipe_sequential_init_U_n_79,
      \i_fu_764_reg[7]\ => flow_control_loop_pipe_sequential_init_U_n_78,
      \i_fu_764_reg[7]_0\ => \i_fu_764_reg_n_3_[7]\,
      \i_fu_764_reg[7]_1\ => \i_fu_764_reg_n_3_[6]\,
      icmp_ln249_reg_11263 => icmp_ln249_reg_11263,
      icmp_ln249_reg_11263_pp0_iter1_reg => icmp_ln249_reg_11263_pp0_iter1_reg,
      \icmp_ln249_reg_11263_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_75,
      \icmp_ln272_reg_11275_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_82,
      \icmp_ln272_reg_11275_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_154,
      \icmp_ln272_reg_11275_reg[0]_1\ => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      icmp_ln290_fu_8732_p2 => icmp_ln290_fu_8732_p2,
      icmp_ln290_reg_11935_pp0_iter1_reg => icmp_ln290_reg_11935_pp0_iter1_reg,
      \icmp_ln290_reg_11935_reg[0]\ => \icmp_ln290_reg_11935[0]_i_6_n_3\,
      \icmp_ln290_reg_11935_reg[0]_0\ => \icmp_ln290_reg_11935[0]_i_3_n_3\,
      \icmp_ln290_reg_11935_reg[0]_1\ => \icmp_ln290_reg_11935[0]_i_4_n_3\,
      \icmp_ln290_reg_11935_reg[0]_2\ => \icmp_ln290_reg_11935[0]_i_5_n_3\,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_48_fu_1024_reg[13]\ => \inputBuf_V_48_fu_1024_reg[13]_0\,
      \inputBuf_V_48_fu_1024_reg[15]\ => \inputBuf_V_48_fu_1024_reg[15]_0\,
      \inputBuf_V_48_fu_1024_reg[6]\ => \inputBuf_V_48_fu_1024_reg[6]_0\,
      \nf_1_fu_1028[31]_i_3_0\ => \nf_1_fu_1028[31]_i_11_n_3\,
      \nf_1_fu_1028_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_159,
      \nf_1_fu_1028_reg[0]_0\ => \nf_1_fu_1028[31]_i_8_n_3\,
      \nf_1_fu_1028_reg[0]_1\ => \nf_1_fu_1028[31]_i_9_n_3\,
      \nf_1_fu_1028_reg[0]_2\ => \nf_1_fu_1028[31]_i_10_n_3\,
      \nf_1_fu_1028_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_158,
      \nf_1_fu_1028_reg[31]\(31 downto 0) => nf_fu_8747_p2(31 downto 0),
      \nf_1_fu_1028_reg[31]_0\(31) => \nf_1_fu_1028_reg_n_3_[31]\,
      \nf_1_fu_1028_reg[31]_0\(30) => \nf_1_fu_1028_reg_n_3_[30]\,
      \nf_1_fu_1028_reg[31]_0\(29) => \nf_1_fu_1028_reg_n_3_[29]\,
      \nf_1_fu_1028_reg[31]_0\(28) => \nf_1_fu_1028_reg_n_3_[28]\,
      \nf_1_fu_1028_reg[31]_0\(27) => \nf_1_fu_1028_reg_n_3_[27]\,
      \nf_1_fu_1028_reg[31]_0\(26) => \nf_1_fu_1028_reg_n_3_[26]\,
      \nf_1_fu_1028_reg[31]_0\(25) => \nf_1_fu_1028_reg_n_3_[25]\,
      \nf_1_fu_1028_reg[31]_0\(24) => \nf_1_fu_1028_reg_n_3_[24]\,
      \nf_1_fu_1028_reg[31]_0\(23) => \nf_1_fu_1028_reg_n_3_[23]\,
      \nf_1_fu_1028_reg[31]_0\(22) => \nf_1_fu_1028_reg_n_3_[22]\,
      \nf_1_fu_1028_reg[31]_0\(21) => \nf_1_fu_1028_reg_n_3_[21]\,
      \nf_1_fu_1028_reg[31]_0\(20) => \nf_1_fu_1028_reg_n_3_[20]\,
      \nf_1_fu_1028_reg[31]_0\(19) => \nf_1_fu_1028_reg_n_3_[19]\,
      \nf_1_fu_1028_reg[31]_0\(18) => \nf_1_fu_1028_reg_n_3_[18]\,
      \nf_1_fu_1028_reg[31]_0\(17) => \nf_1_fu_1028_reg_n_3_[17]\,
      \nf_1_fu_1028_reg[31]_0\(16) => \nf_1_fu_1028_reg_n_3_[16]\,
      \nf_1_fu_1028_reg[31]_0\(15) => \nf_1_fu_1028_reg_n_3_[15]\,
      \nf_1_fu_1028_reg[31]_0\(14) => \nf_1_fu_1028_reg_n_3_[14]\,
      \nf_1_fu_1028_reg[31]_0\(13) => \nf_1_fu_1028_reg_n_3_[13]\,
      \nf_1_fu_1028_reg[31]_0\(12) => \nf_1_fu_1028_reg_n_3_[12]\,
      \nf_1_fu_1028_reg[31]_0\(11) => \nf_1_fu_1028_reg_n_3_[11]\,
      \nf_1_fu_1028_reg[31]_0\(10) => \nf_1_fu_1028_reg_n_3_[10]\,
      \nf_1_fu_1028_reg[31]_0\(9) => \nf_1_fu_1028_reg_n_3_[9]\,
      \nf_1_fu_1028_reg[31]_0\(8) => \nf_1_fu_1028_reg_n_3_[8]\,
      \nf_1_fu_1028_reg[31]_0\(7) => \nf_1_fu_1028_reg_n_3_[7]\,
      \nf_1_fu_1028_reg[31]_0\(6) => \nf_1_fu_1028_reg_n_3_[6]\,
      \nf_1_fu_1028_reg[31]_0\(5) => \nf_1_fu_1028_reg_n_3_[5]\,
      \nf_1_fu_1028_reg[31]_0\(4) => \nf_1_fu_1028_reg_n_3_[4]\,
      \nf_1_fu_1028_reg[31]_0\(3) => \nf_1_fu_1028_reg_n_3_[3]\,
      \nf_1_fu_1028_reg[31]_0\(2) => \nf_1_fu_1028_reg_n_3_[2]\,
      \nf_1_fu_1028_reg[31]_0\(1) => \nf_1_fu_1028_reg_n_3_[1]\,
      \nf_1_fu_1028_reg[31]_0\(0) => \nf_1_fu_1028_reg_n_3_[0]\,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \sf_fu_760_reg[0]\(0) => inputBuf_V_fu_8320,
      \sf_fu_760_reg[0]_0\(0) => inputBuf_V_2_fu_8400,
      \sf_fu_760_reg[0]_1\(0) => inputBuf_V_8_fu_8640,
      \sf_fu_760_reg[0]_10\(0) => inputBuf_V_17_fu_9000,
      \sf_fu_760_reg[0]_11\(0) => inputBuf_V_11_fu_8760,
      \sf_fu_760_reg[0]_12\(0) => inputBuf_V_9_fu_8680,
      \sf_fu_760_reg[0]_13\(0) => inputBuf_V_3_fu_8440,
      \sf_fu_760_reg[0]_2\(0) => inputBuf_V_10_fu_8720,
      \sf_fu_760_reg[0]_3\(0) => inputBuf_V_16_fu_8960,
      \sf_fu_760_reg[0]_4\(0) => inputBuf_V_18_fu_9040,
      \sf_fu_760_reg[0]_5\(0) => inputBuf_V_24_fu_9280,
      \sf_fu_760_reg[0]_6\(0) => inputBuf_V_26_fu_9360,
      \sf_fu_760_reg[0]_7\(0) => inputBuf_V_27_fu_9400,
      \sf_fu_760_reg[0]_8\(0) => inputBuf_V_25_fu_9320,
      \sf_fu_760_reg[0]_9\(0) => inputBuf_V_19_fu_9080,
      \sf_fu_760_reg[1]\(0) => inputBuf_V_4_fu_8480,
      \sf_fu_760_reg[1]_0\(0) => inputBuf_V_6_fu_8560,
      \sf_fu_760_reg[1]_1\(0) => inputBuf_V_12_fu_8800,
      \sf_fu_760_reg[1]_10\(0) => inputBuf_V_39_fu_9880,
      \sf_fu_760_reg[1]_11\(0) => inputBuf_V_31_fu_9560,
      \sf_fu_760_reg[1]_12\(0) => inputBuf_V_29_fu_9480,
      \sf_fu_760_reg[1]_13\(0) => inputBuf_V_23_fu_9240,
      \sf_fu_760_reg[1]_14\(0) => inputBuf_V_21_fu_9160,
      \sf_fu_760_reg[1]_15\(0) => inputBuf_V_15_fu_8920,
      \sf_fu_760_reg[1]_16\(0) => inputBuf_V_13_fu_8840,
      \sf_fu_760_reg[1]_17\(0) => inputBuf_V_7_fu_8600,
      \sf_fu_760_reg[1]_18\(0) => inputBuf_V_5_fu_8520,
      \sf_fu_760_reg[1]_2\(0) => inputBuf_V_14_fu_8880,
      \sf_fu_760_reg[1]_3\(0) => inputBuf_V_20_fu_9120,
      \sf_fu_760_reg[1]_4\(0) => inputBuf_V_22_fu_9200,
      \sf_fu_760_reg[1]_5\(0) => inputBuf_V_28_fu_9440,
      \sf_fu_760_reg[1]_6\(0) => inputBuf_V_30_fu_9520,
      \sf_fu_760_reg[1]_7\(0) => inputBuf_V_38_fu_9840,
      \sf_fu_760_reg[1]_8\(0) => inputBuf_V_46_fu_10160,
      \sf_fu_760_reg[1]_9\(0) => inputBuf_V_47_fu_10200,
      \sf_fu_760_reg[2]\(0) => inputBuf_V_1_fu_8360,
      \sf_fu_760_reg[31]\(31) => \sf_fu_760_reg_n_3_[31]\,
      \sf_fu_760_reg[31]\(30) => \sf_fu_760_reg_n_3_[30]\,
      \sf_fu_760_reg[31]\(29) => \sf_fu_760_reg_n_3_[29]\,
      \sf_fu_760_reg[31]\(28) => \sf_fu_760_reg_n_3_[28]\,
      \sf_fu_760_reg[31]\(27) => \sf_fu_760_reg_n_3_[27]\,
      \sf_fu_760_reg[31]\(26) => \sf_fu_760_reg_n_3_[26]\,
      \sf_fu_760_reg[31]\(25) => \sf_fu_760_reg_n_3_[25]\,
      \sf_fu_760_reg[31]\(24) => \sf_fu_760_reg_n_3_[24]\,
      \sf_fu_760_reg[31]\(23) => \sf_fu_760_reg_n_3_[23]\,
      \sf_fu_760_reg[31]\(22) => \sf_fu_760_reg_n_3_[22]\,
      \sf_fu_760_reg[31]\(21) => \sf_fu_760_reg_n_3_[21]\,
      \sf_fu_760_reg[31]\(20) => \sf_fu_760_reg_n_3_[20]\,
      \sf_fu_760_reg[31]\(19) => \sf_fu_760_reg_n_3_[19]\,
      \sf_fu_760_reg[31]\(18) => \sf_fu_760_reg_n_3_[18]\,
      \sf_fu_760_reg[31]\(17) => \sf_fu_760_reg_n_3_[17]\,
      \sf_fu_760_reg[31]\(16) => \sf_fu_760_reg_n_3_[16]\,
      \sf_fu_760_reg[31]\(15) => \sf_fu_760_reg_n_3_[15]\,
      \sf_fu_760_reg[31]\(14) => \sf_fu_760_reg_n_3_[14]\,
      \sf_fu_760_reg[31]\(13) => \sf_fu_760_reg_n_3_[13]\,
      \sf_fu_760_reg[31]\(12) => \sf_fu_760_reg_n_3_[12]\,
      \sf_fu_760_reg[31]\(11) => \sf_fu_760_reg_n_3_[11]\,
      \sf_fu_760_reg[31]\(10) => \sf_fu_760_reg_n_3_[10]\,
      \sf_fu_760_reg[31]\(9) => \sf_fu_760_reg_n_3_[9]\,
      \sf_fu_760_reg[31]\(8) => \sf_fu_760_reg_n_3_[8]\,
      \sf_fu_760_reg[31]\(7) => \sf_fu_760_reg_n_3_[7]\,
      \sf_fu_760_reg[31]\(6) => \sf_fu_760_reg_n_3_[6]\,
      \sf_fu_760_reg[31]\(5) => \sf_fu_760_reg_n_3_[5]\,
      \sf_fu_760_reg[31]\(4) => \sf_fu_760_reg_n_3_[4]\,
      \sf_fu_760_reg[31]\(3) => \sf_fu_760_reg_n_3_[3]\,
      \sf_fu_760_reg[31]\(2) => \sf_fu_760_reg_n_3_[2]\,
      \sf_fu_760_reg[31]\(1) => \sf_fu_760_reg_n_3_[1]\,
      \sf_fu_760_reg[31]\(0) => \sf_fu_760_reg_n_3_[0]\,
      \sf_fu_760_reg[3]\(0) => inputBuf_V_32_fu_9600,
      \sf_fu_760_reg[3]_0\(0) => inputBuf_V_34_fu_9680,
      \sf_fu_760_reg[3]_1\(0) => inputBuf_V_36_fu_9760,
      \sf_fu_760_reg[3]_10\(0) => inputBuf_V_33_fu_9640,
      \sf_fu_760_reg[3]_2\(0) => inputBuf_V_40_fu_9920,
      \sf_fu_760_reg[3]_3\(0) => inputBuf_V_42_fu_10000,
      \sf_fu_760_reg[3]_4\(0) => inputBuf_V_44_fu_10080,
      \sf_fu_760_reg[3]_5\(0) => inputBuf_V_45_fu_10120,
      \sf_fu_760_reg[3]_6\(0) => inputBuf_V_43_fu_10040,
      \sf_fu_760_reg[3]_7\(0) => inputBuf_V_41_fu_9960,
      \sf_fu_760_reg[3]_8\(0) => inputBuf_V_37_fu_9800,
      \sf_fu_760_reg[3]_9\(0) => inputBuf_V_35_fu_9720,
      \sf_fu_760_reg[5]\(0) => inputBuf_V_48_fu_10240,
      \sf_fu_760_reg[5]_0\ => \sf_fu_760_reg[5]_0\,
      \sf_fu_760_reg[5]_1\ => \sf_fu_760_reg[5]_1\,
      \sf_fu_760_reg[5]_10\ => \sf_fu_760_reg[5]_10\,
      \sf_fu_760_reg[5]_11\ => \sf_fu_760_reg[5]_11\,
      \sf_fu_760_reg[5]_12\ => \sf_fu_760_reg[5]_12\,
      \sf_fu_760_reg[5]_2\ => \sf_fu_760_reg[5]_2\,
      \sf_fu_760_reg[5]_3\ => \sf_fu_760_reg[5]_3\,
      \sf_fu_760_reg[5]_4\ => \sf_fu_760_reg[5]_4\,
      \sf_fu_760_reg[5]_5\ => \sf_fu_760_reg[5]_5\,
      \sf_fu_760_reg[5]_6\ => \sf_fu_760_reg[5]_6\,
      \sf_fu_760_reg[5]_7\ => \sf_fu_760_reg[5]_7\,
      \sf_fu_760_reg[5]_8\ => \sf_fu_760_reg[5]_8\,
      \sf_fu_760_reg[5]_9\ => \sf_fu_760_reg[5]_9\,
      \trunc_ln218_reg_11939_reg[1]\(1 downto 0) => trunc_ln218_reg_11939(1 downto 0),
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
\i_fu_764_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => \i_fu_764_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_764_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \p_0_in__0\(1),
      Q => \i_fu_764_reg_n_3_[1]\,
      R => '0'
    );
\i_fu_764_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => \i_fu_764_reg_n_3_[2]\,
      R => '0'
    );
\i_fu_764_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \p_0_in__0\(3),
      Q => \i_fu_764_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_764_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \p_0_in__0\(4),
      Q => \i_fu_764_reg_n_3_[4]\,
      R => '0'
    );
\i_fu_764_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \p_0_in__0\(5),
      Q => \i_fu_764_reg_n_3_[5]\,
      R => '0'
    );
\i_fu_764_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => \i_fu_764_reg_n_3_[6]\,
      R => '0'
    );
\i_fu_764_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => \i_fu_764_reg_n_3_[7]\,
      R => '0'
    );
\icmp_ln249_reg_11263_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA2AAA2AAA2AA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => ap_CS_iter2_fsm_state3,
      I2 => icmp_ln249_reg_11263_pp0_iter1_reg,
      I3 => icmp_ln290_reg_11935_pp0_iter1_reg,
      I4 => Q(2),
      I5 => out_V_TREADY_int_regslice,
      O => ap_NS_iter2_fsm1
    );
\icmp_ln249_reg_11263_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => icmp_ln249_reg_11263,
      Q => icmp_ln249_reg_11263_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln249_reg_11263_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => icmp_ln249_reg_11263,
      R => '0'
    );
\icmp_ln272_reg_11275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => \icmp_ln272_reg_11275_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln272_reg_11275_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_154,
      Q => \icmp_ln272_reg_11275_reg[0]_rep_n_3\,
      R => '0'
    );
\icmp_ln290_reg_11935[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_8726_p2(28),
      I1 => sf_2_fu_8726_p2(20),
      I2 => sf_2_fu_8726_p2(17),
      I3 => sf_2_fu_8726_p2(27),
      I4 => \icmp_ln290_reg_11935[0]_i_7_n_3\,
      O => \icmp_ln290_reg_11935[0]_i_3_n_3\
    );
\icmp_ln290_reg_11935[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_8726_p2(15),
      I1 => sf_2_fu_8726_p2(12),
      I2 => sf_2_fu_8726_p2(6),
      I3 => sf_2_fu_8726_p2(21),
      I4 => \icmp_ln290_reg_11935[0]_i_8_n_3\,
      O => \icmp_ln290_reg_11935[0]_i_4_n_3\
    );
\icmp_ln290_reg_11935[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_8726_p2(22),
      I1 => sf_2_fu_8726_p2(8),
      I2 => sf_2_fu_8726_p2(14),
      I3 => sf_2_fu_8726_p2(24),
      I4 => \icmp_ln290_reg_11935[0]_i_9_n_3\,
      O => \icmp_ln290_reg_11935[0]_i_5_n_3\
    );
\icmp_ln290_reg_11935[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => sf_2_fu_8726_p2(4),
      I1 => sf_2_fu_8726_p2(5),
      I2 => sf_2_fu_8726_p2(1),
      I3 => sf_2_fu_8726_p2(9),
      O => \icmp_ln290_reg_11935[0]_i_6_n_3\
    );
\icmp_ln290_reg_11935[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_8726_p2(2),
      I1 => sf_2_fu_8726_p2(16),
      I2 => sf_2_fu_8726_p2(19),
      I3 => sf_2_fu_8726_p2(11),
      O => \icmp_ln290_reg_11935[0]_i_7_n_3\
    );
\icmp_ln290_reg_11935[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_8726_p2(31),
      I1 => sf_2_fu_8726_p2(13),
      I2 => sf_2_fu_8726_p2(26),
      I3 => sf_2_fu_8726_p2(29),
      O => \icmp_ln290_reg_11935[0]_i_8_n_3\
    );
\icmp_ln290_reg_11935[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_8726_p2(3),
      I1 => sf_2_fu_8726_p2(7),
      I2 => sf_2_fu_8726_p2(25),
      I3 => sf_2_fu_8726_p2(18),
      O => \icmp_ln290_reg_11935[0]_i_9_n_3\
    );
\icmp_ln290_reg_11935_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => icmp_ln290_reg_11935,
      Q => icmp_ln290_reg_11935_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln290_reg_11935_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => icmp_ln290_fu_8732_p2,
      Q => icmp_ln290_reg_11935,
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(0),
      Q => inputBuf_V_10_fu_872(0),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(10),
      Q => inputBuf_V_10_fu_872(10),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(11),
      Q => inputBuf_V_10_fu_872(11),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(12),
      Q => inputBuf_V_10_fu_872(12),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(13),
      Q => inputBuf_V_10_fu_872(13),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(14),
      Q => inputBuf_V_10_fu_872(14),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(15),
      Q => inputBuf_V_10_fu_872(15),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(1),
      Q => inputBuf_V_10_fu_872(1),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(2),
      Q => inputBuf_V_10_fu_872(2),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(3),
      Q => inputBuf_V_10_fu_872(3),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(4),
      Q => inputBuf_V_10_fu_872(4),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(5),
      Q => inputBuf_V_10_fu_872(5),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(6),
      Q => inputBuf_V_10_fu_872(6),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(7),
      Q => inputBuf_V_10_fu_872(7),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(8),
      Q => inputBuf_V_10_fu_872(8),
      R => '0'
    );
\inputBuf_V_10_fu_872_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_8720,
      D => D(9),
      Q => inputBuf_V_10_fu_872(9),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(0),
      Q => inputBuf_V_11_fu_876(0),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(10),
      Q => inputBuf_V_11_fu_876(10),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(11),
      Q => inputBuf_V_11_fu_876(11),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(12),
      Q => inputBuf_V_11_fu_876(12),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(13),
      Q => inputBuf_V_11_fu_876(13),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(14),
      Q => inputBuf_V_11_fu_876(14),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(15),
      Q => inputBuf_V_11_fu_876(15),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(1),
      Q => inputBuf_V_11_fu_876(1),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(2),
      Q => inputBuf_V_11_fu_876(2),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(3),
      Q => inputBuf_V_11_fu_876(3),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(4),
      Q => inputBuf_V_11_fu_876(4),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(5),
      Q => inputBuf_V_11_fu_876(5),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(6),
      Q => inputBuf_V_11_fu_876(6),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(7),
      Q => inputBuf_V_11_fu_876(7),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(8),
      Q => inputBuf_V_11_fu_876(8),
      R => '0'
    );
\inputBuf_V_11_fu_876_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_8760,
      D => D(9),
      Q => inputBuf_V_11_fu_876(9),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(0),
      Q => inputBuf_V_12_fu_880(0),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(10),
      Q => inputBuf_V_12_fu_880(10),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(11),
      Q => inputBuf_V_12_fu_880(11),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(12),
      Q => inputBuf_V_12_fu_880(12),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(13),
      Q => inputBuf_V_12_fu_880(13),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(14),
      Q => inputBuf_V_12_fu_880(14),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(15),
      Q => inputBuf_V_12_fu_880(15),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(1),
      Q => inputBuf_V_12_fu_880(1),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(2),
      Q => inputBuf_V_12_fu_880(2),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(3),
      Q => inputBuf_V_12_fu_880(3),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(4),
      Q => inputBuf_V_12_fu_880(4),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(5),
      Q => inputBuf_V_12_fu_880(5),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(6),
      Q => inputBuf_V_12_fu_880(6),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(7),
      Q => inputBuf_V_12_fu_880(7),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(8),
      Q => inputBuf_V_12_fu_880(8),
      R => '0'
    );
\inputBuf_V_12_fu_880_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_8800,
      D => D(9),
      Q => inputBuf_V_12_fu_880(9),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(0),
      Q => inputBuf_V_13_fu_884(0),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(10),
      Q => inputBuf_V_13_fu_884(10),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(11),
      Q => inputBuf_V_13_fu_884(11),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(12),
      Q => inputBuf_V_13_fu_884(12),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(13),
      Q => inputBuf_V_13_fu_884(13),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(14),
      Q => inputBuf_V_13_fu_884(14),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(15),
      Q => inputBuf_V_13_fu_884(15),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(1),
      Q => inputBuf_V_13_fu_884(1),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(2),
      Q => inputBuf_V_13_fu_884(2),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(3),
      Q => inputBuf_V_13_fu_884(3),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(4),
      Q => inputBuf_V_13_fu_884(4),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(5),
      Q => inputBuf_V_13_fu_884(5),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(6),
      Q => inputBuf_V_13_fu_884(6),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(7),
      Q => inputBuf_V_13_fu_884(7),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(8),
      Q => inputBuf_V_13_fu_884(8),
      R => '0'
    );
\inputBuf_V_13_fu_884_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_8840,
      D => D(9),
      Q => inputBuf_V_13_fu_884(9),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(0),
      Q => inputBuf_V_14_fu_888(0),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(10),
      Q => inputBuf_V_14_fu_888(10),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(11),
      Q => inputBuf_V_14_fu_888(11),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(12),
      Q => inputBuf_V_14_fu_888(12),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(13),
      Q => inputBuf_V_14_fu_888(13),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(14),
      Q => inputBuf_V_14_fu_888(14),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(15),
      Q => inputBuf_V_14_fu_888(15),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(1),
      Q => inputBuf_V_14_fu_888(1),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(2),
      Q => inputBuf_V_14_fu_888(2),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(3),
      Q => inputBuf_V_14_fu_888(3),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(4),
      Q => inputBuf_V_14_fu_888(4),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(5),
      Q => inputBuf_V_14_fu_888(5),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(6),
      Q => inputBuf_V_14_fu_888(6),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(7),
      Q => inputBuf_V_14_fu_888(7),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(8),
      Q => inputBuf_V_14_fu_888(8),
      R => '0'
    );
\inputBuf_V_14_fu_888_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_8880,
      D => D(9),
      Q => inputBuf_V_14_fu_888(9),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(0),
      Q => inputBuf_V_15_fu_892(0),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(10),
      Q => inputBuf_V_15_fu_892(10),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(11),
      Q => inputBuf_V_15_fu_892(11),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(12),
      Q => inputBuf_V_15_fu_892(12),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(13),
      Q => inputBuf_V_15_fu_892(13),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(14),
      Q => inputBuf_V_15_fu_892(14),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(15),
      Q => inputBuf_V_15_fu_892(15),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(1),
      Q => inputBuf_V_15_fu_892(1),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(2),
      Q => inputBuf_V_15_fu_892(2),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(3),
      Q => inputBuf_V_15_fu_892(3),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(4),
      Q => inputBuf_V_15_fu_892(4),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(5),
      Q => inputBuf_V_15_fu_892(5),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(6),
      Q => inputBuf_V_15_fu_892(6),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(7),
      Q => inputBuf_V_15_fu_892(7),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(8),
      Q => inputBuf_V_15_fu_892(8),
      R => '0'
    );
\inputBuf_V_15_fu_892_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_8920,
      D => D(9),
      Q => inputBuf_V_15_fu_892(9),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(0),
      Q => inputBuf_V_16_fu_896(0),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(10),
      Q => inputBuf_V_16_fu_896(10),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(11),
      Q => inputBuf_V_16_fu_896(11),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(12),
      Q => inputBuf_V_16_fu_896(12),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(13),
      Q => inputBuf_V_16_fu_896(13),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(14),
      Q => inputBuf_V_16_fu_896(14),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(15),
      Q => inputBuf_V_16_fu_896(15),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(1),
      Q => inputBuf_V_16_fu_896(1),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(2),
      Q => inputBuf_V_16_fu_896(2),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(3),
      Q => inputBuf_V_16_fu_896(3),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(4),
      Q => inputBuf_V_16_fu_896(4),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(5),
      Q => inputBuf_V_16_fu_896(5),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(6),
      Q => inputBuf_V_16_fu_896(6),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(7),
      Q => inputBuf_V_16_fu_896(7),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(8),
      Q => inputBuf_V_16_fu_896(8),
      R => '0'
    );
\inputBuf_V_16_fu_896_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_16_fu_8960,
      D => D(9),
      Q => inputBuf_V_16_fu_896(9),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(0),
      Q => inputBuf_V_17_fu_900(0),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(10),
      Q => inputBuf_V_17_fu_900(10),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(11),
      Q => inputBuf_V_17_fu_900(11),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(12),
      Q => inputBuf_V_17_fu_900(12),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(13),
      Q => inputBuf_V_17_fu_900(13),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(14),
      Q => inputBuf_V_17_fu_900(14),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(15),
      Q => inputBuf_V_17_fu_900(15),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(1),
      Q => inputBuf_V_17_fu_900(1),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(2),
      Q => inputBuf_V_17_fu_900(2),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(3),
      Q => inputBuf_V_17_fu_900(3),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(4),
      Q => inputBuf_V_17_fu_900(4),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(5),
      Q => inputBuf_V_17_fu_900(5),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(6),
      Q => inputBuf_V_17_fu_900(6),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(7),
      Q => inputBuf_V_17_fu_900(7),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(8),
      Q => inputBuf_V_17_fu_900(8),
      R => '0'
    );
\inputBuf_V_17_fu_900_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_17_fu_9000,
      D => D(9),
      Q => inputBuf_V_17_fu_900(9),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(0),
      Q => inputBuf_V_18_fu_904(0),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(10),
      Q => inputBuf_V_18_fu_904(10),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(11),
      Q => inputBuf_V_18_fu_904(11),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(12),
      Q => inputBuf_V_18_fu_904(12),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(13),
      Q => inputBuf_V_18_fu_904(13),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(14),
      Q => inputBuf_V_18_fu_904(14),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(15),
      Q => inputBuf_V_18_fu_904(15),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(1),
      Q => inputBuf_V_18_fu_904(1),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(2),
      Q => inputBuf_V_18_fu_904(2),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(3),
      Q => inputBuf_V_18_fu_904(3),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(4),
      Q => inputBuf_V_18_fu_904(4),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(5),
      Q => inputBuf_V_18_fu_904(5),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(6),
      Q => inputBuf_V_18_fu_904(6),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(7),
      Q => inputBuf_V_18_fu_904(7),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(8),
      Q => inputBuf_V_18_fu_904(8),
      R => '0'
    );
\inputBuf_V_18_fu_904_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_18_fu_9040,
      D => D(9),
      Q => inputBuf_V_18_fu_904(9),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(0),
      Q => inputBuf_V_19_fu_908(0),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(10),
      Q => inputBuf_V_19_fu_908(10),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(11),
      Q => inputBuf_V_19_fu_908(11),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(12),
      Q => inputBuf_V_19_fu_908(12),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(13),
      Q => inputBuf_V_19_fu_908(13),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(14),
      Q => inputBuf_V_19_fu_908(14),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(15),
      Q => inputBuf_V_19_fu_908(15),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(1),
      Q => inputBuf_V_19_fu_908(1),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(2),
      Q => inputBuf_V_19_fu_908(2),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(3),
      Q => inputBuf_V_19_fu_908(3),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(4),
      Q => inputBuf_V_19_fu_908(4),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(5),
      Q => inputBuf_V_19_fu_908(5),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(6),
      Q => inputBuf_V_19_fu_908(6),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(7),
      Q => inputBuf_V_19_fu_908(7),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(8),
      Q => inputBuf_V_19_fu_908(8),
      R => '0'
    );
\inputBuf_V_19_fu_908_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_19_fu_9080,
      D => D(9),
      Q => inputBuf_V_19_fu_908(9),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(0),
      Q => inputBuf_V_1_fu_836(0),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(10),
      Q => inputBuf_V_1_fu_836(10),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(11),
      Q => inputBuf_V_1_fu_836(11),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(12),
      Q => inputBuf_V_1_fu_836(12),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(13),
      Q => inputBuf_V_1_fu_836(13),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(14),
      Q => inputBuf_V_1_fu_836(14),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(15),
      Q => inputBuf_V_1_fu_836(15),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(1),
      Q => inputBuf_V_1_fu_836(1),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(2),
      Q => inputBuf_V_1_fu_836(2),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(3),
      Q => inputBuf_V_1_fu_836(3),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(4),
      Q => inputBuf_V_1_fu_836(4),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(5),
      Q => inputBuf_V_1_fu_836(5),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(6),
      Q => inputBuf_V_1_fu_836(6),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(7),
      Q => inputBuf_V_1_fu_836(7),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(8),
      Q => inputBuf_V_1_fu_836(8),
      R => '0'
    );
\inputBuf_V_1_fu_836_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_8360,
      D => D(9),
      Q => inputBuf_V_1_fu_836(9),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(0),
      Q => inputBuf_V_20_fu_912(0),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(10),
      Q => inputBuf_V_20_fu_912(10),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(11),
      Q => inputBuf_V_20_fu_912(11),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(12),
      Q => inputBuf_V_20_fu_912(12),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(13),
      Q => inputBuf_V_20_fu_912(13),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(14),
      Q => inputBuf_V_20_fu_912(14),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(15),
      Q => inputBuf_V_20_fu_912(15),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(1),
      Q => inputBuf_V_20_fu_912(1),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(2),
      Q => inputBuf_V_20_fu_912(2),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(3),
      Q => inputBuf_V_20_fu_912(3),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(4),
      Q => inputBuf_V_20_fu_912(4),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(5),
      Q => inputBuf_V_20_fu_912(5),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(6),
      Q => inputBuf_V_20_fu_912(6),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(7),
      Q => inputBuf_V_20_fu_912(7),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(8),
      Q => inputBuf_V_20_fu_912(8),
      R => '0'
    );
\inputBuf_V_20_fu_912_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_20_fu_9120,
      D => D(9),
      Q => inputBuf_V_20_fu_912(9),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(0),
      Q => inputBuf_V_21_fu_916(0),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(10),
      Q => inputBuf_V_21_fu_916(10),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(11),
      Q => inputBuf_V_21_fu_916(11),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(12),
      Q => inputBuf_V_21_fu_916(12),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(13),
      Q => inputBuf_V_21_fu_916(13),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(14),
      Q => inputBuf_V_21_fu_916(14),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(15),
      Q => inputBuf_V_21_fu_916(15),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(1),
      Q => inputBuf_V_21_fu_916(1),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(2),
      Q => inputBuf_V_21_fu_916(2),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(3),
      Q => inputBuf_V_21_fu_916(3),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(4),
      Q => inputBuf_V_21_fu_916(4),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(5),
      Q => inputBuf_V_21_fu_916(5),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(6),
      Q => inputBuf_V_21_fu_916(6),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(7),
      Q => inputBuf_V_21_fu_916(7),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(8),
      Q => inputBuf_V_21_fu_916(8),
      R => '0'
    );
\inputBuf_V_21_fu_916_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_21_fu_9160,
      D => D(9),
      Q => inputBuf_V_21_fu_916(9),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(0),
      Q => inputBuf_V_22_fu_920(0),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(10),
      Q => inputBuf_V_22_fu_920(10),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(11),
      Q => inputBuf_V_22_fu_920(11),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(12),
      Q => inputBuf_V_22_fu_920(12),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(13),
      Q => inputBuf_V_22_fu_920(13),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(14),
      Q => inputBuf_V_22_fu_920(14),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(15),
      Q => inputBuf_V_22_fu_920(15),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(1),
      Q => inputBuf_V_22_fu_920(1),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(2),
      Q => inputBuf_V_22_fu_920(2),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(3),
      Q => inputBuf_V_22_fu_920(3),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(4),
      Q => inputBuf_V_22_fu_920(4),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(5),
      Q => inputBuf_V_22_fu_920(5),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(6),
      Q => inputBuf_V_22_fu_920(6),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(7),
      Q => inputBuf_V_22_fu_920(7),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(8),
      Q => inputBuf_V_22_fu_920(8),
      R => '0'
    );
\inputBuf_V_22_fu_920_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_22_fu_9200,
      D => D(9),
      Q => inputBuf_V_22_fu_920(9),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(0),
      Q => inputBuf_V_23_fu_924(0),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(10),
      Q => inputBuf_V_23_fu_924(10),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(11),
      Q => inputBuf_V_23_fu_924(11),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(12),
      Q => inputBuf_V_23_fu_924(12),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(13),
      Q => inputBuf_V_23_fu_924(13),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(14),
      Q => inputBuf_V_23_fu_924(14),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(15),
      Q => inputBuf_V_23_fu_924(15),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(1),
      Q => inputBuf_V_23_fu_924(1),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(2),
      Q => inputBuf_V_23_fu_924(2),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(3),
      Q => inputBuf_V_23_fu_924(3),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(4),
      Q => inputBuf_V_23_fu_924(4),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(5),
      Q => inputBuf_V_23_fu_924(5),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(6),
      Q => inputBuf_V_23_fu_924(6),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(7),
      Q => inputBuf_V_23_fu_924(7),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(8),
      Q => inputBuf_V_23_fu_924(8),
      R => '0'
    );
\inputBuf_V_23_fu_924_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_23_fu_9240,
      D => D(9),
      Q => inputBuf_V_23_fu_924(9),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(0),
      Q => inputBuf_V_24_fu_928(0),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(10),
      Q => inputBuf_V_24_fu_928(10),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(11),
      Q => inputBuf_V_24_fu_928(11),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(12),
      Q => inputBuf_V_24_fu_928(12),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(13),
      Q => inputBuf_V_24_fu_928(13),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(14),
      Q => inputBuf_V_24_fu_928(14),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(15),
      Q => inputBuf_V_24_fu_928(15),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(1),
      Q => inputBuf_V_24_fu_928(1),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(2),
      Q => inputBuf_V_24_fu_928(2),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(3),
      Q => inputBuf_V_24_fu_928(3),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(4),
      Q => inputBuf_V_24_fu_928(4),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(5),
      Q => inputBuf_V_24_fu_928(5),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(6),
      Q => inputBuf_V_24_fu_928(6),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(7),
      Q => inputBuf_V_24_fu_928(7),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(8),
      Q => inputBuf_V_24_fu_928(8),
      R => '0'
    );
\inputBuf_V_24_fu_928_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_24_fu_9280,
      D => D(9),
      Q => inputBuf_V_24_fu_928(9),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(0),
      Q => inputBuf_V_25_fu_932(0),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(10),
      Q => inputBuf_V_25_fu_932(10),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(11),
      Q => inputBuf_V_25_fu_932(11),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(12),
      Q => inputBuf_V_25_fu_932(12),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(13),
      Q => inputBuf_V_25_fu_932(13),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(14),
      Q => inputBuf_V_25_fu_932(14),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(15),
      Q => inputBuf_V_25_fu_932(15),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(1),
      Q => inputBuf_V_25_fu_932(1),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(2),
      Q => inputBuf_V_25_fu_932(2),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(3),
      Q => inputBuf_V_25_fu_932(3),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(4),
      Q => inputBuf_V_25_fu_932(4),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(5),
      Q => inputBuf_V_25_fu_932(5),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(6),
      Q => inputBuf_V_25_fu_932(6),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(7),
      Q => inputBuf_V_25_fu_932(7),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(8),
      Q => inputBuf_V_25_fu_932(8),
      R => '0'
    );
\inputBuf_V_25_fu_932_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_25_fu_9320,
      D => D(9),
      Q => inputBuf_V_25_fu_932(9),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(0),
      Q => inputBuf_V_26_fu_936(0),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(10),
      Q => inputBuf_V_26_fu_936(10),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(11),
      Q => inputBuf_V_26_fu_936(11),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(12),
      Q => inputBuf_V_26_fu_936(12),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(13),
      Q => inputBuf_V_26_fu_936(13),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(14),
      Q => inputBuf_V_26_fu_936(14),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(15),
      Q => inputBuf_V_26_fu_936(15),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(1),
      Q => inputBuf_V_26_fu_936(1),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(2),
      Q => inputBuf_V_26_fu_936(2),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(3),
      Q => inputBuf_V_26_fu_936(3),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(4),
      Q => inputBuf_V_26_fu_936(4),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(5),
      Q => inputBuf_V_26_fu_936(5),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(6),
      Q => inputBuf_V_26_fu_936(6),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(7),
      Q => inputBuf_V_26_fu_936(7),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(8),
      Q => inputBuf_V_26_fu_936(8),
      R => '0'
    );
\inputBuf_V_26_fu_936_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_26_fu_9360,
      D => D(9),
      Q => inputBuf_V_26_fu_936(9),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(0),
      Q => inputBuf_V_27_fu_940(0),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(10),
      Q => inputBuf_V_27_fu_940(10),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(11),
      Q => inputBuf_V_27_fu_940(11),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(12),
      Q => inputBuf_V_27_fu_940(12),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(13),
      Q => inputBuf_V_27_fu_940(13),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(14),
      Q => inputBuf_V_27_fu_940(14),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(15),
      Q => inputBuf_V_27_fu_940(15),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(1),
      Q => inputBuf_V_27_fu_940(1),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(2),
      Q => inputBuf_V_27_fu_940(2),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(3),
      Q => inputBuf_V_27_fu_940(3),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(4),
      Q => inputBuf_V_27_fu_940(4),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(5),
      Q => inputBuf_V_27_fu_940(5),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(6),
      Q => inputBuf_V_27_fu_940(6),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(7),
      Q => inputBuf_V_27_fu_940(7),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(8),
      Q => inputBuf_V_27_fu_940(8),
      R => '0'
    );
\inputBuf_V_27_fu_940_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_27_fu_9400,
      D => D(9),
      Q => inputBuf_V_27_fu_940(9),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(0),
      Q => inputBuf_V_28_fu_944(0),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(10),
      Q => inputBuf_V_28_fu_944(10),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(11),
      Q => inputBuf_V_28_fu_944(11),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(12),
      Q => inputBuf_V_28_fu_944(12),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(13),
      Q => inputBuf_V_28_fu_944(13),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(14),
      Q => inputBuf_V_28_fu_944(14),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(15),
      Q => inputBuf_V_28_fu_944(15),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(1),
      Q => inputBuf_V_28_fu_944(1),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(2),
      Q => inputBuf_V_28_fu_944(2),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(3),
      Q => inputBuf_V_28_fu_944(3),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(4),
      Q => inputBuf_V_28_fu_944(4),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(5),
      Q => inputBuf_V_28_fu_944(5),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(6),
      Q => inputBuf_V_28_fu_944(6),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(7),
      Q => inputBuf_V_28_fu_944(7),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(8),
      Q => inputBuf_V_28_fu_944(8),
      R => '0'
    );
\inputBuf_V_28_fu_944_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_28_fu_9440,
      D => D(9),
      Q => inputBuf_V_28_fu_944(9),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(0),
      Q => inputBuf_V_29_fu_948(0),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(10),
      Q => inputBuf_V_29_fu_948(10),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(11),
      Q => inputBuf_V_29_fu_948(11),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(12),
      Q => inputBuf_V_29_fu_948(12),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(13),
      Q => inputBuf_V_29_fu_948(13),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(14),
      Q => inputBuf_V_29_fu_948(14),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(15),
      Q => inputBuf_V_29_fu_948(15),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(1),
      Q => inputBuf_V_29_fu_948(1),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(2),
      Q => inputBuf_V_29_fu_948(2),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(3),
      Q => inputBuf_V_29_fu_948(3),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(4),
      Q => inputBuf_V_29_fu_948(4),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(5),
      Q => inputBuf_V_29_fu_948(5),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(6),
      Q => inputBuf_V_29_fu_948(6),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(7),
      Q => inputBuf_V_29_fu_948(7),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(8),
      Q => inputBuf_V_29_fu_948(8),
      R => '0'
    );
\inputBuf_V_29_fu_948_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_29_fu_9480,
      D => D(9),
      Q => inputBuf_V_29_fu_948(9),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(0),
      Q => inputBuf_V_2_fu_840(0),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(10),
      Q => inputBuf_V_2_fu_840(10),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(11),
      Q => inputBuf_V_2_fu_840(11),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(12),
      Q => inputBuf_V_2_fu_840(12),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(13),
      Q => inputBuf_V_2_fu_840(13),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(14),
      Q => inputBuf_V_2_fu_840(14),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(15),
      Q => inputBuf_V_2_fu_840(15),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(1),
      Q => inputBuf_V_2_fu_840(1),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(2),
      Q => inputBuf_V_2_fu_840(2),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(3),
      Q => inputBuf_V_2_fu_840(3),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(4),
      Q => inputBuf_V_2_fu_840(4),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(5),
      Q => inputBuf_V_2_fu_840(5),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(6),
      Q => inputBuf_V_2_fu_840(6),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(7),
      Q => inputBuf_V_2_fu_840(7),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(8),
      Q => inputBuf_V_2_fu_840(8),
      R => '0'
    );
\inputBuf_V_2_fu_840_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_8400,
      D => D(9),
      Q => inputBuf_V_2_fu_840(9),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(0),
      Q => inputBuf_V_30_fu_952(0),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(10),
      Q => inputBuf_V_30_fu_952(10),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(11),
      Q => inputBuf_V_30_fu_952(11),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(12),
      Q => inputBuf_V_30_fu_952(12),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(13),
      Q => inputBuf_V_30_fu_952(13),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(14),
      Q => inputBuf_V_30_fu_952(14),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(15),
      Q => inputBuf_V_30_fu_952(15),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(1),
      Q => inputBuf_V_30_fu_952(1),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(2),
      Q => inputBuf_V_30_fu_952(2),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(3),
      Q => inputBuf_V_30_fu_952(3),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(4),
      Q => inputBuf_V_30_fu_952(4),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(5),
      Q => inputBuf_V_30_fu_952(5),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(6),
      Q => inputBuf_V_30_fu_952(6),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(7),
      Q => inputBuf_V_30_fu_952(7),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(8),
      Q => inputBuf_V_30_fu_952(8),
      R => '0'
    );
\inputBuf_V_30_fu_952_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_30_fu_9520,
      D => D(9),
      Q => inputBuf_V_30_fu_952(9),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(0),
      Q => inputBuf_V_31_fu_956(0),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(10),
      Q => inputBuf_V_31_fu_956(10),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(11),
      Q => inputBuf_V_31_fu_956(11),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(12),
      Q => inputBuf_V_31_fu_956(12),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(13),
      Q => inputBuf_V_31_fu_956(13),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(14),
      Q => inputBuf_V_31_fu_956(14),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(15),
      Q => inputBuf_V_31_fu_956(15),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(1),
      Q => inputBuf_V_31_fu_956(1),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(2),
      Q => inputBuf_V_31_fu_956(2),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(3),
      Q => inputBuf_V_31_fu_956(3),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(4),
      Q => inputBuf_V_31_fu_956(4),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(5),
      Q => inputBuf_V_31_fu_956(5),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(6),
      Q => inputBuf_V_31_fu_956(6),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(7),
      Q => inputBuf_V_31_fu_956(7),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(8),
      Q => inputBuf_V_31_fu_956(8),
      R => '0'
    );
\inputBuf_V_31_fu_956_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_31_fu_9560,
      D => D(9),
      Q => inputBuf_V_31_fu_956(9),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(0),
      Q => inputBuf_V_32_fu_960(0),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(10),
      Q => inputBuf_V_32_fu_960(10),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(11),
      Q => inputBuf_V_32_fu_960(11),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(12),
      Q => inputBuf_V_32_fu_960(12),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(13),
      Q => inputBuf_V_32_fu_960(13),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(14),
      Q => inputBuf_V_32_fu_960(14),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(15),
      Q => inputBuf_V_32_fu_960(15),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(1),
      Q => inputBuf_V_32_fu_960(1),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(2),
      Q => inputBuf_V_32_fu_960(2),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(3),
      Q => inputBuf_V_32_fu_960(3),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(4),
      Q => inputBuf_V_32_fu_960(4),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(5),
      Q => inputBuf_V_32_fu_960(5),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(6),
      Q => inputBuf_V_32_fu_960(6),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(7),
      Q => inputBuf_V_32_fu_960(7),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(8),
      Q => inputBuf_V_32_fu_960(8),
      R => '0'
    );
\inputBuf_V_32_fu_960_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_32_fu_9600,
      D => D(9),
      Q => inputBuf_V_32_fu_960(9),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(0),
      Q => inputBuf_V_33_fu_964(0),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(10),
      Q => inputBuf_V_33_fu_964(10),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(11),
      Q => inputBuf_V_33_fu_964(11),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(12),
      Q => inputBuf_V_33_fu_964(12),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(13),
      Q => inputBuf_V_33_fu_964(13),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(14),
      Q => inputBuf_V_33_fu_964(14),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(15),
      Q => inputBuf_V_33_fu_964(15),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(1),
      Q => inputBuf_V_33_fu_964(1),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(2),
      Q => inputBuf_V_33_fu_964(2),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(3),
      Q => inputBuf_V_33_fu_964(3),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(4),
      Q => inputBuf_V_33_fu_964(4),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(5),
      Q => inputBuf_V_33_fu_964(5),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(6),
      Q => inputBuf_V_33_fu_964(6),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(7),
      Q => inputBuf_V_33_fu_964(7),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(8),
      Q => inputBuf_V_33_fu_964(8),
      R => '0'
    );
\inputBuf_V_33_fu_964_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_33_fu_9640,
      D => D(9),
      Q => inputBuf_V_33_fu_964(9),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(0),
      Q => inputBuf_V_34_fu_968(0),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(10),
      Q => inputBuf_V_34_fu_968(10),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(11),
      Q => inputBuf_V_34_fu_968(11),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(12),
      Q => inputBuf_V_34_fu_968(12),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(13),
      Q => inputBuf_V_34_fu_968(13),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(14),
      Q => inputBuf_V_34_fu_968(14),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(15),
      Q => inputBuf_V_34_fu_968(15),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(1),
      Q => inputBuf_V_34_fu_968(1),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(2),
      Q => inputBuf_V_34_fu_968(2),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(3),
      Q => inputBuf_V_34_fu_968(3),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(4),
      Q => inputBuf_V_34_fu_968(4),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(5),
      Q => inputBuf_V_34_fu_968(5),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(6),
      Q => inputBuf_V_34_fu_968(6),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(7),
      Q => inputBuf_V_34_fu_968(7),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(8),
      Q => inputBuf_V_34_fu_968(8),
      R => '0'
    );
\inputBuf_V_34_fu_968_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_34_fu_9680,
      D => D(9),
      Q => inputBuf_V_34_fu_968(9),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(0),
      Q => inputBuf_V_35_fu_972(0),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(10),
      Q => inputBuf_V_35_fu_972(10),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(11),
      Q => inputBuf_V_35_fu_972(11),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(12),
      Q => inputBuf_V_35_fu_972(12),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(13),
      Q => inputBuf_V_35_fu_972(13),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(14),
      Q => inputBuf_V_35_fu_972(14),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(15),
      Q => inputBuf_V_35_fu_972(15),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(1),
      Q => inputBuf_V_35_fu_972(1),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(2),
      Q => inputBuf_V_35_fu_972(2),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(3),
      Q => inputBuf_V_35_fu_972(3),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(4),
      Q => inputBuf_V_35_fu_972(4),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(5),
      Q => inputBuf_V_35_fu_972(5),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(6),
      Q => inputBuf_V_35_fu_972(6),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(7),
      Q => inputBuf_V_35_fu_972(7),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(8),
      Q => inputBuf_V_35_fu_972(8),
      R => '0'
    );
\inputBuf_V_35_fu_972_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_35_fu_9720,
      D => D(9),
      Q => inputBuf_V_35_fu_972(9),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(0),
      Q => inputBuf_V_36_fu_976(0),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(10),
      Q => inputBuf_V_36_fu_976(10),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(11),
      Q => inputBuf_V_36_fu_976(11),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(12),
      Q => inputBuf_V_36_fu_976(12),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(13),
      Q => inputBuf_V_36_fu_976(13),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(14),
      Q => inputBuf_V_36_fu_976(14),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(15),
      Q => inputBuf_V_36_fu_976(15),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(1),
      Q => inputBuf_V_36_fu_976(1),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(2),
      Q => inputBuf_V_36_fu_976(2),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(3),
      Q => inputBuf_V_36_fu_976(3),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(4),
      Q => inputBuf_V_36_fu_976(4),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(5),
      Q => inputBuf_V_36_fu_976(5),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(6),
      Q => inputBuf_V_36_fu_976(6),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(7),
      Q => inputBuf_V_36_fu_976(7),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(8),
      Q => inputBuf_V_36_fu_976(8),
      R => '0'
    );
\inputBuf_V_36_fu_976_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_36_fu_9760,
      D => D(9),
      Q => inputBuf_V_36_fu_976(9),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(0),
      Q => inputBuf_V_37_fu_980(0),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(10),
      Q => inputBuf_V_37_fu_980(10),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(11),
      Q => inputBuf_V_37_fu_980(11),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(12),
      Q => inputBuf_V_37_fu_980(12),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(13),
      Q => inputBuf_V_37_fu_980(13),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(14),
      Q => inputBuf_V_37_fu_980(14),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(15),
      Q => inputBuf_V_37_fu_980(15),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(1),
      Q => inputBuf_V_37_fu_980(1),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(2),
      Q => inputBuf_V_37_fu_980(2),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(3),
      Q => inputBuf_V_37_fu_980(3),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(4),
      Q => inputBuf_V_37_fu_980(4),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(5),
      Q => inputBuf_V_37_fu_980(5),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(6),
      Q => inputBuf_V_37_fu_980(6),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(7),
      Q => inputBuf_V_37_fu_980(7),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(8),
      Q => inputBuf_V_37_fu_980(8),
      R => '0'
    );
\inputBuf_V_37_fu_980_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_37_fu_9800,
      D => D(9),
      Q => inputBuf_V_37_fu_980(9),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(0),
      Q => inputBuf_V_38_fu_984(0),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(10),
      Q => inputBuf_V_38_fu_984(10),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(11),
      Q => inputBuf_V_38_fu_984(11),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(12),
      Q => inputBuf_V_38_fu_984(12),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(13),
      Q => inputBuf_V_38_fu_984(13),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(14),
      Q => inputBuf_V_38_fu_984(14),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(15),
      Q => inputBuf_V_38_fu_984(15),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(1),
      Q => inputBuf_V_38_fu_984(1),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(2),
      Q => inputBuf_V_38_fu_984(2),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(3),
      Q => inputBuf_V_38_fu_984(3),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(4),
      Q => inputBuf_V_38_fu_984(4),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(5),
      Q => inputBuf_V_38_fu_984(5),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(6),
      Q => inputBuf_V_38_fu_984(6),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(7),
      Q => inputBuf_V_38_fu_984(7),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(8),
      Q => inputBuf_V_38_fu_984(8),
      R => '0'
    );
\inputBuf_V_38_fu_984_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_38_fu_9840,
      D => D(9),
      Q => inputBuf_V_38_fu_984(9),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(0),
      Q => inputBuf_V_39_fu_988(0),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(10),
      Q => inputBuf_V_39_fu_988(10),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(11),
      Q => inputBuf_V_39_fu_988(11),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(12),
      Q => inputBuf_V_39_fu_988(12),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(13),
      Q => inputBuf_V_39_fu_988(13),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(14),
      Q => inputBuf_V_39_fu_988(14),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(15),
      Q => inputBuf_V_39_fu_988(15),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(1),
      Q => inputBuf_V_39_fu_988(1),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(2),
      Q => inputBuf_V_39_fu_988(2),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(3),
      Q => inputBuf_V_39_fu_988(3),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(4),
      Q => inputBuf_V_39_fu_988(4),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(5),
      Q => inputBuf_V_39_fu_988(5),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(6),
      Q => inputBuf_V_39_fu_988(6),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(7),
      Q => inputBuf_V_39_fu_988(7),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(8),
      Q => inputBuf_V_39_fu_988(8),
      R => '0'
    );
\inputBuf_V_39_fu_988_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_39_fu_9880,
      D => D(9),
      Q => inputBuf_V_39_fu_988(9),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(0),
      Q => inputBuf_V_3_fu_844(0),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(10),
      Q => inputBuf_V_3_fu_844(10),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(11),
      Q => inputBuf_V_3_fu_844(11),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(12),
      Q => inputBuf_V_3_fu_844(12),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(13),
      Q => inputBuf_V_3_fu_844(13),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(14),
      Q => inputBuf_V_3_fu_844(14),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(15),
      Q => inputBuf_V_3_fu_844(15),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(1),
      Q => inputBuf_V_3_fu_844(1),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(2),
      Q => inputBuf_V_3_fu_844(2),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(3),
      Q => inputBuf_V_3_fu_844(3),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(4),
      Q => inputBuf_V_3_fu_844(4),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(5),
      Q => inputBuf_V_3_fu_844(5),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(6),
      Q => inputBuf_V_3_fu_844(6),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(7),
      Q => inputBuf_V_3_fu_844(7),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(8),
      Q => inputBuf_V_3_fu_844(8),
      R => '0'
    );
\inputBuf_V_3_fu_844_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_8440,
      D => D(9),
      Q => inputBuf_V_3_fu_844(9),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(0),
      Q => inputBuf_V_40_fu_992(0),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(10),
      Q => inputBuf_V_40_fu_992(10),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(11),
      Q => inputBuf_V_40_fu_992(11),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(12),
      Q => inputBuf_V_40_fu_992(12),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(13),
      Q => inputBuf_V_40_fu_992(13),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(14),
      Q => inputBuf_V_40_fu_992(14),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(15),
      Q => inputBuf_V_40_fu_992(15),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(1),
      Q => inputBuf_V_40_fu_992(1),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(2),
      Q => inputBuf_V_40_fu_992(2),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(3),
      Q => inputBuf_V_40_fu_992(3),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(4),
      Q => inputBuf_V_40_fu_992(4),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(5),
      Q => inputBuf_V_40_fu_992(5),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(6),
      Q => inputBuf_V_40_fu_992(6),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(7),
      Q => inputBuf_V_40_fu_992(7),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(8),
      Q => inputBuf_V_40_fu_992(8),
      R => '0'
    );
\inputBuf_V_40_fu_992_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_40_fu_9920,
      D => D(9),
      Q => inputBuf_V_40_fu_992(9),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(0),
      Q => inputBuf_V_41_fu_996(0),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(10),
      Q => inputBuf_V_41_fu_996(10),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(11),
      Q => inputBuf_V_41_fu_996(11),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(12),
      Q => inputBuf_V_41_fu_996(12),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(13),
      Q => inputBuf_V_41_fu_996(13),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(14),
      Q => inputBuf_V_41_fu_996(14),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(15),
      Q => inputBuf_V_41_fu_996(15),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(1),
      Q => inputBuf_V_41_fu_996(1),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(2),
      Q => inputBuf_V_41_fu_996(2),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(3),
      Q => inputBuf_V_41_fu_996(3),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(4),
      Q => inputBuf_V_41_fu_996(4),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(5),
      Q => inputBuf_V_41_fu_996(5),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(6),
      Q => inputBuf_V_41_fu_996(6),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(7),
      Q => inputBuf_V_41_fu_996(7),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(8),
      Q => inputBuf_V_41_fu_996(8),
      R => '0'
    );
\inputBuf_V_41_fu_996_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_41_fu_9960,
      D => D(9),
      Q => inputBuf_V_41_fu_996(9),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(0),
      Q => inputBuf_V_42_fu_1000(0),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(10),
      Q => inputBuf_V_42_fu_1000(10),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(11),
      Q => inputBuf_V_42_fu_1000(11),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(12),
      Q => inputBuf_V_42_fu_1000(12),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(13),
      Q => inputBuf_V_42_fu_1000(13),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(14),
      Q => inputBuf_V_42_fu_1000(14),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(15),
      Q => inputBuf_V_42_fu_1000(15),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(1),
      Q => inputBuf_V_42_fu_1000(1),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(2),
      Q => inputBuf_V_42_fu_1000(2),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(3),
      Q => inputBuf_V_42_fu_1000(3),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(4),
      Q => inputBuf_V_42_fu_1000(4),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(5),
      Q => inputBuf_V_42_fu_1000(5),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(6),
      Q => inputBuf_V_42_fu_1000(6),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(7),
      Q => inputBuf_V_42_fu_1000(7),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(8),
      Q => inputBuf_V_42_fu_1000(8),
      R => '0'
    );
\inputBuf_V_42_fu_1000_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_42_fu_10000,
      D => D(9),
      Q => inputBuf_V_42_fu_1000(9),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(0),
      Q => inputBuf_V_43_fu_1004(0),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(10),
      Q => inputBuf_V_43_fu_1004(10),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(11),
      Q => inputBuf_V_43_fu_1004(11),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(12),
      Q => inputBuf_V_43_fu_1004(12),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(13),
      Q => inputBuf_V_43_fu_1004(13),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(14),
      Q => inputBuf_V_43_fu_1004(14),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(15),
      Q => inputBuf_V_43_fu_1004(15),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(1),
      Q => inputBuf_V_43_fu_1004(1),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(2),
      Q => inputBuf_V_43_fu_1004(2),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(3),
      Q => inputBuf_V_43_fu_1004(3),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(4),
      Q => inputBuf_V_43_fu_1004(4),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(5),
      Q => inputBuf_V_43_fu_1004(5),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(6),
      Q => inputBuf_V_43_fu_1004(6),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(7),
      Q => inputBuf_V_43_fu_1004(7),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(8),
      Q => inputBuf_V_43_fu_1004(8),
      R => '0'
    );
\inputBuf_V_43_fu_1004_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_43_fu_10040,
      D => D(9),
      Q => inputBuf_V_43_fu_1004(9),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(0),
      Q => inputBuf_V_44_fu_1008(0),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(10),
      Q => inputBuf_V_44_fu_1008(10),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(11),
      Q => inputBuf_V_44_fu_1008(11),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(12),
      Q => inputBuf_V_44_fu_1008(12),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(13),
      Q => inputBuf_V_44_fu_1008(13),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(14),
      Q => inputBuf_V_44_fu_1008(14),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(15),
      Q => inputBuf_V_44_fu_1008(15),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(1),
      Q => inputBuf_V_44_fu_1008(1),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(2),
      Q => inputBuf_V_44_fu_1008(2),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(3),
      Q => inputBuf_V_44_fu_1008(3),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(4),
      Q => inputBuf_V_44_fu_1008(4),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(5),
      Q => inputBuf_V_44_fu_1008(5),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(6),
      Q => inputBuf_V_44_fu_1008(6),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(7),
      Q => inputBuf_V_44_fu_1008(7),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(8),
      Q => inputBuf_V_44_fu_1008(8),
      R => '0'
    );
\inputBuf_V_44_fu_1008_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_44_fu_10080,
      D => D(9),
      Q => inputBuf_V_44_fu_1008(9),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(0),
      Q => inputBuf_V_45_fu_1012(0),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(10),
      Q => inputBuf_V_45_fu_1012(10),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(11),
      Q => inputBuf_V_45_fu_1012(11),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(12),
      Q => inputBuf_V_45_fu_1012(12),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(13),
      Q => inputBuf_V_45_fu_1012(13),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(14),
      Q => inputBuf_V_45_fu_1012(14),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(15),
      Q => inputBuf_V_45_fu_1012(15),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(1),
      Q => inputBuf_V_45_fu_1012(1),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(2),
      Q => inputBuf_V_45_fu_1012(2),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(3),
      Q => inputBuf_V_45_fu_1012(3),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(4),
      Q => inputBuf_V_45_fu_1012(4),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(5),
      Q => inputBuf_V_45_fu_1012(5),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(6),
      Q => inputBuf_V_45_fu_1012(6),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(7),
      Q => inputBuf_V_45_fu_1012(7),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(8),
      Q => inputBuf_V_45_fu_1012(8),
      R => '0'
    );
\inputBuf_V_45_fu_1012_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_45_fu_10120,
      D => D(9),
      Q => inputBuf_V_45_fu_1012(9),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(0),
      Q => inputBuf_V_46_fu_1016(0),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(10),
      Q => inputBuf_V_46_fu_1016(10),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(11),
      Q => inputBuf_V_46_fu_1016(11),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(12),
      Q => inputBuf_V_46_fu_1016(12),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(13),
      Q => inputBuf_V_46_fu_1016(13),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(14),
      Q => inputBuf_V_46_fu_1016(14),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(15),
      Q => inputBuf_V_46_fu_1016(15),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(1),
      Q => inputBuf_V_46_fu_1016(1),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(2),
      Q => inputBuf_V_46_fu_1016(2),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(3),
      Q => inputBuf_V_46_fu_1016(3),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(4),
      Q => inputBuf_V_46_fu_1016(4),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(5),
      Q => inputBuf_V_46_fu_1016(5),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(6),
      Q => inputBuf_V_46_fu_1016(6),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(7),
      Q => inputBuf_V_46_fu_1016(7),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(8),
      Q => inputBuf_V_46_fu_1016(8),
      R => '0'
    );
\inputBuf_V_46_fu_1016_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_46_fu_10160,
      D => D(9),
      Q => inputBuf_V_46_fu_1016(9),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(0),
      Q => inputBuf_V_47_fu_1020(0),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(10),
      Q => inputBuf_V_47_fu_1020(10),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(11),
      Q => inputBuf_V_47_fu_1020(11),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(12),
      Q => inputBuf_V_47_fu_1020(12),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(13),
      Q => inputBuf_V_47_fu_1020(13),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(14),
      Q => inputBuf_V_47_fu_1020(14),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(15),
      Q => inputBuf_V_47_fu_1020(15),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(1),
      Q => inputBuf_V_47_fu_1020(1),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(2),
      Q => inputBuf_V_47_fu_1020(2),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(3),
      Q => inputBuf_V_47_fu_1020(3),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(4),
      Q => inputBuf_V_47_fu_1020(4),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(5),
      Q => inputBuf_V_47_fu_1020(5),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(6),
      Q => inputBuf_V_47_fu_1020(6),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(7),
      Q => inputBuf_V_47_fu_1020(7),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(8),
      Q => inputBuf_V_47_fu_1020(8),
      R => '0'
    );
\inputBuf_V_47_fu_1020_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_47_fu_10200,
      D => D(9),
      Q => inputBuf_V_47_fu_1020(9),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(0),
      Q => inputBuf_V_48_fu_1024(0),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(10),
      Q => inputBuf_V_48_fu_1024(10),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(11),
      Q => inputBuf_V_48_fu_1024(11),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(12),
      Q => inputBuf_V_48_fu_1024(12),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(13),
      Q => inputBuf_V_48_fu_1024(13),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(14),
      Q => inputBuf_V_48_fu_1024(14),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(15),
      Q => inputBuf_V_48_fu_1024(15),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(1),
      Q => inputBuf_V_48_fu_1024(1),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(2),
      Q => inputBuf_V_48_fu_1024(2),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(3),
      Q => inputBuf_V_48_fu_1024(3),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(4),
      Q => inputBuf_V_48_fu_1024(4),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(5),
      Q => inputBuf_V_48_fu_1024(5),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(6),
      Q => inputBuf_V_48_fu_1024(6),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(7),
      Q => inputBuf_V_48_fu_1024(7),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(8),
      Q => inputBuf_V_48_fu_1024(8),
      R => '0'
    );
\inputBuf_V_48_fu_1024_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_48_fu_10240,
      D => D(9),
      Q => inputBuf_V_48_fu_1024(9),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(0),
      Q => inputBuf_V_4_fu_848(0),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(10),
      Q => inputBuf_V_4_fu_848(10),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(11),
      Q => inputBuf_V_4_fu_848(11),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(12),
      Q => inputBuf_V_4_fu_848(12),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(13),
      Q => inputBuf_V_4_fu_848(13),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(14),
      Q => inputBuf_V_4_fu_848(14),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(15),
      Q => inputBuf_V_4_fu_848(15),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(1),
      Q => inputBuf_V_4_fu_848(1),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(2),
      Q => inputBuf_V_4_fu_848(2),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(3),
      Q => inputBuf_V_4_fu_848(3),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(4),
      Q => inputBuf_V_4_fu_848(4),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(5),
      Q => inputBuf_V_4_fu_848(5),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(6),
      Q => inputBuf_V_4_fu_848(6),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(7),
      Q => inputBuf_V_4_fu_848(7),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(8),
      Q => inputBuf_V_4_fu_848(8),
      R => '0'
    );
\inputBuf_V_4_fu_848_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_8480,
      D => D(9),
      Q => inputBuf_V_4_fu_848(9),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(0),
      Q => inputBuf_V_5_fu_852(0),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(10),
      Q => inputBuf_V_5_fu_852(10),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(11),
      Q => inputBuf_V_5_fu_852(11),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(12),
      Q => inputBuf_V_5_fu_852(12),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(13),
      Q => inputBuf_V_5_fu_852(13),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(14),
      Q => inputBuf_V_5_fu_852(14),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(15),
      Q => inputBuf_V_5_fu_852(15),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(1),
      Q => inputBuf_V_5_fu_852(1),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(2),
      Q => inputBuf_V_5_fu_852(2),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(3),
      Q => inputBuf_V_5_fu_852(3),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(4),
      Q => inputBuf_V_5_fu_852(4),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(5),
      Q => inputBuf_V_5_fu_852(5),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(6),
      Q => inputBuf_V_5_fu_852(6),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(7),
      Q => inputBuf_V_5_fu_852(7),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(8),
      Q => inputBuf_V_5_fu_852(8),
      R => '0'
    );
\inputBuf_V_5_fu_852_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_8520,
      D => D(9),
      Q => inputBuf_V_5_fu_852(9),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(0),
      Q => inputBuf_V_6_fu_856(0),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(10),
      Q => inputBuf_V_6_fu_856(10),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(11),
      Q => inputBuf_V_6_fu_856(11),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(12),
      Q => inputBuf_V_6_fu_856(12),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(13),
      Q => inputBuf_V_6_fu_856(13),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(14),
      Q => inputBuf_V_6_fu_856(14),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(15),
      Q => inputBuf_V_6_fu_856(15),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(1),
      Q => inputBuf_V_6_fu_856(1),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(2),
      Q => inputBuf_V_6_fu_856(2),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(3),
      Q => inputBuf_V_6_fu_856(3),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(4),
      Q => inputBuf_V_6_fu_856(4),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(5),
      Q => inputBuf_V_6_fu_856(5),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(6),
      Q => inputBuf_V_6_fu_856(6),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(7),
      Q => inputBuf_V_6_fu_856(7),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(8),
      Q => inputBuf_V_6_fu_856(8),
      R => '0'
    );
\inputBuf_V_6_fu_856_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_8560,
      D => D(9),
      Q => inputBuf_V_6_fu_856(9),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(0),
      Q => inputBuf_V_7_fu_860(0),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(10),
      Q => inputBuf_V_7_fu_860(10),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(11),
      Q => inputBuf_V_7_fu_860(11),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(12),
      Q => inputBuf_V_7_fu_860(12),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(13),
      Q => inputBuf_V_7_fu_860(13),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(14),
      Q => inputBuf_V_7_fu_860(14),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(15),
      Q => inputBuf_V_7_fu_860(15),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(1),
      Q => inputBuf_V_7_fu_860(1),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(2),
      Q => inputBuf_V_7_fu_860(2),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(3),
      Q => inputBuf_V_7_fu_860(3),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(4),
      Q => inputBuf_V_7_fu_860(4),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(5),
      Q => inputBuf_V_7_fu_860(5),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(6),
      Q => inputBuf_V_7_fu_860(6),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(7),
      Q => inputBuf_V_7_fu_860(7),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(8),
      Q => inputBuf_V_7_fu_860(8),
      R => '0'
    );
\inputBuf_V_7_fu_860_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_8600,
      D => D(9),
      Q => inputBuf_V_7_fu_860(9),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(0),
      Q => inputBuf_V_8_fu_864(0),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(10),
      Q => inputBuf_V_8_fu_864(10),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(11),
      Q => inputBuf_V_8_fu_864(11),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(12),
      Q => inputBuf_V_8_fu_864(12),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(13),
      Q => inputBuf_V_8_fu_864(13),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(14),
      Q => inputBuf_V_8_fu_864(14),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(15),
      Q => inputBuf_V_8_fu_864(15),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(1),
      Q => inputBuf_V_8_fu_864(1),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(2),
      Q => inputBuf_V_8_fu_864(2),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(3),
      Q => inputBuf_V_8_fu_864(3),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(4),
      Q => inputBuf_V_8_fu_864(4),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(5),
      Q => inputBuf_V_8_fu_864(5),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(6),
      Q => inputBuf_V_8_fu_864(6),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(7),
      Q => inputBuf_V_8_fu_864(7),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(8),
      Q => inputBuf_V_8_fu_864(8),
      R => '0'
    );
\inputBuf_V_8_fu_864_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_8640,
      D => D(9),
      Q => inputBuf_V_8_fu_864(9),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(0),
      Q => inputBuf_V_9_fu_868(0),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(10),
      Q => inputBuf_V_9_fu_868(10),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(11),
      Q => inputBuf_V_9_fu_868(11),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(12),
      Q => inputBuf_V_9_fu_868(12),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(13),
      Q => inputBuf_V_9_fu_868(13),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(14),
      Q => inputBuf_V_9_fu_868(14),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(15),
      Q => inputBuf_V_9_fu_868(15),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(1),
      Q => inputBuf_V_9_fu_868(1),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(2),
      Q => inputBuf_V_9_fu_868(2),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(3),
      Q => inputBuf_V_9_fu_868(3),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(4),
      Q => inputBuf_V_9_fu_868(4),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(5),
      Q => inputBuf_V_9_fu_868(5),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(6),
      Q => inputBuf_V_9_fu_868(6),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(7),
      Q => inputBuf_V_9_fu_868(7),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(8),
      Q => inputBuf_V_9_fu_868(8),
      R => '0'
    );
\inputBuf_V_9_fu_868_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_8680,
      D => D(9),
      Q => inputBuf_V_9_fu_868(9),
      R => '0'
    );
\inputBuf_V_fu_832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(0),
      Q => inputBuf_V_fu_832(0),
      R => '0'
    );
\inputBuf_V_fu_832_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(10),
      Q => inputBuf_V_fu_832(10),
      R => '0'
    );
\inputBuf_V_fu_832_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(11),
      Q => inputBuf_V_fu_832(11),
      R => '0'
    );
\inputBuf_V_fu_832_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(12),
      Q => inputBuf_V_fu_832(12),
      R => '0'
    );
\inputBuf_V_fu_832_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(13),
      Q => inputBuf_V_fu_832(13),
      R => '0'
    );
\inputBuf_V_fu_832_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(14),
      Q => inputBuf_V_fu_832(14),
      R => '0'
    );
\inputBuf_V_fu_832_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(15),
      Q => inputBuf_V_fu_832(15),
      R => '0'
    );
\inputBuf_V_fu_832_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(1),
      Q => inputBuf_V_fu_832(1),
      R => '0'
    );
\inputBuf_V_fu_832_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(2),
      Q => inputBuf_V_fu_832(2),
      R => '0'
    );
\inputBuf_V_fu_832_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(3),
      Q => inputBuf_V_fu_832(3),
      R => '0'
    );
\inputBuf_V_fu_832_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(4),
      Q => inputBuf_V_fu_832(4),
      R => '0'
    );
\inputBuf_V_fu_832_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(5),
      Q => inputBuf_V_fu_832(5),
      R => '0'
    );
\inputBuf_V_fu_832_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(6),
      Q => inputBuf_V_fu_832(6),
      R => '0'
    );
\inputBuf_V_fu_832_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(7),
      Q => inputBuf_V_fu_832(7),
      R => '0'
    );
\inputBuf_V_fu_832_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(8),
      Q => inputBuf_V_fu_832(8),
      R => '0'
    );
\inputBuf_V_fu_832_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_8320,
      D => D(9),
      Q => inputBuf_V_fu_832(9),
      R => '0'
    );
\nf_1_fu_1028[31]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_8747_p2(17),
      I1 => nf_fu_8747_p2(14),
      I2 => nf_fu_8747_p2(28),
      I3 => nf_fu_8747_p2(27),
      I4 => \nf_1_fu_1028[31]_i_14_n_3\,
      O => \nf_1_fu_1028[31]_i_10_n_3\
    );
\nf_1_fu_1028[31]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_8747_p2(10),
      I1 => nf_fu_8747_p2(11),
      I2 => nf_fu_8747_p2(9),
      I3 => nf_fu_8747_p2(20),
      O => \nf_1_fu_1028[31]_i_11_n_3\
    );
\nf_1_fu_1028[31]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_8747_p2(13),
      I1 => nf_fu_8747_p2(22),
      I2 => nf_fu_8747_p2(12),
      I3 => nf_fu_8747_p2(16),
      O => \nf_1_fu_1028[31]_i_12_n_3\
    );
\nf_1_fu_1028[31]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_8747_p2(5),
      I1 => nf_fu_8747_p2(3),
      I2 => nf_fu_8747_p2(30),
      I3 => nf_fu_8747_p2(19),
      O => \nf_1_fu_1028[31]_i_13_n_3\
    );
\nf_1_fu_1028[31]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_8747_p2(29),
      I1 => nf_fu_8747_p2(6),
      I2 => nf_fu_8747_p2(8),
      I3 => nf_fu_8747_p2(31),
      O => \nf_1_fu_1028[31]_i_14_n_3\
    );
\nf_1_fu_1028[31]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => nf_fu_8747_p2(26),
      I1 => nf_fu_8747_p2(2),
      I2 => nf_fu_8747_p2(23),
      I3 => nf_fu_8747_p2(4),
      I4 => \nf_1_fu_1028[31]_i_12_n_3\,
      O => \nf_1_fu_1028[31]_i_8_n_3\
    );
\nf_1_fu_1028[31]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_8747_p2(15),
      I1 => nf_fu_8747_p2(18),
      I2 => nf_fu_8747_p2(7),
      I3 => nf_fu_8747_p2(21),
      I4 => \nf_1_fu_1028[31]_i_13_n_3\,
      O => \nf_1_fu_1028[31]_i_9_n_3\
    );
\nf_1_fu_1028_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(0),
      Q => \nf_1_fu_1028_reg_n_3_[0]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(10),
      Q => \nf_1_fu_1028_reg_n_3_[10]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(11),
      Q => \nf_1_fu_1028_reg_n_3_[11]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(12),
      Q => \nf_1_fu_1028_reg_n_3_[12]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(13),
      Q => \nf_1_fu_1028_reg_n_3_[13]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(14),
      Q => \nf_1_fu_1028_reg_n_3_[14]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(15),
      Q => \nf_1_fu_1028_reg_n_3_[15]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(16),
      Q => \nf_1_fu_1028_reg_n_3_[16]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(17),
      Q => \nf_1_fu_1028_reg_n_3_[17]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(18),
      Q => \nf_1_fu_1028_reg_n_3_[18]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(19),
      Q => \nf_1_fu_1028_reg_n_3_[19]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(1),
      Q => \nf_1_fu_1028_reg_n_3_[1]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(20),
      Q => \nf_1_fu_1028_reg_n_3_[20]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(21),
      Q => \nf_1_fu_1028_reg_n_3_[21]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(22),
      Q => \nf_1_fu_1028_reg_n_3_[22]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(23),
      Q => \nf_1_fu_1028_reg_n_3_[23]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(24),
      Q => \nf_1_fu_1028_reg_n_3_[24]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(25),
      Q => \nf_1_fu_1028_reg_n_3_[25]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(26),
      Q => \nf_1_fu_1028_reg_n_3_[26]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(27),
      Q => \nf_1_fu_1028_reg_n_3_[27]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(28),
      Q => \nf_1_fu_1028_reg_n_3_[28]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(29),
      Q => \nf_1_fu_1028_reg_n_3_[29]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(2),
      Q => \nf_1_fu_1028_reg_n_3_[2]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(30),
      Q => \nf_1_fu_1028_reg_n_3_[30]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(31),
      Q => \nf_1_fu_1028_reg_n_3_[31]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(3),
      Q => \nf_1_fu_1028_reg_n_3_[3]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(4),
      Q => \nf_1_fu_1028_reg_n_3_[4]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(5),
      Q => \nf_1_fu_1028_reg_n_3_[5]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(6),
      Q => \nf_1_fu_1028_reg_n_3_[6]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(7),
      Q => \nf_1_fu_1028_reg_n_3_[7]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(8),
      Q => \nf_1_fu_1028_reg_n_3_[8]\,
      R => nf_1_fu_1028
    );
\nf_1_fu_1028_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_760,
      D => nf_fu_8747_p2(9),
      Q => \nf_1_fu_1028_reg_n_3_[9]\,
      R => nf_1_fu_1028
    );
\sf_fu_760_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(0),
      Q => \sf_fu_760_reg_n_3_[0]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(10),
      Q => \sf_fu_760_reg_n_3_[10]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(11),
      Q => \sf_fu_760_reg_n_3_[11]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(12),
      Q => \sf_fu_760_reg_n_3_[12]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(13),
      Q => \sf_fu_760_reg_n_3_[13]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(14),
      Q => \sf_fu_760_reg_n_3_[14]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(15),
      Q => \sf_fu_760_reg_n_3_[15]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(16),
      Q => \sf_fu_760_reg_n_3_[16]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(17),
      Q => \sf_fu_760_reg_n_3_[17]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(18),
      Q => \sf_fu_760_reg_n_3_[18]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(19),
      Q => \sf_fu_760_reg_n_3_[19]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(1),
      Q => \sf_fu_760_reg_n_3_[1]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(20),
      Q => \sf_fu_760_reg_n_3_[20]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(21),
      Q => \sf_fu_760_reg_n_3_[21]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(22),
      Q => \sf_fu_760_reg_n_3_[22]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(23),
      Q => \sf_fu_760_reg_n_3_[23]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(24),
      Q => \sf_fu_760_reg_n_3_[24]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(25),
      Q => \sf_fu_760_reg_n_3_[25]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(26),
      Q => \sf_fu_760_reg_n_3_[26]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(27),
      Q => \sf_fu_760_reg_n_3_[27]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(28),
      Q => \sf_fu_760_reg_n_3_[28]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(29),
      Q => \sf_fu_760_reg_n_3_[29]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(2),
      Q => \sf_fu_760_reg_n_3_[2]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(30),
      Q => \sf_fu_760_reg_n_3_[30]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(31),
      Q => \sf_fu_760_reg_n_3_[31]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(3),
      Q => \sf_fu_760_reg_n_3_[3]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(4),
      Q => \sf_fu_760_reg_n_3_[4]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(5),
      Q => \sf_fu_760_reg_n_3_[5]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(6),
      Q => \sf_fu_760_reg_n_3_[6]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(7),
      Q => \sf_fu_760_reg_n_3_[7]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(8),
      Q => \sf_fu_760_reg_n_3_[8]\,
      R => sf_fu_760
    );
\sf_fu_760_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_7600_in,
      D => sf_2_fu_8726_p2(9),
      Q => \sf_fu_760_reg_n_3_[9]\,
      R => sf_fu_760
    );
\trunc_ln218_reg_11939_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => trunc_ln218_reg_11939(0),
      Q => trunc_ln218_reg_11939_pp0_iter1_reg(0),
      R => '0'
    );
\trunc_ln218_reg_11939_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_iter2_fsm1,
      D => trunc_ln218_reg_11939(1),
      Q => trunc_ln218_reg_11939_pp0_iter1_reg(1),
      R => '0'
    );
\trunc_ln218_reg_11939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_159,
      Q => trunc_ln218_reg_11939(0),
      R => '0'
    );
\trunc_ln218_reg_11939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_158,
      Q => trunc_ln218_reg_11939(1),
      R => '0'
    );
\xor_ln1019_123_reg_11415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_123_reg_11415_reg[0]_0\,
      Q => xor_ln1019_123_reg_11415,
      R => '0'
    );
\xor_ln1019_155_reg_11455_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_155_reg_11455_reg[0]_0\,
      Q => xor_ln1019_155_reg_11455,
      R => '0'
    );
\xor_ln1019_187_reg_11495_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_187_reg_11495_reg[0]_0\,
      Q => xor_ln1019_187_reg_11495,
      R => '0'
    );
\xor_ln1019_219_reg_11535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_219_reg_11535_reg[0]_0\,
      Q => xor_ln1019_219_reg_11535,
      R => '0'
    );
\xor_ln1019_251_reg_11575_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_251_reg_11575_reg[0]_0\,
      Q => xor_ln1019_251_reg_11575,
      R => '0'
    );
\xor_ln1019_27_reg_11295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_27_reg_11295_reg[0]_0\,
      Q => xor_ln1019_27_reg_11295,
      R => '0'
    );
\xor_ln1019_283_reg_11615_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_283_reg_11615_reg[0]_0\,
      Q => xor_ln1019_283_reg_11615,
      R => '0'
    );
\xor_ln1019_315_reg_11655_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_315_reg_11655_reg[0]_0\,
      Q => xor_ln1019_315_reg_11655,
      R => '0'
    );
\xor_ln1019_347_reg_11695_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_347_reg_11695_reg[0]_0\,
      Q => xor_ln1019_347_reg_11695,
      R => '0'
    );
\xor_ln1019_379_reg_11735_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_379_reg_11735_reg[0]_0\,
      Q => xor_ln1019_379_reg_11735,
      R => '0'
    );
\xor_ln1019_411_reg_11775_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_411_reg_11775_reg[0]_0\,
      Q => xor_ln1019_411_reg_11775,
      R => '0'
    );
\xor_ln1019_443_reg_11815_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_443_reg_11815_reg[0]_0\,
      Q => xor_ln1019_443_reg_11815,
      R => '0'
    );
\xor_ln1019_475_reg_11855_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_475_reg_11855_reg[0]_0\,
      Q => xor_ln1019_475_reg_11855,
      R => '0'
    );
\xor_ln1019_507_reg_11895_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_507_reg_11895_reg[0]_0\,
      Q => xor_ln1019_507_reg_11895,
      R => '0'
    );
\xor_ln1019_59_reg_11335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_59_reg_11335_reg[0]_0\,
      Q => xor_ln1019_59_reg_11335,
      R => '0'
    );
\xor_ln1019_91_reg_11375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_764\,
      D => \xor_ln1019_91_reg_11375_reg[0]_0\,
      Q => xor_ln1019_91_reg_11375,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_payload_A_reg[3]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]\ : out STD_LOGIC;
    \i_fu_246_reg[4]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_iter2_fsm_reg[1]_0\ : out STD_LOGIC;
    \add_i_i_i3_15_3132_fu_310_reg[7]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xor_ln1019_3_fu_953_p2 : in STD_LOGIC;
    xor_ln1019_11_fu_1073_p2 : in STD_LOGIC;
    xor_ln1019_19_fu_1177_p2 : in STD_LOGIC;
    xor_ln1019_27_fu_1281_p2 : in STD_LOGIC;
    xor_ln1019_35_fu_1385_p2 : in STD_LOGIC;
    xor_ln1019_43_fu_1489_p2 : in STD_LOGIC;
    xor_ln1019_51_fu_1593_p2 : in STD_LOGIC;
    xor_ln1019_59_fu_1697_p2 : in STD_LOGIC;
    xor_ln1019_67_fu_1801_p2 : in STD_LOGIC;
    xor_ln1019_75_fu_1905_p2 : in STD_LOGIC;
    xor_ln1019_83_fu_2009_p2 : in STD_LOGIC;
    xor_ln1019_91_fu_2113_p2 : in STD_LOGIC;
    xor_ln1019_99_fu_2217_p2 : in STD_LOGIC;
    xor_ln1019_107_fu_2321_p2 : in STD_LOGIC;
    xor_ln1019_115_fu_2425_p2 : in STD_LOGIC;
    xor_ln1019_123_fu_2529_p2 : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_6_reg_3721_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_58_reg_3851_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_58_reg_3851_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_50_reg_3831_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_46_reg_3821_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_42_reg_3811_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_34_reg_3791_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_30_reg_3781_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_26_reg_3771_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_22_reg_3761_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_18_reg_3751_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_10_reg_3731_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_6_reg_3721_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_3\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_4\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    \inputBuf_V_15_fu_374_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_14_reg_3741_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_38_reg_3801_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_54_reg_3841_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_62_reg_3861_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch is
  signal add_i_i_i3_10_3122_fu_2900 : STD_LOGIC;
  signal \add_i_i_i3_10_3122_fu_290[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_3122_fu_290[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_3122_fu_290[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_3124_fu_294[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_3124_fu_294[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_3124_fu_294[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_3126_fu_298[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_3126_fu_298[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_3126_fu_298[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_3128_fu_302[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_3128_fu_302[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_3128_fu_302[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_3130_fu_306[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_3130_fu_306[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_3130_fu_306[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_3132_fu_310[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_3132_fu_310[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_3132_fu_310[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_1_3104_fu_254[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_1_3104_fu_254[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_1_3104_fu_254[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_2_3106_fu_258[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_2_3106_fu_258[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_2_3106_fu_258[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_345102_fu_250[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_345102_fu_250[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_345102_fu_250[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_3_3108_fu_262[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_3_3108_fu_262[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_3_3108_fu_262[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_4_3110_fu_266[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_4_3110_fu_266[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_4_3110_fu_266[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_5_3112_fu_270[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_5_3112_fu_270[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_5_3112_fu_270[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_6_3114_fu_274[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_6_3114_fu_274[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_6_3114_fu_274[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_7_3116_fu_278[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_7_3116_fu_278[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_7_3116_fu_278[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_8_3118_fu_282[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_8_3118_fu_282[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_8_3118_fu_282[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_3120_fu_286[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_3120_fu_286[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_3120_fu_286[7]_i_2_n_3\ : STD_LOGIC;
  signal add_ln840_10_fu_1221_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_10_reg_3731 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_11_fu_2839_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_11_reg_3880 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_14_reg_3741 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_15_fu_2857_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_15_reg_3885 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_18_fu_1429_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_18_reg_3751 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_19_fu_2875_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_19_reg_3890 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_22_fu_1533_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_22_reg_3761 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_23_fu_2893_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_23_reg_3895 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_26_fu_1637_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_26_reg_3771 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_27_fu_2911_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_27_reg_3900 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_2_reg_3711 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_30_fu_1741_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_30_reg_3781 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_31_fu_2929_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_31_reg_3905 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_34_fu_1845_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_34_reg_3791 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_35_fu_2947_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_35_reg_3910 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_38_reg_3801 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_39_fu_2965_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_39_reg_3915 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_3_fu_2803_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_3_reg_3870 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_42_fu_2053_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_42_reg_3811 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_43_fu_2983_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_43_reg_3920 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_46_fu_2157_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_46_reg_3821 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_47_fu_3001_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_47_reg_3925 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_50_fu_2261_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_50_reg_3831 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_51_fu_3019_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_51_reg_3930 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_54_reg_3841 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_55_fu_3037_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_55_reg_3935 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_58_fu_2469_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_58_reg_3851 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_59_fu_3055_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_59_reg_3940 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_62_reg_3861 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_63_fu_3073_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_63_reg_3945 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_6_fu_1117_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_6_reg_3721 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_7_fu_2821_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_7_reg_3875 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_condition_2521 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_nf_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_sig_allocacmp_nf_2__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal i_fu_246 : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[6]\ : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2 : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_12_fu_3362_p2 : STD_LOGIC;
  signal icmp_ln1039_12_fu_3362_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_12_fu_3362_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_12_fu_3362_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_12_fu_3362_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_13_fu_3377_p2 : STD_LOGIC;
  signal icmp_ln1039_13_fu_3377_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_13_fu_3377_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_13_fu_3377_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_13_fu_3377_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_14_fu_3392_p2 : STD_LOGIC;
  signal icmp_ln1039_14_fu_3392_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_14_fu_3392_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_14_fu_3392_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_14_fu_3392_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_1_fu_3197_p2 : STD_LOGIC;
  signal icmp_ln1039_1_fu_3197_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_1_fu_3197_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_1_fu_3197_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_1_fu_3197_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_3_fu_3227_p2 : STD_LOGIC;
  signal icmp_ln1039_3_fu_3227_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_3_fu_3227_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_3_fu_3227_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_3_fu_3227_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_4_fu_3242_p2 : STD_LOGIC;
  signal icmp_ln1039_4_fu_3242_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_4_fu_3242_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_4_fu_3242_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_4_fu_3242_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_5_fu_3257_p2 : STD_LOGIC;
  signal icmp_ln1039_5_fu_3257_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_5_fu_3257_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_5_fu_3257_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_5_fu_3257_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_6_fu_3272_p2 : STD_LOGIC;
  signal icmp_ln1039_6_fu_3272_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_6_fu_3272_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_6_fu_3272_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_6_fu_3272_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_8_fu_3302_p2 : STD_LOGIC;
  signal icmp_ln1039_8_fu_3302_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_8_fu_3302_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_8_fu_3302_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_8_fu_3302_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_fu_3182_p2 : STD_LOGIC;
  signal icmp_ln1039_fu_3182_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_fu_3182_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_fu_3182_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_fu_3182_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln249_fu_672_p2 : STD_LOGIC;
  signal icmp_ln249_reg_3674 : STD_LOGIC;
  signal icmp_ln249_reg_3674_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln272_reg_3686_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln290_fu_2585_p2 : STD_LOGIC;
  signal icmp_ln290_reg_3866 : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln290_reg_3866_pp0_iter1_reg : STD_LOGIC;
  signal inputBuf_V_10_fu_354 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_10_fu_3540 : STD_LOGIC;
  signal inputBuf_V_11_fu_358 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_11_fu_3580 : STD_LOGIC;
  signal inputBuf_V_12_fu_362 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_12_fu_3620 : STD_LOGIC;
  signal inputBuf_V_13_fu_366 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_13_fu_3660 : STD_LOGIC;
  signal inputBuf_V_14_fu_370 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_14_fu_3700 : STD_LOGIC;
  signal inputBuf_V_15_fu_374 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_15_fu_3740 : STD_LOGIC;
  signal inputBuf_V_1_fu_318 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_1_fu_3180 : STD_LOGIC;
  signal inputBuf_V_2_fu_322 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_2_fu_3220 : STD_LOGIC;
  signal inputBuf_V_3_fu_326 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_3_fu_3260 : STD_LOGIC;
  signal inputBuf_V_4_fu_330 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_4_fu_3300 : STD_LOGIC;
  signal inputBuf_V_5_fu_334 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_5_fu_3340 : STD_LOGIC;
  signal inputBuf_V_6_fu_338 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_6_fu_3380 : STD_LOGIC;
  signal inputBuf_V_7_fu_342 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_7_fu_3420 : STD_LOGIC;
  signal inputBuf_V_8_fu_346 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_8_fu_3460 : STD_LOGIC;
  signal inputBuf_V_9_fu_350 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_9_fu_3500 : STD_LOGIC;
  signal inputBuf_V_fu_314 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_fu_3140 : STD_LOGIC;
  signal nf_1_fu_378 : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_6_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_7_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[0]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[10]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[11]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[12]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[13]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[14]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[15]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[16]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[17]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[18]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[19]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[1]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[20]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[21]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[22]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[23]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[24]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[25]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[26]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[27]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[28]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[29]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[2]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[30]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[31]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[3]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[4]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[5]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[6]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[7]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[8]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[9]\ : STD_LOGIC;
  signal nf_2_reg_3669 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nf_fu_2596_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_fu_2596_p2_carry__0_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__0_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__0_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__0_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__1_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__1_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__1_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__1_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__2_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__2_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__2_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__2_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__3_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__3_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__3_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__3_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__4_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__4_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__4_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__4_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__5_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__5_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__5_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__5_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__6_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__6_n_6\ : STD_LOGIC;
  signal nf_fu_2596_p2_carry_n_3 : STD_LOGIC;
  signal nf_fu_2596_p2_carry_n_4 : STD_LOGIC;
  signal nf_fu_2596_p2_carry_n_5 : STD_LOGIC;
  signal nf_fu_2596_p2_carry_n_6 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_11 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_12 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_0_ce0 : STD_LOGIC;
  signal p_ZL7threshs_10_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_10_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_10_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_10_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_11_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_11_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_11_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_11_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_11_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_11_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_11 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_12 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_13 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_14 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_11 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_12 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_13 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_14 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_15 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_16 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_17 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_18 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_11 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_12 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_13 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_14 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_15 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_16 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_17 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_18 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_19 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_20 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_21 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_22 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_23 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_24 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_25 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_26 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_27 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_28 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_29 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_30 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_31 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_32 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_33 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_34 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_35 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_36 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_37 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_38 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_39 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_40 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_41 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_42 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_43 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_44 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_45 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_46 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_47 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_48 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_49 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_50 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_51 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_52 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_53 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_8_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_8_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_8_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_8_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_8_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_8_U_n_8 : STD_LOGIC;
  signal q0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sf_2_fu_2579_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sf_2_fu_2579_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__0_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__0_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__0_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__1_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__1_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__1_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__2_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__2_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__2_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__3_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__3_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__3_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__4_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__4_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__4_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__5_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__5_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__5_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__6_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__6_n_6\ : STD_LOGIC;
  signal sf_2_fu_2579_p2_carry_n_3 : STD_LOGIC;
  signal sf_2_fu_2579_p2_carry_n_4 : STD_LOGIC;
  signal sf_2_fu_2579_p2_carry_n_5 : STD_LOGIC;
  signal sf_2_fu_2579_p2_carry_n_6 : STD_LOGIC;
  signal sf_fu_242 : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[9]\ : STD_LOGIC;
  signal xor_ln1019_107_reg_3836 : STD_LOGIC;
  signal xor_ln1019_115_reg_3846 : STD_LOGIC;
  signal xor_ln1019_11_reg_3716 : STD_LOGIC;
  signal xor_ln1019_123_reg_3856 : STD_LOGIC;
  signal xor_ln1019_19_reg_3726 : STD_LOGIC;
  signal xor_ln1019_27_reg_3736 : STD_LOGIC;
  signal xor_ln1019_35_reg_3746 : STD_LOGIC;
  signal xor_ln1019_3_reg_3706 : STD_LOGIC;
  signal xor_ln1019_43_reg_3756 : STD_LOGIC;
  signal xor_ln1019_51_reg_3766 : STD_LOGIC;
  signal xor_ln1019_59_reg_3776 : STD_LOGIC;
  signal xor_ln1019_67_reg_3786 : STD_LOGIC;
  signal xor_ln1019_75_reg_3796 : STD_LOGIC;
  signal xor_ln1019_83_reg_3806 : STD_LOGIC;
  signal xor_ln1019_91_reg_3816 : STD_LOGIC;
  signal xor_ln1019_99_reg_3826 : STD_LOGIC;
  signal NLW_icmp_ln1039_10_fu_3332_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_10_fu_3332_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_10_fu_3332_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_11_fu_3347_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_11_fu_3347_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_11_fu_3347_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_12_fu_3362_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_12_fu_3362_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_12_fu_3362_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_13_fu_3377_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_13_fu_3377_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_13_fu_3377_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_14_fu_3392_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_14_fu_3392_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_14_fu_3392_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_15_fu_3407_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_15_fu_3407_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_15_fu_3407_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_1_fu_3197_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_1_fu_3197_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_1_fu_3197_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_2_fu_3212_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_2_fu_3212_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_2_fu_3212_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_3_fu_3227_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_3_fu_3227_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_3_fu_3227_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_4_fu_3242_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_4_fu_3242_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_4_fu_3242_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_5_fu_3257_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_5_fu_3257_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_5_fu_3257_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_6_fu_3272_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_6_fu_3272_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_6_fu_3272_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_7_fu_3287_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_7_fu_3287_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_7_fu_3287_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_8_fu_3302_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_8_fu_3302_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_8_fu_3302_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_9_fu_3317_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_9_fu_3317_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_9_fu_3317_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_fu_3182_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_fu_3182_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_fu_3182_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nf_fu_2596_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_fu_2596_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_2_fu_2579_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_2_fu_2579_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \add_i_i_i3_10_3122_fu_290[0]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \add_i_i_i3_10_3122_fu_290[3]_i_2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \add_i_i_i3_11_3124_fu_294[0]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \add_i_i_i3_11_3124_fu_294[3]_i_2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \add_i_i_i3_12_3126_fu_298[0]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \add_i_i_i3_12_3126_fu_298[3]_i_2\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \add_i_i_i3_13_3128_fu_302[0]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \add_i_i_i3_13_3128_fu_302[3]_i_2\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \add_i_i_i3_14_3130_fu_306[0]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \add_i_i_i3_14_3130_fu_306[3]_i_2\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \add_i_i_i3_15_3132_fu_310[0]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \add_i_i_i3_15_3132_fu_310[3]_i_2\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \add_i_i_i3_1_3104_fu_254[0]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \add_i_i_i3_1_3104_fu_254[3]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \add_i_i_i3_2_3106_fu_258[0]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \add_i_i_i3_2_3106_fu_258[3]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \add_i_i_i3_345102_fu_250[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \add_i_i_i3_345102_fu_250[3]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \add_i_i_i3_3_3108_fu_262[0]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \add_i_i_i3_3_3108_fu_262[3]_i_2\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \add_i_i_i3_4_3110_fu_266[0]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \add_i_i_i3_4_3110_fu_266[3]_i_2\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \add_i_i_i3_5_3112_fu_270[0]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \add_i_i_i3_5_3112_fu_270[3]_i_2\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \add_i_i_i3_6_3114_fu_274[0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \add_i_i_i3_6_3114_fu_274[3]_i_2\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \add_i_i_i3_7_3116_fu_278[0]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \add_i_i_i3_7_3116_fu_278[3]_i_2\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \add_i_i_i3_8_3118_fu_282[0]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \add_i_i_i3_8_3118_fu_282[3]_i_2\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \add_i_i_i3_9_3120_fu_286[0]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \add_i_i_i3_9_3120_fu_286[3]_i_2\ : label is "soft_lutpair283";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_2 : label is "soft_lutpair273";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of nf_fu_2596_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of sf_2_fu_2579_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__6\ : label is 35;
begin
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(2),
      I3 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I4 => icmp_ln290_reg_3866_pp0_iter1_reg,
      I5 => B_V_data_1_sel_wr,
      O => \ap_CS_iter2_fsm_reg[1]_0\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => icmp_ln290_reg_3866_pp0_iter1_reg,
      I1 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => ap_CS_iter2_fsm_state3,
      O => B_V_data_1_sel_wr01_out
    );
\add_i_i_i3_10_3122_fu_290[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_83_reg_3806,
      I1 => add_ln840_43_reg_3920(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_42_reg_3811(0),
      O => add_ln840_43_fu_2983_p2(0)
    );
\add_i_i_i3_10_3122_fu_290[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_83_reg_3806,
      I1 => add_ln840_42_reg_3811(0),
      I2 => add_ln840_43_reg_3920(0),
      I3 => add_ln840_43_reg_3920(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_42_reg_3811(1),
      O => add_ln840_43_fu_2983_p2(1)
    );
\add_i_i_i3_10_3122_fu_290[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_10_3122_fu_290[3]_i_2_n_3\,
      I1 => add_ln840_42_reg_3811(1),
      I2 => add_ln840_43_reg_3920(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_43_reg_3920(2),
      O => add_ln840_43_fu_2983_p2(2)
    );
\add_i_i_i3_10_3122_fu_290[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_43_reg_3920(1),
      I1 => add_ln840_42_reg_3811(1),
      I2 => \add_i_i_i3_10_3122_fu_290[3]_i_2_n_3\,
      I3 => add_ln840_43_reg_3920(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_43_reg_3920(3),
      O => add_ln840_43_fu_2983_p2(3)
    );
\add_i_i_i3_10_3122_fu_290[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_43_reg_3920(0),
      I2 => add_ln840_42_reg_3811(0),
      I3 => xor_ln1019_83_reg_3806,
      O => \add_i_i_i3_10_3122_fu_290[3]_i_2_n_3\
    );
\add_i_i_i3_10_3122_fu_290[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_43_reg_3920(2),
      I1 => \add_i_i_i3_10_3122_fu_290[5]_i_2_n_3\,
      I2 => add_ln840_43_reg_3920(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_43_reg_3920(4),
      O => add_ln840_43_fu_2983_p2(4)
    );
\add_i_i_i3_10_3122_fu_290[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_43_reg_3920(3),
      I1 => \add_i_i_i3_10_3122_fu_290[5]_i_2_n_3\,
      I2 => add_ln840_43_reg_3920(2),
      I3 => add_ln840_43_reg_3920(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_43_reg_3920(5),
      O => add_ln840_43_fu_2983_p2(5)
    );
\add_i_i_i3_10_3122_fu_290[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_43_reg_3920(1),
      I2 => add_ln840_42_reg_3811(1),
      I3 => xor_ln1019_83_reg_3806,
      I4 => add_ln840_42_reg_3811(0),
      I5 => add_ln840_43_reg_3920(0),
      O => \add_i_i_i3_10_3122_fu_290[5]_i_2_n_3\
    );
\add_i_i_i3_10_3122_fu_290[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_43_reg_3920(4),
      I1 => \add_i_i_i3_10_3122_fu_290[7]_i_2_n_3\,
      I2 => add_ln840_43_reg_3920(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_43_reg_3920(6),
      O => add_ln840_43_fu_2983_p2(6)
    );
\add_i_i_i3_10_3122_fu_290[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_43_reg_3920(5),
      I1 => \add_i_i_i3_10_3122_fu_290[7]_i_2_n_3\,
      I2 => add_ln840_43_reg_3920(4),
      I3 => add_ln840_43_reg_3920(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_43_reg_3920(7),
      O => add_ln840_43_fu_2983_p2(7)
    );
\add_i_i_i3_10_3122_fu_290[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_43_reg_3920(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_43_reg_3920(1),
      I3 => add_ln840_42_reg_3811(1),
      I4 => \add_i_i_i3_10_3122_fu_290[3]_i_2_n_3\,
      I5 => add_ln840_43_reg_3920(2),
      O => \add_i_i_i3_10_3122_fu_290[7]_i_2_n_3\
    );
\add_i_i_i3_10_3122_fu_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(0),
      Q => add_ln840_43_reg_3920(0),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(1),
      Q => add_ln840_43_reg_3920(1),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(2),
      Q => add_ln840_43_reg_3920(2),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(3),
      Q => add_ln840_43_reg_3920(3),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(4),
      Q => add_ln840_43_reg_3920(4),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(5),
      Q => add_ln840_43_reg_3920(5),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(6),
      Q => add_ln840_43_reg_3920(6),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(7),
      Q => add_ln840_43_reg_3920(7),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_91_reg_3816,
      I1 => add_ln840_47_reg_3925(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_46_reg_3821(0),
      O => add_ln840_47_fu_3001_p2(0)
    );
\add_i_i_i3_11_3124_fu_294[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_91_reg_3816,
      I1 => add_ln840_46_reg_3821(0),
      I2 => add_ln840_47_reg_3925(0),
      I3 => add_ln840_47_reg_3925(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_46_reg_3821(1),
      O => add_ln840_47_fu_3001_p2(1)
    );
\add_i_i_i3_11_3124_fu_294[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_11_3124_fu_294[3]_i_2_n_3\,
      I1 => add_ln840_46_reg_3821(1),
      I2 => add_ln840_47_reg_3925(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_47_reg_3925(2),
      O => add_ln840_47_fu_3001_p2(2)
    );
\add_i_i_i3_11_3124_fu_294[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_47_reg_3925(1),
      I1 => add_ln840_46_reg_3821(1),
      I2 => \add_i_i_i3_11_3124_fu_294[3]_i_2_n_3\,
      I3 => add_ln840_47_reg_3925(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_47_reg_3925(3),
      O => add_ln840_47_fu_3001_p2(3)
    );
\add_i_i_i3_11_3124_fu_294[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_47_reg_3925(0),
      I2 => add_ln840_46_reg_3821(0),
      I3 => xor_ln1019_91_reg_3816,
      O => \add_i_i_i3_11_3124_fu_294[3]_i_2_n_3\
    );
\add_i_i_i3_11_3124_fu_294[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_47_reg_3925(2),
      I1 => \add_i_i_i3_11_3124_fu_294[5]_i_2_n_3\,
      I2 => add_ln840_47_reg_3925(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_47_reg_3925(4),
      O => add_ln840_47_fu_3001_p2(4)
    );
\add_i_i_i3_11_3124_fu_294[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_47_reg_3925(3),
      I1 => \add_i_i_i3_11_3124_fu_294[5]_i_2_n_3\,
      I2 => add_ln840_47_reg_3925(2),
      I3 => add_ln840_47_reg_3925(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_47_reg_3925(5),
      O => add_ln840_47_fu_3001_p2(5)
    );
\add_i_i_i3_11_3124_fu_294[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_47_reg_3925(1),
      I2 => add_ln840_46_reg_3821(1),
      I3 => xor_ln1019_91_reg_3816,
      I4 => add_ln840_46_reg_3821(0),
      I5 => add_ln840_47_reg_3925(0),
      O => \add_i_i_i3_11_3124_fu_294[5]_i_2_n_3\
    );
\add_i_i_i3_11_3124_fu_294[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_47_reg_3925(4),
      I1 => \add_i_i_i3_11_3124_fu_294[7]_i_2_n_3\,
      I2 => add_ln840_47_reg_3925(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_47_reg_3925(6),
      O => add_ln840_47_fu_3001_p2(6)
    );
\add_i_i_i3_11_3124_fu_294[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_47_reg_3925(5),
      I1 => \add_i_i_i3_11_3124_fu_294[7]_i_2_n_3\,
      I2 => add_ln840_47_reg_3925(4),
      I3 => add_ln840_47_reg_3925(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_47_reg_3925(7),
      O => add_ln840_47_fu_3001_p2(7)
    );
\add_i_i_i3_11_3124_fu_294[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_47_reg_3925(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_47_reg_3925(1),
      I3 => add_ln840_46_reg_3821(1),
      I4 => \add_i_i_i3_11_3124_fu_294[3]_i_2_n_3\,
      I5 => add_ln840_47_reg_3925(2),
      O => \add_i_i_i3_11_3124_fu_294[7]_i_2_n_3\
    );
\add_i_i_i3_11_3124_fu_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(0),
      Q => add_ln840_47_reg_3925(0),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(1),
      Q => add_ln840_47_reg_3925(1),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(2),
      Q => add_ln840_47_reg_3925(2),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(3),
      Q => add_ln840_47_reg_3925(3),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(4),
      Q => add_ln840_47_reg_3925(4),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(5),
      Q => add_ln840_47_reg_3925(5),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(6),
      Q => add_ln840_47_reg_3925(6),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(7),
      Q => add_ln840_47_reg_3925(7),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_99_reg_3826,
      I1 => add_ln840_51_reg_3930(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_50_reg_3831(0),
      O => add_ln840_51_fu_3019_p2(0)
    );
\add_i_i_i3_12_3126_fu_298[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_99_reg_3826,
      I1 => add_ln840_50_reg_3831(0),
      I2 => add_ln840_51_reg_3930(0),
      I3 => add_ln840_51_reg_3930(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_50_reg_3831(1),
      O => add_ln840_51_fu_3019_p2(1)
    );
\add_i_i_i3_12_3126_fu_298[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_12_3126_fu_298[3]_i_2_n_3\,
      I1 => add_ln840_50_reg_3831(1),
      I2 => add_ln840_51_reg_3930(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_51_reg_3930(2),
      O => add_ln840_51_fu_3019_p2(2)
    );
\add_i_i_i3_12_3126_fu_298[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_51_reg_3930(1),
      I1 => add_ln840_50_reg_3831(1),
      I2 => \add_i_i_i3_12_3126_fu_298[3]_i_2_n_3\,
      I3 => add_ln840_51_reg_3930(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_51_reg_3930(3),
      O => add_ln840_51_fu_3019_p2(3)
    );
\add_i_i_i3_12_3126_fu_298[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_51_reg_3930(0),
      I2 => add_ln840_50_reg_3831(0),
      I3 => xor_ln1019_99_reg_3826,
      O => \add_i_i_i3_12_3126_fu_298[3]_i_2_n_3\
    );
\add_i_i_i3_12_3126_fu_298[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_51_reg_3930(2),
      I1 => \add_i_i_i3_12_3126_fu_298[5]_i_2_n_3\,
      I2 => add_ln840_51_reg_3930(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_51_reg_3930(4),
      O => add_ln840_51_fu_3019_p2(4)
    );
\add_i_i_i3_12_3126_fu_298[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_51_reg_3930(3),
      I1 => \add_i_i_i3_12_3126_fu_298[5]_i_2_n_3\,
      I2 => add_ln840_51_reg_3930(2),
      I3 => add_ln840_51_reg_3930(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_51_reg_3930(5),
      O => add_ln840_51_fu_3019_p2(5)
    );
\add_i_i_i3_12_3126_fu_298[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_51_reg_3930(1),
      I2 => add_ln840_50_reg_3831(1),
      I3 => xor_ln1019_99_reg_3826,
      I4 => add_ln840_50_reg_3831(0),
      I5 => add_ln840_51_reg_3930(0),
      O => \add_i_i_i3_12_3126_fu_298[5]_i_2_n_3\
    );
\add_i_i_i3_12_3126_fu_298[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_51_reg_3930(4),
      I1 => \add_i_i_i3_12_3126_fu_298[7]_i_2_n_3\,
      I2 => add_ln840_51_reg_3930(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_51_reg_3930(6),
      O => add_ln840_51_fu_3019_p2(6)
    );
\add_i_i_i3_12_3126_fu_298[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_51_reg_3930(5),
      I1 => \add_i_i_i3_12_3126_fu_298[7]_i_2_n_3\,
      I2 => add_ln840_51_reg_3930(4),
      I3 => add_ln840_51_reg_3930(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_51_reg_3930(7),
      O => add_ln840_51_fu_3019_p2(7)
    );
\add_i_i_i3_12_3126_fu_298[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_51_reg_3930(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_51_reg_3930(1),
      I3 => add_ln840_50_reg_3831(1),
      I4 => \add_i_i_i3_12_3126_fu_298[3]_i_2_n_3\,
      I5 => add_ln840_51_reg_3930(2),
      O => \add_i_i_i3_12_3126_fu_298[7]_i_2_n_3\
    );
\add_i_i_i3_12_3126_fu_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(0),
      Q => add_ln840_51_reg_3930(0),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(1),
      Q => add_ln840_51_reg_3930(1),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(2),
      Q => add_ln840_51_reg_3930(2),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(3),
      Q => add_ln840_51_reg_3930(3),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(4),
      Q => add_ln840_51_reg_3930(4),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(5),
      Q => add_ln840_51_reg_3930(5),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(6),
      Q => add_ln840_51_reg_3930(6),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(7),
      Q => add_ln840_51_reg_3930(7),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_107_reg_3836,
      I1 => add_ln840_55_reg_3935(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_54_reg_3841(0),
      O => add_ln840_55_fu_3037_p2(0)
    );
\add_i_i_i3_13_3128_fu_302[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_107_reg_3836,
      I1 => add_ln840_54_reg_3841(0),
      I2 => add_ln840_55_reg_3935(0),
      I3 => add_ln840_55_reg_3935(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_54_reg_3841(1),
      O => add_ln840_55_fu_3037_p2(1)
    );
\add_i_i_i3_13_3128_fu_302[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_13_3128_fu_302[3]_i_2_n_3\,
      I1 => add_ln840_54_reg_3841(1),
      I2 => add_ln840_55_reg_3935(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_55_reg_3935(2),
      O => add_ln840_55_fu_3037_p2(2)
    );
\add_i_i_i3_13_3128_fu_302[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_55_reg_3935(1),
      I1 => add_ln840_54_reg_3841(1),
      I2 => \add_i_i_i3_13_3128_fu_302[3]_i_2_n_3\,
      I3 => add_ln840_55_reg_3935(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_55_reg_3935(3),
      O => add_ln840_55_fu_3037_p2(3)
    );
\add_i_i_i3_13_3128_fu_302[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_55_reg_3935(0),
      I2 => add_ln840_54_reg_3841(0),
      I3 => xor_ln1019_107_reg_3836,
      O => \add_i_i_i3_13_3128_fu_302[3]_i_2_n_3\
    );
\add_i_i_i3_13_3128_fu_302[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_55_reg_3935(2),
      I1 => \add_i_i_i3_13_3128_fu_302[5]_i_2_n_3\,
      I2 => add_ln840_55_reg_3935(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_55_reg_3935(4),
      O => add_ln840_55_fu_3037_p2(4)
    );
\add_i_i_i3_13_3128_fu_302[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_55_reg_3935(3),
      I1 => \add_i_i_i3_13_3128_fu_302[5]_i_2_n_3\,
      I2 => add_ln840_55_reg_3935(2),
      I3 => add_ln840_55_reg_3935(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_55_reg_3935(5),
      O => add_ln840_55_fu_3037_p2(5)
    );
\add_i_i_i3_13_3128_fu_302[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_55_reg_3935(1),
      I2 => add_ln840_54_reg_3841(1),
      I3 => xor_ln1019_107_reg_3836,
      I4 => add_ln840_54_reg_3841(0),
      I5 => add_ln840_55_reg_3935(0),
      O => \add_i_i_i3_13_3128_fu_302[5]_i_2_n_3\
    );
\add_i_i_i3_13_3128_fu_302[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_55_reg_3935(4),
      I1 => \add_i_i_i3_13_3128_fu_302[7]_i_2_n_3\,
      I2 => add_ln840_55_reg_3935(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_55_reg_3935(6),
      O => add_ln840_55_fu_3037_p2(6)
    );
\add_i_i_i3_13_3128_fu_302[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_55_reg_3935(5),
      I1 => \add_i_i_i3_13_3128_fu_302[7]_i_2_n_3\,
      I2 => add_ln840_55_reg_3935(4),
      I3 => add_ln840_55_reg_3935(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_55_reg_3935(7),
      O => add_ln840_55_fu_3037_p2(7)
    );
\add_i_i_i3_13_3128_fu_302[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_55_reg_3935(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_55_reg_3935(1),
      I3 => add_ln840_54_reg_3841(1),
      I4 => \add_i_i_i3_13_3128_fu_302[3]_i_2_n_3\,
      I5 => add_ln840_55_reg_3935(2),
      O => \add_i_i_i3_13_3128_fu_302[7]_i_2_n_3\
    );
\add_i_i_i3_13_3128_fu_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(0),
      Q => add_ln840_55_reg_3935(0),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(1),
      Q => add_ln840_55_reg_3935(1),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(2),
      Q => add_ln840_55_reg_3935(2),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(3),
      Q => add_ln840_55_reg_3935(3),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(4),
      Q => add_ln840_55_reg_3935(4),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(5),
      Q => add_ln840_55_reg_3935(5),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(6),
      Q => add_ln840_55_reg_3935(6),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(7),
      Q => add_ln840_55_reg_3935(7),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_115_reg_3846,
      I1 => add_ln840_59_reg_3940(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_58_reg_3851(0),
      O => add_ln840_59_fu_3055_p2(0)
    );
\add_i_i_i3_14_3130_fu_306[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_115_reg_3846,
      I1 => add_ln840_58_reg_3851(0),
      I2 => add_ln840_59_reg_3940(0),
      I3 => add_ln840_59_reg_3940(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_58_reg_3851(1),
      O => add_ln840_59_fu_3055_p2(1)
    );
\add_i_i_i3_14_3130_fu_306[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_14_3130_fu_306[3]_i_2_n_3\,
      I1 => add_ln840_58_reg_3851(1),
      I2 => add_ln840_59_reg_3940(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_59_reg_3940(2),
      O => add_ln840_59_fu_3055_p2(2)
    );
\add_i_i_i3_14_3130_fu_306[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_59_reg_3940(1),
      I1 => add_ln840_58_reg_3851(1),
      I2 => \add_i_i_i3_14_3130_fu_306[3]_i_2_n_3\,
      I3 => add_ln840_59_reg_3940(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_59_reg_3940(3),
      O => add_ln840_59_fu_3055_p2(3)
    );
\add_i_i_i3_14_3130_fu_306[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_59_reg_3940(0),
      I2 => add_ln840_58_reg_3851(0),
      I3 => xor_ln1019_115_reg_3846,
      O => \add_i_i_i3_14_3130_fu_306[3]_i_2_n_3\
    );
\add_i_i_i3_14_3130_fu_306[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_59_reg_3940(2),
      I1 => \add_i_i_i3_14_3130_fu_306[5]_i_2_n_3\,
      I2 => add_ln840_59_reg_3940(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_59_reg_3940(4),
      O => add_ln840_59_fu_3055_p2(4)
    );
\add_i_i_i3_14_3130_fu_306[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_59_reg_3940(3),
      I1 => \add_i_i_i3_14_3130_fu_306[5]_i_2_n_3\,
      I2 => add_ln840_59_reg_3940(2),
      I3 => add_ln840_59_reg_3940(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_59_reg_3940(5),
      O => add_ln840_59_fu_3055_p2(5)
    );
\add_i_i_i3_14_3130_fu_306[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_59_reg_3940(1),
      I2 => add_ln840_58_reg_3851(1),
      I3 => xor_ln1019_115_reg_3846,
      I4 => add_ln840_58_reg_3851(0),
      I5 => add_ln840_59_reg_3940(0),
      O => \add_i_i_i3_14_3130_fu_306[5]_i_2_n_3\
    );
\add_i_i_i3_14_3130_fu_306[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_59_reg_3940(4),
      I1 => \add_i_i_i3_14_3130_fu_306[7]_i_2_n_3\,
      I2 => add_ln840_59_reg_3940(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_59_reg_3940(6),
      O => add_ln840_59_fu_3055_p2(6)
    );
\add_i_i_i3_14_3130_fu_306[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_59_reg_3940(5),
      I1 => \add_i_i_i3_14_3130_fu_306[7]_i_2_n_3\,
      I2 => add_ln840_59_reg_3940(4),
      I3 => add_ln840_59_reg_3940(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_59_reg_3940(7),
      O => add_ln840_59_fu_3055_p2(7)
    );
\add_i_i_i3_14_3130_fu_306[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_59_reg_3940(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_59_reg_3940(1),
      I3 => add_ln840_58_reg_3851(1),
      I4 => \add_i_i_i3_14_3130_fu_306[3]_i_2_n_3\,
      I5 => add_ln840_59_reg_3940(2),
      O => \add_i_i_i3_14_3130_fu_306[7]_i_2_n_3\
    );
\add_i_i_i3_14_3130_fu_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(0),
      Q => add_ln840_59_reg_3940(0),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(1),
      Q => add_ln840_59_reg_3940(1),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(2),
      Q => add_ln840_59_reg_3940(2),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(3),
      Q => add_ln840_59_reg_3940(3),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(4),
      Q => add_ln840_59_reg_3940(4),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(5),
      Q => add_ln840_59_reg_3940(5),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(6),
      Q => add_ln840_59_reg_3940(6),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(7),
      Q => add_ln840_59_reg_3940(7),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_123_reg_3856,
      I1 => add_ln840_63_reg_3945(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_62_reg_3861(0),
      O => add_ln840_63_fu_3073_p2(0)
    );
\add_i_i_i3_15_3132_fu_310[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_123_reg_3856,
      I1 => add_ln840_62_reg_3861(0),
      I2 => add_ln840_63_reg_3945(0),
      I3 => add_ln840_63_reg_3945(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_62_reg_3861(1),
      O => add_ln840_63_fu_3073_p2(1)
    );
\add_i_i_i3_15_3132_fu_310[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_15_3132_fu_310[3]_i_2_n_3\,
      I1 => add_ln840_62_reg_3861(1),
      I2 => add_ln840_63_reg_3945(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_63_reg_3945(2),
      O => add_ln840_63_fu_3073_p2(2)
    );
\add_i_i_i3_15_3132_fu_310[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_63_reg_3945(1),
      I1 => add_ln840_62_reg_3861(1),
      I2 => \add_i_i_i3_15_3132_fu_310[3]_i_2_n_3\,
      I3 => add_ln840_63_reg_3945(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_63_reg_3945(3),
      O => add_ln840_63_fu_3073_p2(3)
    );
\add_i_i_i3_15_3132_fu_310[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_63_reg_3945(0),
      I2 => add_ln840_62_reg_3861(0),
      I3 => xor_ln1019_123_reg_3856,
      O => \add_i_i_i3_15_3132_fu_310[3]_i_2_n_3\
    );
\add_i_i_i3_15_3132_fu_310[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_63_reg_3945(2),
      I1 => \add_i_i_i3_15_3132_fu_310[5]_i_2_n_3\,
      I2 => add_ln840_63_reg_3945(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_63_reg_3945(4),
      O => add_ln840_63_fu_3073_p2(4)
    );
\add_i_i_i3_15_3132_fu_310[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_63_reg_3945(3),
      I1 => \add_i_i_i3_15_3132_fu_310[5]_i_2_n_3\,
      I2 => add_ln840_63_reg_3945(2),
      I3 => add_ln840_63_reg_3945(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_63_reg_3945(5),
      O => add_ln840_63_fu_3073_p2(5)
    );
\add_i_i_i3_15_3132_fu_310[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_63_reg_3945(1),
      I2 => add_ln840_62_reg_3861(1),
      I3 => xor_ln1019_123_reg_3856,
      I4 => add_ln840_62_reg_3861(0),
      I5 => add_ln840_63_reg_3945(0),
      O => \add_i_i_i3_15_3132_fu_310[5]_i_2_n_3\
    );
\add_i_i_i3_15_3132_fu_310[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_63_reg_3945(4),
      I1 => \add_i_i_i3_15_3132_fu_310[7]_i_2_n_3\,
      I2 => add_ln840_63_reg_3945(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_63_reg_3945(6),
      O => add_ln840_63_fu_3073_p2(6)
    );
\add_i_i_i3_15_3132_fu_310[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_63_reg_3945(5),
      I1 => \add_i_i_i3_15_3132_fu_310[7]_i_2_n_3\,
      I2 => add_ln840_63_reg_3945(4),
      I3 => add_ln840_63_reg_3945(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_63_reg_3945(7),
      O => add_ln840_63_fu_3073_p2(7)
    );
\add_i_i_i3_15_3132_fu_310[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_63_reg_3945(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_63_reg_3945(1),
      I3 => add_ln840_62_reg_3861(1),
      I4 => \add_i_i_i3_15_3132_fu_310[3]_i_2_n_3\,
      I5 => add_ln840_63_reg_3945(2),
      O => \add_i_i_i3_15_3132_fu_310[7]_i_2_n_3\
    );
\add_i_i_i3_15_3132_fu_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(0),
      Q => add_ln840_63_reg_3945(0),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(1),
      Q => add_ln840_63_reg_3945(1),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(2),
      Q => add_ln840_63_reg_3945(2),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(3),
      Q => add_ln840_63_reg_3945(3),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(4),
      Q => add_ln840_63_reg_3945(4),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(5),
      Q => add_ln840_63_reg_3945(5),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(6),
      Q => add_ln840_63_reg_3945(6),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(7),
      Q => add_ln840_63_reg_3945(7),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_11_reg_3716,
      I1 => add_ln840_7_reg_3875(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_6_reg_3721(0),
      O => add_ln840_7_fu_2821_p2(0)
    );
\add_i_i_i3_1_3104_fu_254[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_11_reg_3716,
      I1 => add_ln840_6_reg_3721(0),
      I2 => add_ln840_7_reg_3875(0),
      I3 => add_ln840_7_reg_3875(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_6_reg_3721(1),
      O => add_ln840_7_fu_2821_p2(1)
    );
\add_i_i_i3_1_3104_fu_254[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_1_3104_fu_254[3]_i_2_n_3\,
      I1 => add_ln840_6_reg_3721(1),
      I2 => add_ln840_7_reg_3875(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_7_reg_3875(2),
      O => add_ln840_7_fu_2821_p2(2)
    );
\add_i_i_i3_1_3104_fu_254[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_7_reg_3875(1),
      I1 => add_ln840_6_reg_3721(1),
      I2 => \add_i_i_i3_1_3104_fu_254[3]_i_2_n_3\,
      I3 => add_ln840_7_reg_3875(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_7_reg_3875(3),
      O => add_ln840_7_fu_2821_p2(3)
    );
\add_i_i_i3_1_3104_fu_254[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_7_reg_3875(0),
      I2 => add_ln840_6_reg_3721(0),
      I3 => xor_ln1019_11_reg_3716,
      O => \add_i_i_i3_1_3104_fu_254[3]_i_2_n_3\
    );
\add_i_i_i3_1_3104_fu_254[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_7_reg_3875(2),
      I1 => \add_i_i_i3_1_3104_fu_254[5]_i_2_n_3\,
      I2 => add_ln840_7_reg_3875(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_7_reg_3875(4),
      O => add_ln840_7_fu_2821_p2(4)
    );
\add_i_i_i3_1_3104_fu_254[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_7_reg_3875(3),
      I1 => \add_i_i_i3_1_3104_fu_254[5]_i_2_n_3\,
      I2 => add_ln840_7_reg_3875(2),
      I3 => add_ln840_7_reg_3875(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_7_reg_3875(5),
      O => add_ln840_7_fu_2821_p2(5)
    );
\add_i_i_i3_1_3104_fu_254[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_7_reg_3875(1),
      I2 => add_ln840_6_reg_3721(1),
      I3 => xor_ln1019_11_reg_3716,
      I4 => add_ln840_6_reg_3721(0),
      I5 => add_ln840_7_reg_3875(0),
      O => \add_i_i_i3_1_3104_fu_254[5]_i_2_n_3\
    );
\add_i_i_i3_1_3104_fu_254[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_7_reg_3875(4),
      I1 => \add_i_i_i3_1_3104_fu_254[7]_i_2_n_3\,
      I2 => add_ln840_7_reg_3875(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_7_reg_3875(6),
      O => add_ln840_7_fu_2821_p2(6)
    );
\add_i_i_i3_1_3104_fu_254[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_7_reg_3875(5),
      I1 => \add_i_i_i3_1_3104_fu_254[7]_i_2_n_3\,
      I2 => add_ln840_7_reg_3875(4),
      I3 => add_ln840_7_reg_3875(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_7_reg_3875(7),
      O => add_ln840_7_fu_2821_p2(7)
    );
\add_i_i_i3_1_3104_fu_254[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_7_reg_3875(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_7_reg_3875(1),
      I3 => add_ln840_6_reg_3721(1),
      I4 => \add_i_i_i3_1_3104_fu_254[3]_i_2_n_3\,
      I5 => add_ln840_7_reg_3875(2),
      O => \add_i_i_i3_1_3104_fu_254[7]_i_2_n_3\
    );
\add_i_i_i3_1_3104_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(0),
      Q => add_ln840_7_reg_3875(0),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(1),
      Q => add_ln840_7_reg_3875(1),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(2),
      Q => add_ln840_7_reg_3875(2),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(3),
      Q => add_ln840_7_reg_3875(3),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(4),
      Q => add_ln840_7_reg_3875(4),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(5),
      Q => add_ln840_7_reg_3875(5),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(6),
      Q => add_ln840_7_reg_3875(6),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(7),
      Q => add_ln840_7_reg_3875(7),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_19_reg_3726,
      I1 => add_ln840_11_reg_3880(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_10_reg_3731(0),
      O => add_ln840_11_fu_2839_p2(0)
    );
\add_i_i_i3_2_3106_fu_258[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_19_reg_3726,
      I1 => add_ln840_10_reg_3731(0),
      I2 => add_ln840_11_reg_3880(0),
      I3 => add_ln840_11_reg_3880(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_10_reg_3731(1),
      O => add_ln840_11_fu_2839_p2(1)
    );
\add_i_i_i3_2_3106_fu_258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_2_3106_fu_258[3]_i_2_n_3\,
      I1 => add_ln840_10_reg_3731(1),
      I2 => add_ln840_11_reg_3880(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_11_reg_3880(2),
      O => add_ln840_11_fu_2839_p2(2)
    );
\add_i_i_i3_2_3106_fu_258[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_11_reg_3880(1),
      I1 => add_ln840_10_reg_3731(1),
      I2 => \add_i_i_i3_2_3106_fu_258[3]_i_2_n_3\,
      I3 => add_ln840_11_reg_3880(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_11_reg_3880(3),
      O => add_ln840_11_fu_2839_p2(3)
    );
\add_i_i_i3_2_3106_fu_258[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_11_reg_3880(0),
      I2 => add_ln840_10_reg_3731(0),
      I3 => xor_ln1019_19_reg_3726,
      O => \add_i_i_i3_2_3106_fu_258[3]_i_2_n_3\
    );
\add_i_i_i3_2_3106_fu_258[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_11_reg_3880(2),
      I1 => \add_i_i_i3_2_3106_fu_258[5]_i_2_n_3\,
      I2 => add_ln840_11_reg_3880(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_11_reg_3880(4),
      O => add_ln840_11_fu_2839_p2(4)
    );
\add_i_i_i3_2_3106_fu_258[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_11_reg_3880(3),
      I1 => \add_i_i_i3_2_3106_fu_258[5]_i_2_n_3\,
      I2 => add_ln840_11_reg_3880(2),
      I3 => add_ln840_11_reg_3880(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_11_reg_3880(5),
      O => add_ln840_11_fu_2839_p2(5)
    );
\add_i_i_i3_2_3106_fu_258[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_11_reg_3880(1),
      I2 => add_ln840_10_reg_3731(1),
      I3 => xor_ln1019_19_reg_3726,
      I4 => add_ln840_10_reg_3731(0),
      I5 => add_ln840_11_reg_3880(0),
      O => \add_i_i_i3_2_3106_fu_258[5]_i_2_n_3\
    );
\add_i_i_i3_2_3106_fu_258[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_11_reg_3880(4),
      I1 => \add_i_i_i3_2_3106_fu_258[7]_i_2_n_3\,
      I2 => add_ln840_11_reg_3880(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_11_reg_3880(6),
      O => add_ln840_11_fu_2839_p2(6)
    );
\add_i_i_i3_2_3106_fu_258[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_11_reg_3880(5),
      I1 => \add_i_i_i3_2_3106_fu_258[7]_i_2_n_3\,
      I2 => add_ln840_11_reg_3880(4),
      I3 => add_ln840_11_reg_3880(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_11_reg_3880(7),
      O => add_ln840_11_fu_2839_p2(7)
    );
\add_i_i_i3_2_3106_fu_258[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_11_reg_3880(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_11_reg_3880(1),
      I3 => add_ln840_10_reg_3731(1),
      I4 => \add_i_i_i3_2_3106_fu_258[3]_i_2_n_3\,
      I5 => add_ln840_11_reg_3880(2),
      O => \add_i_i_i3_2_3106_fu_258[7]_i_2_n_3\
    );
\add_i_i_i3_2_3106_fu_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(0),
      Q => add_ln840_11_reg_3880(0),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(1),
      Q => add_ln840_11_reg_3880(1),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(2),
      Q => add_ln840_11_reg_3880(2),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(3),
      Q => add_ln840_11_reg_3880(3),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(4),
      Q => add_ln840_11_reg_3880(4),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(5),
      Q => add_ln840_11_reg_3880(5),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(6),
      Q => add_ln840_11_reg_3880(6),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(7),
      Q => add_ln840_11_reg_3880(7),
      R => '0'
    );
\add_i_i_i3_345102_fu_250[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_3_reg_3706,
      I1 => add_ln840_3_reg_3870(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_2_reg_3711(0),
      O => add_ln840_3_fu_2803_p2(0)
    );
\add_i_i_i3_345102_fu_250[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_3_reg_3706,
      I1 => add_ln840_2_reg_3711(0),
      I2 => add_ln840_3_reg_3870(0),
      I3 => add_ln840_3_reg_3870(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_2_reg_3711(1),
      O => add_ln840_3_fu_2803_p2(1)
    );
\add_i_i_i3_345102_fu_250[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_345102_fu_250[3]_i_2_n_3\,
      I1 => add_ln840_2_reg_3711(1),
      I2 => add_ln840_3_reg_3870(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_3_reg_3870(2),
      O => add_ln840_3_fu_2803_p2(2)
    );
\add_i_i_i3_345102_fu_250[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_3_reg_3870(1),
      I1 => add_ln840_2_reg_3711(1),
      I2 => \add_i_i_i3_345102_fu_250[3]_i_2_n_3\,
      I3 => add_ln840_3_reg_3870(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_3_reg_3870(3),
      O => add_ln840_3_fu_2803_p2(3)
    );
\add_i_i_i3_345102_fu_250[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_3_reg_3870(0),
      I2 => add_ln840_2_reg_3711(0),
      I3 => xor_ln1019_3_reg_3706,
      O => \add_i_i_i3_345102_fu_250[3]_i_2_n_3\
    );
\add_i_i_i3_345102_fu_250[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_3_reg_3870(2),
      I1 => \add_i_i_i3_345102_fu_250[5]_i_2_n_3\,
      I2 => add_ln840_3_reg_3870(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_3_reg_3870(4),
      O => add_ln840_3_fu_2803_p2(4)
    );
\add_i_i_i3_345102_fu_250[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_3_reg_3870(3),
      I1 => \add_i_i_i3_345102_fu_250[5]_i_2_n_3\,
      I2 => add_ln840_3_reg_3870(2),
      I3 => add_ln840_3_reg_3870(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_3_reg_3870(5),
      O => add_ln840_3_fu_2803_p2(5)
    );
\add_i_i_i3_345102_fu_250[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_3_reg_3870(1),
      I2 => add_ln840_2_reg_3711(1),
      I3 => xor_ln1019_3_reg_3706,
      I4 => add_ln840_2_reg_3711(0),
      I5 => add_ln840_3_reg_3870(0),
      O => \add_i_i_i3_345102_fu_250[5]_i_2_n_3\
    );
\add_i_i_i3_345102_fu_250[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_3_reg_3870(4),
      I1 => \add_i_i_i3_345102_fu_250[7]_i_3_n_3\,
      I2 => add_ln840_3_reg_3870(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_3_reg_3870(6),
      O => add_ln840_3_fu_2803_p2(6)
    );
\add_i_i_i3_345102_fu_250[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_ZL7threshs_0_ce0,
      I1 => icmp_ln249_reg_3674,
      O => add_i_i_i3_10_3122_fu_2900
    );
\add_i_i_i3_345102_fu_250[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_3_reg_3870(5),
      I1 => \add_i_i_i3_345102_fu_250[7]_i_3_n_3\,
      I2 => add_ln840_3_reg_3870(4),
      I3 => add_ln840_3_reg_3870(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_3_reg_3870(7),
      O => add_ln840_3_fu_2803_p2(7)
    );
\add_i_i_i3_345102_fu_250[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_3_reg_3870(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_3_reg_3870(1),
      I3 => add_ln840_2_reg_3711(1),
      I4 => \add_i_i_i3_345102_fu_250[3]_i_2_n_3\,
      I5 => add_ln840_3_reg_3870(2),
      O => \add_i_i_i3_345102_fu_250[7]_i_3_n_3\
    );
\add_i_i_i3_345102_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(0),
      Q => add_ln840_3_reg_3870(0),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(1),
      Q => add_ln840_3_reg_3870(1),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(2),
      Q => add_ln840_3_reg_3870(2),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(3),
      Q => add_ln840_3_reg_3870(3),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(4),
      Q => add_ln840_3_reg_3870(4),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(5),
      Q => add_ln840_3_reg_3870(5),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(6),
      Q => add_ln840_3_reg_3870(6),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(7),
      Q => add_ln840_3_reg_3870(7),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_27_reg_3736,
      I1 => add_ln840_15_reg_3885(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_14_reg_3741(0),
      O => add_ln840_15_fu_2857_p2(0)
    );
\add_i_i_i3_3_3108_fu_262[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_27_reg_3736,
      I1 => add_ln840_14_reg_3741(0),
      I2 => add_ln840_15_reg_3885(0),
      I3 => add_ln840_15_reg_3885(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_14_reg_3741(1),
      O => add_ln840_15_fu_2857_p2(1)
    );
\add_i_i_i3_3_3108_fu_262[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_3_3108_fu_262[3]_i_2_n_3\,
      I1 => add_ln840_14_reg_3741(1),
      I2 => add_ln840_15_reg_3885(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_15_reg_3885(2),
      O => add_ln840_15_fu_2857_p2(2)
    );
\add_i_i_i3_3_3108_fu_262[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_15_reg_3885(1),
      I1 => add_ln840_14_reg_3741(1),
      I2 => \add_i_i_i3_3_3108_fu_262[3]_i_2_n_3\,
      I3 => add_ln840_15_reg_3885(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_15_reg_3885(3),
      O => add_ln840_15_fu_2857_p2(3)
    );
\add_i_i_i3_3_3108_fu_262[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_15_reg_3885(0),
      I2 => add_ln840_14_reg_3741(0),
      I3 => xor_ln1019_27_reg_3736,
      O => \add_i_i_i3_3_3108_fu_262[3]_i_2_n_3\
    );
\add_i_i_i3_3_3108_fu_262[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_15_reg_3885(2),
      I1 => \add_i_i_i3_3_3108_fu_262[5]_i_2_n_3\,
      I2 => add_ln840_15_reg_3885(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_15_reg_3885(4),
      O => add_ln840_15_fu_2857_p2(4)
    );
\add_i_i_i3_3_3108_fu_262[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_15_reg_3885(3),
      I1 => \add_i_i_i3_3_3108_fu_262[5]_i_2_n_3\,
      I2 => add_ln840_15_reg_3885(2),
      I3 => add_ln840_15_reg_3885(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_15_reg_3885(5),
      O => add_ln840_15_fu_2857_p2(5)
    );
\add_i_i_i3_3_3108_fu_262[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_15_reg_3885(1),
      I2 => add_ln840_14_reg_3741(1),
      I3 => xor_ln1019_27_reg_3736,
      I4 => add_ln840_14_reg_3741(0),
      I5 => add_ln840_15_reg_3885(0),
      O => \add_i_i_i3_3_3108_fu_262[5]_i_2_n_3\
    );
\add_i_i_i3_3_3108_fu_262[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_15_reg_3885(4),
      I1 => \add_i_i_i3_3_3108_fu_262[7]_i_2_n_3\,
      I2 => add_ln840_15_reg_3885(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_15_reg_3885(6),
      O => add_ln840_15_fu_2857_p2(6)
    );
\add_i_i_i3_3_3108_fu_262[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_15_reg_3885(5),
      I1 => \add_i_i_i3_3_3108_fu_262[7]_i_2_n_3\,
      I2 => add_ln840_15_reg_3885(4),
      I3 => add_ln840_15_reg_3885(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_15_reg_3885(7),
      O => add_ln840_15_fu_2857_p2(7)
    );
\add_i_i_i3_3_3108_fu_262[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_15_reg_3885(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_15_reg_3885(1),
      I3 => add_ln840_14_reg_3741(1),
      I4 => \add_i_i_i3_3_3108_fu_262[3]_i_2_n_3\,
      I5 => add_ln840_15_reg_3885(2),
      O => \add_i_i_i3_3_3108_fu_262[7]_i_2_n_3\
    );
\add_i_i_i3_3_3108_fu_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(0),
      Q => add_ln840_15_reg_3885(0),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(1),
      Q => add_ln840_15_reg_3885(1),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(2),
      Q => add_ln840_15_reg_3885(2),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(3),
      Q => add_ln840_15_reg_3885(3),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(4),
      Q => add_ln840_15_reg_3885(4),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(5),
      Q => add_ln840_15_reg_3885(5),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(6),
      Q => add_ln840_15_reg_3885(6),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(7),
      Q => add_ln840_15_reg_3885(7),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_35_reg_3746,
      I1 => add_ln840_19_reg_3890(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_18_reg_3751(0),
      O => add_ln840_19_fu_2875_p2(0)
    );
\add_i_i_i3_4_3110_fu_266[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_35_reg_3746,
      I1 => add_ln840_18_reg_3751(0),
      I2 => add_ln840_19_reg_3890(0),
      I3 => add_ln840_19_reg_3890(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_18_reg_3751(1),
      O => add_ln840_19_fu_2875_p2(1)
    );
\add_i_i_i3_4_3110_fu_266[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_4_3110_fu_266[3]_i_2_n_3\,
      I1 => add_ln840_18_reg_3751(1),
      I2 => add_ln840_19_reg_3890(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_19_reg_3890(2),
      O => add_ln840_19_fu_2875_p2(2)
    );
\add_i_i_i3_4_3110_fu_266[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_19_reg_3890(1),
      I1 => add_ln840_18_reg_3751(1),
      I2 => \add_i_i_i3_4_3110_fu_266[3]_i_2_n_3\,
      I3 => add_ln840_19_reg_3890(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_19_reg_3890(3),
      O => add_ln840_19_fu_2875_p2(3)
    );
\add_i_i_i3_4_3110_fu_266[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_19_reg_3890(0),
      I2 => add_ln840_18_reg_3751(0),
      I3 => xor_ln1019_35_reg_3746,
      O => \add_i_i_i3_4_3110_fu_266[3]_i_2_n_3\
    );
\add_i_i_i3_4_3110_fu_266[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_19_reg_3890(2),
      I1 => \add_i_i_i3_4_3110_fu_266[5]_i_2_n_3\,
      I2 => add_ln840_19_reg_3890(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_19_reg_3890(4),
      O => add_ln840_19_fu_2875_p2(4)
    );
\add_i_i_i3_4_3110_fu_266[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_19_reg_3890(3),
      I1 => \add_i_i_i3_4_3110_fu_266[5]_i_2_n_3\,
      I2 => add_ln840_19_reg_3890(2),
      I3 => add_ln840_19_reg_3890(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_19_reg_3890(5),
      O => add_ln840_19_fu_2875_p2(5)
    );
\add_i_i_i3_4_3110_fu_266[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_19_reg_3890(1),
      I2 => add_ln840_18_reg_3751(1),
      I3 => xor_ln1019_35_reg_3746,
      I4 => add_ln840_18_reg_3751(0),
      I5 => add_ln840_19_reg_3890(0),
      O => \add_i_i_i3_4_3110_fu_266[5]_i_2_n_3\
    );
\add_i_i_i3_4_3110_fu_266[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_19_reg_3890(4),
      I1 => \add_i_i_i3_4_3110_fu_266[7]_i_2_n_3\,
      I2 => add_ln840_19_reg_3890(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_19_reg_3890(6),
      O => add_ln840_19_fu_2875_p2(6)
    );
\add_i_i_i3_4_3110_fu_266[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_19_reg_3890(5),
      I1 => \add_i_i_i3_4_3110_fu_266[7]_i_2_n_3\,
      I2 => add_ln840_19_reg_3890(4),
      I3 => add_ln840_19_reg_3890(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_19_reg_3890(7),
      O => add_ln840_19_fu_2875_p2(7)
    );
\add_i_i_i3_4_3110_fu_266[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_19_reg_3890(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_19_reg_3890(1),
      I3 => add_ln840_18_reg_3751(1),
      I4 => \add_i_i_i3_4_3110_fu_266[3]_i_2_n_3\,
      I5 => add_ln840_19_reg_3890(2),
      O => \add_i_i_i3_4_3110_fu_266[7]_i_2_n_3\
    );
\add_i_i_i3_4_3110_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(0),
      Q => add_ln840_19_reg_3890(0),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(1),
      Q => add_ln840_19_reg_3890(1),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(2),
      Q => add_ln840_19_reg_3890(2),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(3),
      Q => add_ln840_19_reg_3890(3),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(4),
      Q => add_ln840_19_reg_3890(4),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(5),
      Q => add_ln840_19_reg_3890(5),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(6),
      Q => add_ln840_19_reg_3890(6),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(7),
      Q => add_ln840_19_reg_3890(7),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_43_reg_3756,
      I1 => add_ln840_23_reg_3895(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_22_reg_3761(0),
      O => add_ln840_23_fu_2893_p2(0)
    );
\add_i_i_i3_5_3112_fu_270[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_43_reg_3756,
      I1 => add_ln840_22_reg_3761(0),
      I2 => add_ln840_23_reg_3895(0),
      I3 => add_ln840_23_reg_3895(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_22_reg_3761(1),
      O => add_ln840_23_fu_2893_p2(1)
    );
\add_i_i_i3_5_3112_fu_270[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_5_3112_fu_270[3]_i_2_n_3\,
      I1 => add_ln840_22_reg_3761(1),
      I2 => add_ln840_23_reg_3895(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_23_reg_3895(2),
      O => add_ln840_23_fu_2893_p2(2)
    );
\add_i_i_i3_5_3112_fu_270[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_23_reg_3895(1),
      I1 => add_ln840_22_reg_3761(1),
      I2 => \add_i_i_i3_5_3112_fu_270[3]_i_2_n_3\,
      I3 => add_ln840_23_reg_3895(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_23_reg_3895(3),
      O => add_ln840_23_fu_2893_p2(3)
    );
\add_i_i_i3_5_3112_fu_270[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_23_reg_3895(0),
      I2 => add_ln840_22_reg_3761(0),
      I3 => xor_ln1019_43_reg_3756,
      O => \add_i_i_i3_5_3112_fu_270[3]_i_2_n_3\
    );
\add_i_i_i3_5_3112_fu_270[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_23_reg_3895(2),
      I1 => \add_i_i_i3_5_3112_fu_270[5]_i_2_n_3\,
      I2 => add_ln840_23_reg_3895(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_23_reg_3895(4),
      O => add_ln840_23_fu_2893_p2(4)
    );
\add_i_i_i3_5_3112_fu_270[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_23_reg_3895(3),
      I1 => \add_i_i_i3_5_3112_fu_270[5]_i_2_n_3\,
      I2 => add_ln840_23_reg_3895(2),
      I3 => add_ln840_23_reg_3895(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_23_reg_3895(5),
      O => add_ln840_23_fu_2893_p2(5)
    );
\add_i_i_i3_5_3112_fu_270[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_23_reg_3895(1),
      I2 => add_ln840_22_reg_3761(1),
      I3 => xor_ln1019_43_reg_3756,
      I4 => add_ln840_22_reg_3761(0),
      I5 => add_ln840_23_reg_3895(0),
      O => \add_i_i_i3_5_3112_fu_270[5]_i_2_n_3\
    );
\add_i_i_i3_5_3112_fu_270[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_23_reg_3895(4),
      I1 => \add_i_i_i3_5_3112_fu_270[7]_i_2_n_3\,
      I2 => add_ln840_23_reg_3895(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_23_reg_3895(6),
      O => add_ln840_23_fu_2893_p2(6)
    );
\add_i_i_i3_5_3112_fu_270[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_23_reg_3895(5),
      I1 => \add_i_i_i3_5_3112_fu_270[7]_i_2_n_3\,
      I2 => add_ln840_23_reg_3895(4),
      I3 => add_ln840_23_reg_3895(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_23_reg_3895(7),
      O => add_ln840_23_fu_2893_p2(7)
    );
\add_i_i_i3_5_3112_fu_270[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_23_reg_3895(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_23_reg_3895(1),
      I3 => add_ln840_22_reg_3761(1),
      I4 => \add_i_i_i3_5_3112_fu_270[3]_i_2_n_3\,
      I5 => add_ln840_23_reg_3895(2),
      O => \add_i_i_i3_5_3112_fu_270[7]_i_2_n_3\
    );
\add_i_i_i3_5_3112_fu_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(0),
      Q => add_ln840_23_reg_3895(0),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(1),
      Q => add_ln840_23_reg_3895(1),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(2),
      Q => add_ln840_23_reg_3895(2),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(3),
      Q => add_ln840_23_reg_3895(3),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(4),
      Q => add_ln840_23_reg_3895(4),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(5),
      Q => add_ln840_23_reg_3895(5),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(6),
      Q => add_ln840_23_reg_3895(6),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(7),
      Q => add_ln840_23_reg_3895(7),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_51_reg_3766,
      I1 => add_ln840_27_reg_3900(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_26_reg_3771(0),
      O => add_ln840_27_fu_2911_p2(0)
    );
\add_i_i_i3_6_3114_fu_274[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_51_reg_3766,
      I1 => add_ln840_26_reg_3771(0),
      I2 => add_ln840_27_reg_3900(0),
      I3 => add_ln840_27_reg_3900(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_26_reg_3771(1),
      O => add_ln840_27_fu_2911_p2(1)
    );
\add_i_i_i3_6_3114_fu_274[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_6_3114_fu_274[3]_i_2_n_3\,
      I1 => add_ln840_26_reg_3771(1),
      I2 => add_ln840_27_reg_3900(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_27_reg_3900(2),
      O => add_ln840_27_fu_2911_p2(2)
    );
\add_i_i_i3_6_3114_fu_274[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_27_reg_3900(1),
      I1 => add_ln840_26_reg_3771(1),
      I2 => \add_i_i_i3_6_3114_fu_274[3]_i_2_n_3\,
      I3 => add_ln840_27_reg_3900(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_27_reg_3900(3),
      O => add_ln840_27_fu_2911_p2(3)
    );
\add_i_i_i3_6_3114_fu_274[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_27_reg_3900(0),
      I2 => add_ln840_26_reg_3771(0),
      I3 => xor_ln1019_51_reg_3766,
      O => \add_i_i_i3_6_3114_fu_274[3]_i_2_n_3\
    );
\add_i_i_i3_6_3114_fu_274[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_27_reg_3900(2),
      I1 => \add_i_i_i3_6_3114_fu_274[5]_i_2_n_3\,
      I2 => add_ln840_27_reg_3900(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_27_reg_3900(4),
      O => add_ln840_27_fu_2911_p2(4)
    );
\add_i_i_i3_6_3114_fu_274[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_27_reg_3900(3),
      I1 => \add_i_i_i3_6_3114_fu_274[5]_i_2_n_3\,
      I2 => add_ln840_27_reg_3900(2),
      I3 => add_ln840_27_reg_3900(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_27_reg_3900(5),
      O => add_ln840_27_fu_2911_p2(5)
    );
\add_i_i_i3_6_3114_fu_274[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_27_reg_3900(1),
      I2 => add_ln840_26_reg_3771(1),
      I3 => xor_ln1019_51_reg_3766,
      I4 => add_ln840_26_reg_3771(0),
      I5 => add_ln840_27_reg_3900(0),
      O => \add_i_i_i3_6_3114_fu_274[5]_i_2_n_3\
    );
\add_i_i_i3_6_3114_fu_274[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_27_reg_3900(4),
      I1 => \add_i_i_i3_6_3114_fu_274[7]_i_2_n_3\,
      I2 => add_ln840_27_reg_3900(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_27_reg_3900(6),
      O => add_ln840_27_fu_2911_p2(6)
    );
\add_i_i_i3_6_3114_fu_274[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_27_reg_3900(5),
      I1 => \add_i_i_i3_6_3114_fu_274[7]_i_2_n_3\,
      I2 => add_ln840_27_reg_3900(4),
      I3 => add_ln840_27_reg_3900(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_27_reg_3900(7),
      O => add_ln840_27_fu_2911_p2(7)
    );
\add_i_i_i3_6_3114_fu_274[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_27_reg_3900(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_27_reg_3900(1),
      I3 => add_ln840_26_reg_3771(1),
      I4 => \add_i_i_i3_6_3114_fu_274[3]_i_2_n_3\,
      I5 => add_ln840_27_reg_3900(2),
      O => \add_i_i_i3_6_3114_fu_274[7]_i_2_n_3\
    );
\add_i_i_i3_6_3114_fu_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(0),
      Q => add_ln840_27_reg_3900(0),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(1),
      Q => add_ln840_27_reg_3900(1),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(2),
      Q => add_ln840_27_reg_3900(2),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(3),
      Q => add_ln840_27_reg_3900(3),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(4),
      Q => add_ln840_27_reg_3900(4),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(5),
      Q => add_ln840_27_reg_3900(5),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(6),
      Q => add_ln840_27_reg_3900(6),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(7),
      Q => add_ln840_27_reg_3900(7),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_59_reg_3776,
      I1 => add_ln840_31_reg_3905(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_30_reg_3781(0),
      O => add_ln840_31_fu_2929_p2(0)
    );
\add_i_i_i3_7_3116_fu_278[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_59_reg_3776,
      I1 => add_ln840_30_reg_3781(0),
      I2 => add_ln840_31_reg_3905(0),
      I3 => add_ln840_31_reg_3905(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_30_reg_3781(1),
      O => add_ln840_31_fu_2929_p2(1)
    );
\add_i_i_i3_7_3116_fu_278[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_7_3116_fu_278[3]_i_2_n_3\,
      I1 => add_ln840_30_reg_3781(1),
      I2 => add_ln840_31_reg_3905(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_31_reg_3905(2),
      O => add_ln840_31_fu_2929_p2(2)
    );
\add_i_i_i3_7_3116_fu_278[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_31_reg_3905(1),
      I1 => add_ln840_30_reg_3781(1),
      I2 => \add_i_i_i3_7_3116_fu_278[3]_i_2_n_3\,
      I3 => add_ln840_31_reg_3905(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_31_reg_3905(3),
      O => add_ln840_31_fu_2929_p2(3)
    );
\add_i_i_i3_7_3116_fu_278[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_31_reg_3905(0),
      I2 => add_ln840_30_reg_3781(0),
      I3 => xor_ln1019_59_reg_3776,
      O => \add_i_i_i3_7_3116_fu_278[3]_i_2_n_3\
    );
\add_i_i_i3_7_3116_fu_278[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_31_reg_3905(2),
      I1 => \add_i_i_i3_7_3116_fu_278[5]_i_2_n_3\,
      I2 => add_ln840_31_reg_3905(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_31_reg_3905(4),
      O => add_ln840_31_fu_2929_p2(4)
    );
\add_i_i_i3_7_3116_fu_278[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_31_reg_3905(3),
      I1 => \add_i_i_i3_7_3116_fu_278[5]_i_2_n_3\,
      I2 => add_ln840_31_reg_3905(2),
      I3 => add_ln840_31_reg_3905(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_31_reg_3905(5),
      O => add_ln840_31_fu_2929_p2(5)
    );
\add_i_i_i3_7_3116_fu_278[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_31_reg_3905(1),
      I2 => add_ln840_30_reg_3781(1),
      I3 => xor_ln1019_59_reg_3776,
      I4 => add_ln840_30_reg_3781(0),
      I5 => add_ln840_31_reg_3905(0),
      O => \add_i_i_i3_7_3116_fu_278[5]_i_2_n_3\
    );
\add_i_i_i3_7_3116_fu_278[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_31_reg_3905(4),
      I1 => \add_i_i_i3_7_3116_fu_278[7]_i_2_n_3\,
      I2 => add_ln840_31_reg_3905(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_31_reg_3905(6),
      O => add_ln840_31_fu_2929_p2(6)
    );
\add_i_i_i3_7_3116_fu_278[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_31_reg_3905(5),
      I1 => \add_i_i_i3_7_3116_fu_278[7]_i_2_n_3\,
      I2 => add_ln840_31_reg_3905(4),
      I3 => add_ln840_31_reg_3905(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_31_reg_3905(7),
      O => add_ln840_31_fu_2929_p2(7)
    );
\add_i_i_i3_7_3116_fu_278[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_31_reg_3905(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_31_reg_3905(1),
      I3 => add_ln840_30_reg_3781(1),
      I4 => \add_i_i_i3_7_3116_fu_278[3]_i_2_n_3\,
      I5 => add_ln840_31_reg_3905(2),
      O => \add_i_i_i3_7_3116_fu_278[7]_i_2_n_3\
    );
\add_i_i_i3_7_3116_fu_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(0),
      Q => add_ln840_31_reg_3905(0),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(1),
      Q => add_ln840_31_reg_3905(1),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(2),
      Q => add_ln840_31_reg_3905(2),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(3),
      Q => add_ln840_31_reg_3905(3),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(4),
      Q => add_ln840_31_reg_3905(4),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(5),
      Q => add_ln840_31_reg_3905(5),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(6),
      Q => add_ln840_31_reg_3905(6),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(7),
      Q => add_ln840_31_reg_3905(7),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_67_reg_3786,
      I1 => add_ln840_35_reg_3910(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_34_reg_3791(0),
      O => add_ln840_35_fu_2947_p2(0)
    );
\add_i_i_i3_8_3118_fu_282[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_67_reg_3786,
      I1 => add_ln840_34_reg_3791(0),
      I2 => add_ln840_35_reg_3910(0),
      I3 => add_ln840_35_reg_3910(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_34_reg_3791(1),
      O => add_ln840_35_fu_2947_p2(1)
    );
\add_i_i_i3_8_3118_fu_282[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_8_3118_fu_282[3]_i_2_n_3\,
      I1 => add_ln840_34_reg_3791(1),
      I2 => add_ln840_35_reg_3910(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_35_reg_3910(2),
      O => add_ln840_35_fu_2947_p2(2)
    );
\add_i_i_i3_8_3118_fu_282[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_35_reg_3910(1),
      I1 => add_ln840_34_reg_3791(1),
      I2 => \add_i_i_i3_8_3118_fu_282[3]_i_2_n_3\,
      I3 => add_ln840_35_reg_3910(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_35_reg_3910(3),
      O => add_ln840_35_fu_2947_p2(3)
    );
\add_i_i_i3_8_3118_fu_282[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_35_reg_3910(0),
      I2 => add_ln840_34_reg_3791(0),
      I3 => xor_ln1019_67_reg_3786,
      O => \add_i_i_i3_8_3118_fu_282[3]_i_2_n_3\
    );
\add_i_i_i3_8_3118_fu_282[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_35_reg_3910(2),
      I1 => \add_i_i_i3_8_3118_fu_282[5]_i_2_n_3\,
      I2 => add_ln840_35_reg_3910(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_35_reg_3910(4),
      O => add_ln840_35_fu_2947_p2(4)
    );
\add_i_i_i3_8_3118_fu_282[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_35_reg_3910(3),
      I1 => \add_i_i_i3_8_3118_fu_282[5]_i_2_n_3\,
      I2 => add_ln840_35_reg_3910(2),
      I3 => add_ln840_35_reg_3910(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_35_reg_3910(5),
      O => add_ln840_35_fu_2947_p2(5)
    );
\add_i_i_i3_8_3118_fu_282[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_35_reg_3910(1),
      I2 => add_ln840_34_reg_3791(1),
      I3 => xor_ln1019_67_reg_3786,
      I4 => add_ln840_34_reg_3791(0),
      I5 => add_ln840_35_reg_3910(0),
      O => \add_i_i_i3_8_3118_fu_282[5]_i_2_n_3\
    );
\add_i_i_i3_8_3118_fu_282[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_35_reg_3910(4),
      I1 => \add_i_i_i3_8_3118_fu_282[7]_i_2_n_3\,
      I2 => add_ln840_35_reg_3910(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_35_reg_3910(6),
      O => add_ln840_35_fu_2947_p2(6)
    );
\add_i_i_i3_8_3118_fu_282[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_35_reg_3910(5),
      I1 => \add_i_i_i3_8_3118_fu_282[7]_i_2_n_3\,
      I2 => add_ln840_35_reg_3910(4),
      I3 => add_ln840_35_reg_3910(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_35_reg_3910(7),
      O => add_ln840_35_fu_2947_p2(7)
    );
\add_i_i_i3_8_3118_fu_282[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_35_reg_3910(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_35_reg_3910(1),
      I3 => add_ln840_34_reg_3791(1),
      I4 => \add_i_i_i3_8_3118_fu_282[3]_i_2_n_3\,
      I5 => add_ln840_35_reg_3910(2),
      O => \add_i_i_i3_8_3118_fu_282[7]_i_2_n_3\
    );
\add_i_i_i3_8_3118_fu_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(0),
      Q => add_ln840_35_reg_3910(0),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(1),
      Q => add_ln840_35_reg_3910(1),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(2),
      Q => add_ln840_35_reg_3910(2),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(3),
      Q => add_ln840_35_reg_3910(3),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(4),
      Q => add_ln840_35_reg_3910(4),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(5),
      Q => add_ln840_35_reg_3910(5),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(6),
      Q => add_ln840_35_reg_3910(6),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(7),
      Q => add_ln840_35_reg_3910(7),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_75_reg_3796,
      I1 => add_ln840_39_reg_3915(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_38_reg_3801(0),
      O => add_ln840_39_fu_2965_p2(0)
    );
\add_i_i_i3_9_3120_fu_286[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_75_reg_3796,
      I1 => add_ln840_38_reg_3801(0),
      I2 => add_ln840_39_reg_3915(0),
      I3 => add_ln840_39_reg_3915(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_38_reg_3801(1),
      O => add_ln840_39_fu_2965_p2(1)
    );
\add_i_i_i3_9_3120_fu_286[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_9_3120_fu_286[3]_i_2_n_3\,
      I1 => add_ln840_38_reg_3801(1),
      I2 => add_ln840_39_reg_3915(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_39_reg_3915(2),
      O => add_ln840_39_fu_2965_p2(2)
    );
\add_i_i_i3_9_3120_fu_286[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_39_reg_3915(1),
      I1 => add_ln840_38_reg_3801(1),
      I2 => \add_i_i_i3_9_3120_fu_286[3]_i_2_n_3\,
      I3 => add_ln840_39_reg_3915(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_39_reg_3915(3),
      O => add_ln840_39_fu_2965_p2(3)
    );
\add_i_i_i3_9_3120_fu_286[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_39_reg_3915(0),
      I2 => add_ln840_38_reg_3801(0),
      I3 => xor_ln1019_75_reg_3796,
      O => \add_i_i_i3_9_3120_fu_286[3]_i_2_n_3\
    );
\add_i_i_i3_9_3120_fu_286[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_39_reg_3915(2),
      I1 => \add_i_i_i3_9_3120_fu_286[5]_i_2_n_3\,
      I2 => add_ln840_39_reg_3915(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_39_reg_3915(4),
      O => add_ln840_39_fu_2965_p2(4)
    );
\add_i_i_i3_9_3120_fu_286[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_39_reg_3915(3),
      I1 => \add_i_i_i3_9_3120_fu_286[5]_i_2_n_3\,
      I2 => add_ln840_39_reg_3915(2),
      I3 => add_ln840_39_reg_3915(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_39_reg_3915(5),
      O => add_ln840_39_fu_2965_p2(5)
    );
\add_i_i_i3_9_3120_fu_286[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_39_reg_3915(1),
      I2 => add_ln840_38_reg_3801(1),
      I3 => xor_ln1019_75_reg_3796,
      I4 => add_ln840_38_reg_3801(0),
      I5 => add_ln840_39_reg_3915(0),
      O => \add_i_i_i3_9_3120_fu_286[5]_i_2_n_3\
    );
\add_i_i_i3_9_3120_fu_286[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_39_reg_3915(4),
      I1 => \add_i_i_i3_9_3120_fu_286[7]_i_2_n_3\,
      I2 => add_ln840_39_reg_3915(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_39_reg_3915(6),
      O => add_ln840_39_fu_2965_p2(6)
    );
\add_i_i_i3_9_3120_fu_286[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_39_reg_3915(5),
      I1 => \add_i_i_i3_9_3120_fu_286[7]_i_2_n_3\,
      I2 => add_ln840_39_reg_3915(4),
      I3 => add_ln840_39_reg_3915(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_39_reg_3915(7),
      O => add_ln840_39_fu_2965_p2(7)
    );
\add_i_i_i3_9_3120_fu_286[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_39_reg_3915(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_39_reg_3915(1),
      I3 => add_ln840_38_reg_3801(1),
      I4 => \add_i_i_i3_9_3120_fu_286[3]_i_2_n_3\,
      I5 => add_ln840_39_reg_3915(2),
      O => \add_i_i_i3_9_3120_fu_286[7]_i_2_n_3\
    );
\add_i_i_i3_9_3120_fu_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(0),
      Q => add_ln840_39_reg_3915(0),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(1),
      Q => add_ln840_39_reg_3915(1),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(2),
      Q => add_ln840_39_reg_3915(2),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(3),
      Q => add_ln840_39_reg_3915(3),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(4),
      Q => add_ln840_39_reg_3915(4),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(5),
      Q => add_ln840_39_reg_3915(5),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(6),
      Q => add_ln840_39_reg_3915(6),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(7),
      Q => add_ln840_39_reg_3915(7),
      R => '0'
    );
\add_ln840_10_reg_3731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_10_reg_3731_reg[0]_0\(0),
      Q => add_ln840_10_reg_3731(0),
      R => '0'
    );
\add_ln840_10_reg_3731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => add_ln840_10_fu_1221_p2(1),
      Q => add_ln840_10_reg_3731(1),
      R => '0'
    );
\add_ln840_14_reg_3741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_14_reg_3741_reg[1]_0\(0),
      Q => add_ln840_14_reg_3741(0),
      R => '0'
    );
\add_ln840_14_reg_3741_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_14_reg_3741_reg[1]_0\(1),
      Q => add_ln840_14_reg_3741(1),
      R => '0'
    );
\add_ln840_18_reg_3751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_18_reg_3751_reg[0]_0\(0),
      Q => add_ln840_18_reg_3751(0),
      R => '0'
    );
\add_ln840_18_reg_3751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => add_ln840_18_fu_1429_p2(1),
      Q => add_ln840_18_reg_3751(1),
      R => '0'
    );
\add_ln840_22_reg_3761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_22_reg_3761_reg[0]_0\(0),
      Q => add_ln840_22_reg_3761(0),
      R => '0'
    );
\add_ln840_22_reg_3761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => add_ln840_22_fu_1533_p2(1),
      Q => add_ln840_22_reg_3761(1),
      R => '0'
    );
\add_ln840_26_reg_3771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_26_reg_3771_reg[0]_0\(0),
      Q => add_ln840_26_reg_3771(0),
      R => '0'
    );
\add_ln840_26_reg_3771_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => add_ln840_26_fu_1637_p2(1),
      Q => add_ln840_26_reg_3771(1),
      R => '0'
    );
\add_ln840_2_reg_3711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_2_reg_3711_reg[1]_0\(0),
      Q => add_ln840_2_reg_3711(0),
      R => '0'
    );
\add_ln840_2_reg_3711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_2_reg_3711_reg[1]_0\(1),
      Q => add_ln840_2_reg_3711(1),
      R => '0'
    );
\add_ln840_30_reg_3781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_30_reg_3781_reg[0]_0\(0),
      Q => add_ln840_30_reg_3781(0),
      R => '0'
    );
\add_ln840_30_reg_3781_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => add_ln840_30_fu_1741_p2(1),
      Q => add_ln840_30_reg_3781(1),
      R => '0'
    );
\add_ln840_34_reg_3791_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_34_reg_3791_reg[0]_0\(0),
      Q => add_ln840_34_reg_3791(0),
      R => '0'
    );
\add_ln840_34_reg_3791_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => add_ln840_34_fu_1845_p2(1),
      Q => add_ln840_34_reg_3791(1),
      R => '0'
    );
\add_ln840_38_reg_3801_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_38_reg_3801_reg[1]_0\(0),
      Q => add_ln840_38_reg_3801(0),
      R => '0'
    );
\add_ln840_38_reg_3801_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_38_reg_3801_reg[1]_0\(1),
      Q => add_ln840_38_reg_3801(1),
      R => '0'
    );
\add_ln840_42_reg_3811_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_42_reg_3811_reg[0]_0\(0),
      Q => add_ln840_42_reg_3811(0),
      R => '0'
    );
\add_ln840_42_reg_3811_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => add_ln840_42_fu_2053_p2(1),
      Q => add_ln840_42_reg_3811(1),
      R => '0'
    );
\add_ln840_46_reg_3821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_46_reg_3821_reg[0]_0\(0),
      Q => add_ln840_46_reg_3821(0),
      R => '0'
    );
\add_ln840_46_reg_3821_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => add_ln840_46_fu_2157_p2(1),
      Q => add_ln840_46_reg_3821(1),
      R => '0'
    );
\add_ln840_50_reg_3831_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_50_reg_3831_reg[0]_0\(0),
      Q => add_ln840_50_reg_3831(0),
      R => '0'
    );
\add_ln840_50_reg_3831_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => add_ln840_50_fu_2261_p2(1),
      Q => add_ln840_50_reg_3831(1),
      R => '0'
    );
\add_ln840_54_reg_3841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_54_reg_3841_reg[1]_0\(0),
      Q => add_ln840_54_reg_3841(0),
      R => '0'
    );
\add_ln840_54_reg_3841_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_54_reg_3841_reg[1]_0\(1),
      Q => add_ln840_54_reg_3841(1),
      R => '0'
    );
\add_ln840_58_reg_3851_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_58_reg_3851_reg[0]_0\(0),
      Q => add_ln840_58_reg_3851(0),
      R => '0'
    );
\add_ln840_58_reg_3851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => add_ln840_58_fu_2469_p2(1),
      Q => add_ln840_58_reg_3851(1),
      R => '0'
    );
\add_ln840_62_reg_3861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_62_reg_3861_reg[1]_0\(0),
      Q => add_ln840_62_reg_3861(0),
      R => '0'
    );
\add_ln840_62_reg_3861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_62_reg_3861_reg[1]_0\(1),
      Q => add_ln840_62_reg_3861(1),
      R => '0'
    );
\add_ln840_6_reg_3721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => \add_ln840_6_reg_3721_reg[0]_0\(0),
      Q => add_ln840_6_reg_3721(0),
      R => '0'
    );
\add_ln840_6_reg_3721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => add_ln840_6_fu_1117_p2(1),
      Q => add_ln840_6_reg_3721(1),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAEAEAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => icmp_ln290_reg_3866_pp0_iter1_reg,
      I2 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I3 => Q(2),
      I4 => out_V_TREADY_int_regslice,
      I5 => ap_CS_iter2_fsm_state3,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE20"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => p_ZL7threshs_0_ce0,
      I2 => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3,
      I3 => icmp_ln249_reg_3674,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F5555"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(2),
      I3 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I4 => icmp_ln290_reg_3866_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_flow_control_loop_pipe_sequential_init
     port map (
      \B_V_data_1_payload_A_reg[3]\ => \B_V_data_1_payload_A_reg[3]\,
      \B_V_data_1_payload_B_reg[0]\ => \B_V_data_1_payload_B_reg[0]\,
      \B_V_data_1_payload_B_reg[0]_0\(0) => add_ln840_58_fu_2469_p2(1),
      \B_V_data_1_payload_B_reg[0]_1\(0) => add_ln840_50_fu_2261_p2(1),
      \B_V_data_1_payload_B_reg[0]_10\(0) => add_ln840_6_fu_1117_p2(1),
      \B_V_data_1_payload_B_reg[0]_2\(0) => add_ln840_46_fu_2157_p2(1),
      \B_V_data_1_payload_B_reg[0]_3\(0) => add_ln840_42_fu_2053_p2(1),
      \B_V_data_1_payload_B_reg[0]_4\(0) => add_ln840_34_fu_1845_p2(1),
      \B_V_data_1_payload_B_reg[0]_5\(0) => add_ln840_30_fu_1741_p2(1),
      \B_V_data_1_payload_B_reg[0]_6\(0) => add_ln840_26_fu_1637_p2(1),
      \B_V_data_1_payload_B_reg[0]_7\(0) => add_ln840_22_fu_1533_p2(1),
      \B_V_data_1_payload_B_reg[0]_8\(0) => add_ln840_18_fu_1429_p2(1),
      \B_V_data_1_payload_B_reg[0]_9\(0) => add_ln840_10_fu_1221_p2(1),
      \B_V_data_1_payload_B_reg[1]\ => \B_V_data_1_payload_B_reg[1]\,
      \B_V_data_1_payload_B_reg[2]\ => \B_V_data_1_payload_B_reg[2]\,
      \B_V_data_1_payload_B_reg[3]\ => \B_V_data_1_payload_B_reg[3]\,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg(2 downto 0) => Q(2 downto 0),
      B_V_data_1_sel_rd_reg_0 => B_V_data_1_sel_rd_reg,
      \B_V_data_1_state[1]_i_2_0\(0) => nf_1_fu_378,
      \B_V_data_1_state[1]_i_2_1\(0) => i_fu_246,
      \B_V_data_1_state_reg[0]\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_0\(0) => ap_condition_2521,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_4,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_5,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_6,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      E(0) => sf_fu_242,
      Q(31) => \sf_fu_242_reg_n_3_[31]\,
      Q(30) => \sf_fu_242_reg_n_3_[30]\,
      Q(29) => \sf_fu_242_reg_n_3_[29]\,
      Q(28) => \sf_fu_242_reg_n_3_[28]\,
      Q(27) => \sf_fu_242_reg_n_3_[27]\,
      Q(26) => \sf_fu_242_reg_n_3_[26]\,
      Q(25) => \sf_fu_242_reg_n_3_[25]\,
      Q(24) => \sf_fu_242_reg_n_3_[24]\,
      Q(23) => \sf_fu_242_reg_n_3_[23]\,
      Q(22) => \sf_fu_242_reg_n_3_[22]\,
      Q(21) => \sf_fu_242_reg_n_3_[21]\,
      Q(20) => \sf_fu_242_reg_n_3_[20]\,
      Q(19) => \sf_fu_242_reg_n_3_[19]\,
      Q(18) => \sf_fu_242_reg_n_3_[18]\,
      Q(17) => \sf_fu_242_reg_n_3_[17]\,
      Q(16) => \sf_fu_242_reg_n_3_[16]\,
      Q(15) => \sf_fu_242_reg_n_3_[15]\,
      Q(14) => \sf_fu_242_reg_n_3_[14]\,
      Q(13) => \sf_fu_242_reg_n_3_[13]\,
      Q(12) => \sf_fu_242_reg_n_3_[12]\,
      Q(11) => \sf_fu_242_reg_n_3_[11]\,
      Q(10) => \sf_fu_242_reg_n_3_[10]\,
      Q(9) => \sf_fu_242_reg_n_3_[9]\,
      Q(8) => \sf_fu_242_reg_n_3_[8]\,
      Q(7) => \sf_fu_242_reg_n_3_[7]\,
      Q(6) => \sf_fu_242_reg_n_3_[6]\,
      Q(5) => \sf_fu_242_reg_n_3_[5]\,
      Q(4) => \sf_fu_242_reg_n_3_[4]\,
      Q(3) => \sf_fu_242_reg_n_3_[3]\,
      Q(2) => \sf_fu_242_reg_n_3_[2]\,
      Q(1) => \sf_fu_242_reg_n_3_[1]\,
      Q(0) => \sf_fu_242_reg_n_3_[0]\,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_119,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_120,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_121,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      \add_ln840_10_reg_3731_reg[1]\ => \add_ln840_10_reg_3731_reg[1]_0\,
      \add_ln840_10_reg_3731_reg[1]_0\ => \add_ln840_10_reg_3731_reg[1]_1\,
      \add_ln840_10_reg_3731_reg[1]_1\ => \add_ln840_10_reg_3731_reg[1]_2\,
      \add_ln840_18_reg_3751_reg[1]\ => \add_ln840_18_reg_3751_reg[1]_0\,
      \add_ln840_18_reg_3751_reg[1]_0\ => \add_ln840_18_reg_3751_reg[1]_1\,
      \add_ln840_18_reg_3751_reg[1]_1\ => \add_ln840_18_reg_3751_reg[1]_2\,
      \add_ln840_22_reg_3761_reg[1]\ => \add_ln840_22_reg_3761_reg[1]_0\,
      \add_ln840_22_reg_3761_reg[1]_0\ => \add_ln840_22_reg_3761_reg[1]_1\,
      \add_ln840_22_reg_3761_reg[1]_1\ => \add_ln840_22_reg_3761_reg[1]_2\,
      \add_ln840_26_reg_3771_reg[1]\ => \add_ln840_26_reg_3771_reg[1]_0\,
      \add_ln840_26_reg_3771_reg[1]_0\ => \add_ln840_26_reg_3771_reg[1]_1\,
      \add_ln840_26_reg_3771_reg[1]_1\ => \add_ln840_26_reg_3771_reg[1]_2\,
      \add_ln840_2_reg_3711[1]_i_10_0\(3 downto 0) => inputBuf_V_4_fu_330(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_1\(3 downto 0) => inputBuf_V_5_fu_334(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_2\(3 downto 0) => inputBuf_V_6_fu_338(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_3\(3 downto 0) => inputBuf_V_7_fu_342(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_4\(3 downto 0) => inputBuf_V_fu_314(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_5\(3 downto 0) => inputBuf_V_1_fu_318(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_6\(3 downto 0) => inputBuf_V_2_fu_322(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_7\(3 downto 0) => inputBuf_V_3_fu_326(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_0\(3 downto 0) => inputBuf_V_14_fu_370(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_1\(3 downto 0) => inputBuf_V_15_fu_374(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_2\(3 downto 0) => inputBuf_V_12_fu_362(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_3\(3 downto 0) => inputBuf_V_13_fu_366(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_4\(3 downto 0) => inputBuf_V_10_fu_354(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_5\(3 downto 0) => inputBuf_V_11_fu_358(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_6\(3 downto 0) => inputBuf_V_8_fu_346(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_7\(3 downto 0) => inputBuf_V_9_fu_350(3 downto 0),
      \add_ln840_30_reg_3781_reg[1]\ => \add_ln840_30_reg_3781_reg[1]_0\,
      \add_ln840_30_reg_3781_reg[1]_0\ => \add_ln840_30_reg_3781_reg[1]_1\,
      \add_ln840_30_reg_3781_reg[1]_1\ => \add_ln840_30_reg_3781_reg[1]_2\,
      \add_ln840_34_reg_3791_reg[1]\ => \add_ln840_34_reg_3791_reg[1]_0\,
      \add_ln840_34_reg_3791_reg[1]_0\ => \add_ln840_34_reg_3791_reg[1]_1\,
      \add_ln840_34_reg_3791_reg[1]_1\ => \add_ln840_34_reg_3791_reg[1]_2\,
      \add_ln840_42_reg_3811_reg[1]\ => \add_ln840_42_reg_3811_reg[1]_0\,
      \add_ln840_42_reg_3811_reg[1]_0\ => \add_ln840_42_reg_3811_reg[1]_1\,
      \add_ln840_42_reg_3811_reg[1]_1\ => \add_ln840_42_reg_3811_reg[1]_2\,
      \add_ln840_46_reg_3821_reg[1]\ => \add_ln840_46_reg_3821_reg[1]_0\,
      \add_ln840_46_reg_3821_reg[1]_0\ => \add_ln840_46_reg_3821_reg[1]_1\,
      \add_ln840_46_reg_3821_reg[1]_1\ => \add_ln840_46_reg_3821_reg[1]_2\,
      \add_ln840_50_reg_3831_reg[1]\ => \add_ln840_50_reg_3831_reg[1]_0\,
      \add_ln840_50_reg_3831_reg[1]_0\ => \add_ln840_50_reg_3831_reg[1]_1\,
      \add_ln840_50_reg_3831_reg[1]_1\ => \add_ln840_50_reg_3831_reg[1]_2\,
      \add_ln840_58_reg_3851_reg[1]\ => \add_ln840_58_reg_3851_reg[1]_0\,
      \add_ln840_58_reg_3851_reg[1]_0\ => \add_ln840_58_reg_3851_reg[1]_1\,
      \add_ln840_58_reg_3851_reg[1]_1\ => \add_ln840_58_reg_3851_reg[1]_2\,
      \add_ln840_6_reg_3721_reg[1]\(3 downto 0) => \add_ln840_6_reg_3721_reg[1]_0\(3 downto 0),
      \add_ln840_6_reg_3721_reg[1]_0\(3 downto 0) => \add_ln840_6_reg_3721_reg[1]_1\(3 downto 0),
      \add_ln840_6_reg_3721_reg[1]_1\ => \add_ln840_6_reg_3721_reg[1]_2\,
      \add_ln840_6_reg_3721_reg[1]_2\ => \add_ln840_6_reg_3721_reg[1]_3\,
      \add_ln840_6_reg_3721_reg[1]_3\ => \add_ln840_6_reg_3721_reg[1]_4\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_nf_2__0\(29 downto 0) => \ap_sig_allocacmp_nf_2__0\(31 downto 2),
      grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg(0) => nf_fu_2596_p2(0),
      \i_fu_246_reg[4]\ => \i_fu_246_reg[4]_0\,
      \i_fu_246_reg[6]\(6) => \i_fu_246_reg_n_3_[6]\,
      \i_fu_246_reg[6]\(5) => \i_fu_246_reg_n_3_[5]\,
      \i_fu_246_reg[6]\(4) => \i_fu_246_reg_n_3_[4]\,
      \i_fu_246_reg[6]\(3) => \i_fu_246_reg_n_3_[3]\,
      \i_fu_246_reg[6]\(2) => \i_fu_246_reg_n_3_[2]\,
      \i_fu_246_reg[6]\(1) => \i_fu_246_reg_n_3_[1]\,
      \i_fu_246_reg[6]\(0) => \i_fu_246_reg_n_3_[0]\,
      icmp_ln249_fu_672_p2 => icmp_ln249_fu_672_p2,
      icmp_ln249_reg_3674_pp0_iter1_reg => icmp_ln249_reg_3674_pp0_iter1_reg,
      \icmp_ln272_reg_3686_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_25,
      \icmp_ln272_reg_3686_reg[0]_0\ => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      icmp_ln290_fu_2585_p2 => icmp_ln290_fu_2585_p2,
      icmp_ln290_reg_3866_pp0_iter1_reg => icmp_ln290_reg_3866_pp0_iter1_reg,
      \icmp_ln290_reg_3866_reg[0]\ => \icmp_ln290_reg_3866[0]_i_7_n_3\,
      \icmp_ln290_reg_3866_reg[0]_0\(2 downto 1) => sf_2_fu_2579_p2(5 downto 4),
      \icmp_ln290_reg_3866_reg[0]_0\(0) => sf_2_fu_2579_p2(1),
      \icmp_ln290_reg_3866_reg[0]_1\ => \icmp_ln290_reg_3866[0]_i_4_n_3\,
      \icmp_ln290_reg_3866_reg[0]_2\ => \icmp_ln290_reg_3866[0]_i_5_n_3\,
      \icmp_ln290_reg_3866_reg[0]_3\ => \icmp_ln290_reg_3866[0]_i_6_n_3\,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \nf_1_fu_378[31]_i_2_0\ => \nf_1_fu_378[31]_i_7_n_3\,
      \nf_1_fu_378[31]_i_2_1\(2 downto 1) => nf_fu_2596_p2(10 downto 9),
      \nf_1_fu_378[31]_i_2_1\(0) => nf_fu_2596_p2(1),
      \nf_1_fu_378_reg[0]\ => \nf_1_fu_378[31]_i_4_n_3\,
      \nf_1_fu_378_reg[0]_0\ => \nf_1_fu_378[31]_i_5_n_3\,
      \nf_1_fu_378_reg[0]_1\ => \nf_1_fu_378[31]_i_6_n_3\,
      \nf_1_fu_378_reg[1]\(1 downto 0) => ap_sig_allocacmp_nf_2(1 downto 0),
      \nf_1_fu_378_reg[1]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_122,
      \nf_1_fu_378_reg[31]\(31) => \nf_1_fu_378_reg_n_3_[31]\,
      \nf_1_fu_378_reg[31]\(30) => \nf_1_fu_378_reg_n_3_[30]\,
      \nf_1_fu_378_reg[31]\(29) => \nf_1_fu_378_reg_n_3_[29]\,
      \nf_1_fu_378_reg[31]\(28) => \nf_1_fu_378_reg_n_3_[28]\,
      \nf_1_fu_378_reg[31]\(27) => \nf_1_fu_378_reg_n_3_[27]\,
      \nf_1_fu_378_reg[31]\(26) => \nf_1_fu_378_reg_n_3_[26]\,
      \nf_1_fu_378_reg[31]\(25) => \nf_1_fu_378_reg_n_3_[25]\,
      \nf_1_fu_378_reg[31]\(24) => \nf_1_fu_378_reg_n_3_[24]\,
      \nf_1_fu_378_reg[31]\(23) => \nf_1_fu_378_reg_n_3_[23]\,
      \nf_1_fu_378_reg[31]\(22) => \nf_1_fu_378_reg_n_3_[22]\,
      \nf_1_fu_378_reg[31]\(21) => \nf_1_fu_378_reg_n_3_[21]\,
      \nf_1_fu_378_reg[31]\(20) => \nf_1_fu_378_reg_n_3_[20]\,
      \nf_1_fu_378_reg[31]\(19) => \nf_1_fu_378_reg_n_3_[19]\,
      \nf_1_fu_378_reg[31]\(18) => \nf_1_fu_378_reg_n_3_[18]\,
      \nf_1_fu_378_reg[31]\(17) => \nf_1_fu_378_reg_n_3_[17]\,
      \nf_1_fu_378_reg[31]\(16) => \nf_1_fu_378_reg_n_3_[16]\,
      \nf_1_fu_378_reg[31]\(15) => \nf_1_fu_378_reg_n_3_[15]\,
      \nf_1_fu_378_reg[31]\(14) => \nf_1_fu_378_reg_n_3_[14]\,
      \nf_1_fu_378_reg[31]\(13) => \nf_1_fu_378_reg_n_3_[13]\,
      \nf_1_fu_378_reg[31]\(12) => \nf_1_fu_378_reg_n_3_[12]\,
      \nf_1_fu_378_reg[31]\(11) => \nf_1_fu_378_reg_n_3_[11]\,
      \nf_1_fu_378_reg[31]\(10) => \nf_1_fu_378_reg_n_3_[10]\,
      \nf_1_fu_378_reg[31]\(9) => \nf_1_fu_378_reg_n_3_[9]\,
      \nf_1_fu_378_reg[31]\(8) => \nf_1_fu_378_reg_n_3_[8]\,
      \nf_1_fu_378_reg[31]\(7) => \nf_1_fu_378_reg_n_3_[7]\,
      \nf_1_fu_378_reg[31]\(6) => \nf_1_fu_378_reg_n_3_[6]\,
      \nf_1_fu_378_reg[31]\(5) => \nf_1_fu_378_reg_n_3_[5]\,
      \nf_1_fu_378_reg[31]\(4) => \nf_1_fu_378_reg_n_3_[4]\,
      \nf_1_fu_378_reg[31]\(3) => \nf_1_fu_378_reg_n_3_[3]\,
      \nf_1_fu_378_reg[31]\(2) => \nf_1_fu_378_reg_n_3_[2]\,
      \nf_1_fu_378_reg[31]\(1) => \nf_1_fu_378_reg_n_3_[1]\,
      \nf_1_fu_378_reg[31]\(0) => \nf_1_fu_378_reg_n_3_[0]\,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      sf_2_fu_2579_p2(0) => sf_2_fu_2579_p2(0),
      \sf_fu_242_reg[1]\(0) => inputBuf_V_3_fu_3260,
      \sf_fu_242_reg[1]_0\(0) => inputBuf_V_7_fu_3420,
      \sf_fu_242_reg[1]_1\(0) => inputBuf_V_11_fu_3580,
      \sf_fu_242_reg[1]_2\(0) => inputBuf_V_15_fu_3740,
      \sf_fu_242_reg[1]_3\(0) => inputBuf_V_14_fu_3700,
      \sf_fu_242_reg[1]_4\(0) => inputBuf_V_10_fu_3540,
      \sf_fu_242_reg[1]_5\(0) => inputBuf_V_6_fu_3380,
      \sf_fu_242_reg[1]_6\(0) => inputBuf_V_2_fu_3220,
      \sf_fu_242_reg[2]\(0) => inputBuf_V_1_fu_3180,
      \sf_fu_242_reg[2]_0\(0) => inputBuf_V_9_fu_3500,
      \sf_fu_242_reg[2]_1\(0) => inputBuf_V_8_fu_3460,
      \sf_fu_242_reg[2]_2\(0) => inputBuf_V_fu_3140,
      \sf_fu_242_reg[31]\(28 downto 1) => ap_sig_allocacmp_sf_1(31 downto 4),
      \sf_fu_242_reg[31]\(0) => ap_sig_allocacmp_sf_1(0),
      \sf_fu_242_reg[3]\(0) => inputBuf_V_5_fu_3340,
      \sf_fu_242_reg[3]_0\(0) => inputBuf_V_13_fu_3660,
      \sf_fu_242_reg[3]_1\(0) => inputBuf_V_12_fu_3620,
      \sf_fu_242_reg[3]_2\(0) => inputBuf_V_4_fu_3300,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
\i_fu_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \i_fu_246_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \i_fu_246_reg_n_3_[1]\,
      R => '0'
    );
\i_fu_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \i_fu_246_reg_n_3_[2]\,
      R => '0'
    );
\i_fu_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \i_fu_246_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \i_fu_246_reg_n_3_[4]\,
      R => '0'
    );
\i_fu_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \i_fu_246_reg_n_3_[5]\,
      R => '0'
    );
\i_fu_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \i_fu_246_reg_n_3_[6]\,
      R => '0'
    );
icmp_ln1039_10_fu_3332_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_10_fu_3332_p2,
      CO(2) => icmp_ln1039_10_fu_3332_p2_carry_n_4,
      CO(1) => icmp_ln1039_10_fu_3332_p2_carry_n_5,
      CO(0) => icmp_ln1039_10_fu_3332_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_43_reg_3920(7),
      DI(2) => p_ZL7threshs_10_U_n_5,
      DI(1) => p_ZL7threshs_10_U_n_6,
      DI(0) => p_ZL7threshs_2_U_n_16,
      O(3 downto 0) => NLW_icmp_ln1039_10_fu_3332_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_10_fu_3332_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_10_U_n_3,
      S(1) => p_ZL7threshs_10_U_n_4,
      S(0) => p_ZL7threshs_2_U_n_15
    );
\icmp_ln1039_10_fu_3332_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_10_fu_3332_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_10_fu_3332_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_10_fu_3332_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(10),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_10_fu_3332_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_43_reg_3920(6),
      I1 => add_ln840_43_reg_3920(7),
      O => icmp_ln1039_10_fu_3332_p2_carry_i_4_n_3
    );
icmp_ln1039_11_fu_3347_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_11_fu_3347_p2,
      CO(2) => icmp_ln1039_11_fu_3347_p2_carry_n_4,
      CO(1) => icmp_ln1039_11_fu_3347_p2_carry_n_5,
      CO(0) => icmp_ln1039_11_fu_3347_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_47_reg_3925(7),
      DI(2) => p_ZL7threshs_11_U_n_6,
      DI(1) => p_ZL7threshs_11_U_n_7,
      DI(0) => p_ZL7threshs_11_U_n_8,
      O(3 downto 0) => NLW_icmp_ln1039_11_fu_3347_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_11_fu_3347_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_11_U_n_3,
      S(1) => p_ZL7threshs_11_U_n_4,
      S(0) => p_ZL7threshs_11_U_n_5
    );
\icmp_ln1039_11_fu_3347_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_11_fu_3347_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_11_fu_3347_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_11_fu_3347_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(11),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_11_fu_3347_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_47_reg_3925(6),
      I1 => add_ln840_47_reg_3925(7),
      O => icmp_ln1039_11_fu_3347_p2_carry_i_4_n_3
    );
icmp_ln1039_12_fu_3362_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_12_fu_3362_p2,
      CO(2) => icmp_ln1039_12_fu_3362_p2_carry_n_4,
      CO(1) => icmp_ln1039_12_fu_3362_p2_carry_n_5,
      CO(0) => icmp_ln1039_12_fu_3362_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_51_reg_3930(7),
      DI(2) => p_ZL7threshs_8_U_n_7,
      DI(1) => p_ZL7threshs_8_U_n_8,
      DI(0) => p_ZL7threshs_0_U_n_12,
      O(3 downto 0) => NLW_icmp_ln1039_12_fu_3362_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_12_fu_3362_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_8_U_n_5,
      S(1) => p_ZL7threshs_8_U_n_6,
      S(0) => p_ZL7threshs_0_U_n_11
    );
\icmp_ln1039_12_fu_3362_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_12_fu_3362_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_12_fu_3362_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_12_fu_3362_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(12),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_12_fu_3362_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_51_reg_3930(6),
      I1 => add_ln840_51_reg_3930(7),
      O => icmp_ln1039_12_fu_3362_p2_carry_i_4_n_3
    );
icmp_ln1039_13_fu_3377_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_13_fu_3377_p2,
      CO(2) => icmp_ln1039_13_fu_3377_p2_carry_n_4,
      CO(1) => icmp_ln1039_13_fu_3377_p2_carry_n_5,
      CO(0) => icmp_ln1039_13_fu_3377_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_55_reg_3935(7),
      DI(2) => p_ZL7threshs_3_U_n_43,
      DI(1) => p_ZL7threshs_3_U_n_44,
      DI(0) => p_ZL7threshs_3_U_n_45,
      O(3 downto 0) => NLW_icmp_ln1039_13_fu_3377_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_13_fu_3377_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_3_U_n_40,
      S(1) => p_ZL7threshs_3_U_n_41,
      S(0) => p_ZL7threshs_3_U_n_42
    );
\icmp_ln1039_13_fu_3377_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_13_fu_3377_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_13_fu_3377_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_13_fu_3377_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(13),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_13_fu_3377_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_55_reg_3935(6),
      I1 => add_ln840_55_reg_3935(7),
      O => icmp_ln1039_13_fu_3377_p2_carry_i_4_n_3
    );
icmp_ln1039_14_fu_3392_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_14_fu_3392_p2,
      CO(2) => icmp_ln1039_14_fu_3392_p2_carry_n_4,
      CO(1) => icmp_ln1039_14_fu_3392_p2_carry_n_5,
      CO(0) => icmp_ln1039_14_fu_3392_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_59_reg_3940(7),
      DI(2) => p_ZL7threshs_3_U_n_11,
      DI(1) => p_ZL7threshs_2_U_n_18,
      DI(0) => p_ZL7threshs_3_U_n_12,
      O(3 downto 0) => NLW_icmp_ln1039_14_fu_3392_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_14_fu_3392_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_3_U_n_46,
      S(1) => p_ZL7threshs_2_U_n_17,
      S(0) => p_ZL7threshs_3_U_n_47
    );
\icmp_ln1039_14_fu_3392_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_14_fu_3392_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_14_fu_3392_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_14_fu_3392_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(14),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_14_fu_3392_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_59_reg_3940(6),
      I1 => add_ln840_59_reg_3940(7),
      O => icmp_ln1039_14_fu_3392_p2_carry_i_4_n_3
    );
icmp_ln1039_15_fu_3407_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_15_fu_3407_p2,
      CO(2) => icmp_ln1039_15_fu_3407_p2_carry_n_4,
      CO(1) => icmp_ln1039_15_fu_3407_p2_carry_n_5,
      CO(0) => icmp_ln1039_15_fu_3407_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_63_reg_3945(7),
      DI(2) => p_ZL7threshs_3_U_n_51,
      DI(1) => p_ZL7threshs_3_U_n_52,
      DI(0) => p_ZL7threshs_3_U_n_53,
      O(3 downto 0) => NLW_icmp_ln1039_15_fu_3407_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_15_fu_3407_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_3_U_n_48,
      S(1) => p_ZL7threshs_3_U_n_49,
      S(0) => p_ZL7threshs_3_U_n_50
    );
\icmp_ln1039_15_fu_3407_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_15_fu_3407_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_15_fu_3407_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_15_fu_3407_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(15),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_15_fu_3407_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_63_reg_3945(6),
      I1 => add_ln840_63_reg_3945(7),
      O => icmp_ln1039_15_fu_3407_p2_carry_i_4_n_3
    );
icmp_ln1039_1_fu_3197_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_1_fu_3197_p2,
      CO(2) => icmp_ln1039_1_fu_3197_p2_carry_n_4,
      CO(1) => icmp_ln1039_1_fu_3197_p2_carry_n_5,
      CO(0) => icmp_ln1039_1_fu_3197_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_7_reg_3875(7),
      DI(2) => p_ZL7threshs_1_U_n_7,
      DI(1) => p_ZL7threshs_2_U_n_10,
      DI(0) => p_ZL7threshs_1_U_n_8,
      O(3 downto 0) => NLW_icmp_ln1039_1_fu_3197_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_1_fu_3197_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_1_U_n_5,
      S(1) => p_ZL7threshs_2_U_n_9,
      S(0) => p_ZL7threshs_1_U_n_6
    );
\icmp_ln1039_1_fu_3197_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_1_fu_3197_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_1_fu_3197_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_1_fu_3197_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(1),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_1_fu_3197_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_7_reg_3875(6),
      I1 => add_ln840_7_reg_3875(7),
      O => icmp_ln1039_1_fu_3197_p2_carry_i_4_n_3
    );
icmp_ln1039_2_fu_3212_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_2_fu_3212_p2,
      CO(2) => icmp_ln1039_2_fu_3212_p2_carry_n_4,
      CO(1) => icmp_ln1039_2_fu_3212_p2_carry_n_5,
      CO(0) => icmp_ln1039_2_fu_3212_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_11_reg_3880(7),
      DI(2) => p_ZL7threshs_2_U_n_13,
      DI(1) => p_ZL7threshs_2_U_n_14,
      DI(0) => p_ZL7threshs_3_U_n_20,
      O(3 downto 0) => NLW_icmp_ln1039_2_fu_3212_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_2_fu_3212_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_2_U_n_11,
      S(1) => p_ZL7threshs_2_U_n_12,
      S(0) => p_ZL7threshs_3_U_n_21
    );
\icmp_ln1039_2_fu_3212_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_2_fu_3212_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_2_fu_3212_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_2_fu_3212_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(2),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_2_fu_3212_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_11_reg_3880(6),
      I1 => add_ln840_11_reg_3880(7),
      O => icmp_ln1039_2_fu_3212_p2_carry_i_4_n_3
    );
icmp_ln1039_3_fu_3227_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_3_fu_3227_p2,
      CO(2) => icmp_ln1039_3_fu_3227_p2_carry_n_4,
      CO(1) => icmp_ln1039_3_fu_3227_p2_carry_n_5,
      CO(0) => icmp_ln1039_3_fu_3227_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_15_reg_3885(7),
      DI(2) => p_ZL7threshs_3_U_n_25,
      DI(1) => p_ZL7threshs_3_U_n_26,
      DI(0) => p_ZL7threshs_3_U_n_27,
      O(3 downto 0) => NLW_icmp_ln1039_3_fu_3227_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_3_fu_3227_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_3_U_n_22,
      S(1) => p_ZL7threshs_3_U_n_23,
      S(0) => p_ZL7threshs_3_U_n_24
    );
\icmp_ln1039_3_fu_3227_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_3_fu_3227_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_3_fu_3227_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_3_fu_3227_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(3),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_3_fu_3227_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_15_reg_3885(6),
      I1 => add_ln840_15_reg_3885(7),
      O => icmp_ln1039_3_fu_3227_p2_carry_i_4_n_3
    );
icmp_ln1039_4_fu_3242_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_4_fu_3242_p2,
      CO(2) => icmp_ln1039_4_fu_3242_p2_carry_n_4,
      CO(1) => icmp_ln1039_4_fu_3242_p2_carry_n_5,
      CO(0) => icmp_ln1039_4_fu_3242_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_19_reg_3890(7),
      DI(2) => p_ZL7threshs_1_U_n_11,
      DI(1) => p_ZL7threshs_1_U_n_12,
      DI(0) => p_ZL7threshs_3_U_n_29,
      O(3 downto 0) => NLW_icmp_ln1039_4_fu_3242_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_4_fu_3242_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_1_U_n_9,
      S(1) => p_ZL7threshs_1_U_n_10,
      S(0) => p_ZL7threshs_3_U_n_28
    );
\icmp_ln1039_4_fu_3242_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_4_fu_3242_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_4_fu_3242_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_4_fu_3242_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(4),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_4_fu_3242_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_19_reg_3890(6),
      I1 => add_ln840_19_reg_3890(7),
      O => icmp_ln1039_4_fu_3242_p2_carry_i_4_n_3
    );
icmp_ln1039_5_fu_3257_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_5_fu_3257_p2,
      CO(2) => icmp_ln1039_5_fu_3257_p2_carry_n_4,
      CO(1) => icmp_ln1039_5_fu_3257_p2_carry_n_5,
      CO(0) => icmp_ln1039_5_fu_3257_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_23_reg_3895(7),
      DI(2) => p_ZL7threshs_3_U_n_33,
      DI(1) => p_ZL7threshs_3_U_n_34,
      DI(0) => p_ZL7threshs_3_U_n_35,
      O(3 downto 0) => NLW_icmp_ln1039_5_fu_3257_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_5_fu_3257_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_3_U_n_30,
      S(1) => p_ZL7threshs_3_U_n_31,
      S(0) => p_ZL7threshs_3_U_n_32
    );
\icmp_ln1039_5_fu_3257_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_5_fu_3257_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_5_fu_3257_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_5_fu_3257_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(5),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_5_fu_3257_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_23_reg_3895(6),
      I1 => add_ln840_23_reg_3895(7),
      O => icmp_ln1039_5_fu_3257_p2_carry_i_4_n_3
    );
icmp_ln1039_6_fu_3272_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_6_fu_3272_p2,
      CO(2) => icmp_ln1039_6_fu_3272_p2_carry_n_4,
      CO(1) => icmp_ln1039_6_fu_3272_p2_carry_n_5,
      CO(0) => icmp_ln1039_6_fu_3272_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_27_reg_3900(7),
      DI(2) => p_ZL7threshs_6_U_n_9,
      DI(1) => p_ZL7threshs_6_U_n_10,
      DI(0) => p_ZL7threshs_3_U_n_37,
      O(3 downto 0) => NLW_icmp_ln1039_6_fu_3272_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_6_fu_3272_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_6_U_n_7,
      S(1) => p_ZL7threshs_6_U_n_8,
      S(0) => p_ZL7threshs_3_U_n_36
    );
\icmp_ln1039_6_fu_3272_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_6_fu_3272_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_6_fu_3272_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_6_fu_3272_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(6),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_6_fu_3272_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_27_reg_3900(6),
      I1 => add_ln840_27_reg_3900(7),
      O => icmp_ln1039_6_fu_3272_p2_carry_i_4_n_3
    );
icmp_ln1039_7_fu_3287_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_7_fu_3287_p2,
      CO(2) => icmp_ln1039_7_fu_3287_p2_carry_n_4,
      CO(1) => icmp_ln1039_7_fu_3287_p2_carry_n_5,
      CO(0) => icmp_ln1039_7_fu_3287_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_31_reg_3905(7),
      DI(2) => p_ZL7threshs_3_U_n_13,
      DI(1) => p_ZL7threshs_3_U_n_14,
      DI(0) => p_ZL7threshs_3_U_n_15,
      O(3 downto 0) => NLW_icmp_ln1039_7_fu_3287_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_7_fu_3287_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_3_U_n_8,
      S(1) => p_ZL7threshs_3_U_n_9,
      S(0) => p_ZL7threshs_3_U_n_10
    );
\icmp_ln1039_7_fu_3287_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_7_fu_3287_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_7_fu_3287_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_7_fu_3287_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(7),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_7_fu_3287_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_31_reg_3905(6),
      I1 => add_ln840_31_reg_3905(7),
      O => icmp_ln1039_7_fu_3287_p2_carry_i_4_n_3
    );
icmp_ln1039_8_fu_3302_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_8_fu_3302_p2,
      CO(2) => icmp_ln1039_8_fu_3302_p2_carry_n_4,
      CO(1) => icmp_ln1039_8_fu_3302_p2_carry_n_5,
      CO(0) => icmp_ln1039_8_fu_3302_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_35_reg_3910(7),
      DI(2) => p_ZL7threshs_3_U_n_39,
      DI(1) => p_ZL7threshs_0_U_n_8,
      DI(0) => p_ZL7threshs_8_U_n_3,
      O(3 downto 0) => NLW_icmp_ln1039_8_fu_3302_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_8_fu_3302_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_3_U_n_38,
      S(1) => p_ZL7threshs_0_U_n_7,
      S(0) => p_ZL7threshs_8_U_n_4
    );
\icmp_ln1039_8_fu_3302_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_8_fu_3302_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_8_fu_3302_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_8_fu_3302_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(8),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_8_fu_3302_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_35_reg_3910(6),
      I1 => add_ln840_35_reg_3910(7),
      O => icmp_ln1039_8_fu_3302_p2_carry_i_4_n_3
    );
icmp_ln1039_9_fu_3317_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_9_fu_3317_p2,
      CO(2) => icmp_ln1039_9_fu_3317_p2_carry_n_4,
      CO(1) => icmp_ln1039_9_fu_3317_p2_carry_n_5,
      CO(0) => icmp_ln1039_9_fu_3317_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_39_reg_3915(7),
      DI(2) => icmp_ln1039_9_fu_3317_p2_carry_i_1_n_3,
      DI(1) => p_ZL7threshs_1_U_n_13,
      DI(0) => p_ZL7threshs_0_U_n_10,
      O(3 downto 0) => NLW_icmp_ln1039_9_fu_3317_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_9_fu_3317_p2_carry_i_4_n_3,
      S(2) => icmp_ln1039_9_fu_3317_p2_carry_i_5_n_3,
      S(1) => p_ZL7threshs_1_U_n_14,
      S(0) => p_ZL7threshs_0_U_n_9
    );
\icmp_ln1039_9_fu_3317_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_9_fu_3317_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_9_fu_3317_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_9_fu_3317_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(9),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_9_fu_3317_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_39_reg_3915(4),
      I1 => add_ln840_39_reg_3915(5),
      O => icmp_ln1039_9_fu_3317_p2_carry_i_1_n_3
    );
icmp_ln1039_9_fu_3317_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_39_reg_3915(6),
      I1 => add_ln840_39_reg_3915(7),
      O => icmp_ln1039_9_fu_3317_p2_carry_i_4_n_3
    );
icmp_ln1039_9_fu_3317_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_39_reg_3915(4),
      I1 => add_ln840_39_reg_3915(5),
      O => icmp_ln1039_9_fu_3317_p2_carry_i_5_n_3
    );
icmp_ln1039_fu_3182_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_fu_3182_p2,
      CO(2) => icmp_ln1039_fu_3182_p2_carry_n_4,
      CO(1) => icmp_ln1039_fu_3182_p2_carry_n_5,
      CO(0) => icmp_ln1039_fu_3182_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_3_reg_3870(7),
      DI(2) => p_ZL7threshs_2_U_n_8,
      DI(1) => p_ZL7threshs_3_U_n_18,
      DI(0) => p_ZL7threshs_3_U_n_19,
      O(3 downto 0) => NLW_icmp_ln1039_fu_3182_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_fu_3182_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_2_U_n_7,
      S(1) => p_ZL7threshs_3_U_n_16,
      S(0) => p_ZL7threshs_3_U_n_17
    );
\icmp_ln1039_fu_3182_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_fu_3182_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_fu_3182_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_fu_3182_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(0),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_fu_3182_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_3_reg_3870(6),
      I1 => add_ln840_3_reg_3870(7),
      O => icmp_ln1039_fu_3182_p2_carry_i_4_n_3
    );
\icmp_ln249_reg_3674_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => icmp_ln249_reg_3674,
      Q => icmp_ln249_reg_3674_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln249_reg_3674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2521,
      D => icmp_ln249_fu_672_p2,
      Q => icmp_ln249_reg_3674,
      R => '0'
    );
\icmp_ln272_reg_3686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln290_reg_3866[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(26),
      I1 => sf_2_fu_2579_p2(22),
      I2 => sf_2_fu_2579_p2(16),
      I3 => sf_2_fu_2579_p2(6),
      O => \icmp_ln290_reg_3866[0]_i_10_n_3\
    );
\icmp_ln290_reg_3866[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(23),
      I1 => sf_2_fu_2579_p2(28),
      I2 => sf_2_fu_2579_p2(27),
      I3 => sf_2_fu_2579_p2(25),
      I4 => \icmp_ln290_reg_3866[0]_i_8_n_3\,
      O => \icmp_ln290_reg_3866[0]_i_4_n_3\
    );
\icmp_ln290_reg_3866[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(17),
      I1 => sf_2_fu_2579_p2(30),
      I2 => sf_2_fu_2579_p2(8),
      I3 => sf_2_fu_2579_p2(31),
      I4 => \icmp_ln290_reg_3866[0]_i_9_n_3\,
      O => \icmp_ln290_reg_3866[0]_i_5_n_3\
    );
\icmp_ln290_reg_3866[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(11),
      I1 => sf_2_fu_2579_p2(14),
      I2 => sf_2_fu_2579_p2(13),
      I3 => sf_2_fu_2579_p2(21),
      I4 => \icmp_ln290_reg_3866[0]_i_10_n_3\,
      O => \icmp_ln290_reg_3866[0]_i_6_n_3\
    );
\icmp_ln290_reg_3866[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(24),
      I1 => sf_2_fu_2579_p2(10),
      I2 => sf_2_fu_2579_p2(29),
      I3 => sf_2_fu_2579_p2(12),
      O => \icmp_ln290_reg_3866[0]_i_7_n_3\
    );
\icmp_ln290_reg_3866[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(19),
      I1 => sf_2_fu_2579_p2(2),
      I2 => sf_2_fu_2579_p2(20),
      I3 => sf_2_fu_2579_p2(15),
      O => \icmp_ln290_reg_3866[0]_i_8_n_3\
    );
\icmp_ln290_reg_3866[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(7),
      I1 => sf_2_fu_2579_p2(3),
      I2 => sf_2_fu_2579_p2(18),
      I3 => sf_2_fu_2579_p2(9),
      O => \icmp_ln290_reg_3866[0]_i_9_n_3\
    );
\icmp_ln290_reg_3866_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => icmp_ln290_reg_3866,
      Q => icmp_ln290_reg_3866_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln290_reg_3866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => icmp_ln290_fu_2585_p2,
      Q => icmp_ln290_reg_3866,
      R => '0'
    );
\inputBuf_V_10_fu_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_3540,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_10_fu_354(0),
      R => '0'
    );
\inputBuf_V_10_fu_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_3540,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_10_fu_354(1),
      R => '0'
    );
\inputBuf_V_10_fu_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_3540,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_10_fu_354(2),
      R => '0'
    );
\inputBuf_V_10_fu_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_3540,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_10_fu_354(3),
      R => '0'
    );
\inputBuf_V_11_fu_358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_3580,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_11_fu_358(0),
      R => '0'
    );
\inputBuf_V_11_fu_358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_3580,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_11_fu_358(1),
      R => '0'
    );
\inputBuf_V_11_fu_358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_3580,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_11_fu_358(2),
      R => '0'
    );
\inputBuf_V_11_fu_358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_3580,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_11_fu_358(3),
      R => '0'
    );
\inputBuf_V_12_fu_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_3620,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_12_fu_362(0),
      R => '0'
    );
\inputBuf_V_12_fu_362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_3620,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_12_fu_362(1),
      R => '0'
    );
\inputBuf_V_12_fu_362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_3620,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_12_fu_362(2),
      R => '0'
    );
\inputBuf_V_12_fu_362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_3620,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_12_fu_362(3),
      R => '0'
    );
\inputBuf_V_13_fu_366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_3660,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_13_fu_366(0),
      R => '0'
    );
\inputBuf_V_13_fu_366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_3660,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_13_fu_366(1),
      R => '0'
    );
\inputBuf_V_13_fu_366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_3660,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_13_fu_366(2),
      R => '0'
    );
\inputBuf_V_13_fu_366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_3660,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_13_fu_366(3),
      R => '0'
    );
\inputBuf_V_14_fu_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_3700,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_14_fu_370(0),
      R => '0'
    );
\inputBuf_V_14_fu_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_3700,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_14_fu_370(1),
      R => '0'
    );
\inputBuf_V_14_fu_370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_3700,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_14_fu_370(2),
      R => '0'
    );
\inputBuf_V_14_fu_370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_3700,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_14_fu_370(3),
      R => '0'
    );
\inputBuf_V_15_fu_374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_3740,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_15_fu_374(0),
      R => '0'
    );
\inputBuf_V_15_fu_374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_3740,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_15_fu_374(1),
      R => '0'
    );
\inputBuf_V_15_fu_374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_3740,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_15_fu_374(2),
      R => '0'
    );
\inputBuf_V_15_fu_374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_3740,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_15_fu_374(3),
      R => '0'
    );
\inputBuf_V_1_fu_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_3180,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_1_fu_318(0),
      R => '0'
    );
\inputBuf_V_1_fu_318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_3180,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_1_fu_318(1),
      R => '0'
    );
\inputBuf_V_1_fu_318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_3180,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_1_fu_318(2),
      R => '0'
    );
\inputBuf_V_1_fu_318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_3180,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_1_fu_318(3),
      R => '0'
    );
\inputBuf_V_2_fu_322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_3220,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_2_fu_322(0),
      R => '0'
    );
\inputBuf_V_2_fu_322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_3220,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_2_fu_322(1),
      R => '0'
    );
\inputBuf_V_2_fu_322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_3220,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_2_fu_322(2),
      R => '0'
    );
\inputBuf_V_2_fu_322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_3220,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_2_fu_322(3),
      R => '0'
    );
\inputBuf_V_3_fu_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_3260,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_3_fu_326(0),
      R => '0'
    );
\inputBuf_V_3_fu_326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_3260,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_3_fu_326(1),
      R => '0'
    );
\inputBuf_V_3_fu_326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_3260,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_3_fu_326(2),
      R => '0'
    );
\inputBuf_V_3_fu_326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_3260,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_3_fu_326(3),
      R => '0'
    );
\inputBuf_V_4_fu_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_3300,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_4_fu_330(0),
      R => '0'
    );
\inputBuf_V_4_fu_330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_3300,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_4_fu_330(1),
      R => '0'
    );
\inputBuf_V_4_fu_330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_3300,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_4_fu_330(2),
      R => '0'
    );
\inputBuf_V_4_fu_330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_3300,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_4_fu_330(3),
      R => '0'
    );
\inputBuf_V_5_fu_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_3340,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_5_fu_334(0),
      R => '0'
    );
\inputBuf_V_5_fu_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_3340,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_5_fu_334(1),
      R => '0'
    );
\inputBuf_V_5_fu_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_3340,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_5_fu_334(2),
      R => '0'
    );
\inputBuf_V_5_fu_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_3340,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_5_fu_334(3),
      R => '0'
    );
\inputBuf_V_6_fu_338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_3380,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_6_fu_338(0),
      R => '0'
    );
\inputBuf_V_6_fu_338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_3380,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_6_fu_338(1),
      R => '0'
    );
\inputBuf_V_6_fu_338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_3380,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_6_fu_338(2),
      R => '0'
    );
\inputBuf_V_6_fu_338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_3380,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_6_fu_338(3),
      R => '0'
    );
\inputBuf_V_7_fu_342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_3420,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_7_fu_342(0),
      R => '0'
    );
\inputBuf_V_7_fu_342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_3420,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_7_fu_342(1),
      R => '0'
    );
\inputBuf_V_7_fu_342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_3420,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_7_fu_342(2),
      R => '0'
    );
\inputBuf_V_7_fu_342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_3420,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_7_fu_342(3),
      R => '0'
    );
\inputBuf_V_8_fu_346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_3460,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_8_fu_346(0),
      R => '0'
    );
\inputBuf_V_8_fu_346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_3460,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_8_fu_346(1),
      R => '0'
    );
\inputBuf_V_8_fu_346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_3460,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_8_fu_346(2),
      R => '0'
    );
\inputBuf_V_8_fu_346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_3460,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_8_fu_346(3),
      R => '0'
    );
\inputBuf_V_9_fu_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_3500,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_9_fu_350(0),
      R => '0'
    );
\inputBuf_V_9_fu_350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_3500,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_9_fu_350(1),
      R => '0'
    );
\inputBuf_V_9_fu_350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_3500,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_9_fu_350(2),
      R => '0'
    );
\inputBuf_V_9_fu_350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_3500,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_9_fu_350(3),
      R => '0'
    );
\inputBuf_V_fu_314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_3140,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_fu_314(0),
      R => '0'
    );
\inputBuf_V_fu_314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_3140,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_fu_314(1),
      R => '0'
    );
\inputBuf_V_fu_314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_3140,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_fu_314(2),
      R => '0'
    );
\inputBuf_V_fu_314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_3140,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_fu_314(3),
      R => '0'
    );
\nf_1_fu_378[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(12),
      I1 => nf_fu_2596_p2(13),
      I2 => nf_fu_2596_p2(24),
      I3 => nf_fu_2596_p2(26),
      O => \nf_1_fu_378[31]_i_10_n_3\
    );
\nf_1_fu_378[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(28),
      I1 => nf_fu_2596_p2(31),
      I2 => nf_fu_2596_p2(14),
      I3 => nf_fu_2596_p2(3),
      I4 => \nf_1_fu_378[31]_i_8_n_3\,
      O => \nf_1_fu_378[31]_i_4_n_3\
    );
\nf_1_fu_378[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => nf_fu_2596_p2(20),
      I1 => nf_fu_2596_p2(2),
      I2 => nf_fu_2596_p2(23),
      I3 => nf_fu_2596_p2(16),
      I4 => \nf_1_fu_378[31]_i_9_n_3\,
      O => \nf_1_fu_378[31]_i_5_n_3\
    );
\nf_1_fu_378[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(6),
      I1 => nf_fu_2596_p2(29),
      I2 => nf_fu_2596_p2(15),
      I3 => nf_fu_2596_p2(21),
      I4 => \nf_1_fu_378[31]_i_10_n_3\,
      O => \nf_1_fu_378[31]_i_6_n_3\
    );
\nf_1_fu_378[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(7),
      I1 => nf_fu_2596_p2(4),
      I2 => nf_fu_2596_p2(30),
      I3 => nf_fu_2596_p2(8),
      O => \nf_1_fu_378[31]_i_7_n_3\
    );
\nf_1_fu_378[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(19),
      I1 => nf_fu_2596_p2(5),
      I2 => nf_fu_2596_p2(25),
      I3 => nf_fu_2596_p2(22),
      O => \nf_1_fu_378[31]_i_8_n_3\
    );
\nf_1_fu_378[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(18),
      I1 => nf_fu_2596_p2(17),
      I2 => nf_fu_2596_p2(27),
      I3 => nf_fu_2596_p2(11),
      O => \nf_1_fu_378[31]_i_9_n_3\
    );
\nf_1_fu_378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(0),
      Q => \nf_1_fu_378_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(10),
      Q => \nf_1_fu_378_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(11),
      Q => \nf_1_fu_378_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(12),
      Q => \nf_1_fu_378_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(13),
      Q => \nf_1_fu_378_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(14),
      Q => \nf_1_fu_378_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(15),
      Q => \nf_1_fu_378_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(16),
      Q => \nf_1_fu_378_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(17),
      Q => \nf_1_fu_378_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(18),
      Q => \nf_1_fu_378_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(19),
      Q => \nf_1_fu_378_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(1),
      Q => \nf_1_fu_378_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(20),
      Q => \nf_1_fu_378_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(21),
      Q => \nf_1_fu_378_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(22),
      Q => \nf_1_fu_378_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(23),
      Q => \nf_1_fu_378_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(24),
      Q => \nf_1_fu_378_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(25),
      Q => \nf_1_fu_378_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(26),
      Q => \nf_1_fu_378_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(27),
      Q => \nf_1_fu_378_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(28),
      Q => \nf_1_fu_378_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(29),
      Q => \nf_1_fu_378_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(2),
      Q => \nf_1_fu_378_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(30),
      Q => \nf_1_fu_378_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(31),
      Q => \nf_1_fu_378_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(3),
      Q => \nf_1_fu_378_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(4),
      Q => \nf_1_fu_378_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(5),
      Q => \nf_1_fu_378_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(6),
      Q => \nf_1_fu_378_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(7),
      Q => \nf_1_fu_378_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(8),
      Q => \nf_1_fu_378_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_1_fu_378_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(9),
      Q => \nf_1_fu_378_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_19
    );
\nf_2_reg_3669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2521,
      D => ap_sig_allocacmp_nf_2(0),
      Q => nf_2_reg_3669(0),
      R => '0'
    );
\nf_2_reg_3669_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2521,
      D => ap_sig_allocacmp_nf_2(1),
      Q => nf_2_reg_3669(1),
      R => '0'
    );
nf_fu_2596_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nf_fu_2596_p2_carry_n_3,
      CO(2) => nf_fu_2596_p2_carry_n_4,
      CO(1) => nf_fu_2596_p2_carry_n_5,
      CO(0) => nf_fu_2596_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_nf_2(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(4 downto 1),
      S(3 downto 1) => \ap_sig_allocacmp_nf_2__0\(4 downto 2),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_122
    );
\nf_fu_2596_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nf_fu_2596_p2_carry_n_3,
      CO(3) => \nf_fu_2596_p2_carry__0_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__0_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__0_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(8 downto 5),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(8 downto 5)
    );
\nf_fu_2596_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__0_n_3\,
      CO(3) => \nf_fu_2596_p2_carry__1_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__1_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__1_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(12 downto 9),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(12 downto 9)
    );
\nf_fu_2596_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__1_n_3\,
      CO(3) => \nf_fu_2596_p2_carry__2_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__2_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__2_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(16 downto 13),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(16 downto 13)
    );
\nf_fu_2596_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__2_n_3\,
      CO(3) => \nf_fu_2596_p2_carry__3_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__3_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__3_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(20 downto 17),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(20 downto 17)
    );
\nf_fu_2596_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__3_n_3\,
      CO(3) => \nf_fu_2596_p2_carry__4_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__4_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__4_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(24 downto 21),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(24 downto 21)
    );
\nf_fu_2596_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__4_n_3\,
      CO(3) => \nf_fu_2596_p2_carry__5_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__5_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__5_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(28 downto 25),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(28 downto 25)
    );
\nf_fu_2596_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_nf_fu_2596_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_fu_2596_p2_carry__6_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_fu_2596_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => nf_fu_2596_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \ap_sig_allocacmp_nf_2__0\(31 downto 29)
    );
p_ZL7threshs_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
     port map (
      DI(0) => p_ZL7threshs_0_U_n_8,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(0) => p_ZL7threshs_0_U_n_7,
      ap_clk => ap_clk,
      icmp_ln1039_12_fu_3362_p2_carry(1 downto 0) => add_ln840_51_reg_3930(1 downto 0),
      icmp_ln1039_12_fu_3362_p2_carry_0 => p_ZL7threshs_2_U_n_4,
      icmp_ln1039_8_fu_3302_p2_carry(1 downto 0) => add_ln840_35_reg_3910(3 downto 2),
      icmp_ln1039_8_fu_3302_p2_carry_0 => p_ZL7threshs_3_U_n_3,
      icmp_ln1039_9_fu_3317_p2_carry(1 downto 0) => add_ln840_39_reg_3915(1 downto 0),
      icmp_ln1039_9_fu_3317_p2_carry_0 => p_ZL7threshs_3_U_n_5,
      \nf_2_reg_3669_reg[0]\ => p_ZL7threshs_0_U_n_3,
      \nf_2_reg_3669_reg[1]\ => p_ZL7threshs_0_U_n_6,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      q0(1) => q0(3),
      q0(0) => q0(1),
      \q0_reg[1]_0\(0) => p_ZL7threshs_0_U_n_9,
      \q0_reg[1]_1\(0) => p_ZL7threshs_0_U_n_10,
      \q0_reg[1]_2\ => p_ZL7threshs_6_U_n_4,
      \q0_reg[3]_0\(0) => p_ZL7threshs_0_U_n_11,
      \q0_reg[3]_1\(0) => p_ZL7threshs_0_U_n_12
    );
p_ZL7threshs_10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R
     port map (
      DI(1) => p_ZL7threshs_10_U_n_5,
      DI(0) => p_ZL7threshs_10_U_n_6,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(1) => p_ZL7threshs_10_U_n_3,
      S(0) => p_ZL7threshs_10_U_n_4,
      ap_clk => ap_clk,
      icmp_ln1039_10_fu_3332_p2_carry(3 downto 0) => add_ln840_43_reg_3920(5 downto 2),
      icmp_ln1039_10_fu_3332_p2_carry_0 => p_ZL7threshs_3_U_n_4,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      q0(0) => q0(3)
    );
p_ZL7threshs_11_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R
     port map (
      DI(2) => p_ZL7threshs_11_U_n_6,
      DI(1) => p_ZL7threshs_11_U_n_7,
      DI(0) => p_ZL7threshs_11_U_n_8,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(2) => p_ZL7threshs_11_U_n_3,
      S(1) => p_ZL7threshs_11_U_n_4,
      S(0) => p_ZL7threshs_11_U_n_5,
      ap_clk => ap_clk,
      icmp_ln1039_11_fu_3347_p2_carry(5 downto 0) => add_ln840_47_reg_3925(5 downto 0),
      icmp_ln1039_11_fu_3347_p2_carry_0 => p_ZL7threshs_1_U_n_4,
      icmp_ln1039_11_fu_3347_p2_carry_1 => p_ZL7threshs_2_U_n_5,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0
    );
p_ZL7threshs_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
     port map (
      DI(1) => p_ZL7threshs_1_U_n_7,
      DI(0) => p_ZL7threshs_1_U_n_8,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(1) => p_ZL7threshs_1_U_n_5,
      S(0) => p_ZL7threshs_1_U_n_6,
      \add_i_i_i3_9_3120_fu_286_reg[2]\(0) => p_ZL7threshs_1_U_n_13,
      \add_i_i_i3_9_3120_fu_286_reg[2]_0\(0) => p_ZL7threshs_1_U_n_14,
      ap_clk => ap_clk,
      icmp_ln1039_1_fu_3197_p2_carry(3 downto 2) => add_ln840_7_reg_3875(5 downto 4),
      icmp_ln1039_1_fu_3197_p2_carry(1 downto 0) => add_ln840_7_reg_3875(1 downto 0),
      icmp_ln1039_1_fu_3197_p2_carry_0 => p_ZL7threshs_3_U_n_6,
      icmp_ln1039_4_fu_3242_p2_carry(3 downto 0) => add_ln840_19_reg_3890(5 downto 2),
      icmp_ln1039_4_fu_3242_p2_carry_0 => p_ZL7threshs_3_U_n_5,
      icmp_ln1039_9_fu_3317_p2_carry(1 downto 0) => add_ln840_39_reg_3915(3 downto 2),
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      \q0_reg[4]_0\ => p_ZL7threshs_1_U_n_3,
      \q0_reg[4]_1\(1) => p_ZL7threshs_1_U_n_9,
      \q0_reg[4]_1\(0) => p_ZL7threshs_1_U_n_10,
      \q0_reg[4]_2\(1) => p_ZL7threshs_1_U_n_11,
      \q0_reg[4]_2\(0) => p_ZL7threshs_1_U_n_12,
      \q0_reg[5]_0\ => p_ZL7threshs_1_U_n_4,
      \q0_reg[5]_1\ => p_ZL7threshs_0_U_n_3
    );
p_ZL7threshs_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
     port map (
      DI(0) => p_ZL7threshs_2_U_n_8,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(0) => p_ZL7threshs_2_U_n_7,
      ap_clk => ap_clk,
      icmp_ln1039_10_fu_3332_p2_carry(1 downto 0) => add_ln840_43_reg_3920(1 downto 0),
      icmp_ln1039_14_fu_3392_p2_carry(1 downto 0) => add_ln840_59_reg_3940(3 downto 2),
      icmp_ln1039_14_fu_3392_p2_carry_0 => p_ZL7threshs_3_U_n_7,
      icmp_ln1039_1_fu_3197_p2_carry(1 downto 0) => add_ln840_7_reg_3875(3 downto 2),
      icmp_ln1039_1_fu_3197_p2_carry_0 => p_ZL7threshs_1_U_n_3,
      icmp_ln1039_2_fu_3212_p2_carry(3 downto 0) => add_ln840_11_reg_3880(5 downto 2),
      icmp_ln1039_fu_3182_p2_carry(1 downto 0) => add_ln840_3_reg_3870(5 downto 4),
      \nf_2_reg_3669_reg[1]\ => p_ZL7threshs_2_U_n_3,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      \q0_reg[2]_0\ => p_ZL7threshs_2_U_n_5,
      \q0_reg[2]_1\ => p_ZL7threshs_6_U_n_4,
      \q0_reg[2]_2\ => p_ZL7threshs_6_U_n_6,
      \q0_reg[3]_0\ => p_ZL7threshs_2_U_n_6,
      \q0_reg[3]_1\(0) => p_ZL7threshs_2_U_n_15,
      \q0_reg[3]_2\(0) => p_ZL7threshs_2_U_n_16,
      \q0_reg[4]_0\ => p_ZL7threshs_2_U_n_4,
      \q0_reg[4]_1\(1) => p_ZL7threshs_2_U_n_11,
      \q0_reg[4]_1\(0) => p_ZL7threshs_2_U_n_12,
      \q0_reg[4]_2\(1) => p_ZL7threshs_2_U_n_13,
      \q0_reg[4]_2\(0) => p_ZL7threshs_2_U_n_14,
      \q0_reg[5]_0\(0) => p_ZL7threshs_2_U_n_9,
      \q0_reg[5]_1\(0) => p_ZL7threshs_2_U_n_10,
      \q0_reg[5]_2\(0) => p_ZL7threshs_2_U_n_17,
      \q0_reg[5]_3\(0) => p_ZL7threshs_2_U_n_18
    );
p_ZL7threshs_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
     port map (
      DI(1) => p_ZL7threshs_3_U_n_11,
      DI(0) => p_ZL7threshs_3_U_n_12,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(2) => p_ZL7threshs_3_U_n_8,
      S(1) => p_ZL7threshs_3_U_n_9,
      S(0) => p_ZL7threshs_3_U_n_10,
      \add_i_i_i3_2_3106_fu_258_reg[0]\(0) => p_ZL7threshs_3_U_n_20,
      \add_i_i_i3_2_3106_fu_258_reg[0]_0\(0) => p_ZL7threshs_3_U_n_21,
      ap_clk => ap_clk,
      icmp_ln1039_13_fu_3377_p2_carry(5 downto 0) => add_ln840_55_reg_3935(5 downto 0),
      icmp_ln1039_14_fu_3392_p2_carry(3 downto 2) => add_ln840_59_reg_3940(5 downto 4),
      icmp_ln1039_14_fu_3392_p2_carry(1 downto 0) => add_ln840_59_reg_3940(1 downto 0),
      icmp_ln1039_15_fu_3407_p2_carry => p_ZL7threshs_6_U_n_3,
      icmp_ln1039_15_fu_3407_p2_carry_0(5 downto 0) => add_ln840_63_reg_3945(5 downto 0),
      icmp_ln1039_2_fu_3212_p2_carry(1 downto 0) => add_ln840_11_reg_3880(1 downto 0),
      icmp_ln1039_3_fu_3227_p2_carry(5 downto 0) => add_ln840_15_reg_3885(5 downto 0),
      icmp_ln1039_4_fu_3242_p2_carry(1 downto 0) => add_ln840_19_reg_3890(1 downto 0),
      icmp_ln1039_5_fu_3257_p2_carry(5 downto 0) => add_ln840_23_reg_3895(5 downto 0),
      icmp_ln1039_6_fu_3272_p2_carry(1 downto 0) => add_ln840_27_reg_3900(1 downto 0),
      icmp_ln1039_7_fu_3287_p2_carry(5 downto 0) => add_ln840_31_reg_3905(5 downto 0),
      icmp_ln1039_8_fu_3302_p2_carry => p_ZL7threshs_2_U_n_6,
      icmp_ln1039_8_fu_3302_p2_carry_0(1 downto 0) => add_ln840_35_reg_3910(5 downto 4),
      icmp_ln1039_fu_3182_p2_carry(3 downto 0) => add_ln840_3_reg_3870(3 downto 0),
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      q0(1) => q0(3),
      q0(0) => q0(1),
      \q0_reg[1]_0\ => p_ZL7threshs_3_U_n_6,
      \q0_reg[1]_1\(0) => p_ZL7threshs_3_U_n_28,
      \q0_reg[1]_2\(0) => p_ZL7threshs_3_U_n_29,
      \q0_reg[1]_3\(2) => p_ZL7threshs_3_U_n_30,
      \q0_reg[1]_3\(1) => p_ZL7threshs_3_U_n_31,
      \q0_reg[1]_3\(0) => p_ZL7threshs_3_U_n_32,
      \q0_reg[1]_4\(2) => p_ZL7threshs_3_U_n_33,
      \q0_reg[1]_4\(1) => p_ZL7threshs_3_U_n_34,
      \q0_reg[1]_4\(0) => p_ZL7threshs_3_U_n_35,
      \q0_reg[1]_5\(2) => p_ZL7threshs_3_U_n_40,
      \q0_reg[1]_5\(1) => p_ZL7threshs_3_U_n_41,
      \q0_reg[1]_5\(0) => p_ZL7threshs_3_U_n_42,
      \q0_reg[1]_6\(2) => p_ZL7threshs_3_U_n_43,
      \q0_reg[1]_6\(1) => p_ZL7threshs_3_U_n_44,
      \q0_reg[1]_6\(0) => p_ZL7threshs_3_U_n_45,
      \q0_reg[1]_7\(2) => p_ZL7threshs_3_U_n_48,
      \q0_reg[1]_7\(1) => p_ZL7threshs_3_U_n_49,
      \q0_reg[1]_7\(0) => p_ZL7threshs_3_U_n_50,
      \q0_reg[1]_8\(2) => p_ZL7threshs_3_U_n_51,
      \q0_reg[1]_8\(1) => p_ZL7threshs_3_U_n_52,
      \q0_reg[1]_8\(0) => p_ZL7threshs_3_U_n_53,
      \q0_reg[2]_0\ => p_ZL7threshs_3_U_n_5,
      \q0_reg[2]_1\(0) => p_ZL7threshs_3_U_n_36,
      \q0_reg[2]_2\(0) => p_ZL7threshs_3_U_n_37,
      \q0_reg[2]_3\ => p_ZL7threshs_0_U_n_6,
      \q0_reg[3]_0\ => p_ZL7threshs_3_U_n_3,
      \q0_reg[3]_1\(2) => p_ZL7threshs_3_U_n_13,
      \q0_reg[3]_1\(1) => p_ZL7threshs_3_U_n_14,
      \q0_reg[3]_1\(0) => p_ZL7threshs_3_U_n_15,
      \q0_reg[3]_2\(0) => p_ZL7threshs_3_U_n_38,
      \q0_reg[3]_3\(0) => p_ZL7threshs_3_U_n_39,
      \q0_reg[4]_0\ => p_ZL7threshs_3_U_n_4,
      \q0_reg[4]_1\(2) => p_ZL7threshs_3_U_n_22,
      \q0_reg[4]_1\(1) => p_ZL7threshs_3_U_n_23,
      \q0_reg[4]_1\(0) => p_ZL7threshs_3_U_n_24,
      \q0_reg[4]_2\(2) => p_ZL7threshs_3_U_n_25,
      \q0_reg[4]_2\(1) => p_ZL7threshs_3_U_n_26,
      \q0_reg[4]_2\(0) => p_ZL7threshs_3_U_n_27,
      \q0_reg[4]_3\ => p_ZL7threshs_6_U_n_6,
      \q0_reg[5]_0\ => p_ZL7threshs_3_U_n_7,
      \q0_reg[5]_1\(1) => p_ZL7threshs_3_U_n_16,
      \q0_reg[5]_1\(0) => p_ZL7threshs_3_U_n_17,
      \q0_reg[5]_2\(1) => p_ZL7threshs_3_U_n_18,
      \q0_reg[5]_2\(0) => p_ZL7threshs_3_U_n_19,
      \q0_reg[5]_3\(1) => p_ZL7threshs_3_U_n_46,
      \q0_reg[5]_3\(0) => p_ZL7threshs_3_U_n_47
    );
p_ZL7threshs_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
     port map (
      DI(1) => p_ZL7threshs_6_U_n_9,
      DI(0) => p_ZL7threshs_6_U_n_10,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(1) => p_ZL7threshs_6_U_n_7,
      S(0) => p_ZL7threshs_6_U_n_8,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_clk => ap_clk,
      icmp_ln1039_6_fu_3272_p2_carry(3 downto 0) => add_ln840_27_reg_3900(5 downto 2),
      icmp_ln1039_6_fu_3272_p2_carry_0 => p_ZL7threshs_3_U_n_6,
      icmp_ln249_reg_3674_pp0_iter1_reg => icmp_ln249_reg_3674_pp0_iter1_reg,
      icmp_ln290_reg_3866_pp0_iter1_reg => icmp_ln290_reg_3866_pp0_iter1_reg,
      \nf_2_reg_3669_reg[0]\ => p_ZL7threshs_6_U_n_6,
      \nf_2_reg_3669_reg[1]\ => p_ZL7threshs_6_U_n_4,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      \q0_reg[2]_0\ => p_ZL7threshs_2_U_n_3,
      \q0_reg[4]_0\(0) => Q(2),
      \q0_reg[5]_0\ => p_ZL7threshs_6_U_n_3
    );
p_ZL7threshs_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
     port map (
      DI(0) => p_ZL7threshs_8_U_n_3,
      Q(1 downto 0) => add_ln840_35_reg_3910(1 downto 0),
      S(0) => p_ZL7threshs_8_U_n_4,
      ap_clk => ap_clk,
      icmp_ln1039_12_fu_3362_p2_carry(3 downto 0) => add_ln840_51_reg_3930(5 downto 2),
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      q0(0) => q0(1),
      \q0_reg[0]_0\(1) => p_ZL7threshs_8_U_n_5,
      \q0_reg[0]_0\(0) => p_ZL7threshs_8_U_n_6,
      \q0_reg[0]_1\(1) => p_ZL7threshs_8_U_n_7,
      \q0_reg[0]_1\(0) => p_ZL7threshs_8_U_n_8,
      \q0_reg[0]_2\(1 downto 0) => nf_2_reg_3669(1 downto 0)
    );
sf_2_fu_2579_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sf_2_fu_2579_p2_carry_n_3,
      CO(2) => sf_2_fu_2579_p2_carry_n_4,
      CO(1) => sf_2_fu_2579_p2_carry_n_5,
      CO(0) => sf_2_fu_2579_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_sf_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(4 downto 1),
      S(3) => ap_sig_allocacmp_sf_1(4),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_119,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_120,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_121
    );
\sf_2_fu_2579_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sf_2_fu_2579_p2_carry_n_3,
      CO(3) => \sf_2_fu_2579_p2_carry__0_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__0_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__0_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(8 downto 5)
    );
\sf_2_fu_2579_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__0_n_3\,
      CO(3) => \sf_2_fu_2579_p2_carry__1_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__1_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__1_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(12 downto 9)
    );
\sf_2_fu_2579_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__1_n_3\,
      CO(3) => \sf_2_fu_2579_p2_carry__2_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__2_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__2_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(16 downto 13)
    );
\sf_2_fu_2579_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__2_n_3\,
      CO(3) => \sf_2_fu_2579_p2_carry__3_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__3_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__3_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(20 downto 17)
    );
\sf_2_fu_2579_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__3_n_3\,
      CO(3) => \sf_2_fu_2579_p2_carry__4_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__4_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__4_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(24 downto 21)
    );
\sf_2_fu_2579_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__4_n_3\,
      CO(3) => \sf_2_fu_2579_p2_carry__5_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__5_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__5_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(28 downto 25)
    );
\sf_2_fu_2579_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_sf_2_fu_2579_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_2_fu_2579_p2_carry__6_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_2_fu_2579_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sf_2_fu_2579_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_sf_1(31 downto 29)
    );
\sf_fu_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(0),
      Q => \sf_fu_242_reg_n_3_[0]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(10),
      Q => \sf_fu_242_reg_n_3_[10]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(11),
      Q => \sf_fu_242_reg_n_3_[11]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(12),
      Q => \sf_fu_242_reg_n_3_[12]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(13),
      Q => \sf_fu_242_reg_n_3_[13]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(14),
      Q => \sf_fu_242_reg_n_3_[14]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(15),
      Q => \sf_fu_242_reg_n_3_[15]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(16),
      Q => \sf_fu_242_reg_n_3_[16]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(17),
      Q => \sf_fu_242_reg_n_3_[17]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(18),
      Q => \sf_fu_242_reg_n_3_[18]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(19),
      Q => \sf_fu_242_reg_n_3_[19]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(1),
      Q => \sf_fu_242_reg_n_3_[1]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(20),
      Q => \sf_fu_242_reg_n_3_[20]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(21),
      Q => \sf_fu_242_reg_n_3_[21]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(22),
      Q => \sf_fu_242_reg_n_3_[22]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(23),
      Q => \sf_fu_242_reg_n_3_[23]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(24),
      Q => \sf_fu_242_reg_n_3_[24]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(25),
      Q => \sf_fu_242_reg_n_3_[25]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(26),
      Q => \sf_fu_242_reg_n_3_[26]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(27),
      Q => \sf_fu_242_reg_n_3_[27]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(28),
      Q => \sf_fu_242_reg_n_3_[28]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(29),
      Q => \sf_fu_242_reg_n_3_[29]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(2),
      Q => \sf_fu_242_reg_n_3_[2]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(30),
      Q => \sf_fu_242_reg_n_3_[30]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(31),
      Q => \sf_fu_242_reg_n_3_[31]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(3),
      Q => \sf_fu_242_reg_n_3_[3]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(4),
      Q => \sf_fu_242_reg_n_3_[4]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(5),
      Q => \sf_fu_242_reg_n_3_[5]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(6),
      Q => \sf_fu_242_reg_n_3_[6]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(7),
      Q => \sf_fu_242_reg_n_3_[7]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(8),
      Q => \sf_fu_242_reg_n_3_[8]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(9),
      Q => \sf_fu_242_reg_n_3_[9]\,
      R => nf_1_fu_378
    );
\xor_ln1019_107_reg_3836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_107_fu_2321_p2,
      Q => xor_ln1019_107_reg_3836,
      R => '0'
    );
\xor_ln1019_115_reg_3846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_115_fu_2425_p2,
      Q => xor_ln1019_115_reg_3846,
      R => '0'
    );
\xor_ln1019_11_reg_3716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_11_fu_1073_p2,
      Q => xor_ln1019_11_reg_3716,
      R => '0'
    );
\xor_ln1019_123_reg_3856_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_123_fu_2529_p2,
      Q => xor_ln1019_123_reg_3856,
      R => '0'
    );
\xor_ln1019_19_reg_3726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_19_fu_1177_p2,
      Q => xor_ln1019_19_reg_3726,
      R => '0'
    );
\xor_ln1019_27_reg_3736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_27_fu_1281_p2,
      Q => xor_ln1019_27_reg_3736,
      R => '0'
    );
\xor_ln1019_35_reg_3746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_35_fu_1385_p2,
      Q => xor_ln1019_35_reg_3746,
      R => '0'
    );
\xor_ln1019_3_reg_3706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_3_fu_953_p2,
      Q => xor_ln1019_3_reg_3706,
      R => '0'
    );
\xor_ln1019_43_reg_3756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_43_fu_1489_p2,
      Q => xor_ln1019_43_reg_3756,
      R => '0'
    );
\xor_ln1019_51_reg_3766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_51_fu_1593_p2,
      Q => xor_ln1019_51_reg_3766,
      R => '0'
    );
\xor_ln1019_59_reg_3776_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_59_fu_1697_p2,
      Q => xor_ln1019_59_reg_3776,
      R => '0'
    );
\xor_ln1019_67_reg_3786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_67_fu_1801_p2,
      Q => xor_ln1019_67_reg_3786,
      R => '0'
    );
\xor_ln1019_75_reg_3796_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_75_fu_1905_p2,
      Q => xor_ln1019_75_reg_3796,
      R => '0'
    );
\xor_ln1019_83_reg_3806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_83_fu_2009_p2,
      Q => xor_ln1019_83_reg_3806,
      R => '0'
    );
\xor_ln1019_91_reg_3816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_91_fu_2113_p2,
      Q => xor_ln1019_91_reg_3816,
      R => '0'
    );
\xor_ln1019_99_reg_3826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_246,
      D => xor_ln1019_99_fu_2217_p2,
      Q => xor_ln1019_99_reg_3826,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[1]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[0]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[2]\ : out STD_LOGIC;
    \B_V_data_1_payload_A_reg[3]\ : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[3]\ : out STD_LOGIC;
    \i_fu_246_reg[4]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_iter2_fsm_reg[1]_0\ : out STD_LOGIC;
    \add_i_i_i3_15_3132_fu_310_reg[7]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xor_ln1019_3_fu_953_p2 : in STD_LOGIC;
    xor_ln1019_11_fu_1073_p2 : in STD_LOGIC;
    xor_ln1019_19_fu_1177_p2 : in STD_LOGIC;
    xor_ln1019_27_fu_1281_p2 : in STD_LOGIC;
    xor_ln1019_35_fu_1385_p2 : in STD_LOGIC;
    xor_ln1019_43_fu_1489_p2 : in STD_LOGIC;
    xor_ln1019_51_fu_1593_p2 : in STD_LOGIC;
    xor_ln1019_59_fu_1697_p2 : in STD_LOGIC;
    xor_ln1019_67_fu_1801_p2 : in STD_LOGIC;
    xor_ln1019_75_fu_1905_p2 : in STD_LOGIC;
    xor_ln1019_83_fu_2009_p2 : in STD_LOGIC;
    xor_ln1019_91_fu_2113_p2 : in STD_LOGIC;
    xor_ln1019_99_fu_2217_p2 : in STD_LOGIC;
    xor_ln1019_107_fu_2321_p2 : in STD_LOGIC;
    xor_ln1019_115_fu_2425_p2 : in STD_LOGIC;
    xor_ln1019_123_fu_2529_p2 : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    B_V_data_1_sel : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_6_reg_3721_reg[1]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_58_reg_3851_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_58_reg_3851_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_58_reg_3851_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_50_reg_3831_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_50_reg_3831_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_46_reg_3821_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_46_reg_3821_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_42_reg_3811_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_42_reg_3811_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_34_reg_3791_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_34_reg_3791_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_30_reg_3781_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_30_reg_3781_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_26_reg_3771_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_26_reg_3771_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_22_reg_3761_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_22_reg_3761_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_18_reg_3751_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_18_reg_3751_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_10_reg_3731_reg[1]_0\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[1]_1\ : in STD_LOGIC;
    \add_ln840_10_reg_3731_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \add_ln840_6_reg_3721_reg[1]_2\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_3\ : in STD_LOGIC;
    \add_ln840_6_reg_3721_reg[1]_4\ : in STD_LOGIC;
    B_V_data_1_sel_rd_reg : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    \inputBuf_V_15_fu_374_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \add_ln840_2_reg_3711_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_14_reg_3741_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_38_reg_3801_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_54_reg_3841_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_62_reg_3861_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch is
  signal add_i_i_i3_10_3122_fu_2900 : STD_LOGIC;
  signal \add_i_i_i3_10_3122_fu_290[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_3122_fu_290[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_10_3122_fu_290[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_3124_fu_294[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_3124_fu_294[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_11_3124_fu_294[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_3126_fu_298[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_3126_fu_298[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_12_3126_fu_298[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_3128_fu_302[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_3128_fu_302[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_13_3128_fu_302[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_3130_fu_306[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_3130_fu_306[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_14_3130_fu_306[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_3132_fu_310[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_3132_fu_310[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_15_3132_fu_310[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_1_3104_fu_254[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_1_3104_fu_254[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_1_3104_fu_254[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_2_3106_fu_258[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_2_3106_fu_258[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_2_3106_fu_258[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_345102_fu_250[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_345102_fu_250[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_345102_fu_250[7]_i_3_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_3_3108_fu_262[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_3_3108_fu_262[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_3_3108_fu_262[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_4_3110_fu_266[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_4_3110_fu_266[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_4_3110_fu_266[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_5_3112_fu_270[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_5_3112_fu_270[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_5_3112_fu_270[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_6_3114_fu_274[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_6_3114_fu_274[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_6_3114_fu_274[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_7_3116_fu_278[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_7_3116_fu_278[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_7_3116_fu_278[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_8_3118_fu_282[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_8_3118_fu_282[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_8_3118_fu_282[7]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_3120_fu_286[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_3120_fu_286[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i3_9_3120_fu_286[7]_i_2_n_3\ : STD_LOGIC;
  signal add_ln840_10_fu_1221_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_10_reg_3731 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_11_fu_2839_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_11_reg_3880 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_14_reg_3741 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_15_fu_2857_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_15_reg_3885 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_18_fu_1429_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_18_reg_3751 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_19_fu_2875_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_19_reg_3890 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_22_fu_1533_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_22_reg_3761 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_23_fu_2893_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_23_reg_3895 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_26_fu_1637_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_26_reg_3771 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_27_fu_2911_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_27_reg_3900 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_2_reg_3711 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_30_fu_1741_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_30_reg_3781 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_31_fu_2929_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_31_reg_3905 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_34_fu_1845_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_34_reg_3791 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_35_fu_2947_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_35_reg_3910 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_38_reg_3801 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_39_fu_2965_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_39_reg_3915 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_3_fu_2803_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_3_reg_3870 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_42_fu_2053_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_42_reg_3811 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_43_fu_2983_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_43_reg_3920 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_46_fu_2157_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_46_reg_3821 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_47_fu_3001_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_47_reg_3925 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_50_fu_2261_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_50_reg_3831 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_51_fu_3019_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_51_reg_3930 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_54_reg_3841 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_55_fu_3037_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_55_reg_3935 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_58_fu_2469_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_58_reg_3851 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_59_fu_3055_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_59_reg_3940 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_62_reg_3861 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_63_fu_3073_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_63_reg_3945 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_6_fu_1117_p2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal add_ln840_6_reg_3721 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_7_fu_2821_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln840_7_reg_3875 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_condition_2521 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3 : STD_LOGIC;
  signal ap_sig_allocacmp_nf_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_sig_allocacmp_nf_2__0\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_246_reg_n_3_[6]\ : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2 : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_10_fu_3332_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_11_fu_3347_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_12_fu_3362_p2 : STD_LOGIC;
  signal icmp_ln1039_12_fu_3362_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_12_fu_3362_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_12_fu_3362_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_12_fu_3362_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_13_fu_3377_p2 : STD_LOGIC;
  signal icmp_ln1039_13_fu_3377_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_13_fu_3377_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_13_fu_3377_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_13_fu_3377_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_14_fu_3392_p2 : STD_LOGIC;
  signal icmp_ln1039_14_fu_3392_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_14_fu_3392_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_14_fu_3392_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_14_fu_3392_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_15_fu_3407_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_1_fu_3197_p2 : STD_LOGIC;
  signal icmp_ln1039_1_fu_3197_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_1_fu_3197_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_1_fu_3197_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_1_fu_3197_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_2_fu_3212_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_3_fu_3227_p2 : STD_LOGIC;
  signal icmp_ln1039_3_fu_3227_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_3_fu_3227_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_3_fu_3227_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_3_fu_3227_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_4_fu_3242_p2 : STD_LOGIC;
  signal icmp_ln1039_4_fu_3242_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_4_fu_3242_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_4_fu_3242_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_4_fu_3242_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_5_fu_3257_p2 : STD_LOGIC;
  signal icmp_ln1039_5_fu_3257_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_5_fu_3257_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_5_fu_3257_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_5_fu_3257_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_6_fu_3272_p2 : STD_LOGIC;
  signal icmp_ln1039_6_fu_3272_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_6_fu_3272_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_6_fu_3272_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2_carry_i_1_n_3 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2_carry_i_3_n_3 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2_carry_i_5_n_3 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_7_fu_3287_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_8_fu_3302_p2 : STD_LOGIC;
  signal icmp_ln1039_8_fu_3302_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_8_fu_3302_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_8_fu_3302_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_8_fu_3302_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2_carry_i_4_n_3 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_9_fu_3317_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1039_fu_3182_p2 : STD_LOGIC;
  signal icmp_ln1039_fu_3182_p2_carry_i_6_n_3 : STD_LOGIC;
  signal icmp_ln1039_fu_3182_p2_carry_n_4 : STD_LOGIC;
  signal icmp_ln1039_fu_3182_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1039_fu_3182_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln249_fu_672_p2 : STD_LOGIC;
  signal icmp_ln249_reg_3674 : STD_LOGIC;
  signal icmp_ln249_reg_3674_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln272_reg_3686_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln290_fu_2585_p2 : STD_LOGIC;
  signal icmp_ln290_reg_3866 : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_10_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_4_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_5_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_6_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_7_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_8_n_3\ : STD_LOGIC;
  signal \icmp_ln290_reg_3866[0]_i_9_n_3\ : STD_LOGIC;
  signal icmp_ln290_reg_3866_pp0_iter1_reg : STD_LOGIC;
  signal inputBuf_V_10_fu_354 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_10_fu_3540 : STD_LOGIC;
  signal inputBuf_V_11_fu_358 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_11_fu_3580 : STD_LOGIC;
  signal inputBuf_V_12_fu_362 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_12_fu_3620 : STD_LOGIC;
  signal inputBuf_V_13_fu_366 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_13_fu_3660 : STD_LOGIC;
  signal inputBuf_V_14_fu_370 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_14_fu_3700 : STD_LOGIC;
  signal inputBuf_V_15_fu_374 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_15_fu_3740 : STD_LOGIC;
  signal inputBuf_V_1_fu_318 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_1_fu_3180 : STD_LOGIC;
  signal inputBuf_V_2_fu_322 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_2_fu_3220 : STD_LOGIC;
  signal inputBuf_V_3_fu_326 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_3_fu_3260 : STD_LOGIC;
  signal inputBuf_V_4_fu_330 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_4_fu_3300 : STD_LOGIC;
  signal inputBuf_V_5_fu_334 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_5_fu_3340 : STD_LOGIC;
  signal inputBuf_V_6_fu_338 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_6_fu_3380 : STD_LOGIC;
  signal inputBuf_V_7_fu_342 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_7_fu_3420 : STD_LOGIC;
  signal inputBuf_V_8_fu_346 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_8_fu_3460 : STD_LOGIC;
  signal inputBuf_V_9_fu_350 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_9_fu_3500 : STD_LOGIC;
  signal inputBuf_V_fu_314 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal inputBuf_V_fu_3140 : STD_LOGIC;
  signal nf_1_fu_378 : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_6_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_7_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378[31]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[0]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[10]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[11]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[12]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[13]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[14]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[15]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[16]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[17]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[18]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[19]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[1]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[20]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[21]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[22]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[23]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[24]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[25]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[26]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[27]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[28]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[29]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[2]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[30]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[31]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[3]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[4]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[5]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[6]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[7]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[8]\ : STD_LOGIC;
  signal \nf_1_fu_378_reg_n_3_[9]\ : STD_LOGIC;
  signal nf_2_reg_3669 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal nf_fu_2596_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \nf_fu_2596_p2_carry__0_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__0_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__0_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__0_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__1_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__1_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__1_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__1_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__2_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__2_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__2_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__2_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__3_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__3_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__3_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__3_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__4_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__4_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__4_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__4_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__5_n_3\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__5_n_4\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__5_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__5_n_6\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__6_n_5\ : STD_LOGIC;
  signal \nf_fu_2596_p2_carry__6_n_6\ : STD_LOGIC;
  signal nf_fu_2596_p2_carry_n_3 : STD_LOGIC;
  signal nf_fu_2596_p2_carry_n_4 : STD_LOGIC;
  signal nf_fu_2596_p2_carry_n_5 : STD_LOGIC;
  signal nf_fu_2596_p2_carry_n_6 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_11 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_12 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_13 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_14 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_15 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_16 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_17 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_18 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_19 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_20 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_21 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_22 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_23 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_24 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_25 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_26 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_27 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_0_ce0 : STD_LOGIC;
  signal p_ZL7threshs_12_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_12_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_14_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_14_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_14_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_14_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_11 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_12 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_13 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_14 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_15 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_1_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_2_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_11 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_12 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_13 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_14 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_15 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_16 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_17 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_18 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_19 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_20 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_3_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_5_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_5_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_5_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_5_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_5_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_5_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_5_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_11 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_12 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_13 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_14 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_15 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_16 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_17 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_18 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_6_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_8_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_8_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_8_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_8_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_9_U_n_3 : STD_LOGIC;
  signal p_ZL7threshs_9_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_9_U_n_5 : STD_LOGIC;
  signal q0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sf_2_fu_2579_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sf_2_fu_2579_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__0_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__0_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__0_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__1_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__1_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__1_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__2_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__2_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__2_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__3_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__3_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__3_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__4_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__4_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__4_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__5_n_4\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__5_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__5_n_6\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__6_n_5\ : STD_LOGIC;
  signal \sf_2_fu_2579_p2_carry__6_n_6\ : STD_LOGIC;
  signal sf_2_fu_2579_p2_carry_n_3 : STD_LOGIC;
  signal sf_2_fu_2579_p2_carry_n_4 : STD_LOGIC;
  signal sf_2_fu_2579_p2_carry_n_5 : STD_LOGIC;
  signal sf_2_fu_2579_p2_carry_n_6 : STD_LOGIC;
  signal sf_fu_242 : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_242_reg_n_3_[9]\ : STD_LOGIC;
  signal xor_ln1019_107_reg_3836 : STD_LOGIC;
  signal xor_ln1019_115_reg_3846 : STD_LOGIC;
  signal xor_ln1019_11_reg_3716 : STD_LOGIC;
  signal xor_ln1019_123_reg_3856 : STD_LOGIC;
  signal xor_ln1019_19_reg_3726 : STD_LOGIC;
  signal xor_ln1019_27_reg_3736 : STD_LOGIC;
  signal xor_ln1019_35_reg_3746 : STD_LOGIC;
  signal xor_ln1019_3_reg_3706 : STD_LOGIC;
  signal xor_ln1019_43_reg_3756 : STD_LOGIC;
  signal xor_ln1019_51_reg_3766 : STD_LOGIC;
  signal xor_ln1019_59_reg_3776 : STD_LOGIC;
  signal xor_ln1019_67_reg_3786 : STD_LOGIC;
  signal xor_ln1019_75_reg_3796 : STD_LOGIC;
  signal xor_ln1019_83_reg_3806 : STD_LOGIC;
  signal xor_ln1019_91_reg_3816 : STD_LOGIC;
  signal xor_ln1019_99_reg_3826 : STD_LOGIC;
  signal NLW_icmp_ln1039_10_fu_3332_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_10_fu_3332_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_10_fu_3332_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_11_fu_3347_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_11_fu_3347_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_11_fu_3347_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_12_fu_3362_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_12_fu_3362_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_12_fu_3362_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_13_fu_3377_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_13_fu_3377_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_13_fu_3377_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_14_fu_3392_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_14_fu_3392_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_14_fu_3392_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_15_fu_3407_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_15_fu_3407_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_15_fu_3407_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_1_fu_3197_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_1_fu_3197_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_1_fu_3197_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_2_fu_3212_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_2_fu_3212_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_2_fu_3212_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_3_fu_3227_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_3_fu_3227_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_3_fu_3227_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_4_fu_3242_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_4_fu_3242_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_4_fu_3242_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_5_fu_3257_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_5_fu_3257_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_5_fu_3257_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_6_fu_3272_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_6_fu_3272_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_6_fu_3272_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_7_fu_3287_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_7_fu_3287_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_7_fu_3287_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_8_fu_3302_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_8_fu_3302_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_8_fu_3302_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_9_fu_3317_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_9_fu_3317_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_9_fu_3317_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_fu_3182_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_fu_3182_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln1039_fu_3182_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_nf_fu_2596_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_fu_2596_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sf_2_fu_2579_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_2_fu_2579_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \add_i_i_i3_10_3122_fu_290[0]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \add_i_i_i3_10_3122_fu_290[3]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \add_i_i_i3_11_3124_fu_294[0]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \add_i_i_i3_11_3124_fu_294[3]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \add_i_i_i3_12_3126_fu_298[0]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \add_i_i_i3_12_3126_fu_298[3]_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \add_i_i_i3_13_3128_fu_302[0]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \add_i_i_i3_13_3128_fu_302[3]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \add_i_i_i3_14_3130_fu_306[0]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \add_i_i_i3_14_3130_fu_306[3]_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \add_i_i_i3_15_3132_fu_310[0]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \add_i_i_i3_15_3132_fu_310[3]_i_2\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \add_i_i_i3_1_3104_fu_254[0]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \add_i_i_i3_1_3104_fu_254[3]_i_2\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \add_i_i_i3_2_3106_fu_258[0]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \add_i_i_i3_2_3106_fu_258[3]_i_2\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \add_i_i_i3_345102_fu_250[0]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \add_i_i_i3_345102_fu_250[3]_i_2\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \add_i_i_i3_3_3108_fu_262[0]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \add_i_i_i3_3_3108_fu_262[3]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \add_i_i_i3_4_3110_fu_266[0]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \add_i_i_i3_4_3110_fu_266[3]_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \add_i_i_i3_5_3112_fu_270[0]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \add_i_i_i3_5_3112_fu_270[3]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \add_i_i_i3_6_3114_fu_274[0]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \add_i_i_i3_6_3114_fu_274[3]_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \add_i_i_i3_7_3116_fu_278[0]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \add_i_i_i3_7_3116_fu_278[3]_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \add_i_i_i3_8_3118_fu_282[0]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \add_i_i_i3_8_3118_fu_282[3]_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \add_i_i_i3_9_3120_fu_286[0]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \add_i_i_i3_9_3120_fu_286[3]_i_2\ : label is "soft_lutpair351";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_2 : label is "soft_lutpair341";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of nf_fu_2596_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_fu_2596_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of sf_2_fu_2579_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_2_fu_2579_p2_carry__6\ : label is 35;
begin
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(2),
      I3 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I4 => icmp_ln290_reg_3866_pp0_iter1_reg,
      I5 => B_V_data_1_sel_wr,
      O => \ap_CS_iter2_fsm_reg[1]_0\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => icmp_ln290_reg_3866_pp0_iter1_reg,
      I1 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => ap_CS_iter2_fsm_state3,
      O => B_V_data_1_sel_wr01_out
    );
\add_i_i_i3_10_3122_fu_290[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_83_reg_3806,
      I1 => add_ln840_43_reg_3920(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_42_reg_3811(0),
      O => add_ln840_43_fu_2983_p2(0)
    );
\add_i_i_i3_10_3122_fu_290[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_83_reg_3806,
      I1 => add_ln840_42_reg_3811(0),
      I2 => add_ln840_43_reg_3920(0),
      I3 => add_ln840_43_reg_3920(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_42_reg_3811(1),
      O => add_ln840_43_fu_2983_p2(1)
    );
\add_i_i_i3_10_3122_fu_290[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_10_3122_fu_290[3]_i_2_n_3\,
      I1 => add_ln840_42_reg_3811(1),
      I2 => add_ln840_43_reg_3920(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_43_reg_3920(2),
      O => add_ln840_43_fu_2983_p2(2)
    );
\add_i_i_i3_10_3122_fu_290[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_43_reg_3920(1),
      I1 => add_ln840_42_reg_3811(1),
      I2 => \add_i_i_i3_10_3122_fu_290[3]_i_2_n_3\,
      I3 => add_ln840_43_reg_3920(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_43_reg_3920(3),
      O => add_ln840_43_fu_2983_p2(3)
    );
\add_i_i_i3_10_3122_fu_290[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_43_reg_3920(0),
      I2 => add_ln840_42_reg_3811(0),
      I3 => xor_ln1019_83_reg_3806,
      O => \add_i_i_i3_10_3122_fu_290[3]_i_2_n_3\
    );
\add_i_i_i3_10_3122_fu_290[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_43_reg_3920(2),
      I1 => \add_i_i_i3_10_3122_fu_290[5]_i_2_n_3\,
      I2 => add_ln840_43_reg_3920(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_43_reg_3920(4),
      O => add_ln840_43_fu_2983_p2(4)
    );
\add_i_i_i3_10_3122_fu_290[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_43_reg_3920(3),
      I1 => \add_i_i_i3_10_3122_fu_290[5]_i_2_n_3\,
      I2 => add_ln840_43_reg_3920(2),
      I3 => add_ln840_43_reg_3920(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_43_reg_3920(5),
      O => add_ln840_43_fu_2983_p2(5)
    );
\add_i_i_i3_10_3122_fu_290[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_43_reg_3920(1),
      I2 => add_ln840_42_reg_3811(1),
      I3 => xor_ln1019_83_reg_3806,
      I4 => add_ln840_42_reg_3811(0),
      I5 => add_ln840_43_reg_3920(0),
      O => \add_i_i_i3_10_3122_fu_290[5]_i_2_n_3\
    );
\add_i_i_i3_10_3122_fu_290[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_43_reg_3920(4),
      I1 => \add_i_i_i3_10_3122_fu_290[7]_i_2_n_3\,
      I2 => add_ln840_43_reg_3920(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_43_reg_3920(6),
      O => add_ln840_43_fu_2983_p2(6)
    );
\add_i_i_i3_10_3122_fu_290[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_43_reg_3920(5),
      I1 => \add_i_i_i3_10_3122_fu_290[7]_i_2_n_3\,
      I2 => add_ln840_43_reg_3920(4),
      I3 => add_ln840_43_reg_3920(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_43_reg_3920(7),
      O => add_ln840_43_fu_2983_p2(7)
    );
\add_i_i_i3_10_3122_fu_290[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_43_reg_3920(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_43_reg_3920(1),
      I3 => add_ln840_42_reg_3811(1),
      I4 => \add_i_i_i3_10_3122_fu_290[3]_i_2_n_3\,
      I5 => add_ln840_43_reg_3920(2),
      O => \add_i_i_i3_10_3122_fu_290[7]_i_2_n_3\
    );
\add_i_i_i3_10_3122_fu_290_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(0),
      Q => add_ln840_43_reg_3920(0),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(1),
      Q => add_ln840_43_reg_3920(1),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(2),
      Q => add_ln840_43_reg_3920(2),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(3),
      Q => add_ln840_43_reg_3920(3),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(4),
      Q => add_ln840_43_reg_3920(4),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(5),
      Q => add_ln840_43_reg_3920(5),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(6),
      Q => add_ln840_43_reg_3920(6),
      R => '0'
    );
\add_i_i_i3_10_3122_fu_290_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_43_fu_2983_p2(7),
      Q => add_ln840_43_reg_3920(7),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_91_reg_3816,
      I1 => add_ln840_47_reg_3925(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_46_reg_3821(0),
      O => add_ln840_47_fu_3001_p2(0)
    );
\add_i_i_i3_11_3124_fu_294[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_91_reg_3816,
      I1 => add_ln840_46_reg_3821(0),
      I2 => add_ln840_47_reg_3925(0),
      I3 => add_ln840_47_reg_3925(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_46_reg_3821(1),
      O => add_ln840_47_fu_3001_p2(1)
    );
\add_i_i_i3_11_3124_fu_294[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_11_3124_fu_294[3]_i_2_n_3\,
      I1 => add_ln840_46_reg_3821(1),
      I2 => add_ln840_47_reg_3925(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_47_reg_3925(2),
      O => add_ln840_47_fu_3001_p2(2)
    );
\add_i_i_i3_11_3124_fu_294[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_47_reg_3925(1),
      I1 => add_ln840_46_reg_3821(1),
      I2 => \add_i_i_i3_11_3124_fu_294[3]_i_2_n_3\,
      I3 => add_ln840_47_reg_3925(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_47_reg_3925(3),
      O => add_ln840_47_fu_3001_p2(3)
    );
\add_i_i_i3_11_3124_fu_294[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_47_reg_3925(0),
      I2 => add_ln840_46_reg_3821(0),
      I3 => xor_ln1019_91_reg_3816,
      O => \add_i_i_i3_11_3124_fu_294[3]_i_2_n_3\
    );
\add_i_i_i3_11_3124_fu_294[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_47_reg_3925(2),
      I1 => \add_i_i_i3_11_3124_fu_294[5]_i_2_n_3\,
      I2 => add_ln840_47_reg_3925(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_47_reg_3925(4),
      O => add_ln840_47_fu_3001_p2(4)
    );
\add_i_i_i3_11_3124_fu_294[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_47_reg_3925(3),
      I1 => \add_i_i_i3_11_3124_fu_294[5]_i_2_n_3\,
      I2 => add_ln840_47_reg_3925(2),
      I3 => add_ln840_47_reg_3925(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_47_reg_3925(5),
      O => add_ln840_47_fu_3001_p2(5)
    );
\add_i_i_i3_11_3124_fu_294[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_47_reg_3925(1),
      I2 => add_ln840_46_reg_3821(1),
      I3 => xor_ln1019_91_reg_3816,
      I4 => add_ln840_46_reg_3821(0),
      I5 => add_ln840_47_reg_3925(0),
      O => \add_i_i_i3_11_3124_fu_294[5]_i_2_n_3\
    );
\add_i_i_i3_11_3124_fu_294[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_47_reg_3925(4),
      I1 => \add_i_i_i3_11_3124_fu_294[7]_i_2_n_3\,
      I2 => add_ln840_47_reg_3925(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_47_reg_3925(6),
      O => add_ln840_47_fu_3001_p2(6)
    );
\add_i_i_i3_11_3124_fu_294[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_47_reg_3925(5),
      I1 => \add_i_i_i3_11_3124_fu_294[7]_i_2_n_3\,
      I2 => add_ln840_47_reg_3925(4),
      I3 => add_ln840_47_reg_3925(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_47_reg_3925(7),
      O => add_ln840_47_fu_3001_p2(7)
    );
\add_i_i_i3_11_3124_fu_294[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_47_reg_3925(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_47_reg_3925(1),
      I3 => add_ln840_46_reg_3821(1),
      I4 => \add_i_i_i3_11_3124_fu_294[3]_i_2_n_3\,
      I5 => add_ln840_47_reg_3925(2),
      O => \add_i_i_i3_11_3124_fu_294[7]_i_2_n_3\
    );
\add_i_i_i3_11_3124_fu_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(0),
      Q => add_ln840_47_reg_3925(0),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(1),
      Q => add_ln840_47_reg_3925(1),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(2),
      Q => add_ln840_47_reg_3925(2),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(3),
      Q => add_ln840_47_reg_3925(3),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(4),
      Q => add_ln840_47_reg_3925(4),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(5),
      Q => add_ln840_47_reg_3925(5),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(6),
      Q => add_ln840_47_reg_3925(6),
      R => '0'
    );
\add_i_i_i3_11_3124_fu_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_47_fu_3001_p2(7),
      Q => add_ln840_47_reg_3925(7),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_99_reg_3826,
      I1 => add_ln840_51_reg_3930(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_50_reg_3831(0),
      O => add_ln840_51_fu_3019_p2(0)
    );
\add_i_i_i3_12_3126_fu_298[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_99_reg_3826,
      I1 => add_ln840_50_reg_3831(0),
      I2 => add_ln840_51_reg_3930(0),
      I3 => add_ln840_51_reg_3930(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_50_reg_3831(1),
      O => add_ln840_51_fu_3019_p2(1)
    );
\add_i_i_i3_12_3126_fu_298[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_12_3126_fu_298[3]_i_2_n_3\,
      I1 => add_ln840_50_reg_3831(1),
      I2 => add_ln840_51_reg_3930(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_51_reg_3930(2),
      O => add_ln840_51_fu_3019_p2(2)
    );
\add_i_i_i3_12_3126_fu_298[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_51_reg_3930(1),
      I1 => add_ln840_50_reg_3831(1),
      I2 => \add_i_i_i3_12_3126_fu_298[3]_i_2_n_3\,
      I3 => add_ln840_51_reg_3930(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_51_reg_3930(3),
      O => add_ln840_51_fu_3019_p2(3)
    );
\add_i_i_i3_12_3126_fu_298[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_51_reg_3930(0),
      I2 => add_ln840_50_reg_3831(0),
      I3 => xor_ln1019_99_reg_3826,
      O => \add_i_i_i3_12_3126_fu_298[3]_i_2_n_3\
    );
\add_i_i_i3_12_3126_fu_298[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_51_reg_3930(2),
      I1 => \add_i_i_i3_12_3126_fu_298[5]_i_2_n_3\,
      I2 => add_ln840_51_reg_3930(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_51_reg_3930(4),
      O => add_ln840_51_fu_3019_p2(4)
    );
\add_i_i_i3_12_3126_fu_298[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_51_reg_3930(3),
      I1 => \add_i_i_i3_12_3126_fu_298[5]_i_2_n_3\,
      I2 => add_ln840_51_reg_3930(2),
      I3 => add_ln840_51_reg_3930(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_51_reg_3930(5),
      O => add_ln840_51_fu_3019_p2(5)
    );
\add_i_i_i3_12_3126_fu_298[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_51_reg_3930(1),
      I2 => add_ln840_50_reg_3831(1),
      I3 => xor_ln1019_99_reg_3826,
      I4 => add_ln840_50_reg_3831(0),
      I5 => add_ln840_51_reg_3930(0),
      O => \add_i_i_i3_12_3126_fu_298[5]_i_2_n_3\
    );
\add_i_i_i3_12_3126_fu_298[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_51_reg_3930(4),
      I1 => \add_i_i_i3_12_3126_fu_298[7]_i_2_n_3\,
      I2 => add_ln840_51_reg_3930(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_51_reg_3930(6),
      O => add_ln840_51_fu_3019_p2(6)
    );
\add_i_i_i3_12_3126_fu_298[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_51_reg_3930(5),
      I1 => \add_i_i_i3_12_3126_fu_298[7]_i_2_n_3\,
      I2 => add_ln840_51_reg_3930(4),
      I3 => add_ln840_51_reg_3930(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_51_reg_3930(7),
      O => add_ln840_51_fu_3019_p2(7)
    );
\add_i_i_i3_12_3126_fu_298[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_51_reg_3930(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_51_reg_3930(1),
      I3 => add_ln840_50_reg_3831(1),
      I4 => \add_i_i_i3_12_3126_fu_298[3]_i_2_n_3\,
      I5 => add_ln840_51_reg_3930(2),
      O => \add_i_i_i3_12_3126_fu_298[7]_i_2_n_3\
    );
\add_i_i_i3_12_3126_fu_298_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(0),
      Q => add_ln840_51_reg_3930(0),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(1),
      Q => add_ln840_51_reg_3930(1),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(2),
      Q => add_ln840_51_reg_3930(2),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(3),
      Q => add_ln840_51_reg_3930(3),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(4),
      Q => add_ln840_51_reg_3930(4),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(5),
      Q => add_ln840_51_reg_3930(5),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(6),
      Q => add_ln840_51_reg_3930(6),
      R => '0'
    );
\add_i_i_i3_12_3126_fu_298_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_51_fu_3019_p2(7),
      Q => add_ln840_51_reg_3930(7),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_107_reg_3836,
      I1 => add_ln840_55_reg_3935(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_54_reg_3841(0),
      O => add_ln840_55_fu_3037_p2(0)
    );
\add_i_i_i3_13_3128_fu_302[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_107_reg_3836,
      I1 => add_ln840_54_reg_3841(0),
      I2 => add_ln840_55_reg_3935(0),
      I3 => add_ln840_55_reg_3935(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_54_reg_3841(1),
      O => add_ln840_55_fu_3037_p2(1)
    );
\add_i_i_i3_13_3128_fu_302[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_13_3128_fu_302[3]_i_2_n_3\,
      I1 => add_ln840_54_reg_3841(1),
      I2 => add_ln840_55_reg_3935(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_55_reg_3935(2),
      O => add_ln840_55_fu_3037_p2(2)
    );
\add_i_i_i3_13_3128_fu_302[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_55_reg_3935(1),
      I1 => add_ln840_54_reg_3841(1),
      I2 => \add_i_i_i3_13_3128_fu_302[3]_i_2_n_3\,
      I3 => add_ln840_55_reg_3935(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_55_reg_3935(3),
      O => add_ln840_55_fu_3037_p2(3)
    );
\add_i_i_i3_13_3128_fu_302[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_55_reg_3935(0),
      I2 => add_ln840_54_reg_3841(0),
      I3 => xor_ln1019_107_reg_3836,
      O => \add_i_i_i3_13_3128_fu_302[3]_i_2_n_3\
    );
\add_i_i_i3_13_3128_fu_302[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_55_reg_3935(2),
      I1 => \add_i_i_i3_13_3128_fu_302[5]_i_2_n_3\,
      I2 => add_ln840_55_reg_3935(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_55_reg_3935(4),
      O => add_ln840_55_fu_3037_p2(4)
    );
\add_i_i_i3_13_3128_fu_302[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_55_reg_3935(3),
      I1 => \add_i_i_i3_13_3128_fu_302[5]_i_2_n_3\,
      I2 => add_ln840_55_reg_3935(2),
      I3 => add_ln840_55_reg_3935(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_55_reg_3935(5),
      O => add_ln840_55_fu_3037_p2(5)
    );
\add_i_i_i3_13_3128_fu_302[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_55_reg_3935(1),
      I2 => add_ln840_54_reg_3841(1),
      I3 => xor_ln1019_107_reg_3836,
      I4 => add_ln840_54_reg_3841(0),
      I5 => add_ln840_55_reg_3935(0),
      O => \add_i_i_i3_13_3128_fu_302[5]_i_2_n_3\
    );
\add_i_i_i3_13_3128_fu_302[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_55_reg_3935(4),
      I1 => \add_i_i_i3_13_3128_fu_302[7]_i_2_n_3\,
      I2 => add_ln840_55_reg_3935(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_55_reg_3935(6),
      O => add_ln840_55_fu_3037_p2(6)
    );
\add_i_i_i3_13_3128_fu_302[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_55_reg_3935(5),
      I1 => \add_i_i_i3_13_3128_fu_302[7]_i_2_n_3\,
      I2 => add_ln840_55_reg_3935(4),
      I3 => add_ln840_55_reg_3935(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_55_reg_3935(7),
      O => add_ln840_55_fu_3037_p2(7)
    );
\add_i_i_i3_13_3128_fu_302[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_55_reg_3935(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_55_reg_3935(1),
      I3 => add_ln840_54_reg_3841(1),
      I4 => \add_i_i_i3_13_3128_fu_302[3]_i_2_n_3\,
      I5 => add_ln840_55_reg_3935(2),
      O => \add_i_i_i3_13_3128_fu_302[7]_i_2_n_3\
    );
\add_i_i_i3_13_3128_fu_302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(0),
      Q => add_ln840_55_reg_3935(0),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(1),
      Q => add_ln840_55_reg_3935(1),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(2),
      Q => add_ln840_55_reg_3935(2),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(3),
      Q => add_ln840_55_reg_3935(3),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(4),
      Q => add_ln840_55_reg_3935(4),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(5),
      Q => add_ln840_55_reg_3935(5),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(6),
      Q => add_ln840_55_reg_3935(6),
      R => '0'
    );
\add_i_i_i3_13_3128_fu_302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_55_fu_3037_p2(7),
      Q => add_ln840_55_reg_3935(7),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_115_reg_3846,
      I1 => add_ln840_59_reg_3940(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_58_reg_3851(0),
      O => add_ln840_59_fu_3055_p2(0)
    );
\add_i_i_i3_14_3130_fu_306[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_115_reg_3846,
      I1 => add_ln840_58_reg_3851(0),
      I2 => add_ln840_59_reg_3940(0),
      I3 => add_ln840_59_reg_3940(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_58_reg_3851(1),
      O => add_ln840_59_fu_3055_p2(1)
    );
\add_i_i_i3_14_3130_fu_306[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_14_3130_fu_306[3]_i_2_n_3\,
      I1 => add_ln840_58_reg_3851(1),
      I2 => add_ln840_59_reg_3940(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_59_reg_3940(2),
      O => add_ln840_59_fu_3055_p2(2)
    );
\add_i_i_i3_14_3130_fu_306[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_59_reg_3940(1),
      I1 => add_ln840_58_reg_3851(1),
      I2 => \add_i_i_i3_14_3130_fu_306[3]_i_2_n_3\,
      I3 => add_ln840_59_reg_3940(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_59_reg_3940(3),
      O => add_ln840_59_fu_3055_p2(3)
    );
\add_i_i_i3_14_3130_fu_306[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_59_reg_3940(0),
      I2 => add_ln840_58_reg_3851(0),
      I3 => xor_ln1019_115_reg_3846,
      O => \add_i_i_i3_14_3130_fu_306[3]_i_2_n_3\
    );
\add_i_i_i3_14_3130_fu_306[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_59_reg_3940(2),
      I1 => \add_i_i_i3_14_3130_fu_306[5]_i_2_n_3\,
      I2 => add_ln840_59_reg_3940(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_59_reg_3940(4),
      O => add_ln840_59_fu_3055_p2(4)
    );
\add_i_i_i3_14_3130_fu_306[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_59_reg_3940(3),
      I1 => \add_i_i_i3_14_3130_fu_306[5]_i_2_n_3\,
      I2 => add_ln840_59_reg_3940(2),
      I3 => add_ln840_59_reg_3940(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_59_reg_3940(5),
      O => add_ln840_59_fu_3055_p2(5)
    );
\add_i_i_i3_14_3130_fu_306[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_59_reg_3940(1),
      I2 => add_ln840_58_reg_3851(1),
      I3 => xor_ln1019_115_reg_3846,
      I4 => add_ln840_58_reg_3851(0),
      I5 => add_ln840_59_reg_3940(0),
      O => \add_i_i_i3_14_3130_fu_306[5]_i_2_n_3\
    );
\add_i_i_i3_14_3130_fu_306[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_59_reg_3940(4),
      I1 => \add_i_i_i3_14_3130_fu_306[7]_i_2_n_3\,
      I2 => add_ln840_59_reg_3940(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_59_reg_3940(6),
      O => add_ln840_59_fu_3055_p2(6)
    );
\add_i_i_i3_14_3130_fu_306[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_59_reg_3940(5),
      I1 => \add_i_i_i3_14_3130_fu_306[7]_i_2_n_3\,
      I2 => add_ln840_59_reg_3940(4),
      I3 => add_ln840_59_reg_3940(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_59_reg_3940(7),
      O => add_ln840_59_fu_3055_p2(7)
    );
\add_i_i_i3_14_3130_fu_306[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_59_reg_3940(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_59_reg_3940(1),
      I3 => add_ln840_58_reg_3851(1),
      I4 => \add_i_i_i3_14_3130_fu_306[3]_i_2_n_3\,
      I5 => add_ln840_59_reg_3940(2),
      O => \add_i_i_i3_14_3130_fu_306[7]_i_2_n_3\
    );
\add_i_i_i3_14_3130_fu_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(0),
      Q => add_ln840_59_reg_3940(0),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(1),
      Q => add_ln840_59_reg_3940(1),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(2),
      Q => add_ln840_59_reg_3940(2),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(3),
      Q => add_ln840_59_reg_3940(3),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(4),
      Q => add_ln840_59_reg_3940(4),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(5),
      Q => add_ln840_59_reg_3940(5),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(6),
      Q => add_ln840_59_reg_3940(6),
      R => '0'
    );
\add_i_i_i3_14_3130_fu_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_59_fu_3055_p2(7),
      Q => add_ln840_59_reg_3940(7),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_123_reg_3856,
      I1 => add_ln840_63_reg_3945(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_62_reg_3861(0),
      O => add_ln840_63_fu_3073_p2(0)
    );
\add_i_i_i3_15_3132_fu_310[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_123_reg_3856,
      I1 => add_ln840_62_reg_3861(0),
      I2 => add_ln840_63_reg_3945(0),
      I3 => add_ln840_63_reg_3945(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_62_reg_3861(1),
      O => add_ln840_63_fu_3073_p2(1)
    );
\add_i_i_i3_15_3132_fu_310[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_15_3132_fu_310[3]_i_2_n_3\,
      I1 => add_ln840_62_reg_3861(1),
      I2 => add_ln840_63_reg_3945(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_63_reg_3945(2),
      O => add_ln840_63_fu_3073_p2(2)
    );
\add_i_i_i3_15_3132_fu_310[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_63_reg_3945(1),
      I1 => add_ln840_62_reg_3861(1),
      I2 => \add_i_i_i3_15_3132_fu_310[3]_i_2_n_3\,
      I3 => add_ln840_63_reg_3945(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_63_reg_3945(3),
      O => add_ln840_63_fu_3073_p2(3)
    );
\add_i_i_i3_15_3132_fu_310[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_63_reg_3945(0),
      I2 => add_ln840_62_reg_3861(0),
      I3 => xor_ln1019_123_reg_3856,
      O => \add_i_i_i3_15_3132_fu_310[3]_i_2_n_3\
    );
\add_i_i_i3_15_3132_fu_310[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_63_reg_3945(2),
      I1 => \add_i_i_i3_15_3132_fu_310[5]_i_2_n_3\,
      I2 => add_ln840_63_reg_3945(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_63_reg_3945(4),
      O => add_ln840_63_fu_3073_p2(4)
    );
\add_i_i_i3_15_3132_fu_310[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_63_reg_3945(3),
      I1 => \add_i_i_i3_15_3132_fu_310[5]_i_2_n_3\,
      I2 => add_ln840_63_reg_3945(2),
      I3 => add_ln840_63_reg_3945(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_63_reg_3945(5),
      O => add_ln840_63_fu_3073_p2(5)
    );
\add_i_i_i3_15_3132_fu_310[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_63_reg_3945(1),
      I2 => add_ln840_62_reg_3861(1),
      I3 => xor_ln1019_123_reg_3856,
      I4 => add_ln840_62_reg_3861(0),
      I5 => add_ln840_63_reg_3945(0),
      O => \add_i_i_i3_15_3132_fu_310[5]_i_2_n_3\
    );
\add_i_i_i3_15_3132_fu_310[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_63_reg_3945(4),
      I1 => \add_i_i_i3_15_3132_fu_310[7]_i_2_n_3\,
      I2 => add_ln840_63_reg_3945(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_63_reg_3945(6),
      O => add_ln840_63_fu_3073_p2(6)
    );
\add_i_i_i3_15_3132_fu_310[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_63_reg_3945(5),
      I1 => \add_i_i_i3_15_3132_fu_310[7]_i_2_n_3\,
      I2 => add_ln840_63_reg_3945(4),
      I3 => add_ln840_63_reg_3945(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_63_reg_3945(7),
      O => add_ln840_63_fu_3073_p2(7)
    );
\add_i_i_i3_15_3132_fu_310[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_63_reg_3945(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_63_reg_3945(1),
      I3 => add_ln840_62_reg_3861(1),
      I4 => \add_i_i_i3_15_3132_fu_310[3]_i_2_n_3\,
      I5 => add_ln840_63_reg_3945(2),
      O => \add_i_i_i3_15_3132_fu_310[7]_i_2_n_3\
    );
\add_i_i_i3_15_3132_fu_310_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(0),
      Q => add_ln840_63_reg_3945(0),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(1),
      Q => add_ln840_63_reg_3945(1),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(2),
      Q => add_ln840_63_reg_3945(2),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(3),
      Q => add_ln840_63_reg_3945(3),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(4),
      Q => add_ln840_63_reg_3945(4),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(5),
      Q => add_ln840_63_reg_3945(5),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(6),
      Q => add_ln840_63_reg_3945(6),
      R => '0'
    );
\add_i_i_i3_15_3132_fu_310_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_63_fu_3073_p2(7),
      Q => add_ln840_63_reg_3945(7),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_11_reg_3716,
      I1 => add_ln840_7_reg_3875(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_6_reg_3721(0),
      O => add_ln840_7_fu_2821_p2(0)
    );
\add_i_i_i3_1_3104_fu_254[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_11_reg_3716,
      I1 => add_ln840_6_reg_3721(0),
      I2 => add_ln840_7_reg_3875(0),
      I3 => add_ln840_7_reg_3875(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_6_reg_3721(1),
      O => add_ln840_7_fu_2821_p2(1)
    );
\add_i_i_i3_1_3104_fu_254[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_1_3104_fu_254[3]_i_2_n_3\,
      I1 => add_ln840_6_reg_3721(1),
      I2 => add_ln840_7_reg_3875(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_7_reg_3875(2),
      O => add_ln840_7_fu_2821_p2(2)
    );
\add_i_i_i3_1_3104_fu_254[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_7_reg_3875(1),
      I1 => add_ln840_6_reg_3721(1),
      I2 => \add_i_i_i3_1_3104_fu_254[3]_i_2_n_3\,
      I3 => add_ln840_7_reg_3875(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_7_reg_3875(3),
      O => add_ln840_7_fu_2821_p2(3)
    );
\add_i_i_i3_1_3104_fu_254[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_7_reg_3875(0),
      I2 => add_ln840_6_reg_3721(0),
      I3 => xor_ln1019_11_reg_3716,
      O => \add_i_i_i3_1_3104_fu_254[3]_i_2_n_3\
    );
\add_i_i_i3_1_3104_fu_254[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_7_reg_3875(2),
      I1 => \add_i_i_i3_1_3104_fu_254[5]_i_2_n_3\,
      I2 => add_ln840_7_reg_3875(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_7_reg_3875(4),
      O => add_ln840_7_fu_2821_p2(4)
    );
\add_i_i_i3_1_3104_fu_254[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_7_reg_3875(3),
      I1 => \add_i_i_i3_1_3104_fu_254[5]_i_2_n_3\,
      I2 => add_ln840_7_reg_3875(2),
      I3 => add_ln840_7_reg_3875(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_7_reg_3875(5),
      O => add_ln840_7_fu_2821_p2(5)
    );
\add_i_i_i3_1_3104_fu_254[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_7_reg_3875(1),
      I2 => add_ln840_6_reg_3721(1),
      I3 => xor_ln1019_11_reg_3716,
      I4 => add_ln840_6_reg_3721(0),
      I5 => add_ln840_7_reg_3875(0),
      O => \add_i_i_i3_1_3104_fu_254[5]_i_2_n_3\
    );
\add_i_i_i3_1_3104_fu_254[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_7_reg_3875(4),
      I1 => \add_i_i_i3_1_3104_fu_254[7]_i_2_n_3\,
      I2 => add_ln840_7_reg_3875(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_7_reg_3875(6),
      O => add_ln840_7_fu_2821_p2(6)
    );
\add_i_i_i3_1_3104_fu_254[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_7_reg_3875(5),
      I1 => \add_i_i_i3_1_3104_fu_254[7]_i_2_n_3\,
      I2 => add_ln840_7_reg_3875(4),
      I3 => add_ln840_7_reg_3875(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_7_reg_3875(7),
      O => add_ln840_7_fu_2821_p2(7)
    );
\add_i_i_i3_1_3104_fu_254[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_7_reg_3875(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_7_reg_3875(1),
      I3 => add_ln840_6_reg_3721(1),
      I4 => \add_i_i_i3_1_3104_fu_254[3]_i_2_n_3\,
      I5 => add_ln840_7_reg_3875(2),
      O => \add_i_i_i3_1_3104_fu_254[7]_i_2_n_3\
    );
\add_i_i_i3_1_3104_fu_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(0),
      Q => add_ln840_7_reg_3875(0),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(1),
      Q => add_ln840_7_reg_3875(1),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(2),
      Q => add_ln840_7_reg_3875(2),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(3),
      Q => add_ln840_7_reg_3875(3),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(4),
      Q => add_ln840_7_reg_3875(4),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(5),
      Q => add_ln840_7_reg_3875(5),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(6),
      Q => add_ln840_7_reg_3875(6),
      R => '0'
    );
\add_i_i_i3_1_3104_fu_254_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_7_fu_2821_p2(7),
      Q => add_ln840_7_reg_3875(7),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_19_reg_3726,
      I1 => add_ln840_11_reg_3880(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_10_reg_3731(0),
      O => add_ln840_11_fu_2839_p2(0)
    );
\add_i_i_i3_2_3106_fu_258[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_19_reg_3726,
      I1 => add_ln840_10_reg_3731(0),
      I2 => add_ln840_11_reg_3880(0),
      I3 => add_ln840_11_reg_3880(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_10_reg_3731(1),
      O => add_ln840_11_fu_2839_p2(1)
    );
\add_i_i_i3_2_3106_fu_258[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_2_3106_fu_258[3]_i_2_n_3\,
      I1 => add_ln840_10_reg_3731(1),
      I2 => add_ln840_11_reg_3880(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_11_reg_3880(2),
      O => add_ln840_11_fu_2839_p2(2)
    );
\add_i_i_i3_2_3106_fu_258[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_11_reg_3880(1),
      I1 => add_ln840_10_reg_3731(1),
      I2 => \add_i_i_i3_2_3106_fu_258[3]_i_2_n_3\,
      I3 => add_ln840_11_reg_3880(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_11_reg_3880(3),
      O => add_ln840_11_fu_2839_p2(3)
    );
\add_i_i_i3_2_3106_fu_258[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_11_reg_3880(0),
      I2 => add_ln840_10_reg_3731(0),
      I3 => xor_ln1019_19_reg_3726,
      O => \add_i_i_i3_2_3106_fu_258[3]_i_2_n_3\
    );
\add_i_i_i3_2_3106_fu_258[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_11_reg_3880(2),
      I1 => \add_i_i_i3_2_3106_fu_258[5]_i_2_n_3\,
      I2 => add_ln840_11_reg_3880(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_11_reg_3880(4),
      O => add_ln840_11_fu_2839_p2(4)
    );
\add_i_i_i3_2_3106_fu_258[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_11_reg_3880(3),
      I1 => \add_i_i_i3_2_3106_fu_258[5]_i_2_n_3\,
      I2 => add_ln840_11_reg_3880(2),
      I3 => add_ln840_11_reg_3880(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_11_reg_3880(5),
      O => add_ln840_11_fu_2839_p2(5)
    );
\add_i_i_i3_2_3106_fu_258[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_11_reg_3880(1),
      I2 => add_ln840_10_reg_3731(1),
      I3 => xor_ln1019_19_reg_3726,
      I4 => add_ln840_10_reg_3731(0),
      I5 => add_ln840_11_reg_3880(0),
      O => \add_i_i_i3_2_3106_fu_258[5]_i_2_n_3\
    );
\add_i_i_i3_2_3106_fu_258[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_11_reg_3880(4),
      I1 => \add_i_i_i3_2_3106_fu_258[7]_i_2_n_3\,
      I2 => add_ln840_11_reg_3880(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_11_reg_3880(6),
      O => add_ln840_11_fu_2839_p2(6)
    );
\add_i_i_i3_2_3106_fu_258[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_11_reg_3880(5),
      I1 => \add_i_i_i3_2_3106_fu_258[7]_i_2_n_3\,
      I2 => add_ln840_11_reg_3880(4),
      I3 => add_ln840_11_reg_3880(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_11_reg_3880(7),
      O => add_ln840_11_fu_2839_p2(7)
    );
\add_i_i_i3_2_3106_fu_258[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_11_reg_3880(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_11_reg_3880(1),
      I3 => add_ln840_10_reg_3731(1),
      I4 => \add_i_i_i3_2_3106_fu_258[3]_i_2_n_3\,
      I5 => add_ln840_11_reg_3880(2),
      O => \add_i_i_i3_2_3106_fu_258[7]_i_2_n_3\
    );
\add_i_i_i3_2_3106_fu_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(0),
      Q => add_ln840_11_reg_3880(0),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(1),
      Q => add_ln840_11_reg_3880(1),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(2),
      Q => add_ln840_11_reg_3880(2),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(3),
      Q => add_ln840_11_reg_3880(3),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(4),
      Q => add_ln840_11_reg_3880(4),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(5),
      Q => add_ln840_11_reg_3880(5),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(6),
      Q => add_ln840_11_reg_3880(6),
      R => '0'
    );
\add_i_i_i3_2_3106_fu_258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_11_fu_2839_p2(7),
      Q => add_ln840_11_reg_3880(7),
      R => '0'
    );
\add_i_i_i3_345102_fu_250[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_3_reg_3706,
      I1 => add_ln840_3_reg_3870(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_2_reg_3711(0),
      O => add_ln840_3_fu_2803_p2(0)
    );
\add_i_i_i3_345102_fu_250[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_3_reg_3706,
      I1 => add_ln840_2_reg_3711(0),
      I2 => add_ln840_3_reg_3870(0),
      I3 => add_ln840_3_reg_3870(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_2_reg_3711(1),
      O => add_ln840_3_fu_2803_p2(1)
    );
\add_i_i_i3_345102_fu_250[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_345102_fu_250[3]_i_2_n_3\,
      I1 => add_ln840_2_reg_3711(1),
      I2 => add_ln840_3_reg_3870(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_3_reg_3870(2),
      O => add_ln840_3_fu_2803_p2(2)
    );
\add_i_i_i3_345102_fu_250[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_3_reg_3870(1),
      I1 => add_ln840_2_reg_3711(1),
      I2 => \add_i_i_i3_345102_fu_250[3]_i_2_n_3\,
      I3 => add_ln840_3_reg_3870(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_3_reg_3870(3),
      O => add_ln840_3_fu_2803_p2(3)
    );
\add_i_i_i3_345102_fu_250[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_3_reg_3870(0),
      I2 => add_ln840_2_reg_3711(0),
      I3 => xor_ln1019_3_reg_3706,
      O => \add_i_i_i3_345102_fu_250[3]_i_2_n_3\
    );
\add_i_i_i3_345102_fu_250[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_3_reg_3870(2),
      I1 => \add_i_i_i3_345102_fu_250[5]_i_2_n_3\,
      I2 => add_ln840_3_reg_3870(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_3_reg_3870(4),
      O => add_ln840_3_fu_2803_p2(4)
    );
\add_i_i_i3_345102_fu_250[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_3_reg_3870(3),
      I1 => \add_i_i_i3_345102_fu_250[5]_i_2_n_3\,
      I2 => add_ln840_3_reg_3870(2),
      I3 => add_ln840_3_reg_3870(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_3_reg_3870(5),
      O => add_ln840_3_fu_2803_p2(5)
    );
\add_i_i_i3_345102_fu_250[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_3_reg_3870(1),
      I2 => add_ln840_2_reg_3711(1),
      I3 => xor_ln1019_3_reg_3706,
      I4 => add_ln840_2_reg_3711(0),
      I5 => add_ln840_3_reg_3870(0),
      O => \add_i_i_i3_345102_fu_250[5]_i_2_n_3\
    );
\add_i_i_i3_345102_fu_250[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_3_reg_3870(4),
      I1 => \add_i_i_i3_345102_fu_250[7]_i_3_n_3\,
      I2 => add_ln840_3_reg_3870(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_3_reg_3870(6),
      O => add_ln840_3_fu_2803_p2(6)
    );
\add_i_i_i3_345102_fu_250[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_ZL7threshs_0_ce0,
      I1 => icmp_ln249_reg_3674,
      O => add_i_i_i3_10_3122_fu_2900
    );
\add_i_i_i3_345102_fu_250[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_3_reg_3870(5),
      I1 => \add_i_i_i3_345102_fu_250[7]_i_3_n_3\,
      I2 => add_ln840_3_reg_3870(4),
      I3 => add_ln840_3_reg_3870(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_3_reg_3870(7),
      O => add_ln840_3_fu_2803_p2(7)
    );
\add_i_i_i3_345102_fu_250[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_3_reg_3870(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_3_reg_3870(1),
      I3 => add_ln840_2_reg_3711(1),
      I4 => \add_i_i_i3_345102_fu_250[3]_i_2_n_3\,
      I5 => add_ln840_3_reg_3870(2),
      O => \add_i_i_i3_345102_fu_250[7]_i_3_n_3\
    );
\add_i_i_i3_345102_fu_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(0),
      Q => add_ln840_3_reg_3870(0),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(1),
      Q => add_ln840_3_reg_3870(1),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(2),
      Q => add_ln840_3_reg_3870(2),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(3),
      Q => add_ln840_3_reg_3870(3),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(4),
      Q => add_ln840_3_reg_3870(4),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(5),
      Q => add_ln840_3_reg_3870(5),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(6),
      Q => add_ln840_3_reg_3870(6),
      R => '0'
    );
\add_i_i_i3_345102_fu_250_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_3_fu_2803_p2(7),
      Q => add_ln840_3_reg_3870(7),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_27_reg_3736,
      I1 => add_ln840_15_reg_3885(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_14_reg_3741(0),
      O => add_ln840_15_fu_2857_p2(0)
    );
\add_i_i_i3_3_3108_fu_262[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_27_reg_3736,
      I1 => add_ln840_14_reg_3741(0),
      I2 => add_ln840_15_reg_3885(0),
      I3 => add_ln840_15_reg_3885(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_14_reg_3741(1),
      O => add_ln840_15_fu_2857_p2(1)
    );
\add_i_i_i3_3_3108_fu_262[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_3_3108_fu_262[3]_i_2_n_3\,
      I1 => add_ln840_14_reg_3741(1),
      I2 => add_ln840_15_reg_3885(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_15_reg_3885(2),
      O => add_ln840_15_fu_2857_p2(2)
    );
\add_i_i_i3_3_3108_fu_262[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_15_reg_3885(1),
      I1 => add_ln840_14_reg_3741(1),
      I2 => \add_i_i_i3_3_3108_fu_262[3]_i_2_n_3\,
      I3 => add_ln840_15_reg_3885(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_15_reg_3885(3),
      O => add_ln840_15_fu_2857_p2(3)
    );
\add_i_i_i3_3_3108_fu_262[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_15_reg_3885(0),
      I2 => add_ln840_14_reg_3741(0),
      I3 => xor_ln1019_27_reg_3736,
      O => \add_i_i_i3_3_3108_fu_262[3]_i_2_n_3\
    );
\add_i_i_i3_3_3108_fu_262[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_15_reg_3885(2),
      I1 => \add_i_i_i3_3_3108_fu_262[5]_i_2_n_3\,
      I2 => add_ln840_15_reg_3885(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_15_reg_3885(4),
      O => add_ln840_15_fu_2857_p2(4)
    );
\add_i_i_i3_3_3108_fu_262[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_15_reg_3885(3),
      I1 => \add_i_i_i3_3_3108_fu_262[5]_i_2_n_3\,
      I2 => add_ln840_15_reg_3885(2),
      I3 => add_ln840_15_reg_3885(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_15_reg_3885(5),
      O => add_ln840_15_fu_2857_p2(5)
    );
\add_i_i_i3_3_3108_fu_262[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_15_reg_3885(1),
      I2 => add_ln840_14_reg_3741(1),
      I3 => xor_ln1019_27_reg_3736,
      I4 => add_ln840_14_reg_3741(0),
      I5 => add_ln840_15_reg_3885(0),
      O => \add_i_i_i3_3_3108_fu_262[5]_i_2_n_3\
    );
\add_i_i_i3_3_3108_fu_262[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_15_reg_3885(4),
      I1 => \add_i_i_i3_3_3108_fu_262[7]_i_2_n_3\,
      I2 => add_ln840_15_reg_3885(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_15_reg_3885(6),
      O => add_ln840_15_fu_2857_p2(6)
    );
\add_i_i_i3_3_3108_fu_262[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_15_reg_3885(5),
      I1 => \add_i_i_i3_3_3108_fu_262[7]_i_2_n_3\,
      I2 => add_ln840_15_reg_3885(4),
      I3 => add_ln840_15_reg_3885(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_15_reg_3885(7),
      O => add_ln840_15_fu_2857_p2(7)
    );
\add_i_i_i3_3_3108_fu_262[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_15_reg_3885(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_15_reg_3885(1),
      I3 => add_ln840_14_reg_3741(1),
      I4 => \add_i_i_i3_3_3108_fu_262[3]_i_2_n_3\,
      I5 => add_ln840_15_reg_3885(2),
      O => \add_i_i_i3_3_3108_fu_262[7]_i_2_n_3\
    );
\add_i_i_i3_3_3108_fu_262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(0),
      Q => add_ln840_15_reg_3885(0),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(1),
      Q => add_ln840_15_reg_3885(1),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(2),
      Q => add_ln840_15_reg_3885(2),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(3),
      Q => add_ln840_15_reg_3885(3),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(4),
      Q => add_ln840_15_reg_3885(4),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(5),
      Q => add_ln840_15_reg_3885(5),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(6),
      Q => add_ln840_15_reg_3885(6),
      R => '0'
    );
\add_i_i_i3_3_3108_fu_262_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_15_fu_2857_p2(7),
      Q => add_ln840_15_reg_3885(7),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_35_reg_3746,
      I1 => add_ln840_19_reg_3890(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_18_reg_3751(0),
      O => add_ln840_19_fu_2875_p2(0)
    );
\add_i_i_i3_4_3110_fu_266[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_35_reg_3746,
      I1 => add_ln840_18_reg_3751(0),
      I2 => add_ln840_19_reg_3890(0),
      I3 => add_ln840_19_reg_3890(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_18_reg_3751(1),
      O => add_ln840_19_fu_2875_p2(1)
    );
\add_i_i_i3_4_3110_fu_266[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_4_3110_fu_266[3]_i_2_n_3\,
      I1 => add_ln840_18_reg_3751(1),
      I2 => add_ln840_19_reg_3890(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_19_reg_3890(2),
      O => add_ln840_19_fu_2875_p2(2)
    );
\add_i_i_i3_4_3110_fu_266[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_19_reg_3890(1),
      I1 => add_ln840_18_reg_3751(1),
      I2 => \add_i_i_i3_4_3110_fu_266[3]_i_2_n_3\,
      I3 => add_ln840_19_reg_3890(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_19_reg_3890(3),
      O => add_ln840_19_fu_2875_p2(3)
    );
\add_i_i_i3_4_3110_fu_266[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_19_reg_3890(0),
      I2 => add_ln840_18_reg_3751(0),
      I3 => xor_ln1019_35_reg_3746,
      O => \add_i_i_i3_4_3110_fu_266[3]_i_2_n_3\
    );
\add_i_i_i3_4_3110_fu_266[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_19_reg_3890(2),
      I1 => \add_i_i_i3_4_3110_fu_266[5]_i_2_n_3\,
      I2 => add_ln840_19_reg_3890(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_19_reg_3890(4),
      O => add_ln840_19_fu_2875_p2(4)
    );
\add_i_i_i3_4_3110_fu_266[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_19_reg_3890(3),
      I1 => \add_i_i_i3_4_3110_fu_266[5]_i_2_n_3\,
      I2 => add_ln840_19_reg_3890(2),
      I3 => add_ln840_19_reg_3890(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_19_reg_3890(5),
      O => add_ln840_19_fu_2875_p2(5)
    );
\add_i_i_i3_4_3110_fu_266[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_19_reg_3890(1),
      I2 => add_ln840_18_reg_3751(1),
      I3 => xor_ln1019_35_reg_3746,
      I4 => add_ln840_18_reg_3751(0),
      I5 => add_ln840_19_reg_3890(0),
      O => \add_i_i_i3_4_3110_fu_266[5]_i_2_n_3\
    );
\add_i_i_i3_4_3110_fu_266[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_19_reg_3890(4),
      I1 => \add_i_i_i3_4_3110_fu_266[7]_i_2_n_3\,
      I2 => add_ln840_19_reg_3890(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_19_reg_3890(6),
      O => add_ln840_19_fu_2875_p2(6)
    );
\add_i_i_i3_4_3110_fu_266[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_19_reg_3890(5),
      I1 => \add_i_i_i3_4_3110_fu_266[7]_i_2_n_3\,
      I2 => add_ln840_19_reg_3890(4),
      I3 => add_ln840_19_reg_3890(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_19_reg_3890(7),
      O => add_ln840_19_fu_2875_p2(7)
    );
\add_i_i_i3_4_3110_fu_266[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_19_reg_3890(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_19_reg_3890(1),
      I3 => add_ln840_18_reg_3751(1),
      I4 => \add_i_i_i3_4_3110_fu_266[3]_i_2_n_3\,
      I5 => add_ln840_19_reg_3890(2),
      O => \add_i_i_i3_4_3110_fu_266[7]_i_2_n_3\
    );
\add_i_i_i3_4_3110_fu_266_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(0),
      Q => add_ln840_19_reg_3890(0),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(1),
      Q => add_ln840_19_reg_3890(1),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(2),
      Q => add_ln840_19_reg_3890(2),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(3),
      Q => add_ln840_19_reg_3890(3),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(4),
      Q => add_ln840_19_reg_3890(4),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(5),
      Q => add_ln840_19_reg_3890(5),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(6),
      Q => add_ln840_19_reg_3890(6),
      R => '0'
    );
\add_i_i_i3_4_3110_fu_266_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_19_fu_2875_p2(7),
      Q => add_ln840_19_reg_3890(7),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_43_reg_3756,
      I1 => add_ln840_23_reg_3895(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_22_reg_3761(0),
      O => add_ln840_23_fu_2893_p2(0)
    );
\add_i_i_i3_5_3112_fu_270[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_43_reg_3756,
      I1 => add_ln840_22_reg_3761(0),
      I2 => add_ln840_23_reg_3895(0),
      I3 => add_ln840_23_reg_3895(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_22_reg_3761(1),
      O => add_ln840_23_fu_2893_p2(1)
    );
\add_i_i_i3_5_3112_fu_270[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_5_3112_fu_270[3]_i_2_n_3\,
      I1 => add_ln840_22_reg_3761(1),
      I2 => add_ln840_23_reg_3895(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_23_reg_3895(2),
      O => add_ln840_23_fu_2893_p2(2)
    );
\add_i_i_i3_5_3112_fu_270[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_23_reg_3895(1),
      I1 => add_ln840_22_reg_3761(1),
      I2 => \add_i_i_i3_5_3112_fu_270[3]_i_2_n_3\,
      I3 => add_ln840_23_reg_3895(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_23_reg_3895(3),
      O => add_ln840_23_fu_2893_p2(3)
    );
\add_i_i_i3_5_3112_fu_270[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_23_reg_3895(0),
      I2 => add_ln840_22_reg_3761(0),
      I3 => xor_ln1019_43_reg_3756,
      O => \add_i_i_i3_5_3112_fu_270[3]_i_2_n_3\
    );
\add_i_i_i3_5_3112_fu_270[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_23_reg_3895(2),
      I1 => \add_i_i_i3_5_3112_fu_270[5]_i_2_n_3\,
      I2 => add_ln840_23_reg_3895(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_23_reg_3895(4),
      O => add_ln840_23_fu_2893_p2(4)
    );
\add_i_i_i3_5_3112_fu_270[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_23_reg_3895(3),
      I1 => \add_i_i_i3_5_3112_fu_270[5]_i_2_n_3\,
      I2 => add_ln840_23_reg_3895(2),
      I3 => add_ln840_23_reg_3895(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_23_reg_3895(5),
      O => add_ln840_23_fu_2893_p2(5)
    );
\add_i_i_i3_5_3112_fu_270[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_23_reg_3895(1),
      I2 => add_ln840_22_reg_3761(1),
      I3 => xor_ln1019_43_reg_3756,
      I4 => add_ln840_22_reg_3761(0),
      I5 => add_ln840_23_reg_3895(0),
      O => \add_i_i_i3_5_3112_fu_270[5]_i_2_n_3\
    );
\add_i_i_i3_5_3112_fu_270[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_23_reg_3895(4),
      I1 => \add_i_i_i3_5_3112_fu_270[7]_i_2_n_3\,
      I2 => add_ln840_23_reg_3895(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_23_reg_3895(6),
      O => add_ln840_23_fu_2893_p2(6)
    );
\add_i_i_i3_5_3112_fu_270[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_23_reg_3895(5),
      I1 => \add_i_i_i3_5_3112_fu_270[7]_i_2_n_3\,
      I2 => add_ln840_23_reg_3895(4),
      I3 => add_ln840_23_reg_3895(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_23_reg_3895(7),
      O => add_ln840_23_fu_2893_p2(7)
    );
\add_i_i_i3_5_3112_fu_270[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_23_reg_3895(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_23_reg_3895(1),
      I3 => add_ln840_22_reg_3761(1),
      I4 => \add_i_i_i3_5_3112_fu_270[3]_i_2_n_3\,
      I5 => add_ln840_23_reg_3895(2),
      O => \add_i_i_i3_5_3112_fu_270[7]_i_2_n_3\
    );
\add_i_i_i3_5_3112_fu_270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(0),
      Q => add_ln840_23_reg_3895(0),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(1),
      Q => add_ln840_23_reg_3895(1),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(2),
      Q => add_ln840_23_reg_3895(2),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(3),
      Q => add_ln840_23_reg_3895(3),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(4),
      Q => add_ln840_23_reg_3895(4),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(5),
      Q => add_ln840_23_reg_3895(5),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(6),
      Q => add_ln840_23_reg_3895(6),
      R => '0'
    );
\add_i_i_i3_5_3112_fu_270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_23_fu_2893_p2(7),
      Q => add_ln840_23_reg_3895(7),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_51_reg_3766,
      I1 => add_ln840_27_reg_3900(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_26_reg_3771(0),
      O => add_ln840_27_fu_2911_p2(0)
    );
\add_i_i_i3_6_3114_fu_274[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_51_reg_3766,
      I1 => add_ln840_26_reg_3771(0),
      I2 => add_ln840_27_reg_3900(0),
      I3 => add_ln840_27_reg_3900(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_26_reg_3771(1),
      O => add_ln840_27_fu_2911_p2(1)
    );
\add_i_i_i3_6_3114_fu_274[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_6_3114_fu_274[3]_i_2_n_3\,
      I1 => add_ln840_26_reg_3771(1),
      I2 => add_ln840_27_reg_3900(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_27_reg_3900(2),
      O => add_ln840_27_fu_2911_p2(2)
    );
\add_i_i_i3_6_3114_fu_274[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_27_reg_3900(1),
      I1 => add_ln840_26_reg_3771(1),
      I2 => \add_i_i_i3_6_3114_fu_274[3]_i_2_n_3\,
      I3 => add_ln840_27_reg_3900(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_27_reg_3900(3),
      O => add_ln840_27_fu_2911_p2(3)
    );
\add_i_i_i3_6_3114_fu_274[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_27_reg_3900(0),
      I2 => add_ln840_26_reg_3771(0),
      I3 => xor_ln1019_51_reg_3766,
      O => \add_i_i_i3_6_3114_fu_274[3]_i_2_n_3\
    );
\add_i_i_i3_6_3114_fu_274[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_27_reg_3900(2),
      I1 => \add_i_i_i3_6_3114_fu_274[5]_i_2_n_3\,
      I2 => add_ln840_27_reg_3900(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_27_reg_3900(4),
      O => add_ln840_27_fu_2911_p2(4)
    );
\add_i_i_i3_6_3114_fu_274[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_27_reg_3900(3),
      I1 => \add_i_i_i3_6_3114_fu_274[5]_i_2_n_3\,
      I2 => add_ln840_27_reg_3900(2),
      I3 => add_ln840_27_reg_3900(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_27_reg_3900(5),
      O => add_ln840_27_fu_2911_p2(5)
    );
\add_i_i_i3_6_3114_fu_274[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_27_reg_3900(1),
      I2 => add_ln840_26_reg_3771(1),
      I3 => xor_ln1019_51_reg_3766,
      I4 => add_ln840_26_reg_3771(0),
      I5 => add_ln840_27_reg_3900(0),
      O => \add_i_i_i3_6_3114_fu_274[5]_i_2_n_3\
    );
\add_i_i_i3_6_3114_fu_274[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_27_reg_3900(4),
      I1 => \add_i_i_i3_6_3114_fu_274[7]_i_2_n_3\,
      I2 => add_ln840_27_reg_3900(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_27_reg_3900(6),
      O => add_ln840_27_fu_2911_p2(6)
    );
\add_i_i_i3_6_3114_fu_274[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_27_reg_3900(5),
      I1 => \add_i_i_i3_6_3114_fu_274[7]_i_2_n_3\,
      I2 => add_ln840_27_reg_3900(4),
      I3 => add_ln840_27_reg_3900(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_27_reg_3900(7),
      O => add_ln840_27_fu_2911_p2(7)
    );
\add_i_i_i3_6_3114_fu_274[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_27_reg_3900(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_27_reg_3900(1),
      I3 => add_ln840_26_reg_3771(1),
      I4 => \add_i_i_i3_6_3114_fu_274[3]_i_2_n_3\,
      I5 => add_ln840_27_reg_3900(2),
      O => \add_i_i_i3_6_3114_fu_274[7]_i_2_n_3\
    );
\add_i_i_i3_6_3114_fu_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(0),
      Q => add_ln840_27_reg_3900(0),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(1),
      Q => add_ln840_27_reg_3900(1),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(2),
      Q => add_ln840_27_reg_3900(2),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(3),
      Q => add_ln840_27_reg_3900(3),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(4),
      Q => add_ln840_27_reg_3900(4),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(5),
      Q => add_ln840_27_reg_3900(5),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(6),
      Q => add_ln840_27_reg_3900(6),
      R => '0'
    );
\add_i_i_i3_6_3114_fu_274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_27_fu_2911_p2(7),
      Q => add_ln840_27_reg_3900(7),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_59_reg_3776,
      I1 => add_ln840_31_reg_3905(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_30_reg_3781(0),
      O => add_ln840_31_fu_2929_p2(0)
    );
\add_i_i_i3_7_3116_fu_278[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_59_reg_3776,
      I1 => add_ln840_30_reg_3781(0),
      I2 => add_ln840_31_reg_3905(0),
      I3 => add_ln840_31_reg_3905(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_30_reg_3781(1),
      O => add_ln840_31_fu_2929_p2(1)
    );
\add_i_i_i3_7_3116_fu_278[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_7_3116_fu_278[3]_i_2_n_3\,
      I1 => add_ln840_30_reg_3781(1),
      I2 => add_ln840_31_reg_3905(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_31_reg_3905(2),
      O => add_ln840_31_fu_2929_p2(2)
    );
\add_i_i_i3_7_3116_fu_278[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_31_reg_3905(1),
      I1 => add_ln840_30_reg_3781(1),
      I2 => \add_i_i_i3_7_3116_fu_278[3]_i_2_n_3\,
      I3 => add_ln840_31_reg_3905(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_31_reg_3905(3),
      O => add_ln840_31_fu_2929_p2(3)
    );
\add_i_i_i3_7_3116_fu_278[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_31_reg_3905(0),
      I2 => add_ln840_30_reg_3781(0),
      I3 => xor_ln1019_59_reg_3776,
      O => \add_i_i_i3_7_3116_fu_278[3]_i_2_n_3\
    );
\add_i_i_i3_7_3116_fu_278[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_31_reg_3905(2),
      I1 => \add_i_i_i3_7_3116_fu_278[5]_i_2_n_3\,
      I2 => add_ln840_31_reg_3905(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_31_reg_3905(4),
      O => add_ln840_31_fu_2929_p2(4)
    );
\add_i_i_i3_7_3116_fu_278[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_31_reg_3905(3),
      I1 => \add_i_i_i3_7_3116_fu_278[5]_i_2_n_3\,
      I2 => add_ln840_31_reg_3905(2),
      I3 => add_ln840_31_reg_3905(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_31_reg_3905(5),
      O => add_ln840_31_fu_2929_p2(5)
    );
\add_i_i_i3_7_3116_fu_278[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_31_reg_3905(1),
      I2 => add_ln840_30_reg_3781(1),
      I3 => xor_ln1019_59_reg_3776,
      I4 => add_ln840_30_reg_3781(0),
      I5 => add_ln840_31_reg_3905(0),
      O => \add_i_i_i3_7_3116_fu_278[5]_i_2_n_3\
    );
\add_i_i_i3_7_3116_fu_278[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_31_reg_3905(4),
      I1 => \add_i_i_i3_7_3116_fu_278[7]_i_2_n_3\,
      I2 => add_ln840_31_reg_3905(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_31_reg_3905(6),
      O => add_ln840_31_fu_2929_p2(6)
    );
\add_i_i_i3_7_3116_fu_278[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_31_reg_3905(5),
      I1 => \add_i_i_i3_7_3116_fu_278[7]_i_2_n_3\,
      I2 => add_ln840_31_reg_3905(4),
      I3 => add_ln840_31_reg_3905(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_31_reg_3905(7),
      O => add_ln840_31_fu_2929_p2(7)
    );
\add_i_i_i3_7_3116_fu_278[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_31_reg_3905(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_31_reg_3905(1),
      I3 => add_ln840_30_reg_3781(1),
      I4 => \add_i_i_i3_7_3116_fu_278[3]_i_2_n_3\,
      I5 => add_ln840_31_reg_3905(2),
      O => \add_i_i_i3_7_3116_fu_278[7]_i_2_n_3\
    );
\add_i_i_i3_7_3116_fu_278_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(0),
      Q => add_ln840_31_reg_3905(0),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(1),
      Q => add_ln840_31_reg_3905(1),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(2),
      Q => add_ln840_31_reg_3905(2),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(3),
      Q => add_ln840_31_reg_3905(3),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(4),
      Q => add_ln840_31_reg_3905(4),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(5),
      Q => add_ln840_31_reg_3905(5),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(6),
      Q => add_ln840_31_reg_3905(6),
      R => '0'
    );
\add_i_i_i3_7_3116_fu_278_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_31_fu_2929_p2(7),
      Q => add_ln840_31_reg_3905(7),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_67_reg_3786,
      I1 => add_ln840_35_reg_3910(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_34_reg_3791(0),
      O => add_ln840_35_fu_2947_p2(0)
    );
\add_i_i_i3_8_3118_fu_282[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_67_reg_3786,
      I1 => add_ln840_34_reg_3791(0),
      I2 => add_ln840_35_reg_3910(0),
      I3 => add_ln840_35_reg_3910(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_34_reg_3791(1),
      O => add_ln840_35_fu_2947_p2(1)
    );
\add_i_i_i3_8_3118_fu_282[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_8_3118_fu_282[3]_i_2_n_3\,
      I1 => add_ln840_34_reg_3791(1),
      I2 => add_ln840_35_reg_3910(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_35_reg_3910(2),
      O => add_ln840_35_fu_2947_p2(2)
    );
\add_i_i_i3_8_3118_fu_282[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_35_reg_3910(1),
      I1 => add_ln840_34_reg_3791(1),
      I2 => \add_i_i_i3_8_3118_fu_282[3]_i_2_n_3\,
      I3 => add_ln840_35_reg_3910(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_35_reg_3910(3),
      O => add_ln840_35_fu_2947_p2(3)
    );
\add_i_i_i3_8_3118_fu_282[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_35_reg_3910(0),
      I2 => add_ln840_34_reg_3791(0),
      I3 => xor_ln1019_67_reg_3786,
      O => \add_i_i_i3_8_3118_fu_282[3]_i_2_n_3\
    );
\add_i_i_i3_8_3118_fu_282[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_35_reg_3910(2),
      I1 => \add_i_i_i3_8_3118_fu_282[5]_i_2_n_3\,
      I2 => add_ln840_35_reg_3910(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_35_reg_3910(4),
      O => add_ln840_35_fu_2947_p2(4)
    );
\add_i_i_i3_8_3118_fu_282[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_35_reg_3910(3),
      I1 => \add_i_i_i3_8_3118_fu_282[5]_i_2_n_3\,
      I2 => add_ln840_35_reg_3910(2),
      I3 => add_ln840_35_reg_3910(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_35_reg_3910(5),
      O => add_ln840_35_fu_2947_p2(5)
    );
\add_i_i_i3_8_3118_fu_282[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_35_reg_3910(1),
      I2 => add_ln840_34_reg_3791(1),
      I3 => xor_ln1019_67_reg_3786,
      I4 => add_ln840_34_reg_3791(0),
      I5 => add_ln840_35_reg_3910(0),
      O => \add_i_i_i3_8_3118_fu_282[5]_i_2_n_3\
    );
\add_i_i_i3_8_3118_fu_282[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_35_reg_3910(4),
      I1 => \add_i_i_i3_8_3118_fu_282[7]_i_2_n_3\,
      I2 => add_ln840_35_reg_3910(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_35_reg_3910(6),
      O => add_ln840_35_fu_2947_p2(6)
    );
\add_i_i_i3_8_3118_fu_282[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_35_reg_3910(5),
      I1 => \add_i_i_i3_8_3118_fu_282[7]_i_2_n_3\,
      I2 => add_ln840_35_reg_3910(4),
      I3 => add_ln840_35_reg_3910(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_35_reg_3910(7),
      O => add_ln840_35_fu_2947_p2(7)
    );
\add_i_i_i3_8_3118_fu_282[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_35_reg_3910(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_35_reg_3910(1),
      I3 => add_ln840_34_reg_3791(1),
      I4 => \add_i_i_i3_8_3118_fu_282[3]_i_2_n_3\,
      I5 => add_ln840_35_reg_3910(2),
      O => \add_i_i_i3_8_3118_fu_282[7]_i_2_n_3\
    );
\add_i_i_i3_8_3118_fu_282_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(0),
      Q => add_ln840_35_reg_3910(0),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(1),
      Q => add_ln840_35_reg_3910(1),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(2),
      Q => add_ln840_35_reg_3910(2),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(3),
      Q => add_ln840_35_reg_3910(3),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(4),
      Q => add_ln840_35_reg_3910(4),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(5),
      Q => add_ln840_35_reg_3910(5),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(6),
      Q => add_ln840_35_reg_3910(6),
      R => '0'
    );
\add_i_i_i3_8_3118_fu_282_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_35_fu_2947_p2(7),
      Q => add_ln840_35_reg_3910(7),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A6"
    )
        port map (
      I0 => xor_ln1019_75_reg_3796,
      I1 => add_ln840_39_reg_3915(0),
      I2 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I3 => add_ln840_38_reg_3801(0),
      O => add_ln840_39_fu_2965_p2(0)
    );
\add_i_i_i3_9_3120_fu_286[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777E817888817E8"
    )
        port map (
      I0 => xor_ln1019_75_reg_3796,
      I1 => add_ln840_38_reg_3801(0),
      I2 => add_ln840_39_reg_3915(0),
      I3 => add_ln840_39_reg_3915(1),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_38_reg_3801(1),
      O => add_ln840_39_fu_2965_p2(1)
    );
\add_i_i_i3_9_3120_fu_286[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"881788E8"
    )
        port map (
      I0 => \add_i_i_i3_9_3120_fu_286[3]_i_2_n_3\,
      I1 => add_ln840_38_reg_3801(1),
      I2 => add_ln840_39_reg_3915(1),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_39_reg_3915(2),
      O => add_ln840_39_fu_2965_p2(2)
    );
\add_i_i_i3_9_3120_fu_286[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_39_reg_3915(1),
      I1 => add_ln840_38_reg_3801(1),
      I2 => \add_i_i_i3_9_3120_fu_286[3]_i_2_n_3\,
      I3 => add_ln840_39_reg_3915(2),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_39_reg_3915(3),
      O => add_ln840_39_fu_2965_p2(3)
    );
\add_i_i_i3_9_3120_fu_286[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F440"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_39_reg_3915(0),
      I2 => add_ln840_38_reg_3801(0),
      I3 => xor_ln1019_75_reg_3796,
      O => \add_i_i_i3_9_3120_fu_286[3]_i_2_n_3\
    );
\add_i_i_i3_9_3120_fu_286[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_39_reg_3915(2),
      I1 => \add_i_i_i3_9_3120_fu_286[5]_i_2_n_3\,
      I2 => add_ln840_39_reg_3915(3),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_39_reg_3915(4),
      O => add_ln840_39_fu_2965_p2(4)
    );
\add_i_i_i3_9_3120_fu_286[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_39_reg_3915(3),
      I1 => \add_i_i_i3_9_3120_fu_286[5]_i_2_n_3\,
      I2 => add_ln840_39_reg_3915(2),
      I3 => add_ln840_39_reg_3915(4),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_39_reg_3915(5),
      O => add_ln840_39_fu_2965_p2(5)
    );
\add_i_i_i3_9_3120_fu_286[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4545440F4404040"
    )
        port map (
      I0 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I1 => add_ln840_39_reg_3915(1),
      I2 => add_ln840_38_reg_3801(1),
      I3 => xor_ln1019_75_reg_3796,
      I4 => add_ln840_38_reg_3801(0),
      I5 => add_ln840_39_reg_3915(0),
      O => \add_i_i_i3_9_3120_fu_286[5]_i_2_n_3\
    );
\add_i_i_i3_9_3120_fu_286[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_ln840_39_reg_3915(4),
      I1 => \add_i_i_i3_9_3120_fu_286[7]_i_2_n_3\,
      I2 => add_ln840_39_reg_3915(5),
      I3 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I4 => add_ln840_39_reg_3915(6),
      O => add_ln840_39_fu_2965_p2(6)
    );
\add_i_i_i3_9_3120_fu_286[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_ln840_39_reg_3915(5),
      I1 => \add_i_i_i3_9_3120_fu_286[7]_i_2_n_3\,
      I2 => add_ln840_39_reg_3915(4),
      I3 => add_ln840_39_reg_3915(6),
      I4 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I5 => add_ln840_39_reg_3915(7),
      O => add_ln840_39_fu_2965_p2(7)
    );
\add_i_i_i3_9_3120_fu_286[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2220200000000000"
    )
        port map (
      I0 => add_ln840_39_reg_3915(3),
      I1 => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      I2 => add_ln840_39_reg_3915(1),
      I3 => add_ln840_38_reg_3801(1),
      I4 => \add_i_i_i3_9_3120_fu_286[3]_i_2_n_3\,
      I5 => add_ln840_39_reg_3915(2),
      O => \add_i_i_i3_9_3120_fu_286[7]_i_2_n_3\
    );
\add_i_i_i3_9_3120_fu_286_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(0),
      Q => add_ln840_39_reg_3915(0),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(1),
      Q => add_ln840_39_reg_3915(1),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(2),
      Q => add_ln840_39_reg_3915(2),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(3),
      Q => add_ln840_39_reg_3915(3),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(4),
      Q => add_ln840_39_reg_3915(4),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(5),
      Q => add_ln840_39_reg_3915(5),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(6),
      Q => add_ln840_39_reg_3915(6),
      R => '0'
    );
\add_i_i_i3_9_3120_fu_286_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i3_10_3122_fu_2900,
      D => add_ln840_39_fu_2965_p2(7),
      Q => add_ln840_39_reg_3915(7),
      R => '0'
    );
\add_ln840_10_reg_3731_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_10_reg_3731_reg[0]_0\(0),
      Q => add_ln840_10_reg_3731(0),
      R => '0'
    );
\add_ln840_10_reg_3731_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => add_ln840_10_fu_1221_p2(1),
      Q => add_ln840_10_reg_3731(1),
      R => '0'
    );
\add_ln840_14_reg_3741_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_14_reg_3741_reg[1]_0\(0),
      Q => add_ln840_14_reg_3741(0),
      R => '0'
    );
\add_ln840_14_reg_3741_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_14_reg_3741_reg[1]_0\(1),
      Q => add_ln840_14_reg_3741(1),
      R => '0'
    );
\add_ln840_18_reg_3751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_18_reg_3751_reg[0]_0\(0),
      Q => add_ln840_18_reg_3751(0),
      R => '0'
    );
\add_ln840_18_reg_3751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => add_ln840_18_fu_1429_p2(1),
      Q => add_ln840_18_reg_3751(1),
      R => '0'
    );
\add_ln840_22_reg_3761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_22_reg_3761_reg[0]_0\(0),
      Q => add_ln840_22_reg_3761(0),
      R => '0'
    );
\add_ln840_22_reg_3761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => add_ln840_22_fu_1533_p2(1),
      Q => add_ln840_22_reg_3761(1),
      R => '0'
    );
\add_ln840_26_reg_3771_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_26_reg_3771_reg[0]_0\(0),
      Q => add_ln840_26_reg_3771(0),
      R => '0'
    );
\add_ln840_26_reg_3771_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => add_ln840_26_fu_1637_p2(1),
      Q => add_ln840_26_reg_3771(1),
      R => '0'
    );
\add_ln840_2_reg_3711_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_2_reg_3711_reg[1]_0\(0),
      Q => add_ln840_2_reg_3711(0),
      R => '0'
    );
\add_ln840_2_reg_3711_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_2_reg_3711_reg[1]_0\(1),
      Q => add_ln840_2_reg_3711(1),
      R => '0'
    );
\add_ln840_30_reg_3781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_30_reg_3781_reg[0]_0\(0),
      Q => add_ln840_30_reg_3781(0),
      R => '0'
    );
\add_ln840_30_reg_3781_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => add_ln840_30_fu_1741_p2(1),
      Q => add_ln840_30_reg_3781(1),
      R => '0'
    );
\add_ln840_34_reg_3791_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_34_reg_3791_reg[0]_0\(0),
      Q => add_ln840_34_reg_3791(0),
      R => '0'
    );
\add_ln840_34_reg_3791_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => add_ln840_34_fu_1845_p2(1),
      Q => add_ln840_34_reg_3791(1),
      R => '0'
    );
\add_ln840_38_reg_3801_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_38_reg_3801_reg[1]_0\(0),
      Q => add_ln840_38_reg_3801(0),
      R => '0'
    );
\add_ln840_38_reg_3801_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_38_reg_3801_reg[1]_0\(1),
      Q => add_ln840_38_reg_3801(1),
      R => '0'
    );
\add_ln840_42_reg_3811_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_42_reg_3811_reg[0]_0\(0),
      Q => add_ln840_42_reg_3811(0),
      R => '0'
    );
\add_ln840_42_reg_3811_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => add_ln840_42_fu_2053_p2(1),
      Q => add_ln840_42_reg_3811(1),
      R => '0'
    );
\add_ln840_46_reg_3821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_46_reg_3821_reg[0]_0\(0),
      Q => add_ln840_46_reg_3821(0),
      R => '0'
    );
\add_ln840_46_reg_3821_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => add_ln840_46_fu_2157_p2(1),
      Q => add_ln840_46_reg_3821(1),
      R => '0'
    );
\add_ln840_50_reg_3831_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_50_reg_3831_reg[0]_0\(0),
      Q => add_ln840_50_reg_3831(0),
      R => '0'
    );
\add_ln840_50_reg_3831_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => add_ln840_50_fu_2261_p2(1),
      Q => add_ln840_50_reg_3831(1),
      R => '0'
    );
\add_ln840_54_reg_3841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_54_reg_3841_reg[1]_0\(0),
      Q => add_ln840_54_reg_3841(0),
      R => '0'
    );
\add_ln840_54_reg_3841_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_54_reg_3841_reg[1]_0\(1),
      Q => add_ln840_54_reg_3841(1),
      R => '0'
    );
\add_ln840_58_reg_3851_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_58_reg_3851_reg[0]_0\(0),
      Q => add_ln840_58_reg_3851(0),
      R => '0'
    );
\add_ln840_58_reg_3851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => add_ln840_58_fu_2469_p2(1),
      Q => add_ln840_58_reg_3851(1),
      R => '0'
    );
\add_ln840_62_reg_3861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_62_reg_3861_reg[1]_0\(0),
      Q => add_ln840_62_reg_3861(0),
      R => '0'
    );
\add_ln840_62_reg_3861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_62_reg_3861_reg[1]_0\(1),
      Q => add_ln840_62_reg_3861(1),
      R => '0'
    );
\add_ln840_6_reg_3721_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => \add_ln840_6_reg_3721_reg[0]_0\(0),
      Q => add_ln840_6_reg_3721(0),
      R => '0'
    );
\add_ln840_6_reg_3721_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => add_ln840_6_fu_1117_p2(1),
      Q => add_ln840_6_reg_3721(1),
      R => '0'
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAEAEAAAAAAAA"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => icmp_ln290_reg_3866_pp0_iter1_reg,
      I2 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I3 => Q(2),
      I4 => out_V_TREADY_int_regslice,
      I5 => ap_CS_iter2_fsm_state3,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EE20"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter2_reg,
      I1 => p_ZL7threshs_0_ce0,
      I2 => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3,
      I3 => icmp_ln249_reg_3674,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F5555"
    )
        port map (
      I0 => ap_CS_iter2_fsm_state3,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(2),
      I3 => icmp_ln249_reg_3674_pp0_iter1_reg,
      I4 => icmp_ln290_reg_3866_pp0_iter1_reg,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_flow_control_loop_pipe_sequential_init
     port map (
      \B_V_data_1_payload_A_reg[3]\ => \B_V_data_1_payload_A_reg[3]\,
      \B_V_data_1_payload_B_reg[0]\ => \B_V_data_1_payload_B_reg[0]\,
      \B_V_data_1_payload_B_reg[0]_0\(0) => add_ln840_58_fu_2469_p2(1),
      \B_V_data_1_payload_B_reg[0]_1\(0) => add_ln840_50_fu_2261_p2(1),
      \B_V_data_1_payload_B_reg[0]_10\(0) => add_ln840_6_fu_1117_p2(1),
      \B_V_data_1_payload_B_reg[0]_2\(0) => add_ln840_46_fu_2157_p2(1),
      \B_V_data_1_payload_B_reg[0]_3\(0) => add_ln840_42_fu_2053_p2(1),
      \B_V_data_1_payload_B_reg[0]_4\(0) => add_ln840_34_fu_1845_p2(1),
      \B_V_data_1_payload_B_reg[0]_5\(0) => add_ln840_30_fu_1741_p2(1),
      \B_V_data_1_payload_B_reg[0]_6\(0) => add_ln840_26_fu_1637_p2(1),
      \B_V_data_1_payload_B_reg[0]_7\(0) => add_ln840_22_fu_1533_p2(1),
      \B_V_data_1_payload_B_reg[0]_8\(0) => add_ln840_18_fu_1429_p2(1),
      \B_V_data_1_payload_B_reg[0]_9\(0) => add_ln840_10_fu_1221_p2(1),
      \B_V_data_1_payload_B_reg[1]\ => \B_V_data_1_payload_B_reg[1]\,
      \B_V_data_1_payload_B_reg[2]\ => \B_V_data_1_payload_B_reg[2]\,
      \B_V_data_1_payload_B_reg[3]\ => \B_V_data_1_payload_B_reg[3]\,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg(2 downto 0) => Q(2 downto 0),
      B_V_data_1_sel_rd_reg_0 => B_V_data_1_sel_rd_reg,
      \B_V_data_1_state[1]_i_2_0\(0) => nf_1_fu_378,
      \B_V_data_1_state_reg[0]\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_0\(0) => ap_condition_2521,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_4,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_5,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_6,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      E(0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      Q(31) => \sf_fu_242_reg_n_3_[31]\,
      Q(30) => \sf_fu_242_reg_n_3_[30]\,
      Q(29) => \sf_fu_242_reg_n_3_[29]\,
      Q(28) => \sf_fu_242_reg_n_3_[28]\,
      Q(27) => \sf_fu_242_reg_n_3_[27]\,
      Q(26) => \sf_fu_242_reg_n_3_[26]\,
      Q(25) => \sf_fu_242_reg_n_3_[25]\,
      Q(24) => \sf_fu_242_reg_n_3_[24]\,
      Q(23) => \sf_fu_242_reg_n_3_[23]\,
      Q(22) => \sf_fu_242_reg_n_3_[22]\,
      Q(21) => \sf_fu_242_reg_n_3_[21]\,
      Q(20) => \sf_fu_242_reg_n_3_[20]\,
      Q(19) => \sf_fu_242_reg_n_3_[19]\,
      Q(18) => \sf_fu_242_reg_n_3_[18]\,
      Q(17) => \sf_fu_242_reg_n_3_[17]\,
      Q(16) => \sf_fu_242_reg_n_3_[16]\,
      Q(15) => \sf_fu_242_reg_n_3_[15]\,
      Q(14) => \sf_fu_242_reg_n_3_[14]\,
      Q(13) => \sf_fu_242_reg_n_3_[13]\,
      Q(12) => \sf_fu_242_reg_n_3_[12]\,
      Q(11) => \sf_fu_242_reg_n_3_[11]\,
      Q(10) => \sf_fu_242_reg_n_3_[10]\,
      Q(9) => \sf_fu_242_reg_n_3_[9]\,
      Q(8) => \sf_fu_242_reg_n_3_[8]\,
      Q(7) => \sf_fu_242_reg_n_3_[7]\,
      Q(6) => \sf_fu_242_reg_n_3_[6]\,
      Q(5) => \sf_fu_242_reg_n_3_[5]\,
      Q(4) => \sf_fu_242_reg_n_3_[4]\,
      Q(3) => \sf_fu_242_reg_n_3_[3]\,
      Q(2) => \sf_fu_242_reg_n_3_[2]\,
      Q(1) => \sf_fu_242_reg_n_3_[1]\,
      Q(0) => \sf_fu_242_reg_n_3_[0]\,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_119,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_120,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_121,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_21,
      \add_ln840_10_reg_3731_reg[1]\ => \add_ln840_10_reg_3731_reg[1]_0\,
      \add_ln840_10_reg_3731_reg[1]_0\ => \add_ln840_10_reg_3731_reg[1]_1\,
      \add_ln840_10_reg_3731_reg[1]_1\ => \add_ln840_10_reg_3731_reg[1]_2\,
      \add_ln840_18_reg_3751_reg[1]\ => \add_ln840_18_reg_3751_reg[1]_0\,
      \add_ln840_18_reg_3751_reg[1]_0\ => \add_ln840_18_reg_3751_reg[1]_1\,
      \add_ln840_18_reg_3751_reg[1]_1\ => \add_ln840_18_reg_3751_reg[1]_2\,
      \add_ln840_22_reg_3761_reg[1]\ => \add_ln840_22_reg_3761_reg[1]_0\,
      \add_ln840_22_reg_3761_reg[1]_0\ => \add_ln840_22_reg_3761_reg[1]_1\,
      \add_ln840_22_reg_3761_reg[1]_1\ => \add_ln840_22_reg_3761_reg[1]_2\,
      \add_ln840_26_reg_3771_reg[1]\ => \add_ln840_26_reg_3771_reg[1]_0\,
      \add_ln840_26_reg_3771_reg[1]_0\ => \add_ln840_26_reg_3771_reg[1]_1\,
      \add_ln840_26_reg_3771_reg[1]_1\ => \add_ln840_26_reg_3771_reg[1]_2\,
      \add_ln840_2_reg_3711[1]_i_10_0\(3 downto 0) => inputBuf_V_4_fu_330(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_1\(3 downto 0) => inputBuf_V_5_fu_334(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_2\(3 downto 0) => inputBuf_V_6_fu_338(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_3\(3 downto 0) => inputBuf_V_7_fu_342(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_4\(3 downto 0) => inputBuf_V_fu_314(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_5\(3 downto 0) => inputBuf_V_1_fu_318(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_6\(3 downto 0) => inputBuf_V_2_fu_322(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_10_7\(3 downto 0) => inputBuf_V_3_fu_326(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_0\(3 downto 0) => inputBuf_V_14_fu_370(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_1\(3 downto 0) => inputBuf_V_15_fu_374(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_2\(3 downto 0) => inputBuf_V_12_fu_362(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_3\(3 downto 0) => inputBuf_V_13_fu_366(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_4\(3 downto 0) => inputBuf_V_10_fu_354(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_5\(3 downto 0) => inputBuf_V_11_fu_358(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_6\(3 downto 0) => inputBuf_V_8_fu_346(3 downto 0),
      \add_ln840_2_reg_3711[1]_i_19_7\(3 downto 0) => inputBuf_V_9_fu_350(3 downto 0),
      \add_ln840_30_reg_3781_reg[1]\ => \add_ln840_30_reg_3781_reg[1]_0\,
      \add_ln840_30_reg_3781_reg[1]_0\ => \add_ln840_30_reg_3781_reg[1]_1\,
      \add_ln840_30_reg_3781_reg[1]_1\ => \add_ln840_30_reg_3781_reg[1]_2\,
      \add_ln840_34_reg_3791_reg[1]\ => \add_ln840_34_reg_3791_reg[1]_0\,
      \add_ln840_34_reg_3791_reg[1]_0\ => \add_ln840_34_reg_3791_reg[1]_1\,
      \add_ln840_34_reg_3791_reg[1]_1\ => \add_ln840_34_reg_3791_reg[1]_2\,
      \add_ln840_42_reg_3811_reg[1]\ => \add_ln840_42_reg_3811_reg[1]_0\,
      \add_ln840_42_reg_3811_reg[1]_0\ => \add_ln840_42_reg_3811_reg[1]_1\,
      \add_ln840_42_reg_3811_reg[1]_1\ => \add_ln840_42_reg_3811_reg[1]_2\,
      \add_ln840_46_reg_3821_reg[1]\ => \add_ln840_46_reg_3821_reg[1]_0\,
      \add_ln840_46_reg_3821_reg[1]_0\ => \add_ln840_46_reg_3821_reg[1]_1\,
      \add_ln840_46_reg_3821_reg[1]_1\ => \add_ln840_46_reg_3821_reg[1]_2\,
      \add_ln840_50_reg_3831_reg[1]\ => \add_ln840_50_reg_3831_reg[1]_0\,
      \add_ln840_50_reg_3831_reg[1]_0\ => \add_ln840_50_reg_3831_reg[1]_1\,
      \add_ln840_50_reg_3831_reg[1]_1\ => \add_ln840_50_reg_3831_reg[1]_2\,
      \add_ln840_58_reg_3851_reg[1]\ => \add_ln840_58_reg_3851_reg[1]_0\,
      \add_ln840_58_reg_3851_reg[1]_0\ => \add_ln840_58_reg_3851_reg[1]_1\,
      \add_ln840_58_reg_3851_reg[1]_1\ => \add_ln840_58_reg_3851_reg[1]_2\,
      \add_ln840_6_reg_3721_reg[1]\(3 downto 0) => \add_ln840_6_reg_3721_reg[1]_0\(3 downto 0),
      \add_ln840_6_reg_3721_reg[1]_0\(3 downto 0) => \add_ln840_6_reg_3721_reg[1]_1\(3 downto 0),
      \add_ln840_6_reg_3721_reg[1]_1\ => \add_ln840_6_reg_3721_reg[1]_2\,
      \add_ln840_6_reg_3721_reg[1]_2\ => \add_ln840_6_reg_3721_reg[1]_3\,
      \add_ln840_6_reg_3721_reg[1]_3\ => \add_ln840_6_reg_3721_reg[1]_4\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_nf_2__0\(29 downto 0) => \ap_sig_allocacmp_nf_2__0\(31 downto 2),
      grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg(0) => nf_fu_2596_p2(0),
      \i_fu_246_reg[4]\ => \i_fu_246_reg[4]_0\,
      \i_fu_246_reg[6]\(6) => \i_fu_246_reg_n_3_[6]\,
      \i_fu_246_reg[6]\(5) => \i_fu_246_reg_n_3_[5]\,
      \i_fu_246_reg[6]\(4) => \i_fu_246_reg_n_3_[4]\,
      \i_fu_246_reg[6]\(3) => \i_fu_246_reg_n_3_[3]\,
      \i_fu_246_reg[6]\(2) => \i_fu_246_reg_n_3_[2]\,
      \i_fu_246_reg[6]\(1) => \i_fu_246_reg_n_3_[1]\,
      \i_fu_246_reg[6]\(0) => \i_fu_246_reg_n_3_[0]\,
      icmp_ln249_fu_672_p2 => icmp_ln249_fu_672_p2,
      icmp_ln249_reg_3674_pp0_iter1_reg => icmp_ln249_reg_3674_pp0_iter1_reg,
      \icmp_ln272_reg_3686_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_25,
      \icmp_ln272_reg_3686_reg[0]_0\ => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      icmp_ln290_fu_2585_p2 => icmp_ln290_fu_2585_p2,
      \icmp_ln290_reg_3866[0]_i_2_0\(0) => sf_fu_242,
      icmp_ln290_reg_3866_pp0_iter1_reg => icmp_ln290_reg_3866_pp0_iter1_reg,
      \icmp_ln290_reg_3866_reg[0]\ => \icmp_ln290_reg_3866[0]_i_7_n_3\,
      \icmp_ln290_reg_3866_reg[0]_0\(2 downto 1) => sf_2_fu_2579_p2(5 downto 4),
      \icmp_ln290_reg_3866_reg[0]_0\(0) => sf_2_fu_2579_p2(1),
      \icmp_ln290_reg_3866_reg[0]_1\ => \icmp_ln290_reg_3866[0]_i_4_n_3\,
      \icmp_ln290_reg_3866_reg[0]_2\ => \icmp_ln290_reg_3866[0]_i_5_n_3\,
      \icmp_ln290_reg_3866_reg[0]_3\ => \icmp_ln290_reg_3866[0]_i_6_n_3\,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \nf_1_fu_378[31]_i_2_0\ => \nf_1_fu_378[31]_i_7_n_3\,
      \nf_1_fu_378[31]_i_2_1\(2 downto 1) => nf_fu_2596_p2(10 downto 9),
      \nf_1_fu_378[31]_i_2_1\(0) => nf_fu_2596_p2(1),
      \nf_1_fu_378_reg[0]\ => \nf_1_fu_378[31]_i_4_n_3\,
      \nf_1_fu_378_reg[0]_0\ => \nf_1_fu_378[31]_i_5_n_3\,
      \nf_1_fu_378_reg[0]_1\ => \nf_1_fu_378[31]_i_6_n_3\,
      \nf_1_fu_378_reg[1]\(1 downto 0) => ap_sig_allocacmp_nf_2(1 downto 0),
      \nf_1_fu_378_reg[1]_0\(0) => flow_control_loop_pipe_sequential_init_U_n_122,
      \nf_1_fu_378_reg[31]\(31) => \nf_1_fu_378_reg_n_3_[31]\,
      \nf_1_fu_378_reg[31]\(30) => \nf_1_fu_378_reg_n_3_[30]\,
      \nf_1_fu_378_reg[31]\(29) => \nf_1_fu_378_reg_n_3_[29]\,
      \nf_1_fu_378_reg[31]\(28) => \nf_1_fu_378_reg_n_3_[28]\,
      \nf_1_fu_378_reg[31]\(27) => \nf_1_fu_378_reg_n_3_[27]\,
      \nf_1_fu_378_reg[31]\(26) => \nf_1_fu_378_reg_n_3_[26]\,
      \nf_1_fu_378_reg[31]\(25) => \nf_1_fu_378_reg_n_3_[25]\,
      \nf_1_fu_378_reg[31]\(24) => \nf_1_fu_378_reg_n_3_[24]\,
      \nf_1_fu_378_reg[31]\(23) => \nf_1_fu_378_reg_n_3_[23]\,
      \nf_1_fu_378_reg[31]\(22) => \nf_1_fu_378_reg_n_3_[22]\,
      \nf_1_fu_378_reg[31]\(21) => \nf_1_fu_378_reg_n_3_[21]\,
      \nf_1_fu_378_reg[31]\(20) => \nf_1_fu_378_reg_n_3_[20]\,
      \nf_1_fu_378_reg[31]\(19) => \nf_1_fu_378_reg_n_3_[19]\,
      \nf_1_fu_378_reg[31]\(18) => \nf_1_fu_378_reg_n_3_[18]\,
      \nf_1_fu_378_reg[31]\(17) => \nf_1_fu_378_reg_n_3_[17]\,
      \nf_1_fu_378_reg[31]\(16) => \nf_1_fu_378_reg_n_3_[16]\,
      \nf_1_fu_378_reg[31]\(15) => \nf_1_fu_378_reg_n_3_[15]\,
      \nf_1_fu_378_reg[31]\(14) => \nf_1_fu_378_reg_n_3_[14]\,
      \nf_1_fu_378_reg[31]\(13) => \nf_1_fu_378_reg_n_3_[13]\,
      \nf_1_fu_378_reg[31]\(12) => \nf_1_fu_378_reg_n_3_[12]\,
      \nf_1_fu_378_reg[31]\(11) => \nf_1_fu_378_reg_n_3_[11]\,
      \nf_1_fu_378_reg[31]\(10) => \nf_1_fu_378_reg_n_3_[10]\,
      \nf_1_fu_378_reg[31]\(9) => \nf_1_fu_378_reg_n_3_[9]\,
      \nf_1_fu_378_reg[31]\(8) => \nf_1_fu_378_reg_n_3_[8]\,
      \nf_1_fu_378_reg[31]\(7) => \nf_1_fu_378_reg_n_3_[7]\,
      \nf_1_fu_378_reg[31]\(6) => \nf_1_fu_378_reg_n_3_[6]\,
      \nf_1_fu_378_reg[31]\(5) => \nf_1_fu_378_reg_n_3_[5]\,
      \nf_1_fu_378_reg[31]\(4) => \nf_1_fu_378_reg_n_3_[4]\,
      \nf_1_fu_378_reg[31]\(3) => \nf_1_fu_378_reg_n_3_[3]\,
      \nf_1_fu_378_reg[31]\(2) => \nf_1_fu_378_reg_n_3_[2]\,
      \nf_1_fu_378_reg[31]\(1) => \nf_1_fu_378_reg_n_3_[1]\,
      \nf_1_fu_378_reg[31]\(0) => \nf_1_fu_378_reg_n_3_[0]\,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      sf_2_fu_2579_p2(0) => sf_2_fu_2579_p2(0),
      \sf_fu_242_reg[1]\(0) => inputBuf_V_3_fu_3260,
      \sf_fu_242_reg[1]_0\(0) => inputBuf_V_7_fu_3420,
      \sf_fu_242_reg[1]_1\(0) => inputBuf_V_11_fu_3580,
      \sf_fu_242_reg[1]_2\(0) => inputBuf_V_15_fu_3740,
      \sf_fu_242_reg[1]_3\(0) => inputBuf_V_14_fu_3700,
      \sf_fu_242_reg[1]_4\(0) => inputBuf_V_10_fu_3540,
      \sf_fu_242_reg[1]_5\(0) => inputBuf_V_6_fu_3380,
      \sf_fu_242_reg[1]_6\(0) => inputBuf_V_2_fu_3220,
      \sf_fu_242_reg[2]\(0) => inputBuf_V_1_fu_3180,
      \sf_fu_242_reg[2]_0\(0) => inputBuf_V_9_fu_3500,
      \sf_fu_242_reg[2]_1\(0) => inputBuf_V_8_fu_3460,
      \sf_fu_242_reg[2]_2\(0) => inputBuf_V_fu_3140,
      \sf_fu_242_reg[31]\(28 downto 1) => ap_sig_allocacmp_sf_1(31 downto 4),
      \sf_fu_242_reg[31]\(0) => ap_sig_allocacmp_sf_1(0),
      \sf_fu_242_reg[3]\(0) => inputBuf_V_5_fu_3340,
      \sf_fu_242_reg[3]_0\(0) => inputBuf_V_13_fu_3660,
      \sf_fu_242_reg[3]_1\(0) => inputBuf_V_12_fu_3620,
      \sf_fu_242_reg[3]_2\(0) => inputBuf_V_4_fu_3300,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
\i_fu_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \i_fu_246_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \i_fu_246_reg_n_3_[1]\,
      R => '0'
    );
\i_fu_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \i_fu_246_reg_n_3_[2]\,
      R => '0'
    );
\i_fu_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \i_fu_246_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \i_fu_246_reg_n_3_[4]\,
      R => '0'
    );
\i_fu_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \i_fu_246_reg_n_3_[5]\,
      R => '0'
    );
\i_fu_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \i_fu_246_reg_n_3_[6]\,
      R => '0'
    );
icmp_ln1039_10_fu_3332_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_10_fu_3332_p2,
      CO(2) => icmp_ln1039_10_fu_3332_p2_carry_n_4,
      CO(1) => icmp_ln1039_10_fu_3332_p2_carry_n_5,
      CO(0) => icmp_ln1039_10_fu_3332_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_43_reg_3920(7),
      DI(2) => icmp_ln1039_10_fu_3332_p2_carry_i_1_n_3,
      DI(1) => '0',
      DI(0) => p_ZL7threshs_6_U_n_8,
      O(3 downto 0) => NLW_icmp_ln1039_10_fu_3332_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_10_fu_3332_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_10_fu_3332_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_10_fu_3332_p2_carry_i_5_n_3,
      S(0) => p_ZL7threshs_6_U_n_7
    );
\icmp_ln1039_10_fu_3332_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_10_fu_3332_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_10_fu_3332_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_10_fu_3332_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(10),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_10_fu_3332_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_43_reg_3920(5),
      O => icmp_ln1039_10_fu_3332_p2_carry_i_1_n_3
    );
icmp_ln1039_10_fu_3332_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_43_reg_3920(6),
      I1 => add_ln840_43_reg_3920(7),
      O => icmp_ln1039_10_fu_3332_p2_carry_i_3_n_3
    );
icmp_ln1039_10_fu_3332_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_43_reg_3920(5),
      I1 => add_ln840_43_reg_3920(4),
      O => icmp_ln1039_10_fu_3332_p2_carry_i_4_n_3
    );
icmp_ln1039_10_fu_3332_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_43_reg_3920(2),
      I1 => add_ln840_43_reg_3920(3),
      O => icmp_ln1039_10_fu_3332_p2_carry_i_5_n_3
    );
icmp_ln1039_11_fu_3347_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_11_fu_3347_p2,
      CO(2) => icmp_ln1039_11_fu_3347_p2_carry_n_4,
      CO(1) => icmp_ln1039_11_fu_3347_p2_carry_n_5,
      CO(0) => icmp_ln1039_11_fu_3347_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_47_reg_3925(7),
      DI(2) => icmp_ln1039_11_fu_3347_p2_carry_i_1_n_3,
      DI(1) => p_ZL7threshs_0_U_n_16,
      DI(0) => p_ZL7threshs_6_U_n_18,
      O(3 downto 0) => NLW_icmp_ln1039_11_fu_3347_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_11_fu_3347_p2_carry_i_4_n_3,
      S(2) => icmp_ln1039_11_fu_3347_p2_carry_i_5_n_3,
      S(1) => p_ZL7threshs_0_U_n_11,
      S(0) => p_ZL7threshs_6_U_n_17
    );
\icmp_ln1039_11_fu_3347_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_11_fu_3347_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_11_fu_3347_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_11_fu_3347_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(11),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_11_fu_3347_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_47_reg_3925(5),
      O => icmp_ln1039_11_fu_3347_p2_carry_i_1_n_3
    );
icmp_ln1039_11_fu_3347_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_47_reg_3925(6),
      I1 => add_ln840_47_reg_3925(7),
      O => icmp_ln1039_11_fu_3347_p2_carry_i_4_n_3
    );
icmp_ln1039_11_fu_3347_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_47_reg_3925(5),
      I1 => add_ln840_47_reg_3925(4),
      O => icmp_ln1039_11_fu_3347_p2_carry_i_5_n_3
    );
icmp_ln1039_12_fu_3362_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_12_fu_3362_p2,
      CO(2) => icmp_ln1039_12_fu_3362_p2_carry_n_4,
      CO(1) => icmp_ln1039_12_fu_3362_p2_carry_n_5,
      CO(0) => icmp_ln1039_12_fu_3362_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_51_reg_3930(7),
      DI(2) => p_ZL7threshs_2_U_n_6,
      DI(1) => p_ZL7threshs_2_U_n_7,
      DI(0) => p_ZL7threshs_0_U_n_22,
      O(3 downto 0) => NLW_icmp_ln1039_12_fu_3362_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_12_fu_3362_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_2_U_n_4,
      S(1) => p_ZL7threshs_2_U_n_5,
      S(0) => p_ZL7threshs_0_U_n_21
    );
\icmp_ln1039_12_fu_3362_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_12_fu_3362_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_12_fu_3362_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_12_fu_3362_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(12),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_12_fu_3362_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_51_reg_3930(6),
      I1 => add_ln840_51_reg_3930(7),
      O => icmp_ln1039_12_fu_3362_p2_carry_i_4_n_3
    );
icmp_ln1039_13_fu_3377_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_13_fu_3377_p2,
      CO(2) => icmp_ln1039_13_fu_3377_p2_carry_n_4,
      CO(1) => icmp_ln1039_13_fu_3377_p2_carry_n_5,
      CO(0) => icmp_ln1039_13_fu_3377_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_55_reg_3935(7),
      DI(2) => p_ZL7threshs_9_U_n_5,
      DI(1) => p_ZL7threshs_0_U_n_24,
      DI(0) => p_ZL7threshs_3_U_n_20,
      O(3 downto 0) => NLW_icmp_ln1039_13_fu_3377_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_13_fu_3377_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_9_U_n_4,
      S(1) => p_ZL7threshs_0_U_n_23,
      S(0) => p_ZL7threshs_3_U_n_19
    );
\icmp_ln1039_13_fu_3377_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_13_fu_3377_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_13_fu_3377_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_13_fu_3377_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(13),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_13_fu_3377_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_55_reg_3935(6),
      I1 => add_ln840_55_reg_3935(7),
      O => icmp_ln1039_13_fu_3377_p2_carry_i_4_n_3
    );
icmp_ln1039_14_fu_3392_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_14_fu_3392_p2,
      CO(2) => icmp_ln1039_14_fu_3392_p2_carry_n_4,
      CO(1) => icmp_ln1039_14_fu_3392_p2_carry_n_5,
      CO(0) => icmp_ln1039_14_fu_3392_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_59_reg_3940(7),
      DI(2) => p_ZL7threshs_14_U_n_5,
      DI(1) => p_ZL7threshs_14_U_n_6,
      DI(0) => p_ZL7threshs_5_U_n_9,
      O(3 downto 0) => NLW_icmp_ln1039_14_fu_3392_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_14_fu_3392_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_14_U_n_3,
      S(1) => p_ZL7threshs_14_U_n_4,
      S(0) => p_ZL7threshs_5_U_n_8
    );
\icmp_ln1039_14_fu_3392_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_14_fu_3392_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_14_fu_3392_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_14_fu_3392_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(14),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_14_fu_3392_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_59_reg_3940(6),
      I1 => add_ln840_59_reg_3940(7),
      O => icmp_ln1039_14_fu_3392_p2_carry_i_4_n_3
    );
icmp_ln1039_15_fu_3407_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_15_fu_3407_p2,
      CO(2) => icmp_ln1039_15_fu_3407_p2_carry_n_4,
      CO(1) => icmp_ln1039_15_fu_3407_p2_carry_n_5,
      CO(0) => icmp_ln1039_15_fu_3407_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_63_reg_3945(7),
      DI(2) => icmp_ln1039_15_fu_3407_p2_carry_i_1_n_3,
      DI(1) => '0',
      DI(0) => p_ZL7threshs_0_U_n_26,
      O(3 downto 0) => NLW_icmp_ln1039_15_fu_3407_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_15_fu_3407_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_15_fu_3407_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_15_fu_3407_p2_carry_i_5_n_3,
      S(0) => p_ZL7threshs_0_U_n_25
    );
\icmp_ln1039_15_fu_3407_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_15_fu_3407_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_15_fu_3407_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_15_fu_3407_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(15),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_15_fu_3407_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_63_reg_3945(5),
      O => icmp_ln1039_15_fu_3407_p2_carry_i_1_n_3
    );
icmp_ln1039_15_fu_3407_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_63_reg_3945(6),
      I1 => add_ln840_63_reg_3945(7),
      O => icmp_ln1039_15_fu_3407_p2_carry_i_3_n_3
    );
icmp_ln1039_15_fu_3407_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_63_reg_3945(5),
      I1 => add_ln840_63_reg_3945(4),
      O => icmp_ln1039_15_fu_3407_p2_carry_i_4_n_3
    );
icmp_ln1039_15_fu_3407_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_63_reg_3945(2),
      I1 => add_ln840_63_reg_3945(3),
      O => icmp_ln1039_15_fu_3407_p2_carry_i_5_n_3
    );
icmp_ln1039_1_fu_3197_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_1_fu_3197_p2,
      CO(2) => icmp_ln1039_1_fu_3197_p2_carry_n_4,
      CO(1) => icmp_ln1039_1_fu_3197_p2_carry_n_5,
      CO(0) => icmp_ln1039_1_fu_3197_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_7_reg_3875(7),
      DI(2) => p_ZL7threshs_1_U_n_4,
      DI(1) => p_ZL7threshs_1_U_n_5,
      DI(0) => p_ZL7threshs_1_U_n_6,
      O(3 downto 0) => NLW_icmp_ln1039_1_fu_3197_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_1_fu_3197_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_1_U_n_7,
      S(1) => p_ZL7threshs_1_U_n_8,
      S(0) => p_ZL7threshs_1_U_n_9
    );
\icmp_ln1039_1_fu_3197_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_1_fu_3197_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_1_fu_3197_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_1_fu_3197_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(1),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_1_fu_3197_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_7_reg_3875(6),
      I1 => add_ln840_7_reg_3875(7),
      O => icmp_ln1039_1_fu_3197_p2_carry_i_4_n_3
    );
icmp_ln1039_2_fu_3212_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_2_fu_3212_p2,
      CO(2) => icmp_ln1039_2_fu_3212_p2_carry_n_4,
      CO(1) => icmp_ln1039_2_fu_3212_p2_carry_n_5,
      CO(0) => icmp_ln1039_2_fu_3212_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_11_reg_3880(7),
      DI(2) => icmp_ln1039_2_fu_3212_p2_carry_i_1_n_3,
      DI(1) => '0',
      DI(0) => p_ZL7threshs_3_U_n_14,
      O(3 downto 0) => NLW_icmp_ln1039_2_fu_3212_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_2_fu_3212_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_2_fu_3212_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_2_fu_3212_p2_carry_i_5_n_3,
      S(0) => p_ZL7threshs_3_U_n_13
    );
\icmp_ln1039_2_fu_3212_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_2_fu_3212_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_2_fu_3212_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_2_fu_3212_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(2),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_2_fu_3212_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_11_reg_3880(5),
      O => icmp_ln1039_2_fu_3212_p2_carry_i_1_n_3
    );
icmp_ln1039_2_fu_3212_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_11_reg_3880(6),
      I1 => add_ln840_11_reg_3880(7),
      O => icmp_ln1039_2_fu_3212_p2_carry_i_3_n_3
    );
icmp_ln1039_2_fu_3212_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_11_reg_3880(5),
      I1 => add_ln840_11_reg_3880(4),
      O => icmp_ln1039_2_fu_3212_p2_carry_i_4_n_3
    );
icmp_ln1039_2_fu_3212_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_11_reg_3880(2),
      I1 => add_ln840_11_reg_3880(3),
      O => icmp_ln1039_2_fu_3212_p2_carry_i_5_n_3
    );
icmp_ln1039_3_fu_3227_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_3_fu_3227_p2,
      CO(2) => icmp_ln1039_3_fu_3227_p2_carry_n_4,
      CO(1) => icmp_ln1039_3_fu_3227_p2_carry_n_5,
      CO(0) => icmp_ln1039_3_fu_3227_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => p_ZL7threshs_3_U_n_10,
      DI(2) => p_ZL7threshs_3_U_n_11,
      DI(1) => '0',
      DI(0) => p_ZL7threshs_3_U_n_12,
      O(3 downto 0) => NLW_icmp_ln1039_3_fu_3227_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_ZL7threshs_3_U_n_7,
      S(2) => p_ZL7threshs_3_U_n_8,
      S(1) => icmp_ln1039_3_fu_3227_p2_carry_i_6_n_3,
      S(0) => p_ZL7threshs_3_U_n_9
    );
\icmp_ln1039_3_fu_3227_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_3_fu_3227_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_3_fu_3227_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_3_fu_3227_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(3),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_3_fu_3227_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_15_reg_3885(2),
      I1 => add_ln840_15_reg_3885(3),
      O => icmp_ln1039_3_fu_3227_p2_carry_i_6_n_3
    );
icmp_ln1039_4_fu_3242_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_4_fu_3242_p2,
      CO(2) => icmp_ln1039_4_fu_3242_p2_carry_n_4,
      CO(1) => icmp_ln1039_4_fu_3242_p2_carry_n_5,
      CO(0) => icmp_ln1039_4_fu_3242_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_19_reg_3890(7),
      DI(2) => p_ZL7threshs_1_U_n_13,
      DI(1) => p_ZL7threshs_1_U_n_14,
      DI(0) => p_ZL7threshs_1_U_n_15,
      O(3 downto 0) => NLW_icmp_ln1039_4_fu_3242_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_4_fu_3242_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_1_U_n_10,
      S(1) => p_ZL7threshs_1_U_n_11,
      S(0) => p_ZL7threshs_1_U_n_12
    );
\icmp_ln1039_4_fu_3242_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_4_fu_3242_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_4_fu_3242_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_4_fu_3242_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(4),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_4_fu_3242_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_19_reg_3890(6),
      I1 => add_ln840_19_reg_3890(7),
      O => icmp_ln1039_4_fu_3242_p2_carry_i_4_n_3
    );
icmp_ln1039_5_fu_3257_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_5_fu_3257_p2,
      CO(2) => icmp_ln1039_5_fu_3257_p2_carry_n_4,
      CO(1) => icmp_ln1039_5_fu_3257_p2_carry_n_5,
      CO(0) => icmp_ln1039_5_fu_3257_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_23_reg_3895(7),
      DI(2) => p_ZL7threshs_5_U_n_6,
      DI(1) => p_ZL7threshs_5_U_n_7,
      DI(0) => p_ZL7threshs_6_U_n_10,
      O(3 downto 0) => NLW_icmp_ln1039_5_fu_3257_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_5_fu_3257_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_5_U_n_4,
      S(1) => p_ZL7threshs_5_U_n_5,
      S(0) => p_ZL7threshs_6_U_n_9
    );
\icmp_ln1039_5_fu_3257_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_5_fu_3257_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_5_fu_3257_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_5_fu_3257_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(5),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_5_fu_3257_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_23_reg_3895(6),
      I1 => add_ln840_23_reg_3895(7),
      O => icmp_ln1039_5_fu_3257_p2_carry_i_4_n_3
    );
icmp_ln1039_6_fu_3272_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_6_fu_3272_p2,
      CO(2) => icmp_ln1039_6_fu_3272_p2_carry_n_4,
      CO(1) => icmp_ln1039_6_fu_3272_p2_carry_n_5,
      CO(0) => icmp_ln1039_6_fu_3272_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => p_ZL7threshs_6_U_n_11,
      DI(2) => p_ZL7threshs_3_U_n_17,
      DI(1) => p_ZL7threshs_3_U_n_18,
      DI(0) => p_ZL7threshs_6_U_n_12,
      O(3 downto 0) => NLW_icmp_ln1039_6_fu_3272_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_ZL7threshs_6_U_n_5,
      S(2) => p_ZL7threshs_3_U_n_15,
      S(1) => p_ZL7threshs_3_U_n_16,
      S(0) => p_ZL7threshs_6_U_n_6
    );
\icmp_ln1039_6_fu_3272_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_6_fu_3272_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_6_fu_3272_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_6_fu_3272_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(6),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_7_fu_3287_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_7_fu_3287_p2,
      CO(2) => icmp_ln1039_7_fu_3287_p2_carry_n_4,
      CO(1) => icmp_ln1039_7_fu_3287_p2_carry_n_5,
      CO(0) => icmp_ln1039_7_fu_3287_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_31_reg_3905(7),
      DI(2) => icmp_ln1039_7_fu_3287_p2_carry_i_1_n_3,
      DI(1) => '0',
      DI(0) => p_ZL7threshs_0_U_n_15,
      O(3 downto 0) => NLW_icmp_ln1039_7_fu_3287_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_7_fu_3287_p2_carry_i_3_n_3,
      S(2) => icmp_ln1039_7_fu_3287_p2_carry_i_4_n_3,
      S(1) => icmp_ln1039_7_fu_3287_p2_carry_i_5_n_3,
      S(0) => p_ZL7threshs_0_U_n_10
    );
\icmp_ln1039_7_fu_3287_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_7_fu_3287_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_7_fu_3287_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_7_fu_3287_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(7),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_7_fu_3287_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_31_reg_3905(5),
      O => icmp_ln1039_7_fu_3287_p2_carry_i_1_n_3
    );
icmp_ln1039_7_fu_3287_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_31_reg_3905(6),
      I1 => add_ln840_31_reg_3905(7),
      O => icmp_ln1039_7_fu_3287_p2_carry_i_3_n_3
    );
icmp_ln1039_7_fu_3287_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln840_31_reg_3905(5),
      I1 => add_ln840_31_reg_3905(4),
      O => icmp_ln1039_7_fu_3287_p2_carry_i_4_n_3
    );
icmp_ln1039_7_fu_3287_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_31_reg_3905(2),
      I1 => add_ln840_31_reg_3905(3),
      O => icmp_ln1039_7_fu_3287_p2_carry_i_5_n_3
    );
icmp_ln1039_8_fu_3302_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_8_fu_3302_p2,
      CO(2) => icmp_ln1039_8_fu_3302_p2_carry_n_4,
      CO(1) => icmp_ln1039_8_fu_3302_p2_carry_n_5,
      CO(0) => icmp_ln1039_8_fu_3302_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_35_reg_3910(7),
      DI(2) => p_ZL7threshs_8_U_n_5,
      DI(1) => p_ZL7threshs_0_U_n_18,
      DI(0) => p_ZL7threshs_8_U_n_6,
      O(3 downto 0) => NLW_icmp_ln1039_8_fu_3302_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_8_fu_3302_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_8_U_n_3,
      S(1) => p_ZL7threshs_0_U_n_17,
      S(0) => p_ZL7threshs_8_U_n_4
    );
\icmp_ln1039_8_fu_3302_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_8_fu_3302_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_8_fu_3302_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_8_fu_3302_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(8),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_8_fu_3302_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_35_reg_3910(6),
      I1 => add_ln840_35_reg_3910(7),
      O => icmp_ln1039_8_fu_3302_p2_carry_i_4_n_3
    );
icmp_ln1039_9_fu_3317_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_9_fu_3317_p2,
      CO(2) => icmp_ln1039_9_fu_3317_p2_carry_n_4,
      CO(1) => icmp_ln1039_9_fu_3317_p2_carry_n_5,
      CO(0) => icmp_ln1039_9_fu_3317_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => add_ln840_39_reg_3915(7),
      DI(2) => p_ZL7threshs_6_U_n_15,
      DI(1) => p_ZL7threshs_6_U_n_16,
      DI(0) => p_ZL7threshs_0_U_n_20,
      O(3 downto 0) => NLW_icmp_ln1039_9_fu_3317_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln1039_9_fu_3317_p2_carry_i_4_n_3,
      S(2) => p_ZL7threshs_6_U_n_13,
      S(1) => p_ZL7threshs_6_U_n_14,
      S(0) => p_ZL7threshs_0_U_n_19
    );
\icmp_ln1039_9_fu_3317_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_9_fu_3317_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_9_fu_3317_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_9_fu_3317_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(9),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_9_fu_3317_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_39_reg_3915(6),
      I1 => add_ln840_39_reg_3915(7),
      O => icmp_ln1039_9_fu_3317_p2_carry_i_4_n_3
    );
icmp_ln1039_fu_3182_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln1039_fu_3182_p2,
      CO(2) => icmp_ln1039_fu_3182_p2_carry_n_4,
      CO(1) => icmp_ln1039_fu_3182_p2_carry_n_5,
      CO(0) => icmp_ln1039_fu_3182_p2_carry_n_6,
      CYINIT => '0',
      DI(3) => p_ZL7threshs_0_U_n_12,
      DI(2) => p_ZL7threshs_0_U_n_13,
      DI(1) => '0',
      DI(0) => p_ZL7threshs_0_U_n_14,
      O(3 downto 0) => NLW_icmp_ln1039_fu_3182_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => p_ZL7threshs_0_U_n_7,
      S(2) => p_ZL7threshs_0_U_n_8,
      S(1) => icmp_ln1039_fu_3182_p2_carry_i_6_n_3,
      S(0) => p_ZL7threshs_0_U_n_9
    );
\icmp_ln1039_fu_3182_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln1039_fu_3182_p2,
      CO(3 downto 0) => \NLW_icmp_ln1039_fu_3182_p2_carry__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_icmp_ln1039_fu_3182_p2_carry__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_i_i_i3_15_3132_fu_310_reg[7]_0\(0),
      S(3 downto 0) => B"0001"
    );
icmp_ln1039_fu_3182_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln840_3_reg_3870(2),
      I1 => add_ln840_3_reg_3870(3),
      O => icmp_ln1039_fu_3182_p2_carry_i_6_n_3
    );
\icmp_ln249_reg_3674_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => icmp_ln249_reg_3674,
      Q => icmp_ln249_reg_3674_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln249_reg_3674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2521,
      D => icmp_ln249_fu_672_p2,
      Q => icmp_ln249_reg_3674,
      R => '0'
    );
\icmp_ln272_reg_3686_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \icmp_ln272_reg_3686_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln290_reg_3866[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(26),
      I1 => sf_2_fu_2579_p2(22),
      I2 => sf_2_fu_2579_p2(16),
      I3 => sf_2_fu_2579_p2(6),
      O => \icmp_ln290_reg_3866[0]_i_10_n_3\
    );
\icmp_ln290_reg_3866[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(23),
      I1 => sf_2_fu_2579_p2(28),
      I2 => sf_2_fu_2579_p2(27),
      I3 => sf_2_fu_2579_p2(25),
      I4 => \icmp_ln290_reg_3866[0]_i_8_n_3\,
      O => \icmp_ln290_reg_3866[0]_i_4_n_3\
    );
\icmp_ln290_reg_3866[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(17),
      I1 => sf_2_fu_2579_p2(30),
      I2 => sf_2_fu_2579_p2(8),
      I3 => sf_2_fu_2579_p2(31),
      I4 => \icmp_ln290_reg_3866[0]_i_9_n_3\,
      O => \icmp_ln290_reg_3866[0]_i_5_n_3\
    );
\icmp_ln290_reg_3866[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(11),
      I1 => sf_2_fu_2579_p2(14),
      I2 => sf_2_fu_2579_p2(13),
      I3 => sf_2_fu_2579_p2(21),
      I4 => \icmp_ln290_reg_3866[0]_i_10_n_3\,
      O => \icmp_ln290_reg_3866[0]_i_6_n_3\
    );
\icmp_ln290_reg_3866[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(24),
      I1 => sf_2_fu_2579_p2(10),
      I2 => sf_2_fu_2579_p2(29),
      I3 => sf_2_fu_2579_p2(12),
      O => \icmp_ln290_reg_3866[0]_i_7_n_3\
    );
\icmp_ln290_reg_3866[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(19),
      I1 => sf_2_fu_2579_p2(2),
      I2 => sf_2_fu_2579_p2(20),
      I3 => sf_2_fu_2579_p2(15),
      O => \icmp_ln290_reg_3866[0]_i_8_n_3\
    );
\icmp_ln290_reg_3866[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_2_fu_2579_p2(7),
      I1 => sf_2_fu_2579_p2(3),
      I2 => sf_2_fu_2579_p2(18),
      I3 => sf_2_fu_2579_p2(9),
      O => \icmp_ln290_reg_3866[0]_i_9_n_3\
    );
\icmp_ln290_reg_3866_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => icmp_ln290_reg_3866,
      Q => icmp_ln290_reg_3866_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln290_reg_3866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => icmp_ln290_fu_2585_p2,
      Q => icmp_ln290_reg_3866,
      R => '0'
    );
\inputBuf_V_10_fu_354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_3540,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_10_fu_354(0),
      R => '0'
    );
\inputBuf_V_10_fu_354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_3540,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_10_fu_354(1),
      R => '0'
    );
\inputBuf_V_10_fu_354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_3540,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_10_fu_354(2),
      R => '0'
    );
\inputBuf_V_10_fu_354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_10_fu_3540,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_10_fu_354(3),
      R => '0'
    );
\inputBuf_V_11_fu_358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_3580,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_11_fu_358(0),
      R => '0'
    );
\inputBuf_V_11_fu_358_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_3580,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_11_fu_358(1),
      R => '0'
    );
\inputBuf_V_11_fu_358_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_3580,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_11_fu_358(2),
      R => '0'
    );
\inputBuf_V_11_fu_358_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_11_fu_3580,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_11_fu_358(3),
      R => '0'
    );
\inputBuf_V_12_fu_362_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_3620,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_12_fu_362(0),
      R => '0'
    );
\inputBuf_V_12_fu_362_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_3620,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_12_fu_362(1),
      R => '0'
    );
\inputBuf_V_12_fu_362_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_3620,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_12_fu_362(2),
      R => '0'
    );
\inputBuf_V_12_fu_362_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_12_fu_3620,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_12_fu_362(3),
      R => '0'
    );
\inputBuf_V_13_fu_366_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_3660,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_13_fu_366(0),
      R => '0'
    );
\inputBuf_V_13_fu_366_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_3660,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_13_fu_366(1),
      R => '0'
    );
\inputBuf_V_13_fu_366_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_3660,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_13_fu_366(2),
      R => '0'
    );
\inputBuf_V_13_fu_366_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_13_fu_3660,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_13_fu_366(3),
      R => '0'
    );
\inputBuf_V_14_fu_370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_3700,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_14_fu_370(0),
      R => '0'
    );
\inputBuf_V_14_fu_370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_3700,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_14_fu_370(1),
      R => '0'
    );
\inputBuf_V_14_fu_370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_3700,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_14_fu_370(2),
      R => '0'
    );
\inputBuf_V_14_fu_370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_14_fu_3700,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_14_fu_370(3),
      R => '0'
    );
\inputBuf_V_15_fu_374_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_3740,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_15_fu_374(0),
      R => '0'
    );
\inputBuf_V_15_fu_374_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_3740,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_15_fu_374(1),
      R => '0'
    );
\inputBuf_V_15_fu_374_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_3740,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_15_fu_374(2),
      R => '0'
    );
\inputBuf_V_15_fu_374_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_15_fu_3740,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_15_fu_374(3),
      R => '0'
    );
\inputBuf_V_1_fu_318_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_3180,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_1_fu_318(0),
      R => '0'
    );
\inputBuf_V_1_fu_318_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_3180,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_1_fu_318(1),
      R => '0'
    );
\inputBuf_V_1_fu_318_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_3180,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_1_fu_318(2),
      R => '0'
    );
\inputBuf_V_1_fu_318_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_1_fu_3180,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_1_fu_318(3),
      R => '0'
    );
\inputBuf_V_2_fu_322_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_3220,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_2_fu_322(0),
      R => '0'
    );
\inputBuf_V_2_fu_322_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_3220,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_2_fu_322(1),
      R => '0'
    );
\inputBuf_V_2_fu_322_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_3220,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_2_fu_322(2),
      R => '0'
    );
\inputBuf_V_2_fu_322_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_2_fu_3220,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_2_fu_322(3),
      R => '0'
    );
\inputBuf_V_3_fu_326_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_3260,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_3_fu_326(0),
      R => '0'
    );
\inputBuf_V_3_fu_326_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_3260,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_3_fu_326(1),
      R => '0'
    );
\inputBuf_V_3_fu_326_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_3260,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_3_fu_326(2),
      R => '0'
    );
\inputBuf_V_3_fu_326_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_3_fu_3260,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_3_fu_326(3),
      R => '0'
    );
\inputBuf_V_4_fu_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_3300,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_4_fu_330(0),
      R => '0'
    );
\inputBuf_V_4_fu_330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_3300,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_4_fu_330(1),
      R => '0'
    );
\inputBuf_V_4_fu_330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_3300,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_4_fu_330(2),
      R => '0'
    );
\inputBuf_V_4_fu_330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_4_fu_3300,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_4_fu_330(3),
      R => '0'
    );
\inputBuf_V_5_fu_334_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_3340,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_5_fu_334(0),
      R => '0'
    );
\inputBuf_V_5_fu_334_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_3340,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_5_fu_334(1),
      R => '0'
    );
\inputBuf_V_5_fu_334_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_3340,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_5_fu_334(2),
      R => '0'
    );
\inputBuf_V_5_fu_334_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_5_fu_3340,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_5_fu_334(3),
      R => '0'
    );
\inputBuf_V_6_fu_338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_3380,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_6_fu_338(0),
      R => '0'
    );
\inputBuf_V_6_fu_338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_3380,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_6_fu_338(1),
      R => '0'
    );
\inputBuf_V_6_fu_338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_3380,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_6_fu_338(2),
      R => '0'
    );
\inputBuf_V_6_fu_338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_6_fu_3380,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_6_fu_338(3),
      R => '0'
    );
\inputBuf_V_7_fu_342_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_3420,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_7_fu_342(0),
      R => '0'
    );
\inputBuf_V_7_fu_342_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_3420,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_7_fu_342(1),
      R => '0'
    );
\inputBuf_V_7_fu_342_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_3420,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_7_fu_342(2),
      R => '0'
    );
\inputBuf_V_7_fu_342_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_7_fu_3420,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_7_fu_342(3),
      R => '0'
    );
\inputBuf_V_8_fu_346_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_3460,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_8_fu_346(0),
      R => '0'
    );
\inputBuf_V_8_fu_346_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_3460,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_8_fu_346(1),
      R => '0'
    );
\inputBuf_V_8_fu_346_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_3460,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_8_fu_346(2),
      R => '0'
    );
\inputBuf_V_8_fu_346_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_8_fu_3460,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_8_fu_346(3),
      R => '0'
    );
\inputBuf_V_9_fu_350_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_3500,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_9_fu_350(0),
      R => '0'
    );
\inputBuf_V_9_fu_350_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_3500,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_9_fu_350(1),
      R => '0'
    );
\inputBuf_V_9_fu_350_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_3500,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_9_fu_350(2),
      R => '0'
    );
\inputBuf_V_9_fu_350_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_9_fu_3500,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_9_fu_350(3),
      R => '0'
    );
\inputBuf_V_fu_314_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_3140,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(0),
      Q => inputBuf_V_fu_314(0),
      R => '0'
    );
\inputBuf_V_fu_314_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_3140,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(1),
      Q => inputBuf_V_fu_314(1),
      R => '0'
    );
\inputBuf_V_fu_314_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_3140,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(2),
      Q => inputBuf_V_fu_314(2),
      R => '0'
    );
\inputBuf_V_fu_314_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => inputBuf_V_fu_3140,
      D => \inputBuf_V_15_fu_374_reg[3]_0\(3),
      Q => inputBuf_V_fu_314(3),
      R => '0'
    );
\nf_1_fu_378[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(12),
      I1 => nf_fu_2596_p2(13),
      I2 => nf_fu_2596_p2(24),
      I3 => nf_fu_2596_p2(26),
      O => \nf_1_fu_378[31]_i_10_n_3\
    );
\nf_1_fu_378[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(28),
      I1 => nf_fu_2596_p2(31),
      I2 => nf_fu_2596_p2(14),
      I3 => nf_fu_2596_p2(3),
      I4 => \nf_1_fu_378[31]_i_8_n_3\,
      O => \nf_1_fu_378[31]_i_4_n_3\
    );
\nf_1_fu_378[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => nf_fu_2596_p2(20),
      I1 => nf_fu_2596_p2(2),
      I2 => nf_fu_2596_p2(23),
      I3 => nf_fu_2596_p2(16),
      I4 => \nf_1_fu_378[31]_i_9_n_3\,
      O => \nf_1_fu_378[31]_i_5_n_3\
    );
\nf_1_fu_378[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(6),
      I1 => nf_fu_2596_p2(29),
      I2 => nf_fu_2596_p2(15),
      I3 => nf_fu_2596_p2(21),
      I4 => \nf_1_fu_378[31]_i_10_n_3\,
      O => \nf_1_fu_378[31]_i_6_n_3\
    );
\nf_1_fu_378[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(7),
      I1 => nf_fu_2596_p2(4),
      I2 => nf_fu_2596_p2(30),
      I3 => nf_fu_2596_p2(8),
      O => \nf_1_fu_378[31]_i_7_n_3\
    );
\nf_1_fu_378[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(19),
      I1 => nf_fu_2596_p2(5),
      I2 => nf_fu_2596_p2(25),
      I3 => nf_fu_2596_p2(22),
      O => \nf_1_fu_378[31]_i_8_n_3\
    );
\nf_1_fu_378[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_2596_p2(18),
      I1 => nf_fu_2596_p2(17),
      I2 => nf_fu_2596_p2(27),
      I3 => nf_fu_2596_p2(11),
      O => \nf_1_fu_378[31]_i_9_n_3\
    );
\nf_1_fu_378_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(0),
      Q => \nf_1_fu_378_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(10),
      Q => \nf_1_fu_378_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(11),
      Q => \nf_1_fu_378_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(12),
      Q => \nf_1_fu_378_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(13),
      Q => \nf_1_fu_378_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(14),
      Q => \nf_1_fu_378_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(15),
      Q => \nf_1_fu_378_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(16),
      Q => \nf_1_fu_378_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(17),
      Q => \nf_1_fu_378_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(18),
      Q => \nf_1_fu_378_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(19),
      Q => \nf_1_fu_378_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(1),
      Q => \nf_1_fu_378_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(20),
      Q => \nf_1_fu_378_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(21),
      Q => \nf_1_fu_378_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(22),
      Q => \nf_1_fu_378_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(23),
      Q => \nf_1_fu_378_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(24),
      Q => \nf_1_fu_378_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(25),
      Q => \nf_1_fu_378_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(26),
      Q => \nf_1_fu_378_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(27),
      Q => \nf_1_fu_378_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(28),
      Q => \nf_1_fu_378_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(29),
      Q => \nf_1_fu_378_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(2),
      Q => \nf_1_fu_378_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(30),
      Q => \nf_1_fu_378_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(31),
      Q => \nf_1_fu_378_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(3),
      Q => \nf_1_fu_378_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(4),
      Q => \nf_1_fu_378_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(5),
      Q => \nf_1_fu_378_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(6),
      Q => \nf_1_fu_378_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(7),
      Q => \nf_1_fu_378_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(8),
      Q => \nf_1_fu_378_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_1_fu_378_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_378,
      D => nf_fu_2596_p2(9),
      Q => \nf_1_fu_378_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_21
    );
\nf_2_reg_3669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2521,
      D => ap_sig_allocacmp_nf_2(0),
      Q => nf_2_reg_3669(0),
      R => '0'
    );
\nf_2_reg_3669_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_2521,
      D => ap_sig_allocacmp_nf_2(1),
      Q => nf_2_reg_3669(1),
      R => '0'
    );
nf_fu_2596_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => nf_fu_2596_p2_carry_n_3,
      CO(2) => nf_fu_2596_p2_carry_n_4,
      CO(1) => nf_fu_2596_p2_carry_n_5,
      CO(0) => nf_fu_2596_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_nf_2(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(4 downto 1),
      S(3 downto 1) => \ap_sig_allocacmp_nf_2__0\(4 downto 2),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_122
    );
\nf_fu_2596_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => nf_fu_2596_p2_carry_n_3,
      CO(3) => \nf_fu_2596_p2_carry__0_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__0_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__0_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(8 downto 5),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(8 downto 5)
    );
\nf_fu_2596_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__0_n_3\,
      CO(3) => \nf_fu_2596_p2_carry__1_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__1_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__1_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(12 downto 9),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(12 downto 9)
    );
\nf_fu_2596_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__1_n_3\,
      CO(3) => \nf_fu_2596_p2_carry__2_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__2_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__2_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(16 downto 13),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(16 downto 13)
    );
\nf_fu_2596_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__2_n_3\,
      CO(3) => \nf_fu_2596_p2_carry__3_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__3_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__3_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(20 downto 17),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(20 downto 17)
    );
\nf_fu_2596_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__3_n_3\,
      CO(3) => \nf_fu_2596_p2_carry__4_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__4_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__4_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(24 downto 21),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(24 downto 21)
    );
\nf_fu_2596_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__4_n_3\,
      CO(3) => \nf_fu_2596_p2_carry__5_n_3\,
      CO(2) => \nf_fu_2596_p2_carry__5_n_4\,
      CO(1) => \nf_fu_2596_p2_carry__5_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_2596_p2(28 downto 25),
      S(3 downto 0) => \ap_sig_allocacmp_nf_2__0\(28 downto 25)
    );
\nf_fu_2596_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_fu_2596_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_nf_fu_2596_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_fu_2596_p2_carry__6_n_5\,
      CO(0) => \nf_fu_2596_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_fu_2596_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => nf_fu_2596_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \ap_sig_allocacmp_nf_2__0\(31 downto 29)
    );
p_ZL7threshs_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R
     port map (
      DI(2) => p_ZL7threshs_0_U_n_12,
      DI(1) => p_ZL7threshs_0_U_n_13,
      DI(0) => p_ZL7threshs_0_U_n_14,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(2) => p_ZL7threshs_0_U_n_7,
      S(1) => p_ZL7threshs_0_U_n_8,
      S(0) => p_ZL7threshs_0_U_n_9,
      \add_i_i_i3_11_3124_fu_294_reg[2]\(0) => p_ZL7threshs_0_U_n_16,
      \add_i_i_i3_8_3118_fu_282_reg[2]\(0) => p_ZL7threshs_0_U_n_17,
      \add_i_i_i3_8_3118_fu_282_reg[2]_0\(0) => p_ZL7threshs_0_U_n_18,
      ap_clk => ap_clk,
      icmp_ln1039_11_fu_3347_p2_carry(1 downto 0) => add_ln840_47_reg_3925(3 downto 2),
      icmp_ln1039_12_fu_3362_p2_carry(1 downto 0) => add_ln840_51_reg_3930(1 downto 0),
      icmp_ln1039_12_fu_3362_p2_carry_0 => p_ZL7threshs_2_U_n_3,
      icmp_ln1039_13_fu_3377_p2_carry(1 downto 0) => add_ln840_55_reg_3935(3 downto 2),
      icmp_ln1039_13_fu_3377_p2_carry_0 => p_ZL7threshs_9_U_n_3,
      icmp_ln1039_15_fu_3407_p2_carry(1 downto 0) => add_ln840_63_reg_3945(1 downto 0),
      icmp_ln1039_15_fu_3407_p2_carry_0 => p_ZL7threshs_3_U_n_6,
      icmp_ln1039_7_fu_3287_p2_carry(1 downto 0) => add_ln840_31_reg_3905(1 downto 0),
      icmp_ln1039_8_fu_3302_p2_carry(1 downto 0) => add_ln840_35_reg_3910(3 downto 2),
      icmp_ln1039_9_fu_3317_p2_carry(1 downto 0) => add_ln840_39_reg_3915(1 downto 0),
      icmp_ln1039_9_fu_3317_p2_carry_0 => p_ZL7threshs_6_U_n_3,
      icmp_ln1039_fu_3182_p2_carry(5 downto 2) => add_ln840_3_reg_3870(7 downto 4),
      icmp_ln1039_fu_3182_p2_carry(1 downto 0) => add_ln840_3_reg_3870(1 downto 0),
      icmp_ln1039_fu_3182_p2_carry_0 => p_ZL7threshs_3_U_n_5,
      \nf_2_reg_3669_reg[0]\ => p_ZL7threshs_0_U_n_27,
      \nf_2_reg_3669_reg[1]\ => p_ZL7threshs_0_U_n_6,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      q0(2 downto 1) => q0(6 downto 5),
      q0(0) => q0(0),
      \q0_reg[0]_0\(0) => p_ZL7threshs_0_U_n_10,
      \q0_reg[0]_1\(0) => p_ZL7threshs_0_U_n_15,
      \q0_reg[0]_2\(0) => p_ZL7threshs_0_U_n_21,
      \q0_reg[0]_3\(0) => p_ZL7threshs_0_U_n_22,
      \q0_reg[0]_4\(0) => p_ZL7threshs_0_U_n_25,
      \q0_reg[0]_5\(0) => p_ZL7threshs_0_U_n_26,
      \q0_reg[5]_0\(0) => p_ZL7threshs_0_U_n_23,
      \q0_reg[5]_1\(0) => p_ZL7threshs_0_U_n_24,
      \q0_reg[6]_0\(0) => p_ZL7threshs_0_U_n_11,
      \q0_reg[6]_1\(0) => p_ZL7threshs_0_U_n_19,
      \q0_reg[6]_2\(0) => p_ZL7threshs_0_U_n_20
    );
p_ZL7threshs_12_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R
     port map (
      Q(0) => nf_2_reg_3669(0),
      ap_clk => ap_clk,
      \nf_2_reg_3669_reg[0]\ => p_ZL7threshs_12_U_n_4,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      \q0_reg[5]_0\ => p_ZL7threshs_12_U_n_3
    );
p_ZL7threshs_14_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R
     port map (
      DI(1) => p_ZL7threshs_14_U_n_5,
      DI(0) => p_ZL7threshs_14_U_n_6,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(1) => p_ZL7threshs_14_U_n_3,
      S(0) => p_ZL7threshs_14_U_n_4,
      ap_clk => ap_clk,
      icmp_ln1039_14_fu_3392_p2_carry(3 downto 0) => add_ln840_59_reg_3940(5 downto 2),
      icmp_ln1039_14_fu_3392_p2_carry_0 => p_ZL7threshs_1_U_n_3,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0
    );
p_ZL7threshs_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R
     port map (
      DI(2) => p_ZL7threshs_1_U_n_4,
      DI(1) => p_ZL7threshs_1_U_n_5,
      DI(0) => p_ZL7threshs_1_U_n_6,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(2) => p_ZL7threshs_1_U_n_7,
      S(1) => p_ZL7threshs_1_U_n_8,
      S(0) => p_ZL7threshs_1_U_n_9,
      ap_clk => ap_clk,
      icmp_ln1039_1_fu_3197_p2_carry(5 downto 0) => add_ln840_7_reg_3875(5 downto 0),
      icmp_ln1039_4_fu_3242_p2_carry => p_ZL7threshs_3_U_n_6,
      icmp_ln1039_4_fu_3242_p2_carry_0(5 downto 0) => add_ln840_19_reg_3890(5 downto 0),
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      \q0_reg[4]_0\ => p_ZL7threshs_1_U_n_3,
      \q0_reg[4]_1\(2) => p_ZL7threshs_1_U_n_10,
      \q0_reg[4]_1\(1) => p_ZL7threshs_1_U_n_11,
      \q0_reg[4]_1\(0) => p_ZL7threshs_1_U_n_12,
      \q0_reg[4]_2\(2) => p_ZL7threshs_1_U_n_13,
      \q0_reg[4]_2\(1) => p_ZL7threshs_1_U_n_14,
      \q0_reg[4]_2\(0) => p_ZL7threshs_1_U_n_15
    );
p_ZL7threshs_2_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R
     port map (
      DI(1) => p_ZL7threshs_2_U_n_6,
      DI(0) => p_ZL7threshs_2_U_n_7,
      Q(0) => nf_2_reg_3669(0),
      S(1) => p_ZL7threshs_2_U_n_4,
      S(0) => p_ZL7threshs_2_U_n_5,
      ap_clk => ap_clk,
      icmp_ln1039_12_fu_3362_p2_carry(3 downto 0) => add_ln840_51_reg_3930(5 downto 2),
      icmp_ln1039_12_fu_3362_p2_carry_0 => p_ZL7threshs_12_U_n_3,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      \q0_reg[1]_0\ => p_ZL7threshs_2_U_n_3
    );
p_ZL7threshs_3_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R
     port map (
      DI(2) => p_ZL7threshs_3_U_n_10,
      DI(1) => p_ZL7threshs_3_U_n_11,
      DI(0) => p_ZL7threshs_3_U_n_12,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(2) => p_ZL7threshs_3_U_n_7,
      S(1) => p_ZL7threshs_3_U_n_8,
      S(0) => p_ZL7threshs_3_U_n_9,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_clk => ap_clk,
      icmp_ln1039_13_fu_3377_p2_carry(1 downto 0) => add_ln840_55_reg_3935(1 downto 0),
      icmp_ln1039_2_fu_3212_p2_carry(1 downto 0) => add_ln840_11_reg_3880(1 downto 0),
      icmp_ln1039_3_fu_3227_p2_carry(5 downto 2) => add_ln840_15_reg_3885(7 downto 4),
      icmp_ln1039_3_fu_3227_p2_carry(1 downto 0) => add_ln840_15_reg_3885(1 downto 0),
      icmp_ln1039_6_fu_3272_p2_carry => p_ZL7threshs_2_U_n_3,
      icmp_ln1039_6_fu_3272_p2_carry_0(3 downto 0) => add_ln840_27_reg_3900(5 downto 2),
      icmp_ln249_reg_3674_pp0_iter1_reg => icmp_ln249_reg_3674_pp0_iter1_reg,
      icmp_ln290_reg_3866_pp0_iter1_reg => icmp_ln290_reg_3866_pp0_iter1_reg,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      q0(0) => q0(5),
      \q0_reg[1]_0\ => p_ZL7threshs_3_U_n_6,
      \q0_reg[5]_0\ => p_ZL7threshs_3_U_n_3,
      \q0_reg[5]_1\(0) => Q(2),
      \q0_reg[6]_0\ => p_ZL7threshs_3_U_n_5,
      \q0_reg[6]_1\(0) => p_ZL7threshs_3_U_n_13,
      \q0_reg[6]_2\(0) => p_ZL7threshs_3_U_n_14,
      \q0_reg[6]_3\(1) => p_ZL7threshs_3_U_n_15,
      \q0_reg[6]_3\(0) => p_ZL7threshs_3_U_n_16,
      \q0_reg[6]_4\(1) => p_ZL7threshs_3_U_n_17,
      \q0_reg[6]_4\(0) => p_ZL7threshs_3_U_n_18,
      \q0_reg[6]_5\(0) => p_ZL7threshs_3_U_n_19,
      \q0_reg[6]_6\(0) => p_ZL7threshs_3_U_n_20,
      \q0_reg[6]_7\ => p_ZL7threshs_0_U_n_27
    );
p_ZL7threshs_5_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R
     port map (
      DI(1) => p_ZL7threshs_5_U_n_6,
      DI(0) => p_ZL7threshs_5_U_n_7,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(1) => p_ZL7threshs_5_U_n_4,
      S(0) => p_ZL7threshs_5_U_n_5,
      ap_clk => ap_clk,
      icmp_ln1039_14_fu_3392_p2_carry(1 downto 0) => add_ln840_59_reg_3940(1 downto 0),
      icmp_ln1039_14_fu_3392_p2_carry_0 => p_ZL7threshs_3_U_n_3,
      icmp_ln1039_5_fu_3257_p2_carry(3 downto 0) => add_ln840_23_reg_3895(5 downto 2),
      icmp_ln1039_5_fu_3257_p2_carry_0 => p_ZL7threshs_6_U_n_4,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      \q0_reg[4]_0\ => p_ZL7threshs_5_U_n_3,
      \q0_reg[4]_1\(0) => p_ZL7threshs_5_U_n_8,
      \q0_reg[4]_2\(0) => p_ZL7threshs_5_U_n_9
    );
p_ZL7threshs_6_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R
     port map (
      DI(0) => p_ZL7threshs_6_U_n_8,
      Q(3 downto 2) => add_ln840_27_reg_3900(7 downto 6),
      Q(1 downto 0) => add_ln840_27_reg_3900(1 downto 0),
      S(1) => p_ZL7threshs_6_U_n_5,
      S(0) => p_ZL7threshs_6_U_n_6,
      ap_clk => ap_clk,
      icmp_ln1039_10_fu_3332_p2_carry(1 downto 0) => add_ln840_43_reg_3920(1 downto 0),
      icmp_ln1039_11_fu_3347_p2_carry(1 downto 0) => add_ln840_47_reg_3925(1 downto 0),
      icmp_ln1039_5_fu_3257_p2_carry(1 downto 0) => add_ln840_23_reg_3895(1 downto 0),
      icmp_ln1039_5_fu_3257_p2_carry_0 => p_ZL7threshs_5_U_n_3,
      icmp_ln1039_9_fu_3317_p2_carry(3 downto 0) => add_ln840_39_reg_3915(5 downto 2),
      icmp_ln1039_9_fu_3317_p2_carry_0 => p_ZL7threshs_9_U_n_3,
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      \q0_reg[1]_0\ => p_ZL7threshs_6_U_n_3,
      \q0_reg[1]_1\(0) => p_ZL7threshs_6_U_n_9,
      \q0_reg[1]_2\(0) => p_ZL7threshs_6_U_n_10,
      \q0_reg[1]_3\(1) => p_ZL7threshs_6_U_n_13,
      \q0_reg[1]_3\(0) => p_ZL7threshs_6_U_n_14,
      \q0_reg[1]_4\(1) => p_ZL7threshs_6_U_n_15,
      \q0_reg[1]_4\(0) => p_ZL7threshs_6_U_n_16,
      \q0_reg[1]_5\(0) => p_ZL7threshs_6_U_n_17,
      \q0_reg[1]_6\(0) => p_ZL7threshs_6_U_n_18,
      \q0_reg[1]_7\(1 downto 0) => nf_2_reg_3669(1 downto 0),
      \q0_reg[6]_0\ => p_ZL7threshs_6_U_n_4,
      \q0_reg[6]_1\(0) => p_ZL7threshs_6_U_n_7,
      \q0_reg[6]_2\(1) => p_ZL7threshs_6_U_n_11,
      \q0_reg[6]_2\(0) => p_ZL7threshs_6_U_n_12,
      \q0_reg[6]_3\ => p_ZL7threshs_0_U_n_6,
      \q0_reg[6]_4\ => p_ZL7threshs_12_U_n_4
    );
p_ZL7threshs_8_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R
     port map (
      DI(1) => p_ZL7threshs_8_U_n_5,
      DI(0) => p_ZL7threshs_8_U_n_6,
      Q(0) => nf_2_reg_3669(1),
      S(1) => p_ZL7threshs_8_U_n_3,
      S(0) => p_ZL7threshs_8_U_n_4,
      ap_clk => ap_clk,
      icmp_ln1039_8_fu_3302_p2_carry(3 downto 2) => add_ln840_35_reg_3910(5 downto 4),
      icmp_ln1039_8_fu_3302_p2_carry(1 downto 0) => add_ln840_35_reg_3910(1 downto 0),
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      q0(0) => q0(0)
    );
p_ZL7threshs_9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R
     port map (
      DI(0) => p_ZL7threshs_9_U_n_5,
      Q(1 downto 0) => nf_2_reg_3669(1 downto 0),
      S(0) => p_ZL7threshs_9_U_n_4,
      ap_clk => ap_clk,
      icmp_ln1039_13_fu_3377_p2_carry(1 downto 0) => add_ln840_55_reg_3935(5 downto 4),
      p_ZL7threshs_0_ce0 => p_ZL7threshs_0_ce0,
      q0(0) => q0(6),
      \q0_reg[5]_0\ => p_ZL7threshs_9_U_n_3
    );
sf_2_fu_2579_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sf_2_fu_2579_p2_carry_n_3,
      CO(2) => sf_2_fu_2579_p2_carry_n_4,
      CO(1) => sf_2_fu_2579_p2_carry_n_5,
      CO(0) => sf_2_fu_2579_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_sf_1(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(4 downto 1),
      S(3) => ap_sig_allocacmp_sf_1(4),
      S(2) => flow_control_loop_pipe_sequential_init_U_n_119,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_120,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_121
    );
\sf_2_fu_2579_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sf_2_fu_2579_p2_carry_n_3,
      CO(3) => \sf_2_fu_2579_p2_carry__0_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__0_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__0_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(8 downto 5)
    );
\sf_2_fu_2579_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__0_n_3\,
      CO(3) => \sf_2_fu_2579_p2_carry__1_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__1_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__1_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(12 downto 9)
    );
\sf_2_fu_2579_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__1_n_3\,
      CO(3) => \sf_2_fu_2579_p2_carry__2_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__2_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__2_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(16 downto 13)
    );
\sf_2_fu_2579_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__2_n_3\,
      CO(3) => \sf_2_fu_2579_p2_carry__3_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__3_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__3_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(20 downto 17)
    );
\sf_2_fu_2579_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__3_n_3\,
      CO(3) => \sf_2_fu_2579_p2_carry__4_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__4_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__4_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(24 downto 21)
    );
\sf_2_fu_2579_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__4_n_3\,
      CO(3) => \sf_2_fu_2579_p2_carry__5_n_3\,
      CO(2) => \sf_2_fu_2579_p2_carry__5_n_4\,
      CO(1) => \sf_2_fu_2579_p2_carry__5_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_2_fu_2579_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_sf_1(28 downto 25)
    );
\sf_2_fu_2579_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_2_fu_2579_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_sf_2_fu_2579_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_2_fu_2579_p2_carry__6_n_5\,
      CO(0) => \sf_2_fu_2579_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_2_fu_2579_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sf_2_fu_2579_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_sf_1(31 downto 29)
    );
\sf_fu_242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(0),
      Q => \sf_fu_242_reg_n_3_[0]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(10),
      Q => \sf_fu_242_reg_n_3_[10]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(11),
      Q => \sf_fu_242_reg_n_3_[11]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(12),
      Q => \sf_fu_242_reg_n_3_[12]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(13),
      Q => \sf_fu_242_reg_n_3_[13]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(14),
      Q => \sf_fu_242_reg_n_3_[14]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(15),
      Q => \sf_fu_242_reg_n_3_[15]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(16),
      Q => \sf_fu_242_reg_n_3_[16]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(17),
      Q => \sf_fu_242_reg_n_3_[17]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(18),
      Q => \sf_fu_242_reg_n_3_[18]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(19),
      Q => \sf_fu_242_reg_n_3_[19]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(1),
      Q => \sf_fu_242_reg_n_3_[1]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(20),
      Q => \sf_fu_242_reg_n_3_[20]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(21),
      Q => \sf_fu_242_reg_n_3_[21]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(22),
      Q => \sf_fu_242_reg_n_3_[22]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(23),
      Q => \sf_fu_242_reg_n_3_[23]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(24),
      Q => \sf_fu_242_reg_n_3_[24]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(25),
      Q => \sf_fu_242_reg_n_3_[25]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(26),
      Q => \sf_fu_242_reg_n_3_[26]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(27),
      Q => \sf_fu_242_reg_n_3_[27]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(28),
      Q => \sf_fu_242_reg_n_3_[28]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(29),
      Q => \sf_fu_242_reg_n_3_[29]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(2),
      Q => \sf_fu_242_reg_n_3_[2]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(30),
      Q => \sf_fu_242_reg_n_3_[30]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(31),
      Q => \sf_fu_242_reg_n_3_[31]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(3),
      Q => \sf_fu_242_reg_n_3_[3]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(4),
      Q => \sf_fu_242_reg_n_3_[4]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(5),
      Q => \sf_fu_242_reg_n_3_[5]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(6),
      Q => \sf_fu_242_reg_n_3_[6]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(7),
      Q => \sf_fu_242_reg_n_3_[7]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(8),
      Q => \sf_fu_242_reg_n_3_[8]\,
      R => nf_1_fu_378
    );
\sf_fu_242_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_242,
      D => sf_2_fu_2579_p2(9),
      Q => \sf_fu_242_reg_n_3_[9]\,
      R => nf_1_fu_378
    );
\xor_ln1019_107_reg_3836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_107_fu_2321_p2,
      Q => xor_ln1019_107_reg_3836,
      R => '0'
    );
\xor_ln1019_115_reg_3846_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_115_fu_2425_p2,
      Q => xor_ln1019_115_reg_3846,
      R => '0'
    );
\xor_ln1019_11_reg_3716_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_11_fu_1073_p2,
      Q => xor_ln1019_11_reg_3716,
      R => '0'
    );
\xor_ln1019_123_reg_3856_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_123_fu_2529_p2,
      Q => xor_ln1019_123_reg_3856,
      R => '0'
    );
\xor_ln1019_19_reg_3726_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_19_fu_1177_p2,
      Q => xor_ln1019_19_reg_3726,
      R => '0'
    );
\xor_ln1019_27_reg_3736_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_27_fu_1281_p2,
      Q => xor_ln1019_27_reg_3736,
      R => '0'
    );
\xor_ln1019_35_reg_3746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_35_fu_1385_p2,
      Q => xor_ln1019_35_reg_3746,
      R => '0'
    );
\xor_ln1019_3_reg_3706_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_3_fu_953_p2,
      Q => xor_ln1019_3_reg_3706,
      R => '0'
    );
\xor_ln1019_43_reg_3756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_43_fu_1489_p2,
      Q => xor_ln1019_43_reg_3756,
      R => '0'
    );
\xor_ln1019_51_reg_3766_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_51_fu_1593_p2,
      Q => xor_ln1019_51_reg_3766,
      R => '0'
    );
\xor_ln1019_59_reg_3776_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_59_fu_1697_p2,
      Q => xor_ln1019_59_reg_3776,
      R => '0'
    );
\xor_ln1019_67_reg_3786_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_67_fu_1801_p2,
      Q => xor_ln1019_67_reg_3786,
      R => '0'
    );
\xor_ln1019_75_reg_3796_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_75_fu_1905_p2,
      Q => xor_ln1019_75_reg_3796,
      R => '0'
    );
\xor_ln1019_83_reg_3806_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_83_fu_2009_p2,
      Q => xor_ln1019_83_reg_3806,
      R => '0'
    );
\xor_ln1019_91_reg_3816_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_91_fu_2113_p2,
      Q => xor_ln1019_91_reg_3816,
      R => '0'
    );
\xor_ln1019_99_reg_3826_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_weights_V_TREADY,
      D => xor_ln1019_99_fu_2217_p2,
      Q => xor_ln1019_99_reg_3826,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch is
  port (
    i_fu_132 : out STD_LOGIC;
    \i_fu_132_reg[4]_0\ : out STD_LOGIC;
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_0\ : out STD_LOGIC;
    \add_i_i_i2_9_392_fu_172_reg[5]_0\ : out STD_LOGIC_VECTOR ( 79 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    xor_ln1019_3_fu_291_p2 : in STD_LOGIC;
    xor_ln1019_11_fu_411_p2 : in STD_LOGIC;
    xor_ln1019_19_fu_515_p2 : in STD_LOGIC;
    xor_ln1019_27_fu_619_p2 : in STD_LOGIC;
    xor_ln1019_35_fu_723_p2 : in STD_LOGIC;
    xor_ln1019_43_fu_827_p2 : in STD_LOGIC;
    xor_ln1019_51_fu_931_p2 : in STD_LOGIC;
    xor_ln1019_59_fu_1035_p2 : in STD_LOGIC;
    xor_ln1019_67_fu_1139_p2 : in STD_LOGIC;
    xor_ln1019_75_fu_1243_p2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    out_V_TREADY_int_regslice : in STD_LOGIC;
    \ap_CS_iter1_fsm_reg[1]_1\ : in STD_LOGIC;
    weights_V_TVALID_int_regslice : in STD_LOGIC;
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    B_V_data_1_sel_rd_reg : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    \add_ln840_2_reg_1773_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_6_reg_1783_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_10_reg_1793_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_14_reg_1803_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_18_reg_1813_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_22_reg_1823_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_26_reg_1833_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_30_reg_1843_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_34_reg_1853_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \add_ln840_38_reg_1863_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch is
  signal \B_V_data_1_state[1]_i_2__0_n_3\ : STD_LOGIC;
  signal add_i_i_i2_1_376_fu_140 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_i_i_i2_1_376_fu_1400 : STD_LOGIC;
  signal \add_i_i_i2_1_376_fu_140[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_1_376_fu_140[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_1_376_fu_140[7]_i_2_n_3\ : STD_LOGIC;
  signal add_i_i_i2_2_378_fu_144 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_i_i_i2_2_378_fu_144[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_2_378_fu_144[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_2_378_fu_144[7]_i_2_n_3\ : STD_LOGIC;
  signal add_i_i_i2_33974_fu_136 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_i_i_i2_33974_fu_136[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_33974_fu_136[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_33974_fu_136[7]_i_3_n_3\ : STD_LOGIC;
  signal add_i_i_i2_3_380_fu_148 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_i_i_i2_3_380_fu_148[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_3_380_fu_148[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_3_380_fu_148[7]_i_2_n_3\ : STD_LOGIC;
  signal add_i_i_i2_4_382_fu_152 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_i_i_i2_4_382_fu_152[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_4_382_fu_152[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_4_382_fu_152[7]_i_2_n_3\ : STD_LOGIC;
  signal add_i_i_i2_5_384_fu_156 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_i_i_i2_5_384_fu_156[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_5_384_fu_156[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_5_384_fu_156[7]_i_2_n_3\ : STD_LOGIC;
  signal add_i_i_i2_6_386_fu_160 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_i_i_i2_6_386_fu_160[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_6_386_fu_160[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_6_386_fu_160[7]_i_2_n_3\ : STD_LOGIC;
  signal add_i_i_i2_7_388_fu_164 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_i_i_i2_7_388_fu_164[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_7_388_fu_164[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_7_388_fu_164[7]_i_2_n_3\ : STD_LOGIC;
  signal add_i_i_i2_8_390_fu_168 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_i_i_i2_8_390_fu_168[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_8_390_fu_168[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_8_390_fu_168[7]_i_2_n_3\ : STD_LOGIC;
  signal add_i_i_i2_9_392_fu_172 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \add_i_i_i2_9_392_fu_172[3]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_9_392_fu_172[5]_i_2_n_3\ : STD_LOGIC;
  signal \add_i_i_i2_9_392_fu_172[7]_i_2_n_3\ : STD_LOGIC;
  signal \^add_i_i_i2_9_392_fu_172_reg[5]_0\ : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal add_ln840_10_reg_1793 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_14_reg_1803 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_18_reg_1813 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_22_reg_1823 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_26_reg_1833 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_2_reg_1773 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_30_reg_1843 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_34_reg_1853 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_38_reg_1863 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_6_reg_1783 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_sf_load : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal \^i_fu_132\ : STD_LOGIC;
  signal \i_fu_132_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_132_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_132_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_132_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_132_reg_n_3_[4]\ : STD_LOGIC;
  signal icmp_ln249_reg_1750 : STD_LOGIC;
  signal \icmp_ln272_reg_1754_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln290_fu_1299_p2 : STD_LOGIC;
  signal icmp_ln290_reg_1868 : STD_LOGIC;
  signal \icmp_ln290_reg_1868[0]_i_4_n_3\ : STD_LOGIC;
  signal sf_1_fu_1293_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sf_1_fu_1293_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__0_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__0_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__0_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__1_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__1_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__1_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__2_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__2_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__2_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__3_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__3_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__3_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__4_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__4_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__4_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__5_n_4\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__5_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__5_n_6\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__6_n_5\ : STD_LOGIC;
  signal \sf_1_fu_1293_p2_carry__6_n_6\ : STD_LOGIC;
  signal sf_1_fu_1293_p2_carry_n_3 : STD_LOGIC;
  signal sf_1_fu_1293_p2_carry_n_4 : STD_LOGIC;
  signal sf_1_fu_1293_p2_carry_n_5 : STD_LOGIC;
  signal sf_1_fu_1293_p2_carry_n_6 : STD_LOGIC;
  signal sf_fu_128 : STD_LOGIC;
  signal \sf_fu_128[31]_i_10_n_3\ : STD_LOGIC;
  signal \sf_fu_128[31]_i_3_n_3\ : STD_LOGIC;
  signal \sf_fu_128[31]_i_4_n_3\ : STD_LOGIC;
  signal \sf_fu_128[31]_i_5_n_3\ : STD_LOGIC;
  signal \sf_fu_128[31]_i_7_n_3\ : STD_LOGIC;
  signal \sf_fu_128[31]_i_8_n_3\ : STD_LOGIC;
  signal \sf_fu_128[31]_i_9_n_3\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[0]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[10]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[11]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[12]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[13]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[14]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[15]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[16]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[17]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[18]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[19]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[1]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[20]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[21]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[22]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[23]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[24]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[25]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[26]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[27]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[28]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[29]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[2]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[30]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[31]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[3]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[4]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[5]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[6]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[7]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[8]\ : STD_LOGIC;
  signal \sf_fu_128_reg_n_3_[9]\ : STD_LOGIC;
  signal xor_ln1019_11_reg_1778 : STD_LOGIC;
  signal xor_ln1019_19_reg_1788 : STD_LOGIC;
  signal xor_ln1019_27_reg_1798 : STD_LOGIC;
  signal xor_ln1019_35_reg_1808 : STD_LOGIC;
  signal xor_ln1019_3_reg_1768 : STD_LOGIC;
  signal xor_ln1019_43_reg_1818 : STD_LOGIC;
  signal xor_ln1019_51_reg_1828 : STD_LOGIC;
  signal xor_ln1019_59_reg_1838 : STD_LOGIC;
  signal xor_ln1019_67_reg_1848 : STD_LOGIC;
  signal xor_ln1019_75_reg_1858 : STD_LOGIC;
  signal \NLW_sf_1_fu_1293_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sf_1_fu_1293_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \add_i_i_i2_1_376_fu_140[0]_i_1\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \add_i_i_i2_1_376_fu_140[3]_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \add_i_i_i2_2_378_fu_144[0]_i_1\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \add_i_i_i2_2_378_fu_144[3]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \add_i_i_i2_33974_fu_136[0]_i_1\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \add_i_i_i2_33974_fu_136[3]_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \add_i_i_i2_3_380_fu_148[0]_i_1\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \add_i_i_i2_3_380_fu_148[3]_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \add_i_i_i2_4_382_fu_152[0]_i_1\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \add_i_i_i2_4_382_fu_152[3]_i_2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \add_i_i_i2_5_384_fu_156[0]_i_1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \add_i_i_i2_5_384_fu_156[3]_i_2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \add_i_i_i2_6_386_fu_160[0]_i_1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \add_i_i_i2_6_386_fu_160[3]_i_2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \add_i_i_i2_7_388_fu_164[0]_i_1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \add_i_i_i2_7_388_fu_164[3]_i_2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \add_i_i_i2_8_390_fu_168[0]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \add_i_i_i2_8_390_fu_168[3]_i_2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \add_i_i_i2_9_392_fu_172[0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \add_i_i_i2_9_392_fu_172[3]_i_2\ : label is "soft_lutpair413";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute SOFT_HLUTNM of \icmp_ln290_reg_1868[0]_i_4\ : label is "soft_lutpair403";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of sf_1_fu_1293_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sf_1_fu_1293_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_1_fu_1293_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_1_fu_1293_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_1_fu_1293_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_1_fu_1293_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_1_fu_1293_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sf_1_fu_1293_p2_carry__6\ : label is 35;
begin
  \add_i_i_i2_9_392_fu_172_reg[5]_0\(79 downto 0) <= \^add_i_i_i2_9_392_fu_172_reg[5]_0\(79 downto 0);
  i_fu_132 <= \^i_fu_132\;
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFF00800000"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(2),
      I3 => icmp_ln249_reg_1750,
      I4 => icmp_ln290_reg_1868,
      I5 => B_V_data_1_sel_wr,
      O => \ap_CS_iter1_fsm_reg[1]_0\
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => icmp_ln290_reg_1868,
      I1 => icmp_ln249_reg_1750,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => ap_CS_iter1_fsm_state2,
      O => B_V_data_1_sel_wr01_out
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFBFBBBFB"
    )
        port map (
      I0 => out_V_TREADY,
      I1 => \B_V_data_1_state_reg[1]\,
      I2 => out_V_TREADY_int_regslice,
      I3 => icmp_ln290_reg_1868,
      I4 => icmp_ln249_reg_1750,
      I5 => \B_V_data_1_state[1]_i_2__0_n_3\,
      O => B_V_data_1_state(0)
    );
\B_V_data_1_state[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"557F5555"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(2),
      I3 => icmp_ln249_reg_1750,
      I4 => icmp_ln290_reg_1868,
      O => \B_V_data_1_state[1]_i_2__0_n_3\
    );
\add_i_i_i2_1_376_fu_140[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => xor_ln1019_11_reg_1778,
      I1 => add_ln840_6_reg_1783(0),
      I2 => add_i_i_i2_1_376_fu_140(0),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(8)
    );
\add_i_i_i2_1_376_fu_140[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA05FA0E81717E8"
    )
        port map (
      I0 => xor_ln1019_11_reg_1778,
      I1 => add_i_i_i2_1_376_fu_140(0),
      I2 => add_ln840_6_reg_1783(0),
      I3 => add_ln840_6_reg_1783(1),
      I4 => add_i_i_i2_1_376_fu_140(1),
      I5 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(9)
    );
\add_i_i_i2_1_376_fu_140[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A017A0E8"
    )
        port map (
      I0 => \add_i_i_i2_1_376_fu_140[3]_i_2_n_3\,
      I1 => add_i_i_i2_1_376_fu_140(1),
      I2 => add_ln840_6_reg_1783(1),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_1_376_fu_140(2),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(10)
    );
\add_i_i_i2_1_376_fu_140[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_6_reg_1783(1),
      I1 => add_i_i_i2_1_376_fu_140(1),
      I2 => \add_i_i_i2_1_376_fu_140[3]_i_2_n_3\,
      I3 => add_i_i_i2_1_376_fu_140(2),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_1_376_fu_140(3),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(11)
    );
\add_i_i_i2_1_376_fu_140[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => add_ln840_6_reg_1783(0),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_1_376_fu_140(0),
      I3 => xor_ln1019_11_reg_1778,
      O => \add_i_i_i2_1_376_fu_140[3]_i_2_n_3\
    );
\add_i_i_i2_1_376_fu_140[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_1_376_fu_140(2),
      I1 => \add_i_i_i2_1_376_fu_140[5]_i_2_n_3\,
      I2 => add_i_i_i2_1_376_fu_140(3),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_1_376_fu_140(4),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(12)
    );
\add_i_i_i2_1_376_fu_140[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_1_376_fu_140(3),
      I1 => \add_i_i_i2_1_376_fu_140[5]_i_2_n_3\,
      I2 => add_i_i_i2_1_376_fu_140(2),
      I3 => add_i_i_i2_1_376_fu_140(4),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_1_376_fu_140(5),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(13)
    );
\add_i_i_i2_1_376_fu_140[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA32BA2032202020"
    )
        port map (
      I0 => add_ln840_6_reg_1783(1),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_1_376_fu_140(1),
      I3 => xor_ln1019_11_reg_1778,
      I4 => add_i_i_i2_1_376_fu_140(0),
      I5 => add_ln840_6_reg_1783(0),
      O => \add_i_i_i2_1_376_fu_140[5]_i_2_n_3\
    );
\add_i_i_i2_1_376_fu_140[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_1_376_fu_140(4),
      I1 => \add_i_i_i2_1_376_fu_140[7]_i_2_n_3\,
      I2 => add_i_i_i2_1_376_fu_140(5),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_1_376_fu_140(6),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(14)
    );
\add_i_i_i2_1_376_fu_140[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_1_376_fu_140(5),
      I1 => \add_i_i_i2_1_376_fu_140[7]_i_2_n_3\,
      I2 => add_i_i_i2_1_376_fu_140(4),
      I3 => add_i_i_i2_1_376_fu_140(6),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_1_376_fu_140(7),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(15)
    );
\add_i_i_i2_1_376_fu_140[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_i_i_i2_1_376_fu_140(3),
      I1 => add_ln840_6_reg_1783(1),
      I2 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I3 => add_i_i_i2_1_376_fu_140(1),
      I4 => \add_i_i_i2_1_376_fu_140[3]_i_2_n_3\,
      I5 => add_i_i_i2_1_376_fu_140(2),
      O => \add_i_i_i2_1_376_fu_140[7]_i_2_n_3\
    );
\add_i_i_i2_1_376_fu_140_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(8),
      Q => add_i_i_i2_1_376_fu_140(0),
      R => '0'
    );
\add_i_i_i2_1_376_fu_140_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(9),
      Q => add_i_i_i2_1_376_fu_140(1),
      R => '0'
    );
\add_i_i_i2_1_376_fu_140_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(10),
      Q => add_i_i_i2_1_376_fu_140(2),
      R => '0'
    );
\add_i_i_i2_1_376_fu_140_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(11),
      Q => add_i_i_i2_1_376_fu_140(3),
      R => '0'
    );
\add_i_i_i2_1_376_fu_140_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(12),
      Q => add_i_i_i2_1_376_fu_140(4),
      R => '0'
    );
\add_i_i_i2_1_376_fu_140_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(13),
      Q => add_i_i_i2_1_376_fu_140(5),
      R => '0'
    );
\add_i_i_i2_1_376_fu_140_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(14),
      Q => add_i_i_i2_1_376_fu_140(6),
      R => '0'
    );
\add_i_i_i2_1_376_fu_140_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(15),
      Q => add_i_i_i2_1_376_fu_140(7),
      R => '0'
    );
\add_i_i_i2_2_378_fu_144[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => xor_ln1019_19_reg_1788,
      I1 => add_ln840_10_reg_1793(0),
      I2 => add_i_i_i2_2_378_fu_144(0),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(16)
    );
\add_i_i_i2_2_378_fu_144[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA05FA0E81717E8"
    )
        port map (
      I0 => xor_ln1019_19_reg_1788,
      I1 => add_i_i_i2_2_378_fu_144(0),
      I2 => add_ln840_10_reg_1793(0),
      I3 => add_ln840_10_reg_1793(1),
      I4 => add_i_i_i2_2_378_fu_144(1),
      I5 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(17)
    );
\add_i_i_i2_2_378_fu_144[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A017A0E8"
    )
        port map (
      I0 => \add_i_i_i2_2_378_fu_144[3]_i_2_n_3\,
      I1 => add_i_i_i2_2_378_fu_144(1),
      I2 => add_ln840_10_reg_1793(1),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_2_378_fu_144(2),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(18)
    );
\add_i_i_i2_2_378_fu_144[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_10_reg_1793(1),
      I1 => add_i_i_i2_2_378_fu_144(1),
      I2 => \add_i_i_i2_2_378_fu_144[3]_i_2_n_3\,
      I3 => add_i_i_i2_2_378_fu_144(2),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_2_378_fu_144(3),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(19)
    );
\add_i_i_i2_2_378_fu_144[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => add_ln840_10_reg_1793(0),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_2_378_fu_144(0),
      I3 => xor_ln1019_19_reg_1788,
      O => \add_i_i_i2_2_378_fu_144[3]_i_2_n_3\
    );
\add_i_i_i2_2_378_fu_144[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_2_378_fu_144(2),
      I1 => \add_i_i_i2_2_378_fu_144[5]_i_2_n_3\,
      I2 => add_i_i_i2_2_378_fu_144(3),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_2_378_fu_144(4),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(20)
    );
\add_i_i_i2_2_378_fu_144[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_2_378_fu_144(3),
      I1 => \add_i_i_i2_2_378_fu_144[5]_i_2_n_3\,
      I2 => add_i_i_i2_2_378_fu_144(2),
      I3 => add_i_i_i2_2_378_fu_144(4),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_2_378_fu_144(5),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(21)
    );
\add_i_i_i2_2_378_fu_144[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA32BA2032202020"
    )
        port map (
      I0 => add_ln840_10_reg_1793(1),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_2_378_fu_144(1),
      I3 => xor_ln1019_19_reg_1788,
      I4 => add_i_i_i2_2_378_fu_144(0),
      I5 => add_ln840_10_reg_1793(0),
      O => \add_i_i_i2_2_378_fu_144[5]_i_2_n_3\
    );
\add_i_i_i2_2_378_fu_144[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_2_378_fu_144(4),
      I1 => \add_i_i_i2_2_378_fu_144[7]_i_2_n_3\,
      I2 => add_i_i_i2_2_378_fu_144(5),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_2_378_fu_144(6),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(22)
    );
\add_i_i_i2_2_378_fu_144[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_2_378_fu_144(5),
      I1 => \add_i_i_i2_2_378_fu_144[7]_i_2_n_3\,
      I2 => add_i_i_i2_2_378_fu_144(4),
      I3 => add_i_i_i2_2_378_fu_144(6),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_2_378_fu_144(7),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(23)
    );
\add_i_i_i2_2_378_fu_144[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_i_i_i2_2_378_fu_144(3),
      I1 => add_ln840_10_reg_1793(1),
      I2 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I3 => add_i_i_i2_2_378_fu_144(1),
      I4 => \add_i_i_i2_2_378_fu_144[3]_i_2_n_3\,
      I5 => add_i_i_i2_2_378_fu_144(2),
      O => \add_i_i_i2_2_378_fu_144[7]_i_2_n_3\
    );
\add_i_i_i2_2_378_fu_144_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(16),
      Q => add_i_i_i2_2_378_fu_144(0),
      R => '0'
    );
\add_i_i_i2_2_378_fu_144_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(17),
      Q => add_i_i_i2_2_378_fu_144(1),
      R => '0'
    );
\add_i_i_i2_2_378_fu_144_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(18),
      Q => add_i_i_i2_2_378_fu_144(2),
      R => '0'
    );
\add_i_i_i2_2_378_fu_144_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(19),
      Q => add_i_i_i2_2_378_fu_144(3),
      R => '0'
    );
\add_i_i_i2_2_378_fu_144_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(20),
      Q => add_i_i_i2_2_378_fu_144(4),
      R => '0'
    );
\add_i_i_i2_2_378_fu_144_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(21),
      Q => add_i_i_i2_2_378_fu_144(5),
      R => '0'
    );
\add_i_i_i2_2_378_fu_144_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(22),
      Q => add_i_i_i2_2_378_fu_144(6),
      R => '0'
    );
\add_i_i_i2_2_378_fu_144_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(23),
      Q => add_i_i_i2_2_378_fu_144(7),
      R => '0'
    );
\add_i_i_i2_33974_fu_136[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => xor_ln1019_3_reg_1768,
      I1 => add_ln840_2_reg_1773(0),
      I2 => add_i_i_i2_33974_fu_136(0),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(0)
    );
\add_i_i_i2_33974_fu_136[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA05FA0E81717E8"
    )
        port map (
      I0 => xor_ln1019_3_reg_1768,
      I1 => add_i_i_i2_33974_fu_136(0),
      I2 => add_ln840_2_reg_1773(0),
      I3 => add_ln840_2_reg_1773(1),
      I4 => add_i_i_i2_33974_fu_136(1),
      I5 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(1)
    );
\add_i_i_i2_33974_fu_136[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A017A0E8"
    )
        port map (
      I0 => \add_i_i_i2_33974_fu_136[3]_i_2_n_3\,
      I1 => add_i_i_i2_33974_fu_136(1),
      I2 => add_ln840_2_reg_1773(1),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_33974_fu_136(2),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(2)
    );
\add_i_i_i2_33974_fu_136[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_2_reg_1773(1),
      I1 => add_i_i_i2_33974_fu_136(1),
      I2 => \add_i_i_i2_33974_fu_136[3]_i_2_n_3\,
      I3 => add_i_i_i2_33974_fu_136(2),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_33974_fu_136(3),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(3)
    );
\add_i_i_i2_33974_fu_136[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => add_ln840_2_reg_1773(0),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_33974_fu_136(0),
      I3 => xor_ln1019_3_reg_1768,
      O => \add_i_i_i2_33974_fu_136[3]_i_2_n_3\
    );
\add_i_i_i2_33974_fu_136[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_33974_fu_136(2),
      I1 => \add_i_i_i2_33974_fu_136[5]_i_2_n_3\,
      I2 => add_i_i_i2_33974_fu_136(3),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_33974_fu_136(4),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(4)
    );
\add_i_i_i2_33974_fu_136[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_33974_fu_136(3),
      I1 => \add_i_i_i2_33974_fu_136[5]_i_2_n_3\,
      I2 => add_i_i_i2_33974_fu_136(2),
      I3 => add_i_i_i2_33974_fu_136(4),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_33974_fu_136(5),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(5)
    );
\add_i_i_i2_33974_fu_136[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA32BA2032202020"
    )
        port map (
      I0 => add_ln840_2_reg_1773(1),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_33974_fu_136(1),
      I3 => xor_ln1019_3_reg_1768,
      I4 => add_i_i_i2_33974_fu_136(0),
      I5 => add_ln840_2_reg_1773(0),
      O => \add_i_i_i2_33974_fu_136[5]_i_2_n_3\
    );
\add_i_i_i2_33974_fu_136[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_33974_fu_136(4),
      I1 => \add_i_i_i2_33974_fu_136[7]_i_3_n_3\,
      I2 => add_i_i_i2_33974_fu_136(5),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_33974_fu_136(6),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(6)
    );
\add_i_i_i2_33974_fu_136[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31110000"
    )
        port map (
      I0 => icmp_ln290_reg_1868,
      I1 => icmp_ln249_reg_1750,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => ap_CS_iter1_fsm_state2,
      O => add_i_i_i2_1_376_fu_1400
    );
\add_i_i_i2_33974_fu_136[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_33974_fu_136(5),
      I1 => \add_i_i_i2_33974_fu_136[7]_i_3_n_3\,
      I2 => add_i_i_i2_33974_fu_136(4),
      I3 => add_i_i_i2_33974_fu_136(6),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_33974_fu_136(7),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(7)
    );
\add_i_i_i2_33974_fu_136[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_i_i_i2_33974_fu_136(3),
      I1 => add_ln840_2_reg_1773(1),
      I2 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I3 => add_i_i_i2_33974_fu_136(1),
      I4 => \add_i_i_i2_33974_fu_136[3]_i_2_n_3\,
      I5 => add_i_i_i2_33974_fu_136(2),
      O => \add_i_i_i2_33974_fu_136[7]_i_3_n_3\
    );
\add_i_i_i2_33974_fu_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(0),
      Q => add_i_i_i2_33974_fu_136(0),
      R => '0'
    );
\add_i_i_i2_33974_fu_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(1),
      Q => add_i_i_i2_33974_fu_136(1),
      R => '0'
    );
\add_i_i_i2_33974_fu_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(2),
      Q => add_i_i_i2_33974_fu_136(2),
      R => '0'
    );
\add_i_i_i2_33974_fu_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(3),
      Q => add_i_i_i2_33974_fu_136(3),
      R => '0'
    );
\add_i_i_i2_33974_fu_136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(4),
      Q => add_i_i_i2_33974_fu_136(4),
      R => '0'
    );
\add_i_i_i2_33974_fu_136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(5),
      Q => add_i_i_i2_33974_fu_136(5),
      R => '0'
    );
\add_i_i_i2_33974_fu_136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(6),
      Q => add_i_i_i2_33974_fu_136(6),
      R => '0'
    );
\add_i_i_i2_33974_fu_136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(7),
      Q => add_i_i_i2_33974_fu_136(7),
      R => '0'
    );
\add_i_i_i2_3_380_fu_148[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => xor_ln1019_27_reg_1798,
      I1 => add_ln840_14_reg_1803(0),
      I2 => add_i_i_i2_3_380_fu_148(0),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(24)
    );
\add_i_i_i2_3_380_fu_148[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA05FA0E81717E8"
    )
        port map (
      I0 => xor_ln1019_27_reg_1798,
      I1 => add_i_i_i2_3_380_fu_148(0),
      I2 => add_ln840_14_reg_1803(0),
      I3 => add_ln840_14_reg_1803(1),
      I4 => add_i_i_i2_3_380_fu_148(1),
      I5 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(25)
    );
\add_i_i_i2_3_380_fu_148[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A017A0E8"
    )
        port map (
      I0 => \add_i_i_i2_3_380_fu_148[3]_i_2_n_3\,
      I1 => add_i_i_i2_3_380_fu_148(1),
      I2 => add_ln840_14_reg_1803(1),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_3_380_fu_148(2),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(26)
    );
\add_i_i_i2_3_380_fu_148[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_14_reg_1803(1),
      I1 => add_i_i_i2_3_380_fu_148(1),
      I2 => \add_i_i_i2_3_380_fu_148[3]_i_2_n_3\,
      I3 => add_i_i_i2_3_380_fu_148(2),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_3_380_fu_148(3),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(27)
    );
\add_i_i_i2_3_380_fu_148[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => add_ln840_14_reg_1803(0),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_3_380_fu_148(0),
      I3 => xor_ln1019_27_reg_1798,
      O => \add_i_i_i2_3_380_fu_148[3]_i_2_n_3\
    );
\add_i_i_i2_3_380_fu_148[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_3_380_fu_148(2),
      I1 => \add_i_i_i2_3_380_fu_148[5]_i_2_n_3\,
      I2 => add_i_i_i2_3_380_fu_148(3),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_3_380_fu_148(4),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(28)
    );
\add_i_i_i2_3_380_fu_148[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_3_380_fu_148(3),
      I1 => \add_i_i_i2_3_380_fu_148[5]_i_2_n_3\,
      I2 => add_i_i_i2_3_380_fu_148(2),
      I3 => add_i_i_i2_3_380_fu_148(4),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_3_380_fu_148(5),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(29)
    );
\add_i_i_i2_3_380_fu_148[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA32BA2032202020"
    )
        port map (
      I0 => add_ln840_14_reg_1803(1),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_3_380_fu_148(1),
      I3 => xor_ln1019_27_reg_1798,
      I4 => add_i_i_i2_3_380_fu_148(0),
      I5 => add_ln840_14_reg_1803(0),
      O => \add_i_i_i2_3_380_fu_148[5]_i_2_n_3\
    );
\add_i_i_i2_3_380_fu_148[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_3_380_fu_148(4),
      I1 => \add_i_i_i2_3_380_fu_148[7]_i_2_n_3\,
      I2 => add_i_i_i2_3_380_fu_148(5),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_3_380_fu_148(6),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(30)
    );
\add_i_i_i2_3_380_fu_148[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_3_380_fu_148(5),
      I1 => \add_i_i_i2_3_380_fu_148[7]_i_2_n_3\,
      I2 => add_i_i_i2_3_380_fu_148(4),
      I3 => add_i_i_i2_3_380_fu_148(6),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_3_380_fu_148(7),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(31)
    );
\add_i_i_i2_3_380_fu_148[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_i_i_i2_3_380_fu_148(3),
      I1 => add_ln840_14_reg_1803(1),
      I2 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I3 => add_i_i_i2_3_380_fu_148(1),
      I4 => \add_i_i_i2_3_380_fu_148[3]_i_2_n_3\,
      I5 => add_i_i_i2_3_380_fu_148(2),
      O => \add_i_i_i2_3_380_fu_148[7]_i_2_n_3\
    );
\add_i_i_i2_3_380_fu_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(24),
      Q => add_i_i_i2_3_380_fu_148(0),
      R => '0'
    );
\add_i_i_i2_3_380_fu_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(25),
      Q => add_i_i_i2_3_380_fu_148(1),
      R => '0'
    );
\add_i_i_i2_3_380_fu_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(26),
      Q => add_i_i_i2_3_380_fu_148(2),
      R => '0'
    );
\add_i_i_i2_3_380_fu_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(27),
      Q => add_i_i_i2_3_380_fu_148(3),
      R => '0'
    );
\add_i_i_i2_3_380_fu_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(28),
      Q => add_i_i_i2_3_380_fu_148(4),
      R => '0'
    );
\add_i_i_i2_3_380_fu_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(29),
      Q => add_i_i_i2_3_380_fu_148(5),
      R => '0'
    );
\add_i_i_i2_3_380_fu_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(30),
      Q => add_i_i_i2_3_380_fu_148(6),
      R => '0'
    );
\add_i_i_i2_3_380_fu_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(31),
      Q => add_i_i_i2_3_380_fu_148(7),
      R => '0'
    );
\add_i_i_i2_4_382_fu_152[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => xor_ln1019_35_reg_1808,
      I1 => add_ln840_18_reg_1813(0),
      I2 => add_i_i_i2_4_382_fu_152(0),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(32)
    );
\add_i_i_i2_4_382_fu_152[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA05FA0E81717E8"
    )
        port map (
      I0 => xor_ln1019_35_reg_1808,
      I1 => add_i_i_i2_4_382_fu_152(0),
      I2 => add_ln840_18_reg_1813(0),
      I3 => add_ln840_18_reg_1813(1),
      I4 => add_i_i_i2_4_382_fu_152(1),
      I5 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(33)
    );
\add_i_i_i2_4_382_fu_152[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A017A0E8"
    )
        port map (
      I0 => \add_i_i_i2_4_382_fu_152[3]_i_2_n_3\,
      I1 => add_i_i_i2_4_382_fu_152(1),
      I2 => add_ln840_18_reg_1813(1),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_4_382_fu_152(2),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(34)
    );
\add_i_i_i2_4_382_fu_152[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_18_reg_1813(1),
      I1 => add_i_i_i2_4_382_fu_152(1),
      I2 => \add_i_i_i2_4_382_fu_152[3]_i_2_n_3\,
      I3 => add_i_i_i2_4_382_fu_152(2),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_4_382_fu_152(3),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(35)
    );
\add_i_i_i2_4_382_fu_152[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => add_ln840_18_reg_1813(0),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_4_382_fu_152(0),
      I3 => xor_ln1019_35_reg_1808,
      O => \add_i_i_i2_4_382_fu_152[3]_i_2_n_3\
    );
\add_i_i_i2_4_382_fu_152[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_4_382_fu_152(2),
      I1 => \add_i_i_i2_4_382_fu_152[5]_i_2_n_3\,
      I2 => add_i_i_i2_4_382_fu_152(3),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_4_382_fu_152(4),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(36)
    );
\add_i_i_i2_4_382_fu_152[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_4_382_fu_152(3),
      I1 => \add_i_i_i2_4_382_fu_152[5]_i_2_n_3\,
      I2 => add_i_i_i2_4_382_fu_152(2),
      I3 => add_i_i_i2_4_382_fu_152(4),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_4_382_fu_152(5),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(37)
    );
\add_i_i_i2_4_382_fu_152[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA32BA2032202020"
    )
        port map (
      I0 => add_ln840_18_reg_1813(1),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_4_382_fu_152(1),
      I3 => xor_ln1019_35_reg_1808,
      I4 => add_i_i_i2_4_382_fu_152(0),
      I5 => add_ln840_18_reg_1813(0),
      O => \add_i_i_i2_4_382_fu_152[5]_i_2_n_3\
    );
\add_i_i_i2_4_382_fu_152[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_4_382_fu_152(4),
      I1 => \add_i_i_i2_4_382_fu_152[7]_i_2_n_3\,
      I2 => add_i_i_i2_4_382_fu_152(5),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_4_382_fu_152(6),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(38)
    );
\add_i_i_i2_4_382_fu_152[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_4_382_fu_152(5),
      I1 => \add_i_i_i2_4_382_fu_152[7]_i_2_n_3\,
      I2 => add_i_i_i2_4_382_fu_152(4),
      I3 => add_i_i_i2_4_382_fu_152(6),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_4_382_fu_152(7),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(39)
    );
\add_i_i_i2_4_382_fu_152[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_i_i_i2_4_382_fu_152(3),
      I1 => add_ln840_18_reg_1813(1),
      I2 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I3 => add_i_i_i2_4_382_fu_152(1),
      I4 => \add_i_i_i2_4_382_fu_152[3]_i_2_n_3\,
      I5 => add_i_i_i2_4_382_fu_152(2),
      O => \add_i_i_i2_4_382_fu_152[7]_i_2_n_3\
    );
\add_i_i_i2_4_382_fu_152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(32),
      Q => add_i_i_i2_4_382_fu_152(0),
      R => '0'
    );
\add_i_i_i2_4_382_fu_152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(33),
      Q => add_i_i_i2_4_382_fu_152(1),
      R => '0'
    );
\add_i_i_i2_4_382_fu_152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(34),
      Q => add_i_i_i2_4_382_fu_152(2),
      R => '0'
    );
\add_i_i_i2_4_382_fu_152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(35),
      Q => add_i_i_i2_4_382_fu_152(3),
      R => '0'
    );
\add_i_i_i2_4_382_fu_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(36),
      Q => add_i_i_i2_4_382_fu_152(4),
      R => '0'
    );
\add_i_i_i2_4_382_fu_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(37),
      Q => add_i_i_i2_4_382_fu_152(5),
      R => '0'
    );
\add_i_i_i2_4_382_fu_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(38),
      Q => add_i_i_i2_4_382_fu_152(6),
      R => '0'
    );
\add_i_i_i2_4_382_fu_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(39),
      Q => add_i_i_i2_4_382_fu_152(7),
      R => '0'
    );
\add_i_i_i2_5_384_fu_156[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => xor_ln1019_43_reg_1818,
      I1 => add_ln840_22_reg_1823(0),
      I2 => add_i_i_i2_5_384_fu_156(0),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(40)
    );
\add_i_i_i2_5_384_fu_156[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA05FA0E81717E8"
    )
        port map (
      I0 => xor_ln1019_43_reg_1818,
      I1 => add_i_i_i2_5_384_fu_156(0),
      I2 => add_ln840_22_reg_1823(0),
      I3 => add_ln840_22_reg_1823(1),
      I4 => add_i_i_i2_5_384_fu_156(1),
      I5 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(41)
    );
\add_i_i_i2_5_384_fu_156[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A017A0E8"
    )
        port map (
      I0 => \add_i_i_i2_5_384_fu_156[3]_i_2_n_3\,
      I1 => add_i_i_i2_5_384_fu_156(1),
      I2 => add_ln840_22_reg_1823(1),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_5_384_fu_156(2),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(42)
    );
\add_i_i_i2_5_384_fu_156[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_22_reg_1823(1),
      I1 => add_i_i_i2_5_384_fu_156(1),
      I2 => \add_i_i_i2_5_384_fu_156[3]_i_2_n_3\,
      I3 => add_i_i_i2_5_384_fu_156(2),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_5_384_fu_156(3),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(43)
    );
\add_i_i_i2_5_384_fu_156[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => add_ln840_22_reg_1823(0),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_5_384_fu_156(0),
      I3 => xor_ln1019_43_reg_1818,
      O => \add_i_i_i2_5_384_fu_156[3]_i_2_n_3\
    );
\add_i_i_i2_5_384_fu_156[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_5_384_fu_156(2),
      I1 => \add_i_i_i2_5_384_fu_156[5]_i_2_n_3\,
      I2 => add_i_i_i2_5_384_fu_156(3),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_5_384_fu_156(4),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(44)
    );
\add_i_i_i2_5_384_fu_156[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_5_384_fu_156(3),
      I1 => \add_i_i_i2_5_384_fu_156[5]_i_2_n_3\,
      I2 => add_i_i_i2_5_384_fu_156(2),
      I3 => add_i_i_i2_5_384_fu_156(4),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_5_384_fu_156(5),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(45)
    );
\add_i_i_i2_5_384_fu_156[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA32BA2032202020"
    )
        port map (
      I0 => add_ln840_22_reg_1823(1),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_5_384_fu_156(1),
      I3 => xor_ln1019_43_reg_1818,
      I4 => add_i_i_i2_5_384_fu_156(0),
      I5 => add_ln840_22_reg_1823(0),
      O => \add_i_i_i2_5_384_fu_156[5]_i_2_n_3\
    );
\add_i_i_i2_5_384_fu_156[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_5_384_fu_156(4),
      I1 => \add_i_i_i2_5_384_fu_156[7]_i_2_n_3\,
      I2 => add_i_i_i2_5_384_fu_156(5),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_5_384_fu_156(6),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(46)
    );
\add_i_i_i2_5_384_fu_156[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_5_384_fu_156(5),
      I1 => \add_i_i_i2_5_384_fu_156[7]_i_2_n_3\,
      I2 => add_i_i_i2_5_384_fu_156(4),
      I3 => add_i_i_i2_5_384_fu_156(6),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_5_384_fu_156(7),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(47)
    );
\add_i_i_i2_5_384_fu_156[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_i_i_i2_5_384_fu_156(3),
      I1 => add_ln840_22_reg_1823(1),
      I2 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I3 => add_i_i_i2_5_384_fu_156(1),
      I4 => \add_i_i_i2_5_384_fu_156[3]_i_2_n_3\,
      I5 => add_i_i_i2_5_384_fu_156(2),
      O => \add_i_i_i2_5_384_fu_156[7]_i_2_n_3\
    );
\add_i_i_i2_5_384_fu_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(40),
      Q => add_i_i_i2_5_384_fu_156(0),
      R => '0'
    );
\add_i_i_i2_5_384_fu_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(41),
      Q => add_i_i_i2_5_384_fu_156(1),
      R => '0'
    );
\add_i_i_i2_5_384_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(42),
      Q => add_i_i_i2_5_384_fu_156(2),
      R => '0'
    );
\add_i_i_i2_5_384_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(43),
      Q => add_i_i_i2_5_384_fu_156(3),
      R => '0'
    );
\add_i_i_i2_5_384_fu_156_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(44),
      Q => add_i_i_i2_5_384_fu_156(4),
      R => '0'
    );
\add_i_i_i2_5_384_fu_156_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(45),
      Q => add_i_i_i2_5_384_fu_156(5),
      R => '0'
    );
\add_i_i_i2_5_384_fu_156_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(46),
      Q => add_i_i_i2_5_384_fu_156(6),
      R => '0'
    );
\add_i_i_i2_5_384_fu_156_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(47),
      Q => add_i_i_i2_5_384_fu_156(7),
      R => '0'
    );
\add_i_i_i2_6_386_fu_160[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => xor_ln1019_51_reg_1828,
      I1 => add_ln840_26_reg_1833(0),
      I2 => add_i_i_i2_6_386_fu_160(0),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(48)
    );
\add_i_i_i2_6_386_fu_160[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA05FA0E81717E8"
    )
        port map (
      I0 => xor_ln1019_51_reg_1828,
      I1 => add_i_i_i2_6_386_fu_160(0),
      I2 => add_ln840_26_reg_1833(0),
      I3 => add_ln840_26_reg_1833(1),
      I4 => add_i_i_i2_6_386_fu_160(1),
      I5 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(49)
    );
\add_i_i_i2_6_386_fu_160[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A017A0E8"
    )
        port map (
      I0 => \add_i_i_i2_6_386_fu_160[3]_i_2_n_3\,
      I1 => add_i_i_i2_6_386_fu_160(1),
      I2 => add_ln840_26_reg_1833(1),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_6_386_fu_160(2),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(50)
    );
\add_i_i_i2_6_386_fu_160[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_26_reg_1833(1),
      I1 => add_i_i_i2_6_386_fu_160(1),
      I2 => \add_i_i_i2_6_386_fu_160[3]_i_2_n_3\,
      I3 => add_i_i_i2_6_386_fu_160(2),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_6_386_fu_160(3),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(51)
    );
\add_i_i_i2_6_386_fu_160[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => add_ln840_26_reg_1833(0),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_6_386_fu_160(0),
      I3 => xor_ln1019_51_reg_1828,
      O => \add_i_i_i2_6_386_fu_160[3]_i_2_n_3\
    );
\add_i_i_i2_6_386_fu_160[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_6_386_fu_160(2),
      I1 => \add_i_i_i2_6_386_fu_160[5]_i_2_n_3\,
      I2 => add_i_i_i2_6_386_fu_160(3),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_6_386_fu_160(4),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(52)
    );
\add_i_i_i2_6_386_fu_160[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_6_386_fu_160(3),
      I1 => \add_i_i_i2_6_386_fu_160[5]_i_2_n_3\,
      I2 => add_i_i_i2_6_386_fu_160(2),
      I3 => add_i_i_i2_6_386_fu_160(4),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_6_386_fu_160(5),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(53)
    );
\add_i_i_i2_6_386_fu_160[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA32BA2032202020"
    )
        port map (
      I0 => add_ln840_26_reg_1833(1),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_6_386_fu_160(1),
      I3 => xor_ln1019_51_reg_1828,
      I4 => add_i_i_i2_6_386_fu_160(0),
      I5 => add_ln840_26_reg_1833(0),
      O => \add_i_i_i2_6_386_fu_160[5]_i_2_n_3\
    );
\add_i_i_i2_6_386_fu_160[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_6_386_fu_160(4),
      I1 => \add_i_i_i2_6_386_fu_160[7]_i_2_n_3\,
      I2 => add_i_i_i2_6_386_fu_160(5),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_6_386_fu_160(6),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(54)
    );
\add_i_i_i2_6_386_fu_160[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_6_386_fu_160(5),
      I1 => \add_i_i_i2_6_386_fu_160[7]_i_2_n_3\,
      I2 => add_i_i_i2_6_386_fu_160(4),
      I3 => add_i_i_i2_6_386_fu_160(6),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_6_386_fu_160(7),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(55)
    );
\add_i_i_i2_6_386_fu_160[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_i_i_i2_6_386_fu_160(3),
      I1 => add_ln840_26_reg_1833(1),
      I2 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I3 => add_i_i_i2_6_386_fu_160(1),
      I4 => \add_i_i_i2_6_386_fu_160[3]_i_2_n_3\,
      I5 => add_i_i_i2_6_386_fu_160(2),
      O => \add_i_i_i2_6_386_fu_160[7]_i_2_n_3\
    );
\add_i_i_i2_6_386_fu_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(48),
      Q => add_i_i_i2_6_386_fu_160(0),
      R => '0'
    );
\add_i_i_i2_6_386_fu_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(49),
      Q => add_i_i_i2_6_386_fu_160(1),
      R => '0'
    );
\add_i_i_i2_6_386_fu_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(50),
      Q => add_i_i_i2_6_386_fu_160(2),
      R => '0'
    );
\add_i_i_i2_6_386_fu_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(51),
      Q => add_i_i_i2_6_386_fu_160(3),
      R => '0'
    );
\add_i_i_i2_6_386_fu_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(52),
      Q => add_i_i_i2_6_386_fu_160(4),
      R => '0'
    );
\add_i_i_i2_6_386_fu_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(53),
      Q => add_i_i_i2_6_386_fu_160(5),
      R => '0'
    );
\add_i_i_i2_6_386_fu_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(54),
      Q => add_i_i_i2_6_386_fu_160(6),
      R => '0'
    );
\add_i_i_i2_6_386_fu_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(55),
      Q => add_i_i_i2_6_386_fu_160(7),
      R => '0'
    );
\add_i_i_i2_7_388_fu_164[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => xor_ln1019_59_reg_1838,
      I1 => add_ln840_30_reg_1843(0),
      I2 => add_i_i_i2_7_388_fu_164(0),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(56)
    );
\add_i_i_i2_7_388_fu_164[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA05FA0E81717E8"
    )
        port map (
      I0 => xor_ln1019_59_reg_1838,
      I1 => add_i_i_i2_7_388_fu_164(0),
      I2 => add_ln840_30_reg_1843(0),
      I3 => add_ln840_30_reg_1843(1),
      I4 => add_i_i_i2_7_388_fu_164(1),
      I5 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(57)
    );
\add_i_i_i2_7_388_fu_164[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A017A0E8"
    )
        port map (
      I0 => \add_i_i_i2_7_388_fu_164[3]_i_2_n_3\,
      I1 => add_i_i_i2_7_388_fu_164(1),
      I2 => add_ln840_30_reg_1843(1),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_7_388_fu_164(2),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(58)
    );
\add_i_i_i2_7_388_fu_164[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_30_reg_1843(1),
      I1 => add_i_i_i2_7_388_fu_164(1),
      I2 => \add_i_i_i2_7_388_fu_164[3]_i_2_n_3\,
      I3 => add_i_i_i2_7_388_fu_164(2),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_7_388_fu_164(3),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(59)
    );
\add_i_i_i2_7_388_fu_164[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => add_ln840_30_reg_1843(0),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_7_388_fu_164(0),
      I3 => xor_ln1019_59_reg_1838,
      O => \add_i_i_i2_7_388_fu_164[3]_i_2_n_3\
    );
\add_i_i_i2_7_388_fu_164[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_7_388_fu_164(2),
      I1 => \add_i_i_i2_7_388_fu_164[5]_i_2_n_3\,
      I2 => add_i_i_i2_7_388_fu_164(3),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_7_388_fu_164(4),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(60)
    );
\add_i_i_i2_7_388_fu_164[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_7_388_fu_164(3),
      I1 => \add_i_i_i2_7_388_fu_164[5]_i_2_n_3\,
      I2 => add_i_i_i2_7_388_fu_164(2),
      I3 => add_i_i_i2_7_388_fu_164(4),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_7_388_fu_164(5),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(61)
    );
\add_i_i_i2_7_388_fu_164[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA32BA2032202020"
    )
        port map (
      I0 => add_ln840_30_reg_1843(1),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_7_388_fu_164(1),
      I3 => xor_ln1019_59_reg_1838,
      I4 => add_i_i_i2_7_388_fu_164(0),
      I5 => add_ln840_30_reg_1843(0),
      O => \add_i_i_i2_7_388_fu_164[5]_i_2_n_3\
    );
\add_i_i_i2_7_388_fu_164[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_7_388_fu_164(4),
      I1 => \add_i_i_i2_7_388_fu_164[7]_i_2_n_3\,
      I2 => add_i_i_i2_7_388_fu_164(5),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_7_388_fu_164(6),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(62)
    );
\add_i_i_i2_7_388_fu_164[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_7_388_fu_164(5),
      I1 => \add_i_i_i2_7_388_fu_164[7]_i_2_n_3\,
      I2 => add_i_i_i2_7_388_fu_164(4),
      I3 => add_i_i_i2_7_388_fu_164(6),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_7_388_fu_164(7),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(63)
    );
\add_i_i_i2_7_388_fu_164[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_i_i_i2_7_388_fu_164(3),
      I1 => add_ln840_30_reg_1843(1),
      I2 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I3 => add_i_i_i2_7_388_fu_164(1),
      I4 => \add_i_i_i2_7_388_fu_164[3]_i_2_n_3\,
      I5 => add_i_i_i2_7_388_fu_164(2),
      O => \add_i_i_i2_7_388_fu_164[7]_i_2_n_3\
    );
\add_i_i_i2_7_388_fu_164_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(56),
      Q => add_i_i_i2_7_388_fu_164(0),
      R => '0'
    );
\add_i_i_i2_7_388_fu_164_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(57),
      Q => add_i_i_i2_7_388_fu_164(1),
      R => '0'
    );
\add_i_i_i2_7_388_fu_164_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(58),
      Q => add_i_i_i2_7_388_fu_164(2),
      R => '0'
    );
\add_i_i_i2_7_388_fu_164_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(59),
      Q => add_i_i_i2_7_388_fu_164(3),
      R => '0'
    );
\add_i_i_i2_7_388_fu_164_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(60),
      Q => add_i_i_i2_7_388_fu_164(4),
      R => '0'
    );
\add_i_i_i2_7_388_fu_164_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(61),
      Q => add_i_i_i2_7_388_fu_164(5),
      R => '0'
    );
\add_i_i_i2_7_388_fu_164_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(62),
      Q => add_i_i_i2_7_388_fu_164(6),
      R => '0'
    );
\add_i_i_i2_7_388_fu_164_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(63),
      Q => add_i_i_i2_7_388_fu_164(7),
      R => '0'
    );
\add_i_i_i2_8_390_fu_168[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => xor_ln1019_67_reg_1848,
      I1 => add_ln840_34_reg_1853(0),
      I2 => add_i_i_i2_8_390_fu_168(0),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(64)
    );
\add_i_i_i2_8_390_fu_168[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA05FA0E81717E8"
    )
        port map (
      I0 => xor_ln1019_67_reg_1848,
      I1 => add_i_i_i2_8_390_fu_168(0),
      I2 => add_ln840_34_reg_1853(0),
      I3 => add_ln840_34_reg_1853(1),
      I4 => add_i_i_i2_8_390_fu_168(1),
      I5 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(65)
    );
\add_i_i_i2_8_390_fu_168[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A017A0E8"
    )
        port map (
      I0 => \add_i_i_i2_8_390_fu_168[3]_i_2_n_3\,
      I1 => add_i_i_i2_8_390_fu_168(1),
      I2 => add_ln840_34_reg_1853(1),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_8_390_fu_168(2),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(66)
    );
\add_i_i_i2_8_390_fu_168[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_34_reg_1853(1),
      I1 => add_i_i_i2_8_390_fu_168(1),
      I2 => \add_i_i_i2_8_390_fu_168[3]_i_2_n_3\,
      I3 => add_i_i_i2_8_390_fu_168(2),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_8_390_fu_168(3),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(67)
    );
\add_i_i_i2_8_390_fu_168[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => add_ln840_34_reg_1853(0),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_8_390_fu_168(0),
      I3 => xor_ln1019_67_reg_1848,
      O => \add_i_i_i2_8_390_fu_168[3]_i_2_n_3\
    );
\add_i_i_i2_8_390_fu_168[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_8_390_fu_168(2),
      I1 => \add_i_i_i2_8_390_fu_168[5]_i_2_n_3\,
      I2 => add_i_i_i2_8_390_fu_168(3),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_8_390_fu_168(4),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(68)
    );
\add_i_i_i2_8_390_fu_168[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_8_390_fu_168(3),
      I1 => \add_i_i_i2_8_390_fu_168[5]_i_2_n_3\,
      I2 => add_i_i_i2_8_390_fu_168(2),
      I3 => add_i_i_i2_8_390_fu_168(4),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_8_390_fu_168(5),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(69)
    );
\add_i_i_i2_8_390_fu_168[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA32BA2032202020"
    )
        port map (
      I0 => add_ln840_34_reg_1853(1),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_8_390_fu_168(1),
      I3 => xor_ln1019_67_reg_1848,
      I4 => add_i_i_i2_8_390_fu_168(0),
      I5 => add_ln840_34_reg_1853(0),
      O => \add_i_i_i2_8_390_fu_168[5]_i_2_n_3\
    );
\add_i_i_i2_8_390_fu_168[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_8_390_fu_168(4),
      I1 => \add_i_i_i2_8_390_fu_168[7]_i_2_n_3\,
      I2 => add_i_i_i2_8_390_fu_168(5),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_8_390_fu_168(6),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(70)
    );
\add_i_i_i2_8_390_fu_168[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_8_390_fu_168(5),
      I1 => \add_i_i_i2_8_390_fu_168[7]_i_2_n_3\,
      I2 => add_i_i_i2_8_390_fu_168(4),
      I3 => add_i_i_i2_8_390_fu_168(6),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_8_390_fu_168(7),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(71)
    );
\add_i_i_i2_8_390_fu_168[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_i_i_i2_8_390_fu_168(3),
      I1 => add_ln840_34_reg_1853(1),
      I2 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I3 => add_i_i_i2_8_390_fu_168(1),
      I4 => \add_i_i_i2_8_390_fu_168[3]_i_2_n_3\,
      I5 => add_i_i_i2_8_390_fu_168(2),
      O => \add_i_i_i2_8_390_fu_168[7]_i_2_n_3\
    );
\add_i_i_i2_8_390_fu_168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(64),
      Q => add_i_i_i2_8_390_fu_168(0),
      R => '0'
    );
\add_i_i_i2_8_390_fu_168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(65),
      Q => add_i_i_i2_8_390_fu_168(1),
      R => '0'
    );
\add_i_i_i2_8_390_fu_168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(66),
      Q => add_i_i_i2_8_390_fu_168(2),
      R => '0'
    );
\add_i_i_i2_8_390_fu_168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(67),
      Q => add_i_i_i2_8_390_fu_168(3),
      R => '0'
    );
\add_i_i_i2_8_390_fu_168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(68),
      Q => add_i_i_i2_8_390_fu_168(4),
      R => '0'
    );
\add_i_i_i2_8_390_fu_168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(69),
      Q => add_i_i_i2_8_390_fu_168(5),
      R => '0'
    );
\add_i_i_i2_8_390_fu_168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(70),
      Q => add_i_i_i2_8_390_fu_168(6),
      R => '0'
    );
\add_i_i_i2_8_390_fu_168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(71),
      Q => add_i_i_i2_8_390_fu_168(7),
      R => '0'
    );
\add_i_i_i2_9_392_fu_172[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => xor_ln1019_75_reg_1858,
      I1 => add_ln840_38_reg_1863(0),
      I2 => add_i_i_i2_9_392_fu_172(0),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(72)
    );
\add_i_i_i2_9_392_fu_172[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA05FA0E81717E8"
    )
        port map (
      I0 => xor_ln1019_75_reg_1858,
      I1 => add_i_i_i2_9_392_fu_172(0),
      I2 => add_ln840_38_reg_1863(0),
      I3 => add_ln840_38_reg_1863(1),
      I4 => add_i_i_i2_9_392_fu_172(1),
      I5 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(73)
    );
\add_i_i_i2_9_392_fu_172[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A017A0E8"
    )
        port map (
      I0 => \add_i_i_i2_9_392_fu_172[3]_i_2_n_3\,
      I1 => add_i_i_i2_9_392_fu_172(1),
      I2 => add_ln840_38_reg_1863(1),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_9_392_fu_172(2),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(74)
    );
\add_i_i_i2_9_392_fu_172[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000017FF0000E800"
    )
        port map (
      I0 => add_ln840_38_reg_1863(1),
      I1 => add_i_i_i2_9_392_fu_172(1),
      I2 => \add_i_i_i2_9_392_fu_172[3]_i_2_n_3\,
      I3 => add_i_i_i2_9_392_fu_172(2),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_9_392_fu_172(3),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(75)
    );
\add_i_i_i2_9_392_fu_172[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA20"
    )
        port map (
      I0 => add_ln840_38_reg_1863(0),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_9_392_fu_172(0),
      I3 => xor_ln1019_75_reg_1858,
      O => \add_i_i_i2_9_392_fu_172[3]_i_2_n_3\
    );
\add_i_i_i2_9_392_fu_172[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_9_392_fu_172(2),
      I1 => \add_i_i_i2_9_392_fu_172[5]_i_2_n_3\,
      I2 => add_i_i_i2_9_392_fu_172(3),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_9_392_fu_172(4),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(76)
    );
\add_i_i_i2_9_392_fu_172[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_9_392_fu_172(3),
      I1 => \add_i_i_i2_9_392_fu_172[5]_i_2_n_3\,
      I2 => add_i_i_i2_9_392_fu_172(2),
      I3 => add_i_i_i2_9_392_fu_172(4),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_9_392_fu_172(5),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(77)
    );
\add_i_i_i2_9_392_fu_172[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA32BA2032202020"
    )
        port map (
      I0 => add_ln840_38_reg_1863(1),
      I1 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I2 => add_i_i_i2_9_392_fu_172(1),
      I3 => xor_ln1019_75_reg_1858,
      I4 => add_i_i_i2_9_392_fu_172(0),
      I5 => add_ln840_38_reg_1863(0),
      O => \add_i_i_i2_9_392_fu_172[5]_i_2_n_3\
    );
\add_i_i_i2_9_392_fu_172[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => add_i_i_i2_9_392_fu_172(4),
      I1 => \add_i_i_i2_9_392_fu_172[7]_i_2_n_3\,
      I2 => add_i_i_i2_9_392_fu_172(5),
      I3 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I4 => add_i_i_i2_9_392_fu_172(6),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(78)
    );
\add_i_i_i2_9_392_fu_172[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => add_i_i_i2_9_392_fu_172(5),
      I1 => \add_i_i_i2_9_392_fu_172[7]_i_2_n_3\,
      I2 => add_i_i_i2_9_392_fu_172(4),
      I3 => add_i_i_i2_9_392_fu_172(6),
      I4 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I5 => add_i_i_i2_9_392_fu_172(7),
      O => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(79)
    );
\add_i_i_i2_9_392_fu_172[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A08080000000000"
    )
        port map (
      I0 => add_i_i_i2_9_392_fu_172(3),
      I1 => add_ln840_38_reg_1863(1),
      I2 => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      I3 => add_i_i_i2_9_392_fu_172(1),
      I4 => \add_i_i_i2_9_392_fu_172[3]_i_2_n_3\,
      I5 => add_i_i_i2_9_392_fu_172(2),
      O => \add_i_i_i2_9_392_fu_172[7]_i_2_n_3\
    );
\add_i_i_i2_9_392_fu_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(72),
      Q => add_i_i_i2_9_392_fu_172(0),
      R => '0'
    );
\add_i_i_i2_9_392_fu_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(73),
      Q => add_i_i_i2_9_392_fu_172(1),
      R => '0'
    );
\add_i_i_i2_9_392_fu_172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(74),
      Q => add_i_i_i2_9_392_fu_172(2),
      R => '0'
    );
\add_i_i_i2_9_392_fu_172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(75),
      Q => add_i_i_i2_9_392_fu_172(3),
      R => '0'
    );
\add_i_i_i2_9_392_fu_172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(76),
      Q => add_i_i_i2_9_392_fu_172(4),
      R => '0'
    );
\add_i_i_i2_9_392_fu_172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(77),
      Q => add_i_i_i2_9_392_fu_172(5),
      R => '0'
    );
\add_i_i_i2_9_392_fu_172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(78),
      Q => add_i_i_i2_9_392_fu_172(6),
      R => '0'
    );
\add_i_i_i2_9_392_fu_172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_i_i_i2_1_376_fu_1400,
      D => \^add_i_i_i2_9_392_fu_172_reg[5]_0\(79),
      Q => add_i_i_i2_9_392_fu_172(7),
      R => '0'
    );
\add_ln840_10_reg_1793_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_10_reg_1793_reg[1]_0\(0),
      Q => add_ln840_10_reg_1793(0),
      R => '0'
    );
\add_ln840_10_reg_1793_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_10_reg_1793_reg[1]_0\(1),
      Q => add_ln840_10_reg_1793(1),
      R => '0'
    );
\add_ln840_14_reg_1803_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_14_reg_1803_reg[1]_0\(0),
      Q => add_ln840_14_reg_1803(0),
      R => '0'
    );
\add_ln840_14_reg_1803_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_14_reg_1803_reg[1]_0\(1),
      Q => add_ln840_14_reg_1803(1),
      R => '0'
    );
\add_ln840_18_reg_1813_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_18_reg_1813_reg[1]_0\(0),
      Q => add_ln840_18_reg_1813(0),
      R => '0'
    );
\add_ln840_18_reg_1813_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_18_reg_1813_reg[1]_0\(1),
      Q => add_ln840_18_reg_1813(1),
      R => '0'
    );
\add_ln840_22_reg_1823_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_22_reg_1823_reg[1]_0\(0),
      Q => add_ln840_22_reg_1823(0),
      R => '0'
    );
\add_ln840_22_reg_1823_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_22_reg_1823_reg[1]_0\(1),
      Q => add_ln840_22_reg_1823(1),
      R => '0'
    );
\add_ln840_26_reg_1833_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_26_reg_1833_reg[1]_0\(0),
      Q => add_ln840_26_reg_1833(0),
      R => '0'
    );
\add_ln840_26_reg_1833_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_26_reg_1833_reg[1]_0\(1),
      Q => add_ln840_26_reg_1833(1),
      R => '0'
    );
\add_ln840_2_reg_1773_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_2_reg_1773_reg[1]_0\(0),
      Q => add_ln840_2_reg_1773(0),
      R => '0'
    );
\add_ln840_2_reg_1773_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_2_reg_1773_reg[1]_0\(1),
      Q => add_ln840_2_reg_1773(1),
      R => '0'
    );
\add_ln840_30_reg_1843_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_30_reg_1843_reg[1]_0\(0),
      Q => add_ln840_30_reg_1843(0),
      R => '0'
    );
\add_ln840_30_reg_1843_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_30_reg_1843_reg[1]_0\(1),
      Q => add_ln840_30_reg_1843(1),
      R => '0'
    );
\add_ln840_34_reg_1853_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_34_reg_1853_reg[1]_0\(0),
      Q => add_ln840_34_reg_1853(0),
      R => '0'
    );
\add_ln840_34_reg_1853_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_34_reg_1853_reg[1]_0\(1),
      Q => add_ln840_34_reg_1853(1),
      R => '0'
    );
\add_ln840_38_reg_1863_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_38_reg_1863_reg[1]_0\(0),
      Q => add_ln840_38_reg_1863(0),
      R => '0'
    );
\add_ln840_38_reg_1863_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_38_reg_1863_reg[1]_0\(1),
      Q => add_ln840_38_reg_1863(1),
      R => '0'
    );
\add_ln840_6_reg_1783_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_6_reg_1783_reg[1]_0\(0),
      Q => add_ln840_6_reg_1783(0),
      R => '0'
    );
\add_ln840_6_reg_1783_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => \add_ln840_6_reg_1783_reg[1]_0\(1),
      Q => add_ln840_6_reg_1783(1),
      R => '0'
    );
\ap_CS_iter1_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02220000FFFFFFFF"
    )
        port map (
      I0 => icmp_ln290_reg_1868,
      I1 => icmp_ln249_reg_1750,
      I2 => Q(2),
      I3 => out_V_TREADY_int_regslice,
      I4 => ap_CS_iter1_fsm_state2,
      I5 => \ap_CS_iter1_fsm_reg[1]_1\,
      O => ap_NS_iter1_fsm(1)
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_flow_control_loop_pipe_sequential_init
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg => B_V_data_1_sel_rd_reg,
      \B_V_data_1_state_reg[0]\(0) => sf_fu_128,
      D(1 downto 0) => D(1 downto 0),
      E(0) => \^i_fu_132\,
      Q(2 downto 0) => Q(2 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\(0) => \ap_CS_fsm_reg[3]\(0),
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_3,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \B_V_data_1_state[1]_i_2__0_n_3\,
      ap_loop_init_int_reg_0 => \ap_CS_iter1_fsm_reg[1]_1\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_sf_load(31 downto 0) => ap_sig_allocacmp_sf_load(31 downto 0),
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg(0) => sf_1_fu_1293_p2(0),
      \i_fu_132_reg[0]\(4) => \i_fu_132_reg_n_3_[4]\,
      \i_fu_132_reg[0]\(3) => \i_fu_132_reg_n_3_[3]\,
      \i_fu_132_reg[0]\(2) => \i_fu_132_reg_n_3_[2]\,
      \i_fu_132_reg[0]\(1) => \i_fu_132_reg_n_3_[1]\,
      \i_fu_132_reg[0]\(0) => \i_fu_132_reg_n_3_[0]\,
      \i_fu_132_reg[3]\(4) => flow_control_loop_pipe_sequential_init_U_n_11,
      \i_fu_132_reg[3]\(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      \i_fu_132_reg[3]\(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      \i_fu_132_reg[3]\(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      \i_fu_132_reg[3]\(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      \i_fu_132_reg[4]\ => \i_fu_132_reg[4]_0\,
      \i_fu_132_reg[4]_0\ => \icmp_ln290_reg_1868[0]_i_4_n_3\,
      icmp_ln249_reg_1750 => icmp_ln249_reg_1750,
      \icmp_ln249_reg_1750_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_53,
      \icmp_ln272_reg_1754_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \icmp_ln272_reg_1754_reg[0]_0\ => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      \icmp_ln272_reg_1754_reg[0]_1\(31) => \sf_fu_128_reg_n_3_[31]\,
      \icmp_ln272_reg_1754_reg[0]_1\(30) => \sf_fu_128_reg_n_3_[30]\,
      \icmp_ln272_reg_1754_reg[0]_1\(29) => \sf_fu_128_reg_n_3_[29]\,
      \icmp_ln272_reg_1754_reg[0]_1\(28) => \sf_fu_128_reg_n_3_[28]\,
      \icmp_ln272_reg_1754_reg[0]_1\(27) => \sf_fu_128_reg_n_3_[27]\,
      \icmp_ln272_reg_1754_reg[0]_1\(26) => \sf_fu_128_reg_n_3_[26]\,
      \icmp_ln272_reg_1754_reg[0]_1\(25) => \sf_fu_128_reg_n_3_[25]\,
      \icmp_ln272_reg_1754_reg[0]_1\(24) => \sf_fu_128_reg_n_3_[24]\,
      \icmp_ln272_reg_1754_reg[0]_1\(23) => \sf_fu_128_reg_n_3_[23]\,
      \icmp_ln272_reg_1754_reg[0]_1\(22) => \sf_fu_128_reg_n_3_[22]\,
      \icmp_ln272_reg_1754_reg[0]_1\(21) => \sf_fu_128_reg_n_3_[21]\,
      \icmp_ln272_reg_1754_reg[0]_1\(20) => \sf_fu_128_reg_n_3_[20]\,
      \icmp_ln272_reg_1754_reg[0]_1\(19) => \sf_fu_128_reg_n_3_[19]\,
      \icmp_ln272_reg_1754_reg[0]_1\(18) => \sf_fu_128_reg_n_3_[18]\,
      \icmp_ln272_reg_1754_reg[0]_1\(17) => \sf_fu_128_reg_n_3_[17]\,
      \icmp_ln272_reg_1754_reg[0]_1\(16) => \sf_fu_128_reg_n_3_[16]\,
      \icmp_ln272_reg_1754_reg[0]_1\(15) => \sf_fu_128_reg_n_3_[15]\,
      \icmp_ln272_reg_1754_reg[0]_1\(14) => \sf_fu_128_reg_n_3_[14]\,
      \icmp_ln272_reg_1754_reg[0]_1\(13) => \sf_fu_128_reg_n_3_[13]\,
      \icmp_ln272_reg_1754_reg[0]_1\(12) => \sf_fu_128_reg_n_3_[12]\,
      \icmp_ln272_reg_1754_reg[0]_1\(11) => \sf_fu_128_reg_n_3_[11]\,
      \icmp_ln272_reg_1754_reg[0]_1\(10) => \sf_fu_128_reg_n_3_[10]\,
      \icmp_ln272_reg_1754_reg[0]_1\(9) => \sf_fu_128_reg_n_3_[9]\,
      \icmp_ln272_reg_1754_reg[0]_1\(8) => \sf_fu_128_reg_n_3_[8]\,
      \icmp_ln272_reg_1754_reg[0]_1\(7) => \sf_fu_128_reg_n_3_[7]\,
      \icmp_ln272_reg_1754_reg[0]_1\(6) => \sf_fu_128_reg_n_3_[6]\,
      \icmp_ln272_reg_1754_reg[0]_1\(5) => \sf_fu_128_reg_n_3_[5]\,
      \icmp_ln272_reg_1754_reg[0]_1\(4) => \sf_fu_128_reg_n_3_[4]\,
      \icmp_ln272_reg_1754_reg[0]_1\(3) => \sf_fu_128_reg_n_3_[3]\,
      \icmp_ln272_reg_1754_reg[0]_1\(2) => \sf_fu_128_reg_n_3_[2]\,
      \icmp_ln272_reg_1754_reg[0]_1\(1) => \sf_fu_128_reg_n_3_[1]\,
      \icmp_ln272_reg_1754_reg[0]_1\(0) => \sf_fu_128_reg_n_3_[0]\,
      icmp_ln290_fu_1299_p2 => icmp_ln290_fu_1299_p2,
      icmp_ln290_reg_1868 => icmp_ln290_reg_1868,
      \icmp_ln290_reg_1868_reg[0]\ => \sf_fu_128[31]_i_10_n_3\,
      \icmp_ln290_reg_1868_reg[0]_0\(2 downto 1) => sf_1_fu_1293_p2(5 downto 4),
      \icmp_ln290_reg_1868_reg[0]_0\(0) => sf_1_fu_1293_p2(1),
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \sf_fu_128_reg[0]\ => \sf_fu_128[31]_i_3_n_3\,
      \sf_fu_128_reg[0]_0\ => \sf_fu_128[31]_i_4_n_3\,
      \sf_fu_128_reg[0]_1\ => \sf_fu_128[31]_i_5_n_3\,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice
    );
\i_fu_132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \i_fu_132_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \i_fu_132_reg_n_3_[1]\,
      R => '0'
    );
\i_fu_132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \i_fu_132_reg_n_3_[2]\,
      R => '0'
    );
\i_fu_132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \i_fu_132_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_132_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \i_fu_132_reg_n_3_[4]\,
      R => '0'
    );
\icmp_ln249_reg_1750_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => icmp_ln249_reg_1750,
      R => '0'
    );
\icmp_ln272_reg_1754_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \icmp_ln272_reg_1754_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln290_reg_1868[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"002A0000"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(2),
      I3 => icmp_ln249_reg_1750,
      I4 => icmp_ln290_reg_1868,
      O => \icmp_ln290_reg_1868[0]_i_4_n_3\
    );
\icmp_ln290_reg_1868_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => icmp_ln290_fu_1299_p2,
      Q => icmp_ln290_reg_1868,
      R => '0'
    );
sf_1_fu_1293_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sf_1_fu_1293_p2_carry_n_3,
      CO(2) => sf_1_fu_1293_p2_carry_n_4,
      CO(1) => sf_1_fu_1293_p2_carry_n_5,
      CO(0) => sf_1_fu_1293_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_sf_load(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_1293_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_sf_load(4 downto 1)
    );
\sf_1_fu_1293_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sf_1_fu_1293_p2_carry_n_3,
      CO(3) => \sf_1_fu_1293_p2_carry__0_n_3\,
      CO(2) => \sf_1_fu_1293_p2_carry__0_n_4\,
      CO(1) => \sf_1_fu_1293_p2_carry__0_n_5\,
      CO(0) => \sf_1_fu_1293_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_1293_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_sf_load(8 downto 5)
    );
\sf_1_fu_1293_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1293_p2_carry__0_n_3\,
      CO(3) => \sf_1_fu_1293_p2_carry__1_n_3\,
      CO(2) => \sf_1_fu_1293_p2_carry__1_n_4\,
      CO(1) => \sf_1_fu_1293_p2_carry__1_n_5\,
      CO(0) => \sf_1_fu_1293_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_1293_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_sf_load(12 downto 9)
    );
\sf_1_fu_1293_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1293_p2_carry__1_n_3\,
      CO(3) => \sf_1_fu_1293_p2_carry__2_n_3\,
      CO(2) => \sf_1_fu_1293_p2_carry__2_n_4\,
      CO(1) => \sf_1_fu_1293_p2_carry__2_n_5\,
      CO(0) => \sf_1_fu_1293_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_1293_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_sf_load(16 downto 13)
    );
\sf_1_fu_1293_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1293_p2_carry__2_n_3\,
      CO(3) => \sf_1_fu_1293_p2_carry__3_n_3\,
      CO(2) => \sf_1_fu_1293_p2_carry__3_n_4\,
      CO(1) => \sf_1_fu_1293_p2_carry__3_n_5\,
      CO(0) => \sf_1_fu_1293_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_1293_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_sf_load(20 downto 17)
    );
\sf_1_fu_1293_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1293_p2_carry__3_n_3\,
      CO(3) => \sf_1_fu_1293_p2_carry__4_n_3\,
      CO(2) => \sf_1_fu_1293_p2_carry__4_n_4\,
      CO(1) => \sf_1_fu_1293_p2_carry__4_n_5\,
      CO(0) => \sf_1_fu_1293_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_1293_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_sf_load(24 downto 21)
    );
\sf_1_fu_1293_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1293_p2_carry__4_n_3\,
      CO(3) => \sf_1_fu_1293_p2_carry__5_n_3\,
      CO(2) => \sf_1_fu_1293_p2_carry__5_n_4\,
      CO(1) => \sf_1_fu_1293_p2_carry__5_n_5\,
      CO(0) => \sf_1_fu_1293_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sf_1_fu_1293_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_sf_load(28 downto 25)
    );
\sf_1_fu_1293_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sf_1_fu_1293_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_sf_1_fu_1293_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sf_1_fu_1293_p2_carry__6_n_5\,
      CO(0) => \sf_1_fu_1293_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sf_1_fu_1293_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sf_1_fu_1293_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_sf_load(31 downto 29)
    );
\sf_fu_128[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_1_fu_1293_p2(24),
      I1 => sf_1_fu_1293_p2(10),
      I2 => sf_1_fu_1293_p2(29),
      I3 => sf_1_fu_1293_p2(12),
      O => \sf_fu_128[31]_i_10_n_3\
    );
\sf_fu_128[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_1_fu_1293_p2(11),
      I1 => sf_1_fu_1293_p2(14),
      I2 => sf_1_fu_1293_p2(13),
      I3 => sf_1_fu_1293_p2(21),
      I4 => \sf_fu_128[31]_i_7_n_3\,
      O => \sf_fu_128[31]_i_3_n_3\
    );
\sf_fu_128[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_1_fu_1293_p2(17),
      I1 => sf_1_fu_1293_p2(30),
      I2 => sf_1_fu_1293_p2(8),
      I3 => sf_1_fu_1293_p2(31),
      I4 => \sf_fu_128[31]_i_8_n_3\,
      O => \sf_fu_128[31]_i_4_n_3\
    );
\sf_fu_128[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sf_1_fu_1293_p2(23),
      I1 => sf_1_fu_1293_p2(28),
      I2 => sf_1_fu_1293_p2(27),
      I3 => sf_1_fu_1293_p2(25),
      I4 => \sf_fu_128[31]_i_9_n_3\,
      O => \sf_fu_128[31]_i_5_n_3\
    );
\sf_fu_128[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_1_fu_1293_p2(26),
      I1 => sf_1_fu_1293_p2(22),
      I2 => sf_1_fu_1293_p2(16),
      I3 => sf_1_fu_1293_p2(6),
      O => \sf_fu_128[31]_i_7_n_3\
    );
\sf_fu_128[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_1_fu_1293_p2(7),
      I1 => sf_1_fu_1293_p2(3),
      I2 => sf_1_fu_1293_p2(18),
      I3 => sf_1_fu_1293_p2(9),
      O => \sf_fu_128[31]_i_8_n_3\
    );
\sf_fu_128[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sf_1_fu_1293_p2(19),
      I1 => sf_1_fu_1293_p2(2),
      I2 => sf_1_fu_1293_p2(20),
      I3 => sf_1_fu_1293_p2(15),
      O => \sf_fu_128[31]_i_9_n_3\
    );
\sf_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(0),
      Q => \sf_fu_128_reg_n_3_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(10),
      Q => \sf_fu_128_reg_n_3_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(11),
      Q => \sf_fu_128_reg_n_3_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(12),
      Q => \sf_fu_128_reg_n_3_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(13),
      Q => \sf_fu_128_reg_n_3_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(14),
      Q => \sf_fu_128_reg_n_3_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(15),
      Q => \sf_fu_128_reg_n_3_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(16),
      Q => \sf_fu_128_reg_n_3_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(17),
      Q => \sf_fu_128_reg_n_3_[17]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(18),
      Q => \sf_fu_128_reg_n_3_[18]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(19),
      Q => \sf_fu_128_reg_n_3_[19]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(1),
      Q => \sf_fu_128_reg_n_3_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(20),
      Q => \sf_fu_128_reg_n_3_[20]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(21),
      Q => \sf_fu_128_reg_n_3_[21]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(22),
      Q => \sf_fu_128_reg_n_3_[22]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(23),
      Q => \sf_fu_128_reg_n_3_[23]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(24),
      Q => \sf_fu_128_reg_n_3_[24]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(25),
      Q => \sf_fu_128_reg_n_3_[25]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(26),
      Q => \sf_fu_128_reg_n_3_[26]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(27),
      Q => \sf_fu_128_reg_n_3_[27]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(28),
      Q => \sf_fu_128_reg_n_3_[28]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(29),
      Q => \sf_fu_128_reg_n_3_[29]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(2),
      Q => \sf_fu_128_reg_n_3_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(30),
      Q => \sf_fu_128_reg_n_3_[30]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(31),
      Q => \sf_fu_128_reg_n_3_[31]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(3),
      Q => \sf_fu_128_reg_n_3_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(4),
      Q => \sf_fu_128_reg_n_3_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(5),
      Q => \sf_fu_128_reg_n_3_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(6),
      Q => \sf_fu_128_reg_n_3_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(7),
      Q => \sf_fu_128_reg_n_3_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(8),
      Q => \sf_fu_128_reg_n_3_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\sf_fu_128_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sf_fu_128,
      D => sf_1_fu_1293_p2(9),
      Q => \sf_fu_128_reg_n_3_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_7
    );
\xor_ln1019_11_reg_1778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => xor_ln1019_11_fu_411_p2,
      Q => xor_ln1019_11_reg_1778,
      R => '0'
    );
\xor_ln1019_19_reg_1788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => xor_ln1019_19_fu_515_p2,
      Q => xor_ln1019_19_reg_1788,
      R => '0'
    );
\xor_ln1019_27_reg_1798_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => xor_ln1019_27_fu_619_p2,
      Q => xor_ln1019_27_reg_1798,
      R => '0'
    );
\xor_ln1019_35_reg_1808_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => xor_ln1019_35_fu_723_p2,
      Q => xor_ln1019_35_reg_1808,
      R => '0'
    );
\xor_ln1019_3_reg_1768_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => xor_ln1019_3_fu_291_p2,
      Q => xor_ln1019_3_reg_1768,
      R => '0'
    );
\xor_ln1019_43_reg_1818_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => xor_ln1019_43_fu_827_p2,
      Q => xor_ln1019_43_reg_1818,
      R => '0'
    );
\xor_ln1019_51_reg_1828_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => xor_ln1019_51_fu_931_p2,
      Q => xor_ln1019_51_reg_1828,
      R => '0'
    );
\xor_ln1019_59_reg_1838_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => xor_ln1019_59_fu_1035_p2,
      Q => xor_ln1019_59_reg_1838,
      R => '0'
    );
\xor_ln1019_67_reg_1848_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => xor_ln1019_67_fu_1139_p2,
      Q => xor_ln1019_67_reg_1848,
      R => '0'
    );
\xor_ln1019_75_reg_1858_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^i_fu_132\,
      D => xor_ln1019_75_fu_1243_p2,
      Q => xor_ln1019_75_reg_1858,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1 is
  port (
    in0_V_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1 is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel0 : STD_LOGIC;
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_phi_reg_pp0_iter1_ei_V_3_reg_81 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sig_allocacmp_o_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ei_V_fu_56 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ei_V_fu_560 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_9 : STD_LOGIC;
  signal icmp_ln450_fu_111_p2 : STD_LOGIC;
  signal \icmp_ln450_reg_212_pp0_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln450_reg_212_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln453_fu_123_p2 : STD_LOGIC;
  signal icmp_ln453_reg_216 : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal o_4_fu_129_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \o_4_fu_129_p2_carry__0_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__0_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__0_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__0_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__6_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__6_n_6\ : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_3 : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_4 : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_5 : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_6 : STD_LOGIC;
  signal o_fu_60 : STD_LOGIC;
  signal \o_fu_60[31]_i_3_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_4_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_5_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_6_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_7_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_8_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_9_n_3\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[0]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[10]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[11]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[12]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[13]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[14]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[15]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[16]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[17]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[18]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[19]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[1]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[20]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[21]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[22]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[23]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[24]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[25]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[26]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[27]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[28]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[29]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[2]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[30]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[31]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[3]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[4]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[5]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[6]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[7]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[8]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[9]\ : STD_LOGIC;
  signal out_V_TVALID_int_regslice : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal regslice_both_in0_V_U_n_5 : STD_LOGIC;
  signal regslice_both_out_V_U_n_12 : STD_LOGIC;
  signal regslice_both_out_V_U_n_13 : STD_LOGIC;
  signal regslice_both_out_V_U_n_6 : STD_LOGIC;
  signal regslice_both_out_V_U_n_9 : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[0]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[1]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[2]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[3]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[4]\ : STD_LOGIC;
  signal \NLW_o_4_fu_129_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_4_fu_129_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ei_V_fu_56[0]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ei_V_fu_56[10]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ei_V_fu_56[11]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ei_V_fu_56[1]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \ei_V_fu_56[2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ei_V_fu_56[3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \ei_V_fu_56[4]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ei_V_fu_56[5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \ei_V_fu_56[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \ei_V_fu_56[7]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \ei_V_fu_56[8]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \ei_V_fu_56[9]_i_1\ : label is "soft_lutpair19";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of o_4_fu_129_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__6\ : label is 35;
begin
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(0),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(10),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(11),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(12),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(13),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(14),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(15),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(1),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(2),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(3),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(4),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(5),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(6),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(7),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(8),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(9),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(9),
      R => '0'
    );
\ei_V_fu_56[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(4),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(4),
      O => p_0_in(0)
    );
\ei_V_fu_56[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(14),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(10)
    );
\ei_V_fu_56[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(15),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(11)
    );
\ei_V_fu_56[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(5),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(5),
      O => p_0_in(1)
    );
\ei_V_fu_56[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(6),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(6),
      O => p_0_in(2)
    );
\ei_V_fu_56[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(7),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(7),
      O => p_0_in(3)
    );
\ei_V_fu_56[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(8),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(8),
      O => p_0_in(4)
    );
\ei_V_fu_56[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(9),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(9),
      O => p_0_in(5)
    );
\ei_V_fu_56[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(10),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(10),
      O => p_0_in(6)
    );
\ei_V_fu_56[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(11),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(11),
      O => p_0_in(7)
    );
\ei_V_fu_56[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(12),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(8)
    );
\ei_V_fu_56[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(13),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(9)
    );
\ei_V_fu_56_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(0),
      Q => ei_V_fu_56(0),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(10),
      Q => ei_V_fu_56(10),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(11),
      Q => ei_V_fu_56(11),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(1),
      Q => ei_V_fu_56(1),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(2),
      Q => ei_V_fu_56(2),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(3),
      Q => ei_V_fu_56(3),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(4),
      Q => ei_V_fu_56(4),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(5),
      Q => ei_V_fu_56(5),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(6),
      Q => ei_V_fu_56(6),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(7),
      Q => ei_V_fu_56(7),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(8),
      Q => ei_V_fu_56(8),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(9),
      Q => ei_V_fu_56(9),
      R => ei_V_fu_560
    );
flow_control_loop_pipe_no_ap_cont_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_flow_control_loop_pipe_no_ap_cont
     port map (
      D(3) => o_4_fu_129_p2(26),
      D(2) => o_4_fu_129_p2(15),
      D(1) => o_4_fu_129_p2(13),
      D(0) => o_4_fu_129_p2(6),
      Q(31) => \o_fu_60_reg_n_3_[31]\,
      Q(30) => \o_fu_60_reg_n_3_[30]\,
      Q(29) => \o_fu_60_reg_n_3_[29]\,
      Q(28) => \o_fu_60_reg_n_3_[28]\,
      Q(27) => \o_fu_60_reg_n_3_[27]\,
      Q(26) => \o_fu_60_reg_n_3_[26]\,
      Q(25) => \o_fu_60_reg_n_3_[25]\,
      Q(24) => \o_fu_60_reg_n_3_[24]\,
      Q(23) => \o_fu_60_reg_n_3_[23]\,
      Q(22) => \o_fu_60_reg_n_3_[22]\,
      Q(21) => \o_fu_60_reg_n_3_[21]\,
      Q(20) => \o_fu_60_reg_n_3_[20]\,
      Q(19) => \o_fu_60_reg_n_3_[19]\,
      Q(18) => \o_fu_60_reg_n_3_[18]\,
      Q(17) => \o_fu_60_reg_n_3_[17]\,
      Q(16) => \o_fu_60_reg_n_3_[16]\,
      Q(15) => \o_fu_60_reg_n_3_[15]\,
      Q(14) => \o_fu_60_reg_n_3_[14]\,
      Q(13) => \o_fu_60_reg_n_3_[13]\,
      Q(12) => \o_fu_60_reg_n_3_[12]\,
      Q(11) => \o_fu_60_reg_n_3_[11]\,
      Q(10) => \o_fu_60_reg_n_3_[10]\,
      Q(9) => \o_fu_60_reg_n_3_[9]\,
      Q(8) => \o_fu_60_reg_n_3_[8]\,
      Q(7) => \o_fu_60_reg_n_3_[7]\,
      Q(6) => \o_fu_60_reg_n_3_[6]\,
      Q(5) => \o_fu_60_reg_n_3_[5]\,
      Q(4) => \o_fu_60_reg_n_3_[4]\,
      Q(3) => \o_fu_60_reg_n_3_[3]\,
      Q(2) => \o_fu_60_reg_n_3_[2]\,
      Q(1) => \o_fu_60_reg_n_3_[1]\,
      Q(0) => \o_fu_60_reg_n_3_[0]\,
      SR(0) => ei_V_fu_560,
      ap_clk => ap_clk,
      ap_loop_init_reg_0 => flow_control_loop_pipe_no_ap_cont_U_n_3,
      ap_loop_init_reg_1(0) => flow_control_loop_pipe_no_ap_cont_U_n_4,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_o_3(31 downto 0) => ap_sig_allocacmp_o_3(31 downto 0),
      \ei_V_fu_56_reg[0]\ => regslice_both_out_V_U_n_9,
      icmp_ln450_fu_111_p2 => icmp_ln450_fu_111_p2,
      icmp_ln453_fu_123_p2 => icmp_ln453_fu_123_p2,
      \o_fu_60_reg[0]\ => \o_fu_60[31]_i_3_n_3\,
      \o_fu_60_reg[0]_0\ => \o_fu_60[31]_i_4_n_3\,
      \o_fu_60_reg[0]_1\ => \o_fu_60[31]_i_5_n_3\,
      \o_fu_60_reg[26]\ => flow_control_loop_pipe_no_ap_cont_U_n_6,
      \t_fu_64_reg[1]\ => flow_control_loop_pipe_no_ap_cont_U_n_9,
      \t_fu_64_reg[3]\(4) => flow_control_loop_pipe_no_ap_cont_U_n_42,
      \t_fu_64_reg[3]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_43,
      \t_fu_64_reg[3]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_44,
      \t_fu_64_reg[3]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_45,
      \t_fu_64_reg[3]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_46,
      \t_fu_64_reg[4]\(4) => \t_fu_64_reg_n_3_[4]\,
      \t_fu_64_reg[4]\(3) => \t_fu_64_reg_n_3_[3]\,
      \t_fu_64_reg[4]\(2) => \t_fu_64_reg_n_3_[2]\,
      \t_fu_64_reg[4]\(1) => \t_fu_64_reg_n_3_[1]\,
      \t_fu_64_reg[4]\(0) => \t_fu_64_reg_n_3_[0]\
    );
\icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_out_V_U_n_12,
      Q => \icmp_ln450_reg_212_pp0_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln450_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => icmp_ln450_fu_111_p2,
      Q => \icmp_ln450_reg_212_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln453_reg_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => icmp_ln453_fu_123_p2,
      Q => icmp_ln453_reg_216,
      R => '0'
    );
o_4_fu_129_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_4_fu_129_p2_carry_n_3,
      CO(2) => o_4_fu_129_p2_carry_n_4,
      CO(1) => o_4_fu_129_p2_carry_n_5,
      CO(0) => o_4_fu_129_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_o_3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_o_3(4 downto 1)
    );
\o_4_fu_129_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => o_4_fu_129_p2_carry_n_3,
      CO(3) => \o_4_fu_129_p2_carry__0_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__0_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__0_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_o_3(8 downto 5)
    );
\o_4_fu_129_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__0_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__1_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__1_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__1_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_o_3(12 downto 9)
    );
\o_4_fu_129_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__1_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__2_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__2_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__2_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_o_3(16 downto 13)
    );
\o_4_fu_129_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__2_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__3_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__3_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__3_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_o_3(20 downto 17)
    );
\o_4_fu_129_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__3_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__4_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__4_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__4_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_o_3(24 downto 21)
    );
\o_4_fu_129_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__4_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__5_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__5_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__5_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_o_3(28 downto 25)
    );
\o_4_fu_129_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_o_4_fu_129_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \o_4_fu_129_p2_carry__6_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_o_4_fu_129_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => o_4_fu_129_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_o_3(31 downto 29)
    );
\o_fu_60[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => o_4_fu_129_p2(27),
      I1 => o_4_fu_129_p2(2),
      I2 => o_4_fu_129_p2(16),
      I3 => o_4_fu_129_p2(24),
      I4 => \o_fu_60[31]_i_6_n_3\,
      O => \o_fu_60[31]_i_3_n_3\
    );
\o_fu_60[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(4),
      I1 => o_4_fu_129_p2(18),
      I2 => o_4_fu_129_p2(7),
      I3 => o_4_fu_129_p2(22),
      I4 => \o_fu_60[31]_i_7_n_3\,
      O => \o_fu_60[31]_i_4_n_3\
    );
\o_fu_60[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(14),
      I1 => o_4_fu_129_p2(25),
      I2 => o_4_fu_129_p2(23),
      I3 => \o_fu_60[31]_i_8_n_3\,
      I4 => \o_fu_60[31]_i_9_n_3\,
      O => \o_fu_60[31]_i_5_n_3\
    );
\o_fu_60[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(29),
      I1 => o_4_fu_129_p2(21),
      I2 => o_4_fu_129_p2(9),
      I3 => o_4_fu_129_p2(11),
      O => \o_fu_60[31]_i_6_n_3\
    );
\o_fu_60[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(19),
      I1 => o_4_fu_129_p2(10),
      I2 => o_4_fu_129_p2(17),
      I3 => o_4_fu_129_p2(12),
      O => \o_fu_60[31]_i_7_n_3\
    );
\o_fu_60[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(30),
      I1 => o_4_fu_129_p2(3),
      I2 => o_4_fu_129_p2(20),
      I3 => o_4_fu_129_p2(8),
      O => \o_fu_60[31]_i_8_n_3\
    );
\o_fu_60[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(31),
      I1 => o_4_fu_129_p2(5),
      I2 => o_4_fu_129_p2(28),
      I3 => o_4_fu_129_p2(1),
      O => \o_fu_60[31]_i_9_n_3\
    );
\o_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => flow_control_loop_pipe_no_ap_cont_U_n_4,
      Q => \o_fu_60_reg_n_3_[0]\,
      R => '0'
    );
\o_fu_60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(10),
      Q => \o_fu_60_reg_n_3_[10]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(11),
      Q => \o_fu_60_reg_n_3_[11]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(12),
      Q => \o_fu_60_reg_n_3_[12]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(13),
      Q => \o_fu_60_reg_n_3_[13]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(14),
      Q => \o_fu_60_reg_n_3_[14]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(15),
      Q => \o_fu_60_reg_n_3_[15]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(16),
      Q => \o_fu_60_reg_n_3_[16]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(17),
      Q => \o_fu_60_reg_n_3_[17]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(18),
      Q => \o_fu_60_reg_n_3_[18]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(19),
      Q => \o_fu_60_reg_n_3_[19]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(1),
      Q => \o_fu_60_reg_n_3_[1]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(20),
      Q => \o_fu_60_reg_n_3_[20]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(21),
      Q => \o_fu_60_reg_n_3_[21]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(22),
      Q => \o_fu_60_reg_n_3_[22]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(23),
      Q => \o_fu_60_reg_n_3_[23]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(24),
      Q => \o_fu_60_reg_n_3_[24]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(25),
      Q => \o_fu_60_reg_n_3_[25]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(26),
      Q => \o_fu_60_reg_n_3_[26]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(27),
      Q => \o_fu_60_reg_n_3_[27]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(28),
      Q => \o_fu_60_reg_n_3_[28]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(29),
      Q => \o_fu_60_reg_n_3_[29]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(2),
      Q => \o_fu_60_reg_n_3_[2]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(30),
      Q => \o_fu_60_reg_n_3_[30]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(31),
      Q => \o_fu_60_reg_n_3_[31]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(3),
      Q => \o_fu_60_reg_n_3_[3]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(4),
      Q => \o_fu_60_reg_n_3_[4]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(5),
      Q => \o_fu_60_reg_n_3_[5]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(6),
      Q => \o_fu_60_reg_n_3_[6]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(7),
      Q => \o_fu_60_reg_n_3_[7]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(8),
      Q => \o_fu_60_reg_n_3_[8]\,
      R => regslice_both_out_V_U_n_6
    );
\o_fu_60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => o_4_fu_129_p2(9),
      Q => \o_fu_60_reg_n_3_[9]\,
      R => regslice_both_out_V_U_n_6
    );
regslice_both_in0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_regslice_both
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_out_V_U_n_13,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_in0_V_U_n_5,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      D(15 downto 0) => in0_V_TDATA_int_regslice(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TVALID => in0_V_TVALID
    );
regslice_both_out_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[3]_0\(3 downto 0) => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(3 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_out_V_U_n_13,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_out_V_U_n_12,
      E(0) => o_fu_60,
      Q(3 downto 0) => ei_V_fu_56(3 downto 0),
      SR(0) => regslice_both_out_V_U_n_6,
      \ap_CS_iter1_fsm_reg[1]\(0) => p_6_in,
      \ap_CS_iter1_fsm_reg[1]_0\ => regslice_both_out_V_U_n_9,
      \ap_CS_iter1_fsm_reg[1]_1\ => regslice_both_in0_V_U_n_5,
      \ap_CS_iter1_fsm_reg[1]_2\ => flow_control_loop_pipe_no_ap_cont_U_n_9,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_NS_iter2_fsm(0) => ap_NS_iter2_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln450_fu_111_p2 => icmp_ln450_fu_111_p2,
      \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\ => \icmp_ln450_reg_212_reg_n_3_[0]\,
      \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\ => \icmp_ln450_reg_212_pp0_iter1_reg_reg_n_3_[0]\,
      icmp_ln453_reg_216 => icmp_ln453_reg_216,
      \o_fu_60_reg[1]\ => flow_control_loop_pipe_no_ap_cont_U_n_3,
      \o_fu_60_reg[1]_0\ => \o_fu_60[31]_i_3_n_3\,
      \o_fu_60_reg[1]_1\ => \o_fu_60[31]_i_4_n_3\,
      \o_fu_60_reg[1]_2\ => \o_fu_60[31]_i_5_n_3\,
      out_V_TDATA(3 downto 0) => out_V_TDATA(3 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID_int_regslice => out_V_TVALID_int_regslice,
      \t_fu_64_reg[4]\ => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\t_fu_64_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => flow_control_loop_pipe_no_ap_cont_U_n_46,
      Q => \t_fu_64_reg_n_3_[0]\,
      R => '0'
    );
\t_fu_64_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => flow_control_loop_pipe_no_ap_cont_U_n_45,
      Q => \t_fu_64_reg_n_3_[1]\,
      R => '0'
    );
\t_fu_64_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => flow_control_loop_pipe_no_ap_cont_U_n_44,
      Q => \t_fu_64_reg_n_3_[2]\,
      R => '0'
    );
\t_fu_64_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => flow_control_loop_pipe_no_ap_cont_U_n_43,
      Q => \t_fu_64_reg_n_3_[3]\,
      R => '0'
    );
\t_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => o_fu_60,
      D => flow_control_loop_pipe_no_ap_cont_U_n_42,
      Q => \t_fu_64_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2 is
  port (
    in0_V_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2 is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel0 : STD_LOGIC;
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_phi_reg_pp0_iter1_ei_V_3_reg_81 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sig_allocacmp_o_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ei_V_fu_56 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ei_V_fu_560 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_9 : STD_LOGIC;
  signal icmp_ln450_fu_111_p2 : STD_LOGIC;
  signal \icmp_ln450_reg_212_pp0_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln450_reg_212_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln453_fu_123_p2 : STD_LOGIC;
  signal icmp_ln453_reg_216 : STD_LOGIC;
  signal icmp_ln453_reg_2160 : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal o_4_fu_129_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \o_4_fu_129_p2_carry__0_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__0_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__0_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__0_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__6_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__6_n_6\ : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_3 : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_4 : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_5 : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_6 : STD_LOGIC;
  signal \o_fu_60[31]_i_3_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_4_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_5_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_6_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_7_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_8_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_9_n_3\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[0]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[10]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[11]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[12]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[13]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[14]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[15]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[16]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[17]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[18]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[19]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[1]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[20]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[21]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[22]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[23]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[24]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[25]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[26]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[27]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[28]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[29]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[2]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[30]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[31]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[3]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[4]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[5]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[6]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[7]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[8]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[9]\ : STD_LOGIC;
  signal out_V_TVALID_int_regslice : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal regslice_both_in0_V_U_n_5 : STD_LOGIC;
  signal regslice_both_out_V_U_n_12 : STD_LOGIC;
  signal regslice_both_out_V_U_n_13 : STD_LOGIC;
  signal regslice_both_out_V_U_n_7 : STD_LOGIC;
  signal regslice_both_out_V_U_n_8 : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[0]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[1]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[2]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[3]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[4]\ : STD_LOGIC;
  signal \NLW_o_4_fu_129_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_4_fu_129_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ei_V_fu_56[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ei_V_fu_56[10]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ei_V_fu_56[11]_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ei_V_fu_56[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \ei_V_fu_56[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ei_V_fu_56[3]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \ei_V_fu_56[4]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ei_V_fu_56[5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \ei_V_fu_56[6]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \ei_V_fu_56[7]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ei_V_fu_56[8]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \ei_V_fu_56[9]_i_1\ : label is "soft_lutpair42";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of o_4_fu_129_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__6\ : label is 35;
begin
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(0),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(10),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(11),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(12),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(13),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(14),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(15),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(1),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(2),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(3),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(4),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(5),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(6),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(7),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(8),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(9),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(9),
      R => '0'
    );
\ei_V_fu_56[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(4),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(4),
      O => p_0_in(0)
    );
\ei_V_fu_56[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(14),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(10)
    );
\ei_V_fu_56[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(15),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(11)
    );
\ei_V_fu_56[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(5),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(5),
      O => p_0_in(1)
    );
\ei_V_fu_56[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(6),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(6),
      O => p_0_in(2)
    );
\ei_V_fu_56[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(7),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(7),
      O => p_0_in(3)
    );
\ei_V_fu_56[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(8),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(8),
      O => p_0_in(4)
    );
\ei_V_fu_56[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(9),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(9),
      O => p_0_in(5)
    );
\ei_V_fu_56[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(10),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(10),
      O => p_0_in(6)
    );
\ei_V_fu_56[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(11),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(11),
      O => p_0_in(7)
    );
\ei_V_fu_56[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(12),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(8)
    );
\ei_V_fu_56[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(13),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(9)
    );
\ei_V_fu_56_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(0),
      Q => ei_V_fu_56(0),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(10),
      Q => ei_V_fu_56(10),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(11),
      Q => ei_V_fu_56(11),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(1),
      Q => ei_V_fu_56(1),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(2),
      Q => ei_V_fu_56(2),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(3),
      Q => ei_V_fu_56(3),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(4),
      Q => ei_V_fu_56(4),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(5),
      Q => ei_V_fu_56(5),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(6),
      Q => ei_V_fu_56(6),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(7),
      Q => ei_V_fu_56(7),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(8),
      Q => ei_V_fu_56(8),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(9),
      Q => ei_V_fu_56(9),
      R => ei_V_fu_560
    );
flow_control_loop_pipe_no_ap_cont_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_flow_control_loop_pipe_no_ap_cont
     port map (
      D(3) => o_4_fu_129_p2(26),
      D(2) => o_4_fu_129_p2(15),
      D(1) => o_4_fu_129_p2(13),
      D(0) => o_4_fu_129_p2(6),
      Q(31) => \o_fu_60_reg_n_3_[31]\,
      Q(30) => \o_fu_60_reg_n_3_[30]\,
      Q(29) => \o_fu_60_reg_n_3_[29]\,
      Q(28) => \o_fu_60_reg_n_3_[28]\,
      Q(27) => \o_fu_60_reg_n_3_[27]\,
      Q(26) => \o_fu_60_reg_n_3_[26]\,
      Q(25) => \o_fu_60_reg_n_3_[25]\,
      Q(24) => \o_fu_60_reg_n_3_[24]\,
      Q(23) => \o_fu_60_reg_n_3_[23]\,
      Q(22) => \o_fu_60_reg_n_3_[22]\,
      Q(21) => \o_fu_60_reg_n_3_[21]\,
      Q(20) => \o_fu_60_reg_n_3_[20]\,
      Q(19) => \o_fu_60_reg_n_3_[19]\,
      Q(18) => \o_fu_60_reg_n_3_[18]\,
      Q(17) => \o_fu_60_reg_n_3_[17]\,
      Q(16) => \o_fu_60_reg_n_3_[16]\,
      Q(15) => \o_fu_60_reg_n_3_[15]\,
      Q(14) => \o_fu_60_reg_n_3_[14]\,
      Q(13) => \o_fu_60_reg_n_3_[13]\,
      Q(12) => \o_fu_60_reg_n_3_[12]\,
      Q(11) => \o_fu_60_reg_n_3_[11]\,
      Q(10) => \o_fu_60_reg_n_3_[10]\,
      Q(9) => \o_fu_60_reg_n_3_[9]\,
      Q(8) => \o_fu_60_reg_n_3_[8]\,
      Q(7) => \o_fu_60_reg_n_3_[7]\,
      Q(6) => \o_fu_60_reg_n_3_[6]\,
      Q(5) => \o_fu_60_reg_n_3_[5]\,
      Q(4) => \o_fu_60_reg_n_3_[4]\,
      Q(3) => \o_fu_60_reg_n_3_[3]\,
      Q(2) => \o_fu_60_reg_n_3_[2]\,
      Q(1) => \o_fu_60_reg_n_3_[1]\,
      Q(0) => \o_fu_60_reg_n_3_[0]\,
      SR(0) => ei_V_fu_560,
      ap_clk => ap_clk,
      ap_loop_init_reg_0 => flow_control_loop_pipe_no_ap_cont_U_n_3,
      ap_loop_init_reg_1(0) => flow_control_loop_pipe_no_ap_cont_U_n_4,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_o_3(31 downto 0) => ap_sig_allocacmp_o_3(31 downto 0),
      \ei_V_fu_56_reg[0]\ => regslice_both_out_V_U_n_7,
      icmp_ln450_fu_111_p2 => icmp_ln450_fu_111_p2,
      icmp_ln453_fu_123_p2 => icmp_ln453_fu_123_p2,
      \o_fu_60_reg[0]\ => \o_fu_60[31]_i_3_n_3\,
      \o_fu_60_reg[0]_0\ => \o_fu_60[31]_i_4_n_3\,
      \o_fu_60_reg[0]_1\ => \o_fu_60[31]_i_5_n_3\,
      \o_fu_60_reg[26]\ => flow_control_loop_pipe_no_ap_cont_U_n_6,
      \t_fu_64_reg[1]\ => flow_control_loop_pipe_no_ap_cont_U_n_9,
      \t_fu_64_reg[3]\(4) => flow_control_loop_pipe_no_ap_cont_U_n_42,
      \t_fu_64_reg[3]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_43,
      \t_fu_64_reg[3]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_44,
      \t_fu_64_reg[3]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_45,
      \t_fu_64_reg[3]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_46,
      \t_fu_64_reg[4]\(4) => \t_fu_64_reg_n_3_[4]\,
      \t_fu_64_reg[4]\(3) => \t_fu_64_reg_n_3_[3]\,
      \t_fu_64_reg[4]\(2) => \t_fu_64_reg_n_3_[2]\,
      \t_fu_64_reg[4]\(1) => \t_fu_64_reg_n_3_[1]\,
      \t_fu_64_reg[4]\(0) => \t_fu_64_reg_n_3_[0]\
    );
\icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_out_V_U_n_12,
      Q => \icmp_ln450_reg_212_pp0_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln450_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => icmp_ln450_fu_111_p2,
      Q => \icmp_ln450_reg_212_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln453_reg_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => icmp_ln453_fu_123_p2,
      Q => icmp_ln453_reg_216,
      R => '0'
    );
o_4_fu_129_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_4_fu_129_p2_carry_n_3,
      CO(2) => o_4_fu_129_p2_carry_n_4,
      CO(1) => o_4_fu_129_p2_carry_n_5,
      CO(0) => o_4_fu_129_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_o_3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_o_3(4 downto 1)
    );
\o_4_fu_129_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => o_4_fu_129_p2_carry_n_3,
      CO(3) => \o_4_fu_129_p2_carry__0_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__0_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__0_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_o_3(8 downto 5)
    );
\o_4_fu_129_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__0_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__1_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__1_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__1_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_o_3(12 downto 9)
    );
\o_4_fu_129_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__1_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__2_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__2_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__2_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_o_3(16 downto 13)
    );
\o_4_fu_129_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__2_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__3_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__3_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__3_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_o_3(20 downto 17)
    );
\o_4_fu_129_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__3_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__4_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__4_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__4_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_o_3(24 downto 21)
    );
\o_4_fu_129_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__4_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__5_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__5_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__5_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_o_3(28 downto 25)
    );
\o_4_fu_129_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_o_4_fu_129_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \o_4_fu_129_p2_carry__6_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_o_4_fu_129_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => o_4_fu_129_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_o_3(31 downto 29)
    );
\o_fu_60[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => o_4_fu_129_p2(27),
      I1 => o_4_fu_129_p2(2),
      I2 => o_4_fu_129_p2(16),
      I3 => o_4_fu_129_p2(24),
      I4 => \o_fu_60[31]_i_6_n_3\,
      O => \o_fu_60[31]_i_3_n_3\
    );
\o_fu_60[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(4),
      I1 => o_4_fu_129_p2(18),
      I2 => o_4_fu_129_p2(7),
      I3 => o_4_fu_129_p2(22),
      I4 => \o_fu_60[31]_i_7_n_3\,
      O => \o_fu_60[31]_i_4_n_3\
    );
\o_fu_60[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(14),
      I1 => o_4_fu_129_p2(25),
      I2 => o_4_fu_129_p2(23),
      I3 => \o_fu_60[31]_i_8_n_3\,
      I4 => \o_fu_60[31]_i_9_n_3\,
      O => \o_fu_60[31]_i_5_n_3\
    );
\o_fu_60[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(29),
      I1 => o_4_fu_129_p2(21),
      I2 => o_4_fu_129_p2(9),
      I3 => o_4_fu_129_p2(11),
      O => \o_fu_60[31]_i_6_n_3\
    );
\o_fu_60[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(19),
      I1 => o_4_fu_129_p2(10),
      I2 => o_4_fu_129_p2(17),
      I3 => o_4_fu_129_p2(12),
      O => \o_fu_60[31]_i_7_n_3\
    );
\o_fu_60[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(30),
      I1 => o_4_fu_129_p2(3),
      I2 => o_4_fu_129_p2(20),
      I3 => o_4_fu_129_p2(8),
      O => \o_fu_60[31]_i_8_n_3\
    );
\o_fu_60[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(31),
      I1 => o_4_fu_129_p2(5),
      I2 => o_4_fu_129_p2(28),
      I3 => o_4_fu_129_p2(1),
      O => \o_fu_60[31]_i_9_n_3\
    );
\o_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_4,
      Q => \o_fu_60_reg_n_3_[0]\,
      R => '0'
    );
\o_fu_60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(10),
      Q => \o_fu_60_reg_n_3_[10]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(11),
      Q => \o_fu_60_reg_n_3_[11]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(12),
      Q => \o_fu_60_reg_n_3_[12]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(13),
      Q => \o_fu_60_reg_n_3_[13]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(14),
      Q => \o_fu_60_reg_n_3_[14]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(15),
      Q => \o_fu_60_reg_n_3_[15]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(16),
      Q => \o_fu_60_reg_n_3_[16]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(17),
      Q => \o_fu_60_reg_n_3_[17]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(18),
      Q => \o_fu_60_reg_n_3_[18]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(19),
      Q => \o_fu_60_reg_n_3_[19]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(1),
      Q => \o_fu_60_reg_n_3_[1]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(20),
      Q => \o_fu_60_reg_n_3_[20]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(21),
      Q => \o_fu_60_reg_n_3_[21]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(22),
      Q => \o_fu_60_reg_n_3_[22]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(23),
      Q => \o_fu_60_reg_n_3_[23]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(24),
      Q => \o_fu_60_reg_n_3_[24]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(25),
      Q => \o_fu_60_reg_n_3_[25]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(26),
      Q => \o_fu_60_reg_n_3_[26]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(27),
      Q => \o_fu_60_reg_n_3_[27]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(28),
      Q => \o_fu_60_reg_n_3_[28]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(29),
      Q => \o_fu_60_reg_n_3_[29]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(2),
      Q => \o_fu_60_reg_n_3_[2]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(30),
      Q => \o_fu_60_reg_n_3_[30]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(31),
      Q => \o_fu_60_reg_n_3_[31]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(3),
      Q => \o_fu_60_reg_n_3_[3]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(4),
      Q => \o_fu_60_reg_n_3_[4]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(5),
      Q => \o_fu_60_reg_n_3_[5]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(6),
      Q => \o_fu_60_reg_n_3_[6]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(7),
      Q => \o_fu_60_reg_n_3_[7]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(8),
      Q => \o_fu_60_reg_n_3_[8]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(9),
      Q => \o_fu_60_reg_n_3_[9]\,
      R => regslice_both_out_V_U_n_8
    );
regslice_both_in0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_regslice_both
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_out_V_U_n_13,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_in0_V_U_n_5,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      D(15 downto 0) => in0_V_TDATA_int_regslice(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TVALID => in0_V_TVALID
    );
regslice_both_out_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[3]_0\(3 downto 0) => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(3 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_out_V_U_n_13,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_1\(0) => icmp_ln453_reg_2160,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_out_V_U_n_12,
      E(0) => p_6_in,
      Q(3 downto 0) => ei_V_fu_56(3 downto 0),
      SR(0) => regslice_both_out_V_U_n_8,
      \ap_CS_iter1_fsm_reg[1]\ => regslice_both_out_V_U_n_7,
      \ap_CS_iter1_fsm_reg[1]_0\ => regslice_both_in0_V_U_n_5,
      \ap_CS_iter1_fsm_reg[1]_1\ => flow_control_loop_pipe_no_ap_cont_U_n_9,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_NS_iter2_fsm(0) => ap_NS_iter2_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln450_fu_111_p2 => icmp_ln450_fu_111_p2,
      \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\ => \icmp_ln450_reg_212_reg_n_3_[0]\,
      \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\ => \icmp_ln450_reg_212_pp0_iter1_reg_reg_n_3_[0]\,
      icmp_ln453_reg_216 => icmp_ln453_reg_216,
      \o_fu_60_reg[1]\ => flow_control_loop_pipe_no_ap_cont_U_n_3,
      \o_fu_60_reg[1]_0\ => \o_fu_60[31]_i_3_n_3\,
      \o_fu_60_reg[1]_1\ => \o_fu_60[31]_i_4_n_3\,
      \o_fu_60_reg[1]_2\ => \o_fu_60[31]_i_5_n_3\,
      out_V_TDATA(3 downto 0) => out_V_TDATA(3 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID_int_regslice => out_V_TVALID_int_regslice,
      \t_fu_64_reg[4]\ => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\t_fu_64_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_46,
      Q => \t_fu_64_reg_n_3_[0]\,
      R => '0'
    );
\t_fu_64_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_45,
      Q => \t_fu_64_reg_n_3_[1]\,
      R => '0'
    );
\t_fu_64_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_44,
      Q => \t_fu_64_reg_n_3_[2]\,
      R => '0'
    );
\t_fu_64_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_43,
      Q => \t_fu_64_reg_n_3_[3]\,
      R => '0'
    );
\t_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_42,
      Q => \t_fu_64_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3 is
  port (
    in0_V_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3 is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel0 : STD_LOGIC;
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_phi_reg_pp0_iter1_ei_V_3_reg_81 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_sig_allocacmp_o_3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ei_V_fu_56 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ei_V_fu_560 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_no_ap_cont_U_n_9 : STD_LOGIC;
  signal icmp_ln450_fu_111_p2 : STD_LOGIC;
  signal \icmp_ln450_reg_212_pp0_iter1_reg_reg_n_3_[0]\ : STD_LOGIC;
  signal \icmp_ln450_reg_212_reg_n_3_[0]\ : STD_LOGIC;
  signal icmp_ln453_fu_123_p2 : STD_LOGIC;
  signal icmp_ln453_reg_216 : STD_LOGIC;
  signal icmp_ln453_reg_2160 : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal o_4_fu_129_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \o_4_fu_129_p2_carry__0_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__0_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__0_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__0_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__1_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__2_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__3_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__4_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_3\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_4\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__5_n_6\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__6_n_5\ : STD_LOGIC;
  signal \o_4_fu_129_p2_carry__6_n_6\ : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_3 : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_4 : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_5 : STD_LOGIC;
  signal o_4_fu_129_p2_carry_n_6 : STD_LOGIC;
  signal \o_fu_60[31]_i_3_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_4_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_5_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_6_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_7_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_8_n_3\ : STD_LOGIC;
  signal \o_fu_60[31]_i_9_n_3\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[0]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[10]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[11]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[12]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[13]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[14]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[15]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[16]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[17]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[18]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[19]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[1]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[20]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[21]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[22]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[23]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[24]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[25]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[26]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[27]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[28]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[29]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[2]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[30]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[31]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[3]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[4]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[5]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[6]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[7]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[8]\ : STD_LOGIC;
  signal \o_fu_60_reg_n_3_[9]\ : STD_LOGIC;
  signal out_V_TVALID_int_regslice : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_6_in : STD_LOGIC;
  signal regslice_both_in0_V_U_n_5 : STD_LOGIC;
  signal regslice_both_out_V_U_n_12 : STD_LOGIC;
  signal regslice_both_out_V_U_n_13 : STD_LOGIC;
  signal regslice_both_out_V_U_n_7 : STD_LOGIC;
  signal regslice_both_out_V_U_n_8 : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[0]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[1]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[2]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[3]\ : STD_LOGIC;
  signal \t_fu_64_reg_n_3_[4]\ : STD_LOGIC;
  signal \NLW_o_4_fu_129_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_o_4_fu_129_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ei_V_fu_56[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ei_V_fu_56[10]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ei_V_fu_56[11]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ei_V_fu_56[1]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ei_V_fu_56[2]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ei_V_fu_56[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ei_V_fu_56[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ei_V_fu_56[5]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ei_V_fu_56[6]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ei_V_fu_56[7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ei_V_fu_56[8]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ei_V_fu_56[9]_i_1\ : label is "soft_lutpair65";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of o_4_fu_129_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \o_4_fu_129_p2_carry__6\ : label is 35;
begin
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => ap_CS_iter2_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(0),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(10),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(10),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(11),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(11),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(12),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(12),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(13),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(13),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(14),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(14),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(15),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(15),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(1),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(2),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(3),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(4),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(5),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(6),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(7),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(8),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(8),
      R => '0'
    );
\ap_phi_reg_pp0_iter1_ei_V_3_reg_81_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => in0_V_TDATA_int_regslice(9),
      Q => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(9),
      R => '0'
    );
\ei_V_fu_56[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(4),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(4),
      O => p_0_in(0)
    );
\ei_V_fu_56[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(14),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(10)
    );
\ei_V_fu_56[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(15),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(11)
    );
\ei_V_fu_56[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(5),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(5),
      O => p_0_in(1)
    );
\ei_V_fu_56[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(6),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(6),
      O => p_0_in(2)
    );
\ei_V_fu_56[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(7),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(7),
      O => p_0_in(3)
    );
\ei_V_fu_56[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(8),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(8),
      O => p_0_in(4)
    );
\ei_V_fu_56[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(9),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(9),
      O => p_0_in(5)
    );
\ei_V_fu_56[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(10),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(10),
      O => p_0_in(6)
    );
\ei_V_fu_56[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ei_V_fu_56(11),
      I1 => icmp_ln453_reg_216,
      I2 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(11),
      O => p_0_in(7)
    );
\ei_V_fu_56[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(12),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(8)
    );
\ei_V_fu_56[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(13),
      I1 => icmp_ln453_reg_216,
      O => p_0_in(9)
    );
\ei_V_fu_56_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(0),
      Q => ei_V_fu_56(0),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(10),
      Q => ei_V_fu_56(10),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(11),
      Q => ei_V_fu_56(11),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(1),
      Q => ei_V_fu_56(1),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(2),
      Q => ei_V_fu_56(2),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(3),
      Q => ei_V_fu_56(3),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(4),
      Q => ei_V_fu_56(4),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(5),
      Q => ei_V_fu_56(5),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(6),
      Q => ei_V_fu_56(6),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(7),
      Q => ei_V_fu_56(7),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(8),
      Q => ei_V_fu_56(8),
      R => ei_V_fu_560
    );
\ei_V_fu_56_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_TVALID_int_regslice,
      D => p_0_in(9),
      Q => ei_V_fu_56(9),
      R => ei_V_fu_560
    );
flow_control_loop_pipe_no_ap_cont_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_flow_control_loop_pipe_no_ap_cont
     port map (
      D(3) => o_4_fu_129_p2(26),
      D(2) => o_4_fu_129_p2(15),
      D(1) => o_4_fu_129_p2(13),
      D(0) => o_4_fu_129_p2(6),
      Q(31) => \o_fu_60_reg_n_3_[31]\,
      Q(30) => \o_fu_60_reg_n_3_[30]\,
      Q(29) => \o_fu_60_reg_n_3_[29]\,
      Q(28) => \o_fu_60_reg_n_3_[28]\,
      Q(27) => \o_fu_60_reg_n_3_[27]\,
      Q(26) => \o_fu_60_reg_n_3_[26]\,
      Q(25) => \o_fu_60_reg_n_3_[25]\,
      Q(24) => \o_fu_60_reg_n_3_[24]\,
      Q(23) => \o_fu_60_reg_n_3_[23]\,
      Q(22) => \o_fu_60_reg_n_3_[22]\,
      Q(21) => \o_fu_60_reg_n_3_[21]\,
      Q(20) => \o_fu_60_reg_n_3_[20]\,
      Q(19) => \o_fu_60_reg_n_3_[19]\,
      Q(18) => \o_fu_60_reg_n_3_[18]\,
      Q(17) => \o_fu_60_reg_n_3_[17]\,
      Q(16) => \o_fu_60_reg_n_3_[16]\,
      Q(15) => \o_fu_60_reg_n_3_[15]\,
      Q(14) => \o_fu_60_reg_n_3_[14]\,
      Q(13) => \o_fu_60_reg_n_3_[13]\,
      Q(12) => \o_fu_60_reg_n_3_[12]\,
      Q(11) => \o_fu_60_reg_n_3_[11]\,
      Q(10) => \o_fu_60_reg_n_3_[10]\,
      Q(9) => \o_fu_60_reg_n_3_[9]\,
      Q(8) => \o_fu_60_reg_n_3_[8]\,
      Q(7) => \o_fu_60_reg_n_3_[7]\,
      Q(6) => \o_fu_60_reg_n_3_[6]\,
      Q(5) => \o_fu_60_reg_n_3_[5]\,
      Q(4) => \o_fu_60_reg_n_3_[4]\,
      Q(3) => \o_fu_60_reg_n_3_[3]\,
      Q(2) => \o_fu_60_reg_n_3_[2]\,
      Q(1) => \o_fu_60_reg_n_3_[1]\,
      Q(0) => \o_fu_60_reg_n_3_[0]\,
      SR(0) => ei_V_fu_560,
      ap_clk => ap_clk,
      ap_loop_init_reg_0 => flow_control_loop_pipe_no_ap_cont_U_n_3,
      ap_loop_init_reg_1(0) => flow_control_loop_pipe_no_ap_cont_U_n_4,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_o_3(31 downto 0) => ap_sig_allocacmp_o_3(31 downto 0),
      \ei_V_fu_56_reg[0]\ => regslice_both_out_V_U_n_7,
      icmp_ln450_fu_111_p2 => icmp_ln450_fu_111_p2,
      icmp_ln453_fu_123_p2 => icmp_ln453_fu_123_p2,
      \o_fu_60_reg[0]\ => \o_fu_60[31]_i_3_n_3\,
      \o_fu_60_reg[0]_0\ => \o_fu_60[31]_i_4_n_3\,
      \o_fu_60_reg[0]_1\ => \o_fu_60[31]_i_5_n_3\,
      \o_fu_60_reg[26]\ => flow_control_loop_pipe_no_ap_cont_U_n_6,
      \t_fu_64_reg[1]\ => flow_control_loop_pipe_no_ap_cont_U_n_9,
      \t_fu_64_reg[3]\(4) => flow_control_loop_pipe_no_ap_cont_U_n_42,
      \t_fu_64_reg[3]\(3) => flow_control_loop_pipe_no_ap_cont_U_n_43,
      \t_fu_64_reg[3]\(2) => flow_control_loop_pipe_no_ap_cont_U_n_44,
      \t_fu_64_reg[3]\(1) => flow_control_loop_pipe_no_ap_cont_U_n_45,
      \t_fu_64_reg[3]\(0) => flow_control_loop_pipe_no_ap_cont_U_n_46,
      \t_fu_64_reg[4]\(4) => \t_fu_64_reg_n_3_[4]\,
      \t_fu_64_reg[4]\(3) => \t_fu_64_reg_n_3_[3]\,
      \t_fu_64_reg[4]\(2) => \t_fu_64_reg_n_3_[2]\,
      \t_fu_64_reg[4]\(1) => \t_fu_64_reg_n_3_[1]\,
      \t_fu_64_reg[4]\(0) => \t_fu_64_reg_n_3_[0]\
    );
\icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_out_V_U_n_12,
      Q => \icmp_ln450_reg_212_pp0_iter1_reg_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln450_reg_212_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_6_in,
      D => icmp_ln450_fu_111_p2,
      Q => \icmp_ln450_reg_212_reg_n_3_[0]\,
      R => '0'
    );
\icmp_ln453_reg_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => icmp_ln453_fu_123_p2,
      Q => icmp_ln453_reg_216,
      R => '0'
    );
o_4_fu_129_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => o_4_fu_129_p2_carry_n_3,
      CO(2) => o_4_fu_129_p2_carry_n_4,
      CO(1) => o_4_fu_129_p2_carry_n_5,
      CO(0) => o_4_fu_129_p2_carry_n_6,
      CYINIT => ap_sig_allocacmp_o_3(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(4 downto 1),
      S(3 downto 0) => ap_sig_allocacmp_o_3(4 downto 1)
    );
\o_4_fu_129_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => o_4_fu_129_p2_carry_n_3,
      CO(3) => \o_4_fu_129_p2_carry__0_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__0_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__0_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__0_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(8 downto 5),
      S(3 downto 0) => ap_sig_allocacmp_o_3(8 downto 5)
    );
\o_4_fu_129_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__0_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__1_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__1_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__1_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(12 downto 9),
      S(3 downto 0) => ap_sig_allocacmp_o_3(12 downto 9)
    );
\o_4_fu_129_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__1_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__2_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__2_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__2_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__2_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(16 downto 13),
      S(3 downto 0) => ap_sig_allocacmp_o_3(16 downto 13)
    );
\o_4_fu_129_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__2_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__3_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__3_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__3_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(20 downto 17),
      S(3 downto 0) => ap_sig_allocacmp_o_3(20 downto 17)
    );
\o_4_fu_129_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__3_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__4_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__4_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__4_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__4_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(24 downto 21),
      S(3 downto 0) => ap_sig_allocacmp_o_3(24 downto 21)
    );
\o_4_fu_129_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__4_n_3\,
      CO(3) => \o_4_fu_129_p2_carry__5_n_3\,
      CO(2) => \o_4_fu_129_p2_carry__5_n_4\,
      CO(1) => \o_4_fu_129_p2_carry__5_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__5_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => o_4_fu_129_p2(28 downto 25),
      S(3 downto 0) => ap_sig_allocacmp_o_3(28 downto 25)
    );
\o_4_fu_129_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \o_4_fu_129_p2_carry__5_n_3\,
      CO(3 downto 2) => \NLW_o_4_fu_129_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \o_4_fu_129_p2_carry__6_n_5\,
      CO(0) => \o_4_fu_129_p2_carry__6_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_o_4_fu_129_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => o_4_fu_129_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => ap_sig_allocacmp_o_3(31 downto 29)
    );
\o_fu_60[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => o_4_fu_129_p2(27),
      I1 => o_4_fu_129_p2(2),
      I2 => o_4_fu_129_p2(16),
      I3 => o_4_fu_129_p2(24),
      I4 => \o_fu_60[31]_i_6_n_3\,
      O => \o_fu_60[31]_i_3_n_3\
    );
\o_fu_60[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(4),
      I1 => o_4_fu_129_p2(18),
      I2 => o_4_fu_129_p2(7),
      I3 => o_4_fu_129_p2(22),
      I4 => \o_fu_60[31]_i_7_n_3\,
      O => \o_fu_60[31]_i_4_n_3\
    );
\o_fu_60[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(14),
      I1 => o_4_fu_129_p2(25),
      I2 => o_4_fu_129_p2(23),
      I3 => \o_fu_60[31]_i_8_n_3\,
      I4 => \o_fu_60[31]_i_9_n_3\,
      O => \o_fu_60[31]_i_5_n_3\
    );
\o_fu_60[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(29),
      I1 => o_4_fu_129_p2(21),
      I2 => o_4_fu_129_p2(9),
      I3 => o_4_fu_129_p2(11),
      O => \o_fu_60[31]_i_6_n_3\
    );
\o_fu_60[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(19),
      I1 => o_4_fu_129_p2(10),
      I2 => o_4_fu_129_p2(17),
      I3 => o_4_fu_129_p2(12),
      O => \o_fu_60[31]_i_7_n_3\
    );
\o_fu_60[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(30),
      I1 => o_4_fu_129_p2(3),
      I2 => o_4_fu_129_p2(20),
      I3 => o_4_fu_129_p2(8),
      O => \o_fu_60[31]_i_8_n_3\
    );
\o_fu_60[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => o_4_fu_129_p2(31),
      I1 => o_4_fu_129_p2(5),
      I2 => o_4_fu_129_p2(28),
      I3 => o_4_fu_129_p2(1),
      O => \o_fu_60[31]_i_9_n_3\
    );
\o_fu_60_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_4,
      Q => \o_fu_60_reg_n_3_[0]\,
      R => '0'
    );
\o_fu_60_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(10),
      Q => \o_fu_60_reg_n_3_[10]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(11),
      Q => \o_fu_60_reg_n_3_[11]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(12),
      Q => \o_fu_60_reg_n_3_[12]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(13),
      Q => \o_fu_60_reg_n_3_[13]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(14),
      Q => \o_fu_60_reg_n_3_[14]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(15),
      Q => \o_fu_60_reg_n_3_[15]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(16),
      Q => \o_fu_60_reg_n_3_[16]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(17),
      Q => \o_fu_60_reg_n_3_[17]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(18),
      Q => \o_fu_60_reg_n_3_[18]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(19),
      Q => \o_fu_60_reg_n_3_[19]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(1),
      Q => \o_fu_60_reg_n_3_[1]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(20),
      Q => \o_fu_60_reg_n_3_[20]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(21),
      Q => \o_fu_60_reg_n_3_[21]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(22),
      Q => \o_fu_60_reg_n_3_[22]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(23),
      Q => \o_fu_60_reg_n_3_[23]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(24),
      Q => \o_fu_60_reg_n_3_[24]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(25),
      Q => \o_fu_60_reg_n_3_[25]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(26),
      Q => \o_fu_60_reg_n_3_[26]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(27),
      Q => \o_fu_60_reg_n_3_[27]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(28),
      Q => \o_fu_60_reg_n_3_[28]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(29),
      Q => \o_fu_60_reg_n_3_[29]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(2),
      Q => \o_fu_60_reg_n_3_[2]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(30),
      Q => \o_fu_60_reg_n_3_[30]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(31),
      Q => \o_fu_60_reg_n_3_[31]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(3),
      Q => \o_fu_60_reg_n_3_[3]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(4),
      Q => \o_fu_60_reg_n_3_[4]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(5),
      Q => \o_fu_60_reg_n_3_[5]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(6),
      Q => \o_fu_60_reg_n_3_[6]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(7),
      Q => \o_fu_60_reg_n_3_[7]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(8),
      Q => \o_fu_60_reg_n_3_[8]\,
      R => regslice_both_out_V_U_n_8
    );
\o_fu_60_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => o_4_fu_129_p2(9),
      Q => \o_fu_60_reg_n_3_[9]\,
      R => regslice_both_out_V_U_n_8
    );
regslice_both_in0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_regslice_both
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_out_V_U_n_13,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_in0_V_U_n_5,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      D(15 downto 0) => in0_V_TDATA_int_regslice(15 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TVALID => in0_V_TVALID
    );
regslice_both_out_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[3]_0\(3 downto 0) => ap_phi_reg_pp0_iter1_ei_V_3_reg_81(3 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel0 => B_V_data_1_sel0,
      B_V_data_1_sel_rd_reg_0 => regslice_both_out_V_U_n_13,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_1\(0) => icmp_ln453_reg_2160,
      \B_V_data_1_state_reg[1]_0\ => regslice_both_out_V_U_n_12,
      E(0) => p_6_in,
      Q(3 downto 0) => ei_V_fu_56(3 downto 0),
      SR(0) => regslice_both_out_V_U_n_8,
      \ap_CS_iter1_fsm_reg[1]\ => regslice_both_out_V_U_n_7,
      \ap_CS_iter1_fsm_reg[1]_0\ => regslice_both_in0_V_U_n_5,
      \ap_CS_iter1_fsm_reg[1]_1\ => flow_control_loop_pipe_no_ap_cont_U_n_9,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_NS_iter2_fsm(0) => ap_NS_iter2_fsm(1),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      icmp_ln450_fu_111_p2 => icmp_ln450_fu_111_p2,
      \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]\ => \icmp_ln450_reg_212_reg_n_3_[0]\,
      \icmp_ln450_reg_212_pp0_iter1_reg_reg[0]_0\ => \icmp_ln450_reg_212_pp0_iter1_reg_reg_n_3_[0]\,
      icmp_ln453_reg_216 => icmp_ln453_reg_216,
      \o_fu_60_reg[1]\ => flow_control_loop_pipe_no_ap_cont_U_n_3,
      \o_fu_60_reg[1]_0\ => \o_fu_60[31]_i_3_n_3\,
      \o_fu_60_reg[1]_1\ => \o_fu_60[31]_i_4_n_3\,
      \o_fu_60_reg[1]_2\ => \o_fu_60[31]_i_5_n_3\,
      out_V_TDATA(3 downto 0) => out_V_TDATA(3 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID_int_regslice => out_V_TVALID_int_regslice,
      \t_fu_64_reg[4]\ => flow_control_loop_pipe_no_ap_cont_U_n_6
    );
\t_fu_64_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_46,
      Q => \t_fu_64_reg_n_3_[0]\,
      R => '0'
    );
\t_fu_64_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_45,
      Q => \t_fu_64_reg_n_3_[1]\,
      R => '0'
    );
\t_fu_64_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_44,
      Q => \t_fu_64_reg_n_3_[2]\,
      R => '0'
    );
\t_fu_64_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_43,
      Q => \t_fu_64_reg_n_3_[3]\,
      R => '0'
    );
\t_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln453_reg_2160,
      D => flow_control_loop_pipe_no_ap_cont_U_n_42,
      Q => \t_fu_64_reg_n_3_[4]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_0 is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_0 is
begin
StreamingFIFO_0_StreamingFIFO_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_1 is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_1 is
begin
StreamingFIFO_1_StreamingFIFO_1: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl__parameterized0\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(7 downto 0) => in0_V_TDATA(7 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_2 is
  port (
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_2 is
begin
StreamingFIFO_2_StreamingFIFO_2: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Q_srl__parameterized1\
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_Thresholding_Batch is
  port (
    ap_CS_iter2_fsm_state3 : out STD_LOGIC;
    \icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_state : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \ap_CS_iter2_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_iter2_fsm_reg[1]_1\ : out STD_LOGIC;
    \q0_reg[1]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_Thresholding_Batch_fu_52_ap_start_reg : in STD_LOGIC;
    out_V_TREADY_int_regslice : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in0_V_TVALID_int_regslice : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \B_V_data_1_state_reg[1]\ : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    B_V_data_1_sel : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    \r_V_reg_498_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_1_reg_503_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_2_reg_508_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_3_reg_513_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_4_reg_518_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_5_reg_523_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_6_reg_528_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \r_V_7_reg_533_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_Thresholding_Batch;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_Thresholding_Batch is
  signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
  signal \^ap_cs_iter2_fsm_state3\ : STD_LOGIC;
  signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_in0_V_TREADY : STD_LOGIC;
  signal i_fu_106 : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[0]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[1]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[2]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[3]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[4]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[5]\ : STD_LOGIC;
  signal \i_fu_106_reg_n_3_[6]\ : STD_LOGIC;
  signal icmp_ln1039_1_fu_382_p2 : STD_LOGIC;
  signal icmp_ln1039_2_fu_393_p2 : STD_LOGIC;
  signal icmp_ln1039_3_fu_404_p2 : STD_LOGIC;
  signal icmp_ln1039_4_fu_415_p2 : STD_LOGIC;
  signal icmp_ln1039_5_fu_426_p2 : STD_LOGIC;
  signal icmp_ln1039_6_fu_437_p2 : STD_LOGIC;
  signal icmp_ln1039_7_fu_448_p2 : STD_LOGIC;
  signal icmp_ln1039_fu_371_p2 : STD_LOGIC;
  signal icmp_ln295_reg_494 : STD_LOGIC;
  signal \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\ : STD_LOGIC;
  signal nf_1_fu_1020 : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_10_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_13_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_14_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_15_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_16_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_17_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_4_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_5_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102[0]_i_6_n_3\ : STD_LOGIC;
  signal nf_1_fu_102_reg : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \nf_1_fu_102_reg[0]_i_11_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_11_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_11_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_11_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_12_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_12_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_12_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_18_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_18_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_18_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_18_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_19_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_19_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_20_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_20_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_20_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_20_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_21_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_21_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_21_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_3_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_8_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_8_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_8_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_8_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_9_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_9_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_9_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[0]_i_9_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[12]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[20]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[24]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[28]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[4]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \nf_1_fu_102_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \nf_1_fu_102_reg__0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal nf_fu_346_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_ZL7threshs_0_U_n_10 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_11 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_12 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_13 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_14 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_15 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_16 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_17 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_18 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_19 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_4 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_5 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_6 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_7 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_8 : STD_LOGIC;
  signal p_ZL7threshs_0_U_n_9 : STD_LOGIC;
  signal p_ZL7threshs_0_ce0 : STD_LOGIC;
  signal r_V_1_reg_503 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_1_reg_503_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_2_reg_508 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_2_reg_508_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_3_reg_513 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_3_reg_513_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_4_reg_518 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_4_reg_518_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_5_reg_523 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_5_reg_523_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_6_reg_528 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_6_reg_528_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_7_reg_533 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_7_reg_533_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_reg_498 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal r_V_reg_498_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln1039_1_fu_382_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_1_fu_382_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_2_fu_393_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_2_fu_393_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_3_fu_404_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_3_fu_404_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_4_fu_415_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_4_fu_415_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_5_fu_426_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_5_fu_426_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_6_fu_437_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_6_fu_437_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_7_fu_448_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_7_fu_448_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln1039_fu_371_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_icmp_ln1039_fu_371_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_nf_1_fu_102_reg[0]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_nf_1_fu_102_reg[0]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_nf_1_fu_102_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of B_V_data_1_sel_wr_i_1 : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \B_V_data_1_state[0]_i_2__0\ : label is "soft_lutpair103";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \ap_CS_iter1_fsm_reg[1]\ : label is "ap_ST_iter1_fsm_state0:01,ap_ST_iter1_fsm_state2:10";
  attribute SOFT_HLUTNM of \ap_CS_iter2_fsm[1]_i_1\ : label is "soft_lutpair103";
  attribute FSM_ENCODED_STATES of \ap_CS_iter2_fsm_reg[1]\ : label is "ap_ST_iter2_fsm_state0:01,ap_ST_iter2_fsm_state3:10";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_2 : label is "soft_lutpair104";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_11\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_12\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_18\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_19\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_20\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_21\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_8\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[0]_i_9\ : label is 35;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \nf_1_fu_102_reg[8]_i_1\ : label is 11;
begin
  ap_CS_iter2_fsm_state3 <= \^ap_cs_iter2_fsm_state3\;
  \icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\ <= \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\;
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7F0080"
    )
        port map (
      I0 => \^ap_cs_iter2_fsm_state3\,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(1),
      I3 => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      I4 => B_V_data_1_sel_wr,
      O => \ap_CS_iter2_fsm_reg[1]_1\
    );
\B_V_data_1_state[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \^ap_cs_iter2_fsm_state3\,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(1),
      I3 => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      O => \ap_CS_iter2_fsm_reg[1]_0\
    );
\ap_CS_iter1_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter1_fsm(1),
      Q => ap_CS_iter1_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_iter2_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF002A"
    )
        port map (
      I0 => \^ap_cs_iter2_fsm_state3\,
      I1 => out_V_TREADY_int_regslice,
      I2 => Q(1),
      I3 => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      I4 => ap_CS_iter1_fsm_state2,
      O => ap_NS_iter2_fsm(1)
    );
\ap_CS_iter2_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_iter2_fsm(1),
      Q => \^ap_cs_iter2_fsm_state3\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8A8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => p_ZL7threshs_0_ce0,
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15FF"
    )
        port map (
      I0 => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      I1 => Q(1),
      I2 => out_V_TREADY_int_regslice,
      I3 => \^ap_cs_iter2_fsm_state3\,
      O => ap_loop_exit_ready_pp0_iter2_reg_i_2_n_3
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_3,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_flow_control_loop_pipe_sequential_init
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_state(0) => B_V_data_1_state(0),
      \B_V_data_1_state_reg[1]\ => \B_V_data_1_state_reg[1]\,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_3,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_4,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_5,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_6,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      E(0) => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      Q(6) => \i_fu_106_reg_n_3_[6]\,
      Q(5) => \i_fu_106_reg_n_3_[5]\,
      Q(4) => \i_fu_106_reg_n_3_[4]\,
      Q(3) => \i_fu_106_reg_n_3_[3]\,
      Q(2) => \i_fu_106_reg_n_3_[2]\,
      Q(1) => \i_fu_106_reg_n_3_[1]\,
      Q(0) => \i_fu_106_reg_n_3_[0]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[2]_1\(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[2]_2\ => \^ap_cs_iter2_fsm_state3\,
      \ap_CS_fsm_reg[2]_3\ => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_NS_iter1_fsm(0) => ap_NS_iter1_fsm(1),
      ap_clk => ap_clk,
      ap_done_cache_reg_0(0) => D(0),
      ap_done_cache_reg_1 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => flow_control_loop_pipe_sequential_init_U_n_19,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_loop_init_int_reg_0(0) => i_fu_106,
      ap_loop_init_int_reg_1 => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Thresholding_Batch_fu_52_ap_start_reg => grp_Thresholding_Batch_fu_52_ap_start_reg,
      icmp_ln295_reg_494 => icmp_ln295_reg_494,
      \icmp_ln295_reg_494_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_20,
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \nf_1_fu_102_reg[0]\ => \nf_1_fu_102[0]_i_4_n_3\,
      \nf_1_fu_102_reg[0]_0\ => \nf_1_fu_102[0]_i_5_n_3\,
      \nf_1_fu_102_reg[0]_1\ => \nf_1_fu_102[0]_i_6_n_3\,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
\i_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \i_fu_106_reg_n_3_[0]\,
      R => '0'
    );
\i_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \i_fu_106_reg_n_3_[1]\,
      R => '0'
    );
\i_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \i_fu_106_reg_n_3_[2]\,
      R => '0'
    );
\i_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \i_fu_106_reg_n_3_[3]\,
      R => '0'
    );
\i_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \i_fu_106_reg_n_3_[4]\,
      R => '0'
    );
\i_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \i_fu_106_reg_n_3_[5]\,
      R => '0'
    );
\i_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_106,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \i_fu_106_reg_n_3_[6]\,
      R => '0'
    );
icmp_ln1039_1_fu_382_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_1_fu_382_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_1_fu_382_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_13,
      O(3 downto 2) => NLW_icmp_ln1039_1_fu_382_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(1),
      O(0) => NLW_icmp_ln1039_1_fu_382_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_5
    );
icmp_ln1039_2_fu_393_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_2_fu_393_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_2_fu_393_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_14,
      O(3 downto 2) => NLW_icmp_ln1039_2_fu_393_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(2),
      O(0) => NLW_icmp_ln1039_2_fu_393_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_6
    );
icmp_ln1039_3_fu_404_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_3_fu_404_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_3_fu_404_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_15,
      O(3 downto 2) => NLW_icmp_ln1039_3_fu_404_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(3),
      O(0) => NLW_icmp_ln1039_3_fu_404_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_7
    );
icmp_ln1039_4_fu_415_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_4_fu_415_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_4_fu_415_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_16,
      O(3 downto 2) => NLW_icmp_ln1039_4_fu_415_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(4),
      O(0) => NLW_icmp_ln1039_4_fu_415_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_8
    );
icmp_ln1039_5_fu_426_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_5_fu_426_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_5_fu_426_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_17,
      O(3 downto 2) => NLW_icmp_ln1039_5_fu_426_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(5),
      O(0) => NLW_icmp_ln1039_5_fu_426_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_9
    );
icmp_ln1039_6_fu_437_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_6_fu_437_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_6_fu_437_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_18,
      O(3 downto 2) => NLW_icmp_ln1039_6_fu_437_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(6),
      O(0) => NLW_icmp_ln1039_6_fu_437_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_10
    );
icmp_ln1039_7_fu_448_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_7_fu_448_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_7_fu_448_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_19,
      O(3 downto 2) => NLW_icmp_ln1039_7_fu_448_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(7),
      O(0) => NLW_icmp_ln1039_7_fu_448_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_11
    );
icmp_ln1039_fu_371_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 1) => NLW_icmp_ln1039_fu_371_p2_carry_CO_UNCONNECTED(3 downto 1),
      CO(0) => icmp_ln1039_fu_371_p2,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_ZL7threshs_0_U_n_12,
      O(3 downto 2) => NLW_icmp_ln1039_fu_371_p2_carry_O_UNCONNECTED(3 downto 2),
      O(1) => \q0_reg[1]\(0),
      O(0) => NLW_icmp_ln1039_fu_371_p2_carry_O_UNCONNECTED(0),
      S(3 downto 1) => B"001",
      S(0) => p_ZL7threshs_0_U_n_4
    );
\icmp_ln295_reg_494_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => icmp_ln295_reg_494,
      Q => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      R => '0'
    );
\icmp_ln295_reg_494_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => icmp_ln295_reg_494,
      R => '0'
    );
\nf_1_fu_102[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_346_p2(20),
      I1 => nf_fu_346_p2(21),
      I2 => nf_fu_346_p2(22),
      I3 => nf_fu_346_p2(23),
      O => \nf_1_fu_102[0]_i_10_n_3\
    );
\nf_1_fu_102[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => nf_fu_346_p2(28),
      I1 => nf_fu_346_p2(29),
      I2 => nf_fu_346_p2(31),
      I3 => nf_fu_346_p2(30),
      O => \nf_1_fu_102[0]_i_13_n_3\
    );
\nf_1_fu_102[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => nf_fu_346_p2(12),
      I1 => nf_fu_346_p2(13),
      I2 => nf_fu_346_p2(14),
      I3 => nf_fu_346_p2(15),
      I4 => icmp_ln295_reg_494,
      I5 => \nf_1_fu_102_reg__0\(0),
      O => \nf_1_fu_102[0]_i_14_n_3\
    );
\nf_1_fu_102[0]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => nf_fu_346_p2(3),
      I1 => nf_fu_346_p2(2),
      I2 => nf_fu_346_p2(1),
      O => \nf_1_fu_102[0]_i_15_n_3\
    );
\nf_1_fu_102[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => nf_fu_346_p2(7),
      I1 => nf_fu_346_p2(6),
      I2 => nf_fu_346_p2(4),
      I3 => nf_fu_346_p2(5),
      O => \nf_1_fu_102[0]_i_16_n_3\
    );
\nf_1_fu_102[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => nf_fu_346_p2(11),
      I1 => nf_fu_346_p2(10),
      I2 => nf_fu_346_p2(9),
      I3 => nf_fu_346_p2(8),
      O => \nf_1_fu_102[0]_i_17_n_3\
    );
\nf_1_fu_102[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA2A2A2"
    )
        port map (
      I0 => ap_CS_iter1_fsm_state2,
      I1 => \^ap_cs_iter2_fsm_state3\,
      I2 => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      I3 => Q(1),
      I4 => out_V_TREADY_int_regslice,
      I5 => icmp_ln295_reg_494,
      O => nf_1_fu_1020
    );
\nf_1_fu_102[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_346_p2(19),
      I1 => nf_fu_346_p2(18),
      I2 => nf_fu_346_p2(17),
      I3 => nf_fu_346_p2(16),
      I4 => \nf_1_fu_102[0]_i_10_n_3\,
      O => \nf_1_fu_102[0]_i_4_n_3\
    );
\nf_1_fu_102[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => nf_fu_346_p2(27),
      I1 => nf_fu_346_p2(26),
      I2 => nf_fu_346_p2(25),
      I3 => nf_fu_346_p2(24),
      I4 => \nf_1_fu_102[0]_i_13_n_3\,
      O => \nf_1_fu_102[0]_i_5_n_3\
    );
\nf_1_fu_102[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \nf_1_fu_102[0]_i_14_n_3\,
      I1 => p_ZL7threshs_0_ce0,
      I2 => \nf_1_fu_102[0]_i_15_n_3\,
      I3 => \nf_1_fu_102[0]_i_16_n_3\,
      I4 => \nf_1_fu_102[0]_i_17_n_3\,
      O => \nf_1_fu_102[0]_i_6_n_3\
    );
\nf_1_fu_102[0]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \nf_1_fu_102_reg__0\(0),
      O => nf_fu_346_p2(0)
    );
\nf_1_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[0]_i_3_n_10\,
      Q => \nf_1_fu_102_reg__0\(0),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[0]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_12_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_11_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_11_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_11_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_11_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(28 downto 25),
      S(3 downto 0) => \nf_1_fu_102_reg__0\(28 downto 25)
    );
\nf_1_fu_102_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_8_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_12_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_12_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_12_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_12_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(24 downto 21),
      S(3 downto 0) => \nf_1_fu_102_reg__0\(24 downto 21)
    );
\nf_1_fu_102_reg[0]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_21_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_18_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_18_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_18_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_18_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(12 downto 9),
      S(3 downto 0) => \nf_1_fu_102_reg__0\(12 downto 9)
    );
\nf_1_fu_102_reg[0]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_11_n_3\,
      CO(3 downto 2) => \NLW_nf_1_fu_102_reg[0]_i_19_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \nf_1_fu_102_reg[0]_i_19_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_19_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_nf_1_fu_102_reg[0]_i_19_O_UNCONNECTED\(3),
      O(2 downto 0) => nf_fu_346_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \nf_1_fu_102_reg__0\(31 downto 29)
    );
\nf_1_fu_102_reg[0]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_1_fu_102_reg[0]_i_20_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_20_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_20_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_20_n_6\,
      CYINIT => \nf_1_fu_102_reg__0\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(4 downto 1),
      S(3 downto 0) => nf_1_fu_102_reg(4 downto 1)
    );
\nf_1_fu_102_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_20_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_21_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_21_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_21_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_21_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(8 downto 5),
      S(3 downto 2) => \nf_1_fu_102_reg__0\(8 downto 7),
      S(1 downto 0) => nf_1_fu_102_reg(6 downto 5)
    );
\nf_1_fu_102_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \nf_1_fu_102_reg[0]_i_3_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_3_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_3_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_3_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \nf_1_fu_102_reg[0]_i_3_n_7\,
      O(2) => \nf_1_fu_102_reg[0]_i_3_n_8\,
      O(1) => \nf_1_fu_102_reg[0]_i_3_n_9\,
      O(0) => \nf_1_fu_102_reg[0]_i_3_n_10\,
      S(3 downto 1) => nf_1_fu_102_reg(3 downto 1),
      S(0) => nf_fu_346_p2(0)
    );
\nf_1_fu_102_reg[0]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_9_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_8_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_8_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_8_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_8_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(20 downto 17),
      S(3 downto 0) => \nf_1_fu_102_reg__0\(20 downto 17)
    );
\nf_1_fu_102_reg[0]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_18_n_3\,
      CO(3) => \nf_1_fu_102_reg[0]_i_9_n_3\,
      CO(2) => \nf_1_fu_102_reg[0]_i_9_n_4\,
      CO(1) => \nf_1_fu_102_reg[0]_i_9_n_5\,
      CO(0) => \nf_1_fu_102_reg[0]_i_9_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => nf_fu_346_p2(16 downto 13),
      S(3 downto 0) => \nf_1_fu_102_reg__0\(16 downto 13)
    );
\nf_1_fu_102_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[8]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(10),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[8]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(11),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[12]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(12),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[8]_i_1_n_3\,
      CO(3) => \nf_1_fu_102_reg[12]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[12]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[12]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[12]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[12]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[12]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[12]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[12]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(15 downto 12)
    );
\nf_1_fu_102_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[12]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(13),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[12]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(14),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[12]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(15),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[16]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(16),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[12]_i_1_n_3\,
      CO(3) => \nf_1_fu_102_reg[16]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[16]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[16]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[16]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[16]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[16]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[16]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[16]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(19 downto 16)
    );
\nf_1_fu_102_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[16]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(17),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[16]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(18),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[16]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(19),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[0]_i_3_n_9\,
      Q => nf_1_fu_102_reg(1),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[20]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(20),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[16]_i_1_n_3\,
      CO(3) => \nf_1_fu_102_reg[20]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[20]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[20]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[20]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[20]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[20]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[20]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[20]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(23 downto 20)
    );
\nf_1_fu_102_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[20]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(21),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[20]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(22),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[20]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(23),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[24]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(24),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[20]_i_1_n_3\,
      CO(3) => \nf_1_fu_102_reg[24]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[24]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[24]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[24]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[24]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[24]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[24]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[24]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(27 downto 24)
    );
\nf_1_fu_102_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[24]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(25),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[24]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(26),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[24]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(27),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[28]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(28),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[24]_i_1_n_3\,
      CO(3) => \NLW_nf_1_fu_102_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \nf_1_fu_102_reg[28]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[28]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[28]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[28]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[28]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[28]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[28]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(31 downto 28)
    );
\nf_1_fu_102_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[28]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(29),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[0]_i_3_n_8\,
      Q => nf_1_fu_102_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[28]_i_1_n_8\,
      Q => \nf_1_fu_102_reg__0\(30),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[28]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(31),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[0]_i_3_n_7\,
      Q => nf_1_fu_102_reg(3),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[4]_i_1_n_10\,
      Q => nf_1_fu_102_reg(4),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[0]_i_3_n_3\,
      CO(3) => \nf_1_fu_102_reg[4]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[4]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[4]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[4]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[4]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[4]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[4]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[4]_i_1_n_10\,
      S(3) => \nf_1_fu_102_reg__0\(7),
      S(2 downto 0) => nf_1_fu_102_reg(6 downto 4)
    );
\nf_1_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[4]_i_1_n_9\,
      Q => nf_1_fu_102_reg(5),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[4]_i_1_n_8\,
      Q => nf_1_fu_102_reg(6),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[4]_i_1_n_7\,
      Q => \nf_1_fu_102_reg__0\(7),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[8]_i_1_n_10\,
      Q => \nf_1_fu_102_reg__0\(8),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
\nf_1_fu_102_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \nf_1_fu_102_reg[4]_i_1_n_3\,
      CO(3) => \nf_1_fu_102_reg[8]_i_1_n_3\,
      CO(2) => \nf_1_fu_102_reg[8]_i_1_n_4\,
      CO(1) => \nf_1_fu_102_reg[8]_i_1_n_5\,
      CO(0) => \nf_1_fu_102_reg[8]_i_1_n_6\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \nf_1_fu_102_reg[8]_i_1_n_7\,
      O(2) => \nf_1_fu_102_reg[8]_i_1_n_8\,
      O(1) => \nf_1_fu_102_reg[8]_i_1_n_9\,
      O(0) => \nf_1_fu_102_reg[8]_i_1_n_10\,
      S(3 downto 0) => \nf_1_fu_102_reg__0\(11 downto 8)
    );
\nf_1_fu_102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => nf_1_fu_1020,
      D => \nf_1_fu_102_reg[8]_i_1_n_9\,
      Q => \nf_1_fu_102_reg__0\(9),
      R => flow_control_loop_pipe_sequential_init_U_n_15
    );
p_ZL7threshs_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_Thresholding_Batch_p_ZL7threshs_0_ROM_2P_LUTRAM_1R
     port map (
      \B_V_data_1_payload_A_reg[1]\(1 downto 0) => r_V_1_reg_503_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[2]\(1 downto 0) => r_V_2_reg_508_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[3]\(1 downto 0) => r_V_3_reg_513_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[4]\(1 downto 0) => r_V_4_reg_518_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[5]\(1 downto 0) => r_V_5_reg_523_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[6]\(1 downto 0) => r_V_6_reg_528_pp0_iter1_reg(7 downto 6),
      \B_V_data_1_payload_A_reg[7]\(1 downto 0) => r_V_7_reg_533_pp0_iter1_reg(7 downto 6),
      DI(0) => p_ZL7threshs_0_U_n_12,
      E(0) => p_ZL7threshs_0_ce0,
      Q(1 downto 0) => r_V_reg_498_pp0_iter1_reg(7 downto 6),
      S(0) => p_ZL7threshs_0_U_n_4,
      ap_CS_iter1_fsm_state2 => ap_CS_iter1_fsm_state2,
      ap_clk => ap_clk,
      \out\(5 downto 0) => nf_1_fu_102_reg(6 downto 1),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \q0_reg[1]_0\(0) => p_ZL7threshs_0_U_n_5,
      \q0_reg[1]_1\(0) => p_ZL7threshs_0_U_n_6,
      \q0_reg[1]_10\(0) => p_ZL7threshs_0_U_n_16,
      \q0_reg[1]_11\(0) => p_ZL7threshs_0_U_n_17,
      \q0_reg[1]_12\(0) => p_ZL7threshs_0_U_n_18,
      \q0_reg[1]_13\(0) => p_ZL7threshs_0_U_n_19,
      \q0_reg[1]_14\(0) => Q(1),
      \q0_reg[1]_15\ => \^icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\,
      \q0_reg[1]_16\ => \^ap_cs_iter2_fsm_state3\,
      \q0_reg[1]_2\(0) => p_ZL7threshs_0_U_n_7,
      \q0_reg[1]_3\(0) => p_ZL7threshs_0_U_n_8,
      \q0_reg[1]_4\(0) => p_ZL7threshs_0_U_n_9,
      \q0_reg[1]_5\(0) => p_ZL7threshs_0_U_n_10,
      \q0_reg[1]_6\(0) => p_ZL7threshs_0_U_n_11,
      \q0_reg[1]_7\(0) => p_ZL7threshs_0_U_n_13,
      \q0_reg[1]_8\(0) => p_ZL7threshs_0_U_n_14,
      \q0_reg[1]_9\(0) => p_ZL7threshs_0_U_n_15
    );
\r_V_1_reg_503_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_1_reg_503(6),
      Q => r_V_1_reg_503_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_1_reg_503_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_1_reg_503(7),
      Q => r_V_1_reg_503_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_1_reg_503_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_1_reg_503_reg[7]_0\(0),
      Q => r_V_1_reg_503(6),
      R => '0'
    );
\r_V_1_reg_503_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_1_reg_503_reg[7]_0\(1),
      Q => r_V_1_reg_503(7),
      R => '0'
    );
\r_V_2_reg_508_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_2_reg_508(6),
      Q => r_V_2_reg_508_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_2_reg_508_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_2_reg_508(7),
      Q => r_V_2_reg_508_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_2_reg_508_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_2_reg_508_reg[7]_0\(0),
      Q => r_V_2_reg_508(6),
      R => '0'
    );
\r_V_2_reg_508_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_2_reg_508_reg[7]_0\(1),
      Q => r_V_2_reg_508(7),
      R => '0'
    );
\r_V_3_reg_513_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_3_reg_513(6),
      Q => r_V_3_reg_513_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_3_reg_513_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_3_reg_513(7),
      Q => r_V_3_reg_513_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_3_reg_513_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_3_reg_513_reg[7]_0\(0),
      Q => r_V_3_reg_513(6),
      R => '0'
    );
\r_V_3_reg_513_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_3_reg_513_reg[7]_0\(1),
      Q => r_V_3_reg_513(7),
      R => '0'
    );
\r_V_4_reg_518_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_4_reg_518(6),
      Q => r_V_4_reg_518_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_4_reg_518_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_4_reg_518(7),
      Q => r_V_4_reg_518_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_4_reg_518_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_4_reg_518_reg[7]_0\(0),
      Q => r_V_4_reg_518(6),
      R => '0'
    );
\r_V_4_reg_518_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_4_reg_518_reg[7]_0\(1),
      Q => r_V_4_reg_518(7),
      R => '0'
    );
\r_V_5_reg_523_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_5_reg_523(6),
      Q => r_V_5_reg_523_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_5_reg_523_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_5_reg_523(7),
      Q => r_V_5_reg_523_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_5_reg_523_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_5_reg_523_reg[7]_0\(0),
      Q => r_V_5_reg_523(6),
      R => '0'
    );
\r_V_5_reg_523_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_5_reg_523_reg[7]_0\(1),
      Q => r_V_5_reg_523(7),
      R => '0'
    );
\r_V_6_reg_528_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_6_reg_528(6),
      Q => r_V_6_reg_528_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_6_reg_528_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_6_reg_528(7),
      Q => r_V_6_reg_528_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_6_reg_528_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_6_reg_528_reg[7]_0\(0),
      Q => r_V_6_reg_528(6),
      R => '0'
    );
\r_V_6_reg_528_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_6_reg_528_reg[7]_0\(1),
      Q => r_V_6_reg_528(7),
      R => '0'
    );
\r_V_7_reg_533_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_7_reg_533(6),
      Q => r_V_7_reg_533_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_7_reg_533_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_7_reg_533(7),
      Q => r_V_7_reg_533_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_7_reg_533_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_7_reg_533_reg[7]_0\(0),
      Q => r_V_7_reg_533(6),
      R => '0'
    );
\r_V_7_reg_533_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_7_reg_533_reg[7]_0\(1),
      Q => r_V_7_reg_533(7),
      R => '0'
    );
\r_V_reg_498_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_reg_498(6),
      Q => r_V_reg_498_pp0_iter1_reg(6),
      R => '0'
    );
\r_V_reg_498_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_ZL7threshs_0_ce0,
      D => r_V_reg_498(7),
      Q => r_V_reg_498_pp0_iter1_reg(7),
      R => '0'
    );
\r_V_reg_498_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_reg_498_reg[7]_0\(0),
      Q => r_V_reg_498(6),
      R => '0'
    );
\r_V_reg_498_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_Thresholding_Batch_fu_52_in0_V_TREADY,
      D => \r_V_reg_498_reg[7]_0\(1),
      Q => r_V_reg_498(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_dwidth_converter_v1_1_26_axis_dwidth_converter is
  port (
    \state_reg[0]\ : out STD_LOGIC;
    \state_reg[1]\ : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_axis_tready : in STD_LOGIC;
    aclk : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_dwidth_converter_v1_1_26_axis_dwidth_converter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_dwidth_converter_v1_1_26_axis_dwidth_converter is
  signal areset_r : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
begin
areset_r_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => aresetn,
      O => p_0_in
    );
areset_r_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => p_0_in,
      Q => areset_r,
      R => '0'
    );
\gen_upsizer_conversion.axisc_upsizer_0\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_dwidth_converter_v1_1_26_axisc_upsizer
     port map (
      E(0) => \state_reg[0]\,
      aclk => aclk,
      areset_r => areset_r,
      m_axis_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      m_axis_tready => m_axis_tready,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      \state_reg[1]_0\ => \state_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock is
  port (
    \tvalid_pipe0_reg[1]_0\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock is
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal strm0_incr_en : STD_LOGIC;
  signal \tvalid_pipe0[0]_i_1_n_3\ : STD_LOGIC;
  signal \tvalid_pipe0[1]_i_1_n_3\ : STD_LOGIC;
  signal \^tvalid_pipe0_reg[1]_0\ : STD_LOGIC;
  signal \use_ram.strm0_addr0\ : STD_LOGIC;
  signal \use_ram.strm0_addr[7]_i_3_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr[7]_i_4_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr[7]_i_5_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tvalid_pipe0[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \tvalid_pipe0[1]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[0]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[2]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[3]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[4]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[7]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[7]_i_3\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[7]_i_4\ : label is "soft_lutpair255";
begin
  \tvalid_pipe0_reg[1]_0\ <= \^tvalid_pipe0_reg[1]_0\;
\tvalid_pipe0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => \^tvalid_pipe0_reg[1]_0\,
      I2 => p_2_in(1),
      I3 => aresetn,
      O => \tvalid_pipe0[0]_i_1_n_3\
    );
\tvalid_pipe0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F400"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => \^tvalid_pipe0_reg[1]_0\,
      I2 => p_2_in(1),
      I3 => aresetn,
      O => \tvalid_pipe0[1]_i_1_n_3\
    );
\tvalid_pipe0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[0]_i_1_n_3\,
      Q => p_2_in(1),
      R => '0'
    );
\tvalid_pipe0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[1]_i_1_n_3\,
      Q => \^tvalid_pipe0_reg[1]_0\,
      R => '0'
    );
\use_ram.sdp.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp
     port map (
      Q(7 downto 0) => \use_ram.strm0_addr_reg\(7 downto 0),
      aclk => aclk,
      m_axis_0_tdata(255 downto 0) => m_axis_0_tdata(255 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      mem_reg_3_0 => \^tvalid_pipe0_reg[1]_0\,
      strm0_incr_en => strm0_incr_en
    );
\use_ram.strm0_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      O => p_0_in(0)
    );
\use_ram.strm0_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      O => p_0_in(1)
    );
\use_ram.strm0_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(2),
      O => p_0_in(2)
    );
\use_ram.strm0_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(1),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(2),
      I3 => \use_ram.strm0_addr_reg\(3),
      O => p_0_in(3)
    );
\use_ram.strm0_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(2),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(3),
      I4 => \use_ram.strm0_addr_reg\(4),
      O => p_0_in(4)
    );
\use_ram.strm0_addr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(3),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(0),
      I3 => \use_ram.strm0_addr_reg\(2),
      I4 => \use_ram.strm0_addr_reg\(4),
      I5 => \use_ram.strm0_addr_reg\(5),
      O => p_0_in(5)
    );
\use_ram.strm0_addr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \use_ram.strm0_addr[7]_i_5_n_3\,
      I1 => \use_ram.strm0_addr_reg\(6),
      O => p_0_in(6)
    );
\use_ram.strm0_addr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B000FFFF"
    )
        port map (
      I0 => m_axis_0_tready,
      I1 => \^tvalid_pipe0_reg[1]_0\,
      I2 => \use_ram.strm0_addr[7]_i_3_n_3\,
      I3 => \use_ram.strm0_addr[7]_i_4_n_3\,
      I4 => aresetn,
      O => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \use_ram.strm0_addr[7]_i_5_n_3\,
      I1 => \use_ram.strm0_addr_reg\(6),
      I2 => \use_ram.strm0_addr_reg\(7),
      O => p_0_in(7)
    );
\use_ram.strm0_addr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(1),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(3),
      I3 => \use_ram.strm0_addr_reg\(2),
      O => \use_ram.strm0_addr[7]_i_3_n_3\
    );
\use_ram.strm0_addr[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(7),
      I1 => \use_ram.strm0_addr_reg\(6),
      I2 => \use_ram.strm0_addr_reg\(5),
      I3 => \use_ram.strm0_addr_reg\(4),
      O => \use_ram.strm0_addr[7]_i_4_n_3\
    );
\use_ram.strm0_addr[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(5),
      I1 => \use_ram.strm0_addr_reg\(3),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(0),
      I4 => \use_ram.strm0_addr_reg\(2),
      I5 => \use_ram.strm0_addr_reg\(4),
      O => \use_ram.strm0_addr[7]_i_5_n_3\
    );
\use_ram.strm0_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(0),
      Q => \use_ram.strm0_addr_reg\(0),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(1),
      Q => \use_ram.strm0_addr_reg\(1),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(2),
      Q => \use_ram.strm0_addr_reg\(2),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(3),
      Q => \use_ram.strm0_addr_reg\(3),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(4),
      Q => \use_ram.strm0_addr_reg\(4),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(5),
      Q => \use_ram.strm0_addr_reg\(5),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(6),
      Q => \use_ram.strm0_addr_reg\(6),
      R => \use_ram.strm0_addr0\
    );
\use_ram.strm0_addr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(7),
      Q => \use_ram.strm0_addr_reg\(7),
      R => \use_ram.strm0_addr0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized0\ is
  port (
    \tvalid_pipe0_reg[1]_0\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized0\ : entity is "memstream_singleblock";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized0\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal strm0_incr_en : STD_LOGIC;
  signal \tvalid_pipe0[0]_i_1_n_3\ : STD_LOGIC;
  signal \tvalid_pipe0[1]_i_1_n_3\ : STD_LOGIC;
  signal \^tvalid_pipe0_reg[1]_0\ : STD_LOGIC;
  signal \use_ram.strm0_addr[2]_i_1_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr[5]_i_1_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \use_ram.strm0_rst0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tvalid_pipe0[0]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \tvalid_pipe0[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[1]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[2]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[3]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[4]_i_1\ : label is "soft_lutpair325";
begin
  \tvalid_pipe0_reg[1]_0\ <= \^tvalid_pipe0_reg[1]_0\;
\tvalid_pipe0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_2_in(1),
      I1 => m_axis_0_tready,
      I2 => \^tvalid_pipe0_reg[1]_0\,
      I3 => aresetn,
      O => \tvalid_pipe0[0]_i_1_n_3\
    );
\tvalid_pipe0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \^tvalid_pipe0_reg[1]_0\,
      I1 => m_axis_0_tready,
      I2 => p_2_in(1),
      I3 => aresetn,
      O => \tvalid_pipe0[1]_i_1_n_3\
    );
\tvalid_pipe0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[0]_i_1_n_3\,
      Q => p_2_in(1),
      R => '0'
    );
\tvalid_pipe0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[1]_i_1_n_3\,
      Q => \^tvalid_pipe0_reg[1]_0\,
      R => '0'
    );
\use_ram.sdp.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized0\
     port map (
      E(0) => strm0_incr_en,
      Q(5 downto 0) => \use_ram.strm0_addr_reg\(5 downto 0),
      aclk => aclk,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      mem_reg_0 => \^tvalid_pipe0_reg[1]_0\
    );
\use_ram.strm0_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      O => p_0_in(0)
    );
\use_ram.strm0_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      O => p_0_in(1)
    );
\use_ram.strm0_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(2),
      O => \use_ram.strm0_addr[2]_i_1_n_3\
    );
\use_ram.strm0_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(1),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(2),
      I3 => \use_ram.strm0_addr_reg\(3),
      O => p_0_in(3)
    );
\use_ram.strm0_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(2),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(3),
      I4 => \use_ram.strm0_addr_reg\(4),
      O => p_0_in(4)
    );
\use_ram.strm0_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \use_ram.strm0_rst0\,
      I1 => m_axis_0_tready,
      I2 => \^tvalid_pipe0_reg[1]_0\,
      I3 => aresetn,
      O => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(3),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(0),
      I3 => \use_ram.strm0_addr_reg\(2),
      I4 => \use_ram.strm0_addr_reg\(4),
      I5 => \use_ram.strm0_addr_reg\(5),
      O => p_0_in(5)
    );
\use_ram.strm0_addr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(5),
      I1 => \use_ram.strm0_addr_reg\(4),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(0),
      I4 => \use_ram.strm0_addr_reg\(3),
      I5 => \use_ram.strm0_addr_reg\(2),
      O => \use_ram.strm0_rst0\
    );
\use_ram.strm0_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(0),
      Q => \use_ram.strm0_addr_reg\(0),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(1),
      Q => \use_ram.strm0_addr_reg\(1),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => \use_ram.strm0_addr[2]_i_1_n_3\,
      Q => \use_ram.strm0_addr_reg\(2),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(3),
      Q => \use_ram.strm0_addr_reg\(3),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(4),
      Q => \use_ram.strm0_addr_reg\(4),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(5),
      Q => \use_ram.strm0_addr_reg\(5),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized1\ is
  port (
    \tvalid_pipe0_reg[1]_0\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized1\ : entity is "memstream_singleblock";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized1\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal strm0_incr_en : STD_LOGIC;
  signal \tvalid_pipe0[0]_i_1_n_3\ : STD_LOGIC;
  signal \tvalid_pipe0[1]_i_1_n_3\ : STD_LOGIC;
  signal \^tvalid_pipe0_reg[1]_0\ : STD_LOGIC;
  signal \use_ram.strm0_addr[2]_i_1_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr[5]_i_1_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \use_ram.strm0_rst0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tvalid_pipe0[0]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \tvalid_pipe0[1]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[1]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[2]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[3]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[4]_i_1\ : label is "soft_lutpair393";
begin
  \tvalid_pipe0_reg[1]_0\ <= \^tvalid_pipe0_reg[1]_0\;
\tvalid_pipe0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_2_in(1),
      I1 => m_axis_0_tready,
      I2 => \^tvalid_pipe0_reg[1]_0\,
      I3 => aresetn,
      O => \tvalid_pipe0[0]_i_1_n_3\
    );
\tvalid_pipe0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \^tvalid_pipe0_reg[1]_0\,
      I1 => m_axis_0_tready,
      I2 => p_2_in(1),
      I3 => aresetn,
      O => \tvalid_pipe0[1]_i_1_n_3\
    );
\tvalid_pipe0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[0]_i_1_n_3\,
      Q => p_2_in(1),
      R => '0'
    );
\tvalid_pipe0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[1]_i_1_n_3\,
      Q => \^tvalid_pipe0_reg[1]_0\,
      R => '0'
    );
\use_ram.sdp.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized1\
     port map (
      E(0) => strm0_incr_en,
      Q(5 downto 0) => \use_ram.strm0_addr_reg\(5 downto 0),
      aclk => aclk,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      mem_reg_0 => \^tvalid_pipe0_reg[1]_0\
    );
\use_ram.strm0_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      O => p_0_in(0)
    );
\use_ram.strm0_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      O => p_0_in(1)
    );
\use_ram.strm0_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(2),
      O => \use_ram.strm0_addr[2]_i_1_n_3\
    );
\use_ram.strm0_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(1),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(2),
      I3 => \use_ram.strm0_addr_reg\(3),
      O => p_0_in(3)
    );
\use_ram.strm0_addr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(2),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(3),
      I4 => \use_ram.strm0_addr_reg\(4),
      O => p_0_in(4)
    );
\use_ram.strm0_addr[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AFF"
    )
        port map (
      I0 => \use_ram.strm0_rst0\,
      I1 => m_axis_0_tready,
      I2 => \^tvalid_pipe0_reg[1]_0\,
      I3 => aresetn,
      O => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(3),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(0),
      I3 => \use_ram.strm0_addr_reg\(2),
      I4 => \use_ram.strm0_addr_reg\(4),
      I5 => \use_ram.strm0_addr_reg\(5),
      O => p_0_in(5)
    );
\use_ram.strm0_addr[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(5),
      I1 => \use_ram.strm0_addr_reg\(4),
      I2 => \use_ram.strm0_addr_reg\(1),
      I3 => \use_ram.strm0_addr_reg\(0),
      I4 => \use_ram.strm0_addr_reg\(3),
      I5 => \use_ram.strm0_addr_reg\(2),
      O => \use_ram.strm0_rst0\
    );
\use_ram.strm0_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(0),
      Q => \use_ram.strm0_addr_reg\(0),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(1),
      Q => \use_ram.strm0_addr_reg\(1),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => \use_ram.strm0_addr[2]_i_1_n_3\,
      Q => \use_ram.strm0_addr_reg\(2),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(3),
      Q => \use_ram.strm0_addr_reg\(3),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(4),
      Q => \use_ram.strm0_addr_reg\(4),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(5),
      Q => \use_ram.strm0_addr_reg\(5),
      R => \use_ram.strm0_addr[5]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized2\ is
  port (
    \tvalid_pipe0_reg[1]_0\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 );
    aresetn : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized2\ : entity is "memstream_singleblock";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized2\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal strm0_incr_en : STD_LOGIC;
  signal \tvalid_pipe0[0]_i_1_n_3\ : STD_LOGIC;
  signal \tvalid_pipe0[1]_i_1_n_3\ : STD_LOGIC;
  signal \^tvalid_pipe0_reg[1]_0\ : STD_LOGIC;
  signal \use_ram.strm0_addr[2]_i_1_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr[3]_i_1_n_3\ : STD_LOGIC;
  signal \use_ram.strm0_addr_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \tvalid_pipe0[0]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \tvalid_pipe0[1]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[0]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[1]_i_1\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[2]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \use_ram.strm0_addr[3]_i_2\ : label is "soft_lutpair456";
begin
  \tvalid_pipe0_reg[1]_0\ <= \^tvalid_pipe0_reg[1]_0\;
\tvalid_pipe0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => p_2_in(1),
      I1 => m_axis_0_tready,
      I2 => \^tvalid_pipe0_reg[1]_0\,
      I3 => aresetn,
      O => \tvalid_pipe0[0]_i_1_n_3\
    );
\tvalid_pipe0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \^tvalid_pipe0_reg[1]_0\,
      I1 => m_axis_0_tready,
      I2 => p_2_in(1),
      I3 => aresetn,
      O => \tvalid_pipe0[1]_i_1_n_3\
    );
\tvalid_pipe0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[0]_i_1_n_3\,
      Q => p_2_in(1),
      R => '0'
    );
\tvalid_pipe0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => '1',
      D => \tvalid_pipe0[1]_i_1_n_3\,
      Q => \^tvalid_pipe0_reg[1]_0\,
      R => '0'
    );
\use_ram.sdp.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ramb18_sdp__parameterized2\
     port map (
      E(0) => strm0_incr_en,
      Q(3 downto 0) => \use_ram.strm0_addr_reg\(3 downto 0),
      aclk => aclk,
      m_axis_0_tdata(39 downto 0) => m_axis_0_tdata(39 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \rdqb_reg[0]_0\ => \^tvalid_pipe0_reg[1]_0\
    );
\use_ram.strm0_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      O => p_0_in(0)
    );
\use_ram.strm0_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      O => p_0_in(1)
    );
\use_ram.strm0_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(0),
      I1 => \use_ram.strm0_addr_reg\(1),
      I2 => \use_ram.strm0_addr_reg\(2),
      O => \use_ram.strm0_addr[2]_i_1_n_3\
    );
\use_ram.strm0_addr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80000000FFFFFFFF"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(3),
      I1 => \use_ram.strm0_addr_reg\(2),
      I2 => \use_ram.strm0_addr_reg\(0),
      I3 => \use_ram.strm0_addr_reg\(1),
      I4 => strm0_incr_en,
      I5 => aresetn,
      O => \use_ram.strm0_addr[3]_i_1_n_3\
    );
\use_ram.strm0_addr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \use_ram.strm0_addr_reg\(1),
      I1 => \use_ram.strm0_addr_reg\(0),
      I2 => \use_ram.strm0_addr_reg\(2),
      I3 => \use_ram.strm0_addr_reg\(3),
      O => p_0_in(3)
    );
\use_ram.strm0_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(0),
      Q => \use_ram.strm0_addr_reg\(0),
      R => \use_ram.strm0_addr[3]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(1),
      Q => \use_ram.strm0_addr_reg\(1),
      R => \use_ram.strm0_addr[3]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => \use_ram.strm0_addr[2]_i_1_n_3\,
      Q => \use_ram.strm0_addr_reg\(2),
      R => \use_ram.strm0_addr[3]_i_1_n_3\
    );
\use_ram.strm0_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => aclk,
      CE => strm0_incr_en,
      D => p_0_in(3),
      Q => \use_ram.strm0_addr_reg\(3),
      R => \use_ram.strm0_addr[3]_i_1_n_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0 is
  port (
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TREADY : in STD_LOGIC;
    weights_V_TVALID : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 255 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0 is
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal add_ln840_100_fu_4838_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_103_fu_4844_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_104_fu_4850_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_106_fu_4856_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_108_fu_4868_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_10_fu_2288_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_113_fu_5254_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_115_fu_5260_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_116_fu_5266_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_119_fu_5272_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_120_fu_5278_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_122_fu_5284_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_124_fu_5296_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_129_fu_5682_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_12_fu_2300_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_131_fu_5688_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_132_fu_5694_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_135_fu_5700_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_136_fu_5706_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_138_fu_5712_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_140_fu_5724_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_145_fu_6110_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_147_fu_6116_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_148_fu_6122_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_151_fu_6128_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_152_fu_6134_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_154_fu_6140_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_156_fu_6152_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_161_fu_6538_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_163_fu_6544_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_164_fu_6550_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_167_fu_6556_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_168_fu_6562_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_170_fu_6568_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_172_fu_6580_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_177_fu_6966_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_179_fu_6972_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_17_fu_2686_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_180_fu_6978_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_183_fu_6984_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_184_fu_6990_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_186_fu_6996_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_188_fu_7008_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_193_fu_7394_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_195_fu_7400_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_196_fu_7406_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_199_fu_7412_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_19_fu_2692_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_1_fu_2258_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_200_fu_7418_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_202_fu_7424_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_204_fu_7436_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_209_fu_7822_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_20_fu_2698_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_211_fu_7828_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_212_fu_7834_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_215_fu_7840_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_216_fu_7846_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_218_fu_7852_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_220_fu_7864_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_225_fu_8250_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_227_fu_8256_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_228_fu_8262_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_231_fu_8268_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_232_fu_8274_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_234_fu_8280_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_236_fu_8292_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_23_fu_2704_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_241_fu_8678_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_243_fu_8684_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_244_fu_8690_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_247_fu_8696_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_248_fu_8702_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_24_fu_2710_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_250_fu_8708_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_252_fu_8720_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_26_fu_2716_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_28_fu_2728_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_33_fu_3114_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_35_fu_3120_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_36_fu_3126_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_39_fu_3132_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_3_fu_2264_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_40_fu_3138_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_42_fu_3144_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_44_fu_3156_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_49_fu_3542_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_4_fu_2270_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_51_fu_3548_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_52_fu_3554_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_55_fu_3560_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_56_fu_3566_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_58_fu_3572_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_60_fu_3584_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_65_fu_3970_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_67_fu_3976_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_68_fu_3982_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_71_fu_3988_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_72_fu_3994_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_74_fu_4000_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_76_fu_4012_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_7_fu_2276_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_81_fu_4398_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_83_fu_4404_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_84_fu_4410_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_87_fu_4416_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_88_fu_4422_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_8_fu_2282_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_90_fu_4428_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_92_fu_4440_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_97_fu_4826_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_99_fu_4832_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_NS_fsm10_out : STD_LOGIC;
  signal ap_done_cache_i_1_n_3 : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_10 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_11 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_12 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_13 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_14 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_15 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_16 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_17 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_18 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_19 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_20 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_21 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_22 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_23 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_24 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_27 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_28 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_5 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_6 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_9 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID : STD_LOGIC;
  signal i_fu_764 : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_in0_V_U_n_5 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_10 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_11 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_12 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_13 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_14 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_15 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_16 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_17 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_18 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_19 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_20 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_21 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_6 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_7 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_8 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_9 : STD_LOGIC;
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      O => ap_done_cache_i_1_n_3
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_Matrix_Vector_Activate_Stream_Batch
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      D(15 downto 0) => in0_V_TDATA_int_regslice(15 downto 0),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      SR(0) => ap_rst_n_inv,
      \add_ln840_100_reg_11550_reg[1]_0\(1 downto 0) => add_ln840_100_fu_4838_p2(1 downto 0),
      \add_ln840_103_reg_11555_reg[1]_0\(1 downto 0) => add_ln840_103_fu_4844_p2(1 downto 0),
      \add_ln840_104_reg_11560_reg[1]_0\(1 downto 0) => add_ln840_104_fu_4850_p2(1 downto 0),
      \add_ln840_106_reg_11565_reg[1]_0\(1 downto 0) => add_ln840_106_fu_4856_p2(1 downto 0),
      \add_ln840_108_reg_11570_reg[1]_0\(1 downto 0) => add_ln840_108_fu_4868_p2(1 downto 0),
      \add_ln840_10_reg_11325_reg[1]_0\(1 downto 0) => add_ln840_10_fu_2288_p2(1 downto 0),
      \add_ln840_113_reg_11580_reg[1]_0\(1 downto 0) => add_ln840_113_fu_5254_p2(1 downto 0),
      \add_ln840_115_reg_11585_reg[1]_0\(1 downto 0) => add_ln840_115_fu_5260_p2(1 downto 0),
      \add_ln840_116_reg_11590_reg[1]_0\(1 downto 0) => add_ln840_116_fu_5266_p2(1 downto 0),
      \add_ln840_119_reg_11595_reg[1]_0\(1 downto 0) => add_ln840_119_fu_5272_p2(1 downto 0),
      \add_ln840_120_reg_11600_reg[1]_0\(1 downto 0) => add_ln840_120_fu_5278_p2(1 downto 0),
      \add_ln840_122_reg_11605_reg[1]_0\(1 downto 0) => add_ln840_122_fu_5284_p2(1 downto 0),
      \add_ln840_124_reg_11610_reg[1]_0\(1 downto 0) => add_ln840_124_fu_5296_p2(1 downto 0),
      \add_ln840_129_reg_11620_reg[1]_0\(1 downto 0) => add_ln840_129_fu_5682_p2(1 downto 0),
      \add_ln840_12_reg_11330_reg[1]_0\(1 downto 0) => add_ln840_12_fu_2300_p2(1 downto 0),
      \add_ln840_131_reg_11625_reg[1]_0\(1 downto 0) => add_ln840_131_fu_5688_p2(1 downto 0),
      \add_ln840_132_reg_11630_reg[1]_0\(1 downto 0) => add_ln840_132_fu_5694_p2(1 downto 0),
      \add_ln840_135_reg_11635_reg[1]_0\(1 downto 0) => add_ln840_135_fu_5700_p2(1 downto 0),
      \add_ln840_136_reg_11640_reg[1]_0\(1 downto 0) => add_ln840_136_fu_5706_p2(1 downto 0),
      \add_ln840_138_reg_11645_reg[1]_0\(1 downto 0) => add_ln840_138_fu_5712_p2(1 downto 0),
      \add_ln840_140_reg_11650_reg[1]_0\(1 downto 0) => add_ln840_140_fu_5724_p2(1 downto 0),
      \add_ln840_145_reg_11660_reg[1]_0\(1 downto 0) => add_ln840_145_fu_6110_p2(1 downto 0),
      \add_ln840_147_reg_11665_reg[1]_0\(1 downto 0) => add_ln840_147_fu_6116_p2(1 downto 0),
      \add_ln840_148_reg_11670_reg[1]_0\(1 downto 0) => add_ln840_148_fu_6122_p2(1 downto 0),
      \add_ln840_151_reg_11675_reg[1]_0\(1 downto 0) => add_ln840_151_fu_6128_p2(1 downto 0),
      \add_ln840_152_reg_11680_reg[1]_0\(1 downto 0) => add_ln840_152_fu_6134_p2(1 downto 0),
      \add_ln840_154_reg_11685_reg[1]_0\(1 downto 0) => add_ln840_154_fu_6140_p2(1 downto 0),
      \add_ln840_156_reg_11690_reg[1]_0\(1 downto 0) => add_ln840_156_fu_6152_p2(1 downto 0),
      \add_ln840_161_reg_11700_reg[1]_0\(1 downto 0) => add_ln840_161_fu_6538_p2(1 downto 0),
      \add_ln840_163_reg_11705_reg[1]_0\(1 downto 0) => add_ln840_163_fu_6544_p2(1 downto 0),
      \add_ln840_164_reg_11710_reg[1]_0\(1 downto 0) => add_ln840_164_fu_6550_p2(1 downto 0),
      \add_ln840_167_reg_11715_reg[1]_0\(1 downto 0) => add_ln840_167_fu_6556_p2(1 downto 0),
      \add_ln840_168_reg_11720_reg[1]_0\(1 downto 0) => add_ln840_168_fu_6562_p2(1 downto 0),
      \add_ln840_170_reg_11725_reg[1]_0\(1 downto 0) => add_ln840_170_fu_6568_p2(1 downto 0),
      \add_ln840_172_reg_11730_reg[1]_0\(1 downto 0) => add_ln840_172_fu_6580_p2(1 downto 0),
      \add_ln840_177_reg_11740_reg[1]_0\(1 downto 0) => add_ln840_177_fu_6966_p2(1 downto 0),
      \add_ln840_179_reg_11745_reg[1]_0\(1 downto 0) => add_ln840_179_fu_6972_p2(1 downto 0),
      \add_ln840_17_reg_11340_reg[1]_0\(1 downto 0) => add_ln840_17_fu_2686_p2(1 downto 0),
      \add_ln840_180_reg_11750_reg[1]_0\(1 downto 0) => add_ln840_180_fu_6978_p2(1 downto 0),
      \add_ln840_183_reg_11755_reg[1]_0\(1 downto 0) => add_ln840_183_fu_6984_p2(1 downto 0),
      \add_ln840_184_reg_11760_reg[1]_0\(1 downto 0) => add_ln840_184_fu_6990_p2(1 downto 0),
      \add_ln840_186_reg_11765_reg[1]_0\(1 downto 0) => add_ln840_186_fu_6996_p2(1 downto 0),
      \add_ln840_188_reg_11770_reg[1]_0\(1 downto 0) => add_ln840_188_fu_7008_p2(1 downto 0),
      \add_ln840_193_reg_11780_reg[1]_0\(1 downto 0) => add_ln840_193_fu_7394_p2(1 downto 0),
      \add_ln840_195_reg_11785_reg[1]_0\(1 downto 0) => add_ln840_195_fu_7400_p2(1 downto 0),
      \add_ln840_196_reg_11790_reg[1]_0\(1 downto 0) => add_ln840_196_fu_7406_p2(1 downto 0),
      \add_ln840_199_reg_11795_reg[1]_0\(1 downto 0) => add_ln840_199_fu_7412_p2(1 downto 0),
      \add_ln840_19_reg_11345_reg[1]_0\(1 downto 0) => add_ln840_19_fu_2692_p2(1 downto 0),
      \add_ln840_1_reg_11300_reg[1]_0\(1 downto 0) => add_ln840_1_fu_2258_p2(1 downto 0),
      \add_ln840_200_reg_11800_reg[1]_0\(1 downto 0) => add_ln840_200_fu_7418_p2(1 downto 0),
      \add_ln840_202_reg_11805_reg[1]_0\(1 downto 0) => add_ln840_202_fu_7424_p2(1 downto 0),
      \add_ln840_204_reg_11810_reg[1]_0\(1 downto 0) => add_ln840_204_fu_7436_p2(1 downto 0),
      \add_ln840_209_reg_11820_reg[1]_0\(1 downto 0) => add_ln840_209_fu_7822_p2(1 downto 0),
      \add_ln840_20_reg_11350_reg[1]_0\(1 downto 0) => add_ln840_20_fu_2698_p2(1 downto 0),
      \add_ln840_211_reg_11825_reg[1]_0\(1 downto 0) => add_ln840_211_fu_7828_p2(1 downto 0),
      \add_ln840_212_reg_11830_reg[1]_0\(1 downto 0) => add_ln840_212_fu_7834_p2(1 downto 0),
      \add_ln840_215_reg_11835_reg[1]_0\(1 downto 0) => add_ln840_215_fu_7840_p2(1 downto 0),
      \add_ln840_216_reg_11840_reg[1]_0\(1 downto 0) => add_ln840_216_fu_7846_p2(1 downto 0),
      \add_ln840_218_reg_11845_reg[1]_0\(1 downto 0) => add_ln840_218_fu_7852_p2(1 downto 0),
      \add_ln840_220_reg_11850_reg[1]_0\(1 downto 0) => add_ln840_220_fu_7864_p2(1 downto 0),
      \add_ln840_225_reg_11860_reg[1]_0\(1 downto 0) => add_ln840_225_fu_8250_p2(1 downto 0),
      \add_ln840_227_reg_11865_reg[1]_0\(1 downto 0) => add_ln840_227_fu_8256_p2(1 downto 0),
      \add_ln840_228_reg_11870_reg[1]_0\(1 downto 0) => add_ln840_228_fu_8262_p2(1 downto 0),
      \add_ln840_231_reg_11875_reg[1]_0\(1 downto 0) => add_ln840_231_fu_8268_p2(1 downto 0),
      \add_ln840_232_reg_11880_reg[1]_0\(1 downto 0) => add_ln840_232_fu_8274_p2(1 downto 0),
      \add_ln840_234_reg_11885_reg[1]_0\(1 downto 0) => add_ln840_234_fu_8280_p2(1 downto 0),
      \add_ln840_236_reg_11890_reg[1]_0\(1 downto 0) => add_ln840_236_fu_8292_p2(1 downto 0),
      \add_ln840_23_reg_11355_reg[1]_0\(1 downto 0) => add_ln840_23_fu_2704_p2(1 downto 0),
      \add_ln840_241_reg_11900_reg[1]_0\(1 downto 0) => add_ln840_241_fu_8678_p2(1 downto 0),
      \add_ln840_243_reg_11905_reg[1]_0\(1 downto 0) => add_ln840_243_fu_8684_p2(1 downto 0),
      \add_ln840_244_reg_11910_reg[1]_0\(1 downto 0) => add_ln840_244_fu_8690_p2(1 downto 0),
      \add_ln840_247_reg_11915_reg[1]_0\(1 downto 0) => add_ln840_247_fu_8696_p2(1 downto 0),
      \add_ln840_248_reg_11920_reg[1]_0\(1 downto 0) => add_ln840_248_fu_8702_p2(1 downto 0),
      \add_ln840_24_reg_11360_reg[1]_0\(1 downto 0) => add_ln840_24_fu_2710_p2(1 downto 0),
      \add_ln840_250_reg_11925_reg[1]_0\(1 downto 0) => add_ln840_250_fu_8708_p2(1 downto 0),
      \add_ln840_252_reg_11930_reg[1]_0\(1 downto 0) => add_ln840_252_fu_8720_p2(1 downto 0),
      \add_ln840_26_reg_11365_reg[1]_0\(1 downto 0) => add_ln840_26_fu_2716_p2(1 downto 0),
      \add_ln840_28_reg_11370_reg[1]_0\(1 downto 0) => add_ln840_28_fu_2728_p2(1 downto 0),
      \add_ln840_33_reg_11380_reg[1]_0\(1 downto 0) => add_ln840_33_fu_3114_p2(1 downto 0),
      \add_ln840_35_reg_11385_reg[1]_0\(1 downto 0) => add_ln840_35_fu_3120_p2(1 downto 0),
      \add_ln840_36_reg_11390_reg[1]_0\(1 downto 0) => add_ln840_36_fu_3126_p2(1 downto 0),
      \add_ln840_39_reg_11395_reg[1]_0\(1 downto 0) => add_ln840_39_fu_3132_p2(1 downto 0),
      \add_ln840_3_reg_11305_reg[1]_0\(1 downto 0) => add_ln840_3_fu_2264_p2(1 downto 0),
      \add_ln840_40_reg_11400_reg[1]_0\(1 downto 0) => add_ln840_40_fu_3138_p2(1 downto 0),
      \add_ln840_42_reg_11405_reg[1]_0\(1 downto 0) => add_ln840_42_fu_3144_p2(1 downto 0),
      \add_ln840_44_reg_11410_reg[1]_0\(1 downto 0) => add_ln840_44_fu_3156_p2(1 downto 0),
      \add_ln840_49_reg_11420_reg[1]_0\(1 downto 0) => add_ln840_49_fu_3542_p2(1 downto 0),
      \add_ln840_4_reg_11310_reg[1]_0\(1 downto 0) => add_ln840_4_fu_2270_p2(1 downto 0),
      \add_ln840_51_reg_11425_reg[1]_0\(1 downto 0) => add_ln840_51_fu_3548_p2(1 downto 0),
      \add_ln840_52_reg_11430_reg[1]_0\(1 downto 0) => add_ln840_52_fu_3554_p2(1 downto 0),
      \add_ln840_55_reg_11435_reg[1]_0\(1 downto 0) => add_ln840_55_fu_3560_p2(1 downto 0),
      \add_ln840_56_reg_11440_reg[1]_0\(1 downto 0) => add_ln840_56_fu_3566_p2(1 downto 0),
      \add_ln840_58_reg_11445_reg[1]_0\(1 downto 0) => add_ln840_58_fu_3572_p2(1 downto 0),
      \add_ln840_60_reg_11450_reg[1]_0\(1 downto 0) => add_ln840_60_fu_3584_p2(1 downto 0),
      \add_ln840_65_reg_11460_reg[1]_0\(1 downto 0) => add_ln840_65_fu_3970_p2(1 downto 0),
      \add_ln840_67_reg_11465_reg[1]_0\(1 downto 0) => add_ln840_67_fu_3976_p2(1 downto 0),
      \add_ln840_68_reg_11470_reg[1]_0\(1 downto 0) => add_ln840_68_fu_3982_p2(1 downto 0),
      \add_ln840_71_reg_11475_reg[1]_0\(1 downto 0) => add_ln840_71_fu_3988_p2(1 downto 0),
      \add_ln840_72_reg_11480_reg[1]_0\(1 downto 0) => add_ln840_72_fu_3994_p2(1 downto 0),
      \add_ln840_74_reg_11485_reg[1]_0\(1 downto 0) => add_ln840_74_fu_4000_p2(1 downto 0),
      \add_ln840_76_reg_11490_reg[1]_0\(1 downto 0) => add_ln840_76_fu_4012_p2(1 downto 0),
      \add_ln840_7_reg_11315_reg[1]_0\(1 downto 0) => add_ln840_7_fu_2276_p2(1 downto 0),
      \add_ln840_81_reg_11500_reg[1]_0\(1 downto 0) => add_ln840_81_fu_4398_p2(1 downto 0),
      \add_ln840_83_reg_11505_reg[1]_0\(1 downto 0) => add_ln840_83_fu_4404_p2(1 downto 0),
      \add_ln840_84_reg_11510_reg[1]_0\(1 downto 0) => add_ln840_84_fu_4410_p2(1 downto 0),
      \add_ln840_87_reg_11515_reg[1]_0\(1 downto 0) => add_ln840_87_fu_4416_p2(1 downto 0),
      \add_ln840_88_reg_11520_reg[1]_0\(1 downto 0) => add_ln840_88_fu_4422_p2(1 downto 0),
      \add_ln840_8_reg_11320_reg[1]_0\(1 downto 0) => add_ln840_8_fu_2282_p2(1 downto 0),
      \add_ln840_90_reg_11525_reg[1]_0\(1 downto 0) => add_ln840_90_fu_4428_p2(1 downto 0),
      \add_ln840_92_reg_11530_reg[1]_0\(1 downto 0) => add_ln840_92_fu_4440_p2(1 downto 0),
      \add_ln840_97_reg_11540_reg[1]_0\(1 downto 0) => add_ln840_97_fu_4826_p2(1 downto 0),
      \add_ln840_99_reg_11545_reg[1]_0\(1 downto 0) => add_ln840_99_fu_4832_p2(1 downto 0),
      \ap_CS_fsm_reg[0]\(1 downto 0) => ap_NS_fsm(3 downto 2),
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_28,
      \ap_CS_fsm_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_5,
      \ap_CS_iter2_fsm_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_27,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_done_cache_reg => ap_done_cache_i_1_n_3,
      ap_done_reg1 => ap_done_reg1,
      ap_rst_n => ap_rst_n,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      i_fu_764 => i_fu_764,
      \i_fu_764_reg[6]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_6,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_48_fu_1024_reg[13]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_23,
      \inputBuf_V_48_fu_1024_reg[15]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_24,
      \inputBuf_V_48_fu_1024_reg[6]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_22,
      out_V_TDATA(15 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA(15 downto 0),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \sf_fu_760_reg[5]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_9,
      \sf_fu_760_reg[5]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_10,
      \sf_fu_760_reg[5]_10\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_19,
      \sf_fu_760_reg[5]_11\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_20,
      \sf_fu_760_reg[5]_12\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_21,
      \sf_fu_760_reg[5]_2\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_11,
      \sf_fu_760_reg[5]_3\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_12,
      \sf_fu_760_reg[5]_4\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_13,
      \sf_fu_760_reg[5]_5\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_14,
      \sf_fu_760_reg[5]_6\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_15,
      \sf_fu_760_reg[5]_7\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_16,
      \sf_fu_760_reg[5]_8\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_17,
      \sf_fu_760_reg[5]_9\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_18,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      \xor_ln1019_123_reg_11415_reg[0]_0\ => regslice_both_weights_V_U_n_18,
      \xor_ln1019_155_reg_11455_reg[0]_0\ => regslice_both_weights_V_U_n_17,
      \xor_ln1019_187_reg_11495_reg[0]_0\ => regslice_both_weights_V_U_n_16,
      \xor_ln1019_219_reg_11535_reg[0]_0\ => regslice_both_weights_V_U_n_15,
      \xor_ln1019_251_reg_11575_reg[0]_0\ => regslice_both_weights_V_U_n_14,
      \xor_ln1019_27_reg_11295_reg[0]_0\ => regslice_both_weights_V_U_n_21,
      \xor_ln1019_283_reg_11615_reg[0]_0\ => regslice_both_weights_V_U_n_13,
      \xor_ln1019_315_reg_11655_reg[0]_0\ => regslice_both_weights_V_U_n_12,
      \xor_ln1019_347_reg_11695_reg[0]_0\ => regslice_both_weights_V_U_n_11,
      \xor_ln1019_379_reg_11735_reg[0]_0\ => regslice_both_weights_V_U_n_10,
      \xor_ln1019_411_reg_11775_reg[0]_0\ => regslice_both_weights_V_U_n_9,
      \xor_ln1019_443_reg_11815_reg[0]_0\ => regslice_both_weights_V_U_n_8,
      \xor_ln1019_475_reg_11855_reg[0]_0\ => regslice_both_weights_V_U_n_7,
      \xor_ln1019_507_reg_11895_reg[0]_0\ => regslice_both_weights_V_U_n_6,
      \xor_ln1019_59_reg_11335_reg[0]_0\ => regslice_both_weights_V_U_n_20,
      \xor_ln1019_91_reg_11375_reg[0]_0\ => regslice_both_weights_V_U_n_19
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_28,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[15]_0\ => regslice_both_in0_V_U_n_5,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      \B_V_data_1_state_reg[1]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_5,
      D(15 downto 0) => in0_V_TDATA_int_regslice(15 downto 0),
      SR(0) => ap_rst_n_inv,
      \add_ln840_252_reg_11930_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_6,
      \add_ln840_252_reg_11930_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_24,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both_0
     port map (
      \B_V_data_1_payload_A_reg[15]_0\(15 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TDATA(15 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_27,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      SR(0) => ap_rst_n_inv,
      ap_NS_fsm10_out => ap_NS_fsm10_out,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_out_V_TVALID,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\(1 downto 0) => add_ln840_7_fu_2276_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[101]_0\(1 downto 0) => add_ln840_108_fu_4868_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[104]_0\(1 downto 0) => add_ln840_99_fu_4832_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[106]_0\(1 downto 0) => add_ln840_100_fu_4838_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[108]_0\(1 downto 0) => add_ln840_97_fu_4826_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[10]_0\(1 downto 0) => add_ln840_4_fu_2270_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[112]_0\(1 downto 0) => add_ln840_119_fu_5272_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[113]_0\(1 downto 0) => add_ln840_120_fu_5278_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[115]_0\(1 downto 0) => add_ln840_122_fu_5284_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[117]_0\(1 downto 0) => add_ln840_124_fu_5296_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[120]_0\(1 downto 0) => add_ln840_115_fu_5260_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[122]_0\(1 downto 0) => add_ln840_116_fu_5266_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[124]_0\(1 downto 0) => add_ln840_113_fu_5254_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[128]_0\(1 downto 0) => add_ln840_135_fu_5700_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[129]_0\(1 downto 0) => add_ln840_136_fu_5706_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[12]_0\(1 downto 0) => add_ln840_1_fu_2258_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[131]_0\(1 downto 0) => add_ln840_138_fu_5712_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[133]_0\(1 downto 0) => add_ln840_140_fu_5724_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[136]_0\(1 downto 0) => add_ln840_131_fu_5688_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[138]_0\(1 downto 0) => add_ln840_132_fu_5694_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[140]_0\(1 downto 0) => add_ln840_129_fu_5682_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[144]_0\(1 downto 0) => add_ln840_151_fu_6128_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[145]_0\(1 downto 0) => add_ln840_152_fu_6134_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[147]_0\(1 downto 0) => add_ln840_154_fu_6140_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[149]_0\(1 downto 0) => add_ln840_156_fu_6152_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[152]_0\(1 downto 0) => add_ln840_147_fu_6116_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[154]_0\(1 downto 0) => add_ln840_148_fu_6122_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[156]_0\(1 downto 0) => add_ln840_145_fu_6110_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[160]_0\(1 downto 0) => add_ln840_167_fu_6556_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[161]_0\(1 downto 0) => add_ln840_168_fu_6562_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[163]_0\(1 downto 0) => add_ln840_170_fu_6568_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[165]_0\(1 downto 0) => add_ln840_172_fu_6580_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[168]_0\(1 downto 0) => add_ln840_163_fu_6544_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[16]_0\(1 downto 0) => add_ln840_23_fu_2704_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[170]_0\(1 downto 0) => add_ln840_164_fu_6550_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[172]_0\(1 downto 0) => add_ln840_161_fu_6538_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[176]_0\(1 downto 0) => add_ln840_183_fu_6984_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[177]_0\(1 downto 0) => add_ln840_184_fu_6990_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[179]_0\(1 downto 0) => add_ln840_186_fu_6996_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[17]_0\(1 downto 0) => add_ln840_24_fu_2710_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[181]_0\(1 downto 0) => add_ln840_188_fu_7008_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[184]_0\(1 downto 0) => add_ln840_179_fu_6972_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[186]_0\(1 downto 0) => add_ln840_180_fu_6978_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[188]_0\(1 downto 0) => add_ln840_177_fu_6966_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[192]_0\(1 downto 0) => add_ln840_199_fu_7412_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[193]_0\(1 downto 0) => add_ln840_200_fu_7418_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[195]_0\(1 downto 0) => add_ln840_202_fu_7424_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[197]_0\(1 downto 0) => add_ln840_204_fu_7436_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[19]_0\(1 downto 0) => add_ln840_26_fu_2716_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[1]_0\(1 downto 0) => add_ln840_8_fu_2282_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[200]_0\(1 downto 0) => add_ln840_195_fu_7400_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[202]_0\(1 downto 0) => add_ln840_196_fu_7406_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[204]_0\(1 downto 0) => add_ln840_193_fu_7394_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[208]_0\(1 downto 0) => add_ln840_215_fu_7840_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[209]_0\(1 downto 0) => add_ln840_216_fu_7846_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[211]_0\(1 downto 0) => add_ln840_218_fu_7852_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[213]_0\(1 downto 0) => add_ln840_220_fu_7864_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[216]_0\(1 downto 0) => add_ln840_211_fu_7828_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[218]_0\(1 downto 0) => add_ln840_212_fu_7834_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[21]_0\(1 downto 0) => add_ln840_28_fu_2728_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[220]_0\(1 downto 0) => add_ln840_209_fu_7822_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[224]_0\(1 downto 0) => add_ln840_231_fu_8268_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[225]_0\(1 downto 0) => add_ln840_232_fu_8274_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[227]_0\(1 downto 0) => add_ln840_234_fu_8280_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[229]_0\(1 downto 0) => add_ln840_236_fu_8292_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[232]_0\(1 downto 0) => add_ln840_227_fu_8256_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[234]_0\(1 downto 0) => add_ln840_228_fu_8262_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[236]_0\(1 downto 0) => add_ln840_225_fu_8250_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[240]_0\(1 downto 0) => add_ln840_247_fu_8696_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[241]_0\(1 downto 0) => add_ln840_248_fu_8702_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[243]_0\(1 downto 0) => add_ln840_250_fu_8708_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[245]_0\(1 downto 0) => add_ln840_252_fu_8720_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[248]_0\(1 downto 0) => add_ln840_243_fu_8684_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[24]_0\(1 downto 0) => add_ln840_19_fu_2692_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[250]_0\(1 downto 0) => add_ln840_244_fu_8690_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[252]_0\(1 downto 0) => add_ln840_241_fu_8678_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[26]_0\(1 downto 0) => add_ln840_20_fu_2698_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[28]_0\(1 downto 0) => add_ln840_17_fu_2686_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[32]_0\(1 downto 0) => add_ln840_39_fu_3132_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[33]_0\(1 downto 0) => add_ln840_40_fu_3138_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[35]_0\(1 downto 0) => add_ln840_42_fu_3144_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[37]_0\(1 downto 0) => add_ln840_44_fu_3156_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[3]_0\(1 downto 0) => add_ln840_10_fu_2288_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[40]_0\(1 downto 0) => add_ln840_35_fu_3120_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[42]_0\(1 downto 0) => add_ln840_36_fu_3126_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[44]_0\(1 downto 0) => add_ln840_33_fu_3114_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[48]_0\(1 downto 0) => add_ln840_55_fu_3560_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[49]_0\(1 downto 0) => add_ln840_56_fu_3566_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[51]_0\(1 downto 0) => add_ln840_58_fu_3572_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[53]_0\(1 downto 0) => add_ln840_60_fu_3584_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[56]_0\(1 downto 0) => add_ln840_51_fu_3548_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[58]_0\(1 downto 0) => add_ln840_52_fu_3554_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[5]_0\(1 downto 0) => add_ln840_12_fu_2300_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[60]_0\(1 downto 0) => add_ln840_49_fu_3542_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[64]_0\(1 downto 0) => add_ln840_71_fu_3988_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[65]_0\(1 downto 0) => add_ln840_72_fu_3994_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[67]_0\(1 downto 0) => add_ln840_74_fu_4000_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[69]_0\(1 downto 0) => add_ln840_76_fu_4012_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[72]_0\(1 downto 0) => add_ln840_67_fu_3976_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[74]_0\(1 downto 0) => add_ln840_68_fu_3982_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[76]_0\(1 downto 0) => add_ln840_65_fu_3970_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[80]_0\(1 downto 0) => add_ln840_87_fu_4416_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[81]_0\(1 downto 0) => add_ln840_88_fu_4422_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[83]_0\(1 downto 0) => add_ln840_90_fu_4428_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[85]_0\(1 downto 0) => add_ln840_92_fu_4440_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[88]_0\(1 downto 0) => add_ln840_83_fu_4404_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[8]_0\(1 downto 0) => add_ln840_3_fu_2264_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[90]_0\(1 downto 0) => add_ln840_84_fu_4410_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[92]_0\(1 downto 0) => add_ln840_81_fu_4398_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[96]_0\(1 downto 0) => add_ln840_103_fu_4844_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[97]_0\(1 downto 0) => add_ln840_104_fu_4850_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[99]_0\(1 downto 0) => add_ln840_106_fu_4856_p2(1 downto 0),
      B_V_data_1_sel_rd_reg_0 => regslice_both_weights_V_U_n_6,
      B_V_data_1_sel_rd_reg_1 => regslice_both_weights_V_U_n_7,
      B_V_data_1_sel_rd_reg_2 => regslice_both_weights_V_U_n_8,
      B_V_data_1_sel_rd_reg_3 => regslice_both_weights_V_U_n_9,
      B_V_data_1_sel_rd_reg_4 => regslice_both_weights_V_U_n_10,
      B_V_data_1_sel_rd_reg_5 => regslice_both_weights_V_U_n_11,
      B_V_data_1_sel_rd_reg_rep_0 => regslice_both_weights_V_U_n_12,
      B_V_data_1_sel_rd_reg_rep_1 => regslice_both_weights_V_U_n_13,
      B_V_data_1_sel_rd_reg_rep_2 => regslice_both_weights_V_U_n_14,
      B_V_data_1_sel_rd_reg_rep_3 => regslice_both_weights_V_U_n_15,
      B_V_data_1_sel_rd_reg_rep_4 => regslice_both_weights_V_U_n_16,
      B_V_data_1_sel_rd_reg_rep_5 => regslice_both_weights_V_U_n_17,
      \B_V_data_1_sel_rd_reg_rep__0_0\ => regslice_both_weights_V_U_n_18,
      \B_V_data_1_sel_rd_reg_rep__0_1\ => regslice_both_weights_V_U_n_19,
      \B_V_data_1_sel_rd_reg_rep__0_2\ => regslice_both_weights_V_U_n_20,
      \B_V_data_1_sel_rd_reg_rep__0_3\ => regslice_both_weights_V_U_n_21,
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      D(0) => in0_V_TDATA_int_regslice(13),
      Q(0) => ap_CS_fsm_state3,
      SR(0) => ap_rst_n_inv,
      \add_ln840_241_reg_11900_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_16,
      \add_ln840_241_reg_11900_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_15,
      \add_ln840_243_reg_11905_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_14,
      \add_ln840_243_reg_11905_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_13,
      \add_ln840_244_reg_11910_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_20,
      \add_ln840_244_reg_11910_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_19,
      \add_ln840_247_reg_11915_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_12,
      \add_ln840_247_reg_11915_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_11,
      \add_ln840_248_reg_11920_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_18,
      \add_ln840_248_reg_11920_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_17,
      \add_ln840_250_reg_11925_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_10,
      \add_ln840_250_reg_11925_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_9,
      \add_ln840_252_reg_11930_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_21,
      \add_ln840_252_reg_11930_reg[1]_0\ => regslice_both_in0_V_U_n_5,
      \add_ln840_252_reg_11930_reg[1]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_22,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      i_fu_764 => i_fu_764,
      weights_V_TDATA(255 downto 0) => weights_V_TDATA(255 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      \xor_ln1019_507_reg_11895_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_23,
      \xor_ln1019_507_reg_11895_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1 is
  port (
    in0_V_TREADY : out STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1 is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr01_out : STD_LOGIC;
  signal add_ln840_10_fu_1221_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_14_fu_1325_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_18_fu_1429_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_22_fu_1533_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_26_fu_1637_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_2_fu_1013_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_30_fu_1741_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_34_fu_1845_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_38_fu_1949_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_42_fu_2053_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_46_fu_2157_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_50_fu_2261_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_54_fu_2365_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_58_fu_2469_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_62_fu_2573_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_6_fu_1117_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_10 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_14 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_15 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_16 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_3 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_4 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_5 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_6 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_7 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_8 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_9 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_weights_V_U_n_11 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_12 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_13 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_15 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_16 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_17 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_19 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_20 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_21 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_23 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_24 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_25 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_27 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_28 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_29 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_31 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_32 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_33 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_35 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_36 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_37 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_39 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_40 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_41 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_43 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_44 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_45 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_47 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_48 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_49 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_5 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_7 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_8 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_9 : STD_LOGIC;
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  signal xor_ln1019_107_fu_2321_p2 : STD_LOGIC;
  signal xor_ln1019_115_fu_2425_p2 : STD_LOGIC;
  signal xor_ln1019_11_fu_1073_p2 : STD_LOGIC;
  signal xor_ln1019_123_fu_2529_p2 : STD_LOGIC;
  signal xor_ln1019_19_fu_1177_p2 : STD_LOGIC;
  signal xor_ln1019_27_fu_1281_p2 : STD_LOGIC;
  signal xor_ln1019_35_fu_1385_p2 : STD_LOGIC;
  signal xor_ln1019_3_fu_953_p2 : STD_LOGIC;
  signal xor_ln1019_43_fu_1489_p2 : STD_LOGIC;
  signal xor_ln1019_51_fu_1593_p2 : STD_LOGIC;
  signal xor_ln1019_59_fu_1697_p2 : STD_LOGIC;
  signal xor_ln1019_67_fu_1801_p2 : STD_LOGIC;
  signal xor_ln1019_75_fu_1905_p2 : STD_LOGIC;
  signal xor_ln1019_83_fu_2009_p2 : STD_LOGIC;
  signal xor_ln1019_91_fu_2113_p2 : STD_LOGIC;
  signal xor_ln1019_99_fu_2217_p2 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_62: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_Matrix_Vector_Activate_Stream_Batch
     port map (
      \B_V_data_1_payload_A_reg[3]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_8,
      \B_V_data_1_payload_B_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_6,
      \B_V_data_1_payload_B_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_5,
      \B_V_data_1_payload_B_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_7,
      \B_V_data_1_payload_B_reg[3]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_9,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      \B_V_data_1_state_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_3,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \add_i_i_i3_15_3132_fu_310_reg[7]_0\(15 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_out_V_TDATA(15 downto 0),
      \add_ln840_10_reg_3731_reg[0]_0\(0) => add_ln840_10_fu_1221_p2(0),
      \add_ln840_10_reg_3731_reg[1]_0\ => regslice_both_weights_V_U_n_43,
      \add_ln840_10_reg_3731_reg[1]_1\ => regslice_both_weights_V_U_n_45,
      \add_ln840_10_reg_3731_reg[1]_2\ => regslice_both_weights_V_U_n_44,
      \add_ln840_14_reg_3741_reg[1]_0\(1 downto 0) => add_ln840_14_fu_1325_p2(1 downto 0),
      \add_ln840_18_reg_3751_reg[0]_0\(0) => add_ln840_18_fu_1429_p2(0),
      \add_ln840_18_reg_3751_reg[1]_0\ => regslice_both_weights_V_U_n_39,
      \add_ln840_18_reg_3751_reg[1]_1\ => regslice_both_weights_V_U_n_41,
      \add_ln840_18_reg_3751_reg[1]_2\ => regslice_both_weights_V_U_n_40,
      \add_ln840_22_reg_3761_reg[0]_0\(0) => add_ln840_22_fu_1533_p2(0),
      \add_ln840_22_reg_3761_reg[1]_0\ => regslice_both_weights_V_U_n_35,
      \add_ln840_22_reg_3761_reg[1]_1\ => regslice_both_weights_V_U_n_37,
      \add_ln840_22_reg_3761_reg[1]_2\ => regslice_both_weights_V_U_n_36,
      \add_ln840_26_reg_3771_reg[0]_0\(0) => add_ln840_26_fu_1637_p2(0),
      \add_ln840_26_reg_3771_reg[1]_0\ => regslice_both_weights_V_U_n_31,
      \add_ln840_26_reg_3771_reg[1]_1\ => regslice_both_weights_V_U_n_33,
      \add_ln840_26_reg_3771_reg[1]_2\ => regslice_both_weights_V_U_n_32,
      \add_ln840_2_reg_3711_reg[1]_0\(1 downto 0) => add_ln840_2_fu_1013_p2(1 downto 0),
      \add_ln840_30_reg_3781_reg[0]_0\(0) => add_ln840_30_fu_1741_p2(0),
      \add_ln840_30_reg_3781_reg[1]_0\ => regslice_both_weights_V_U_n_27,
      \add_ln840_30_reg_3781_reg[1]_1\ => regslice_both_weights_V_U_n_29,
      \add_ln840_30_reg_3781_reg[1]_2\ => regslice_both_weights_V_U_n_28,
      \add_ln840_34_reg_3791_reg[0]_0\(0) => add_ln840_34_fu_1845_p2(0),
      \add_ln840_34_reg_3791_reg[1]_0\ => regslice_both_weights_V_U_n_23,
      \add_ln840_34_reg_3791_reg[1]_1\ => regslice_both_weights_V_U_n_25,
      \add_ln840_34_reg_3791_reg[1]_2\ => regslice_both_weights_V_U_n_24,
      \add_ln840_38_reg_3801_reg[1]_0\(1 downto 0) => add_ln840_38_fu_1949_p2(1 downto 0),
      \add_ln840_42_reg_3811_reg[0]_0\(0) => add_ln840_42_fu_2053_p2(0),
      \add_ln840_42_reg_3811_reg[1]_0\ => regslice_both_weights_V_U_n_19,
      \add_ln840_42_reg_3811_reg[1]_1\ => regslice_both_weights_V_U_n_21,
      \add_ln840_42_reg_3811_reg[1]_2\ => regslice_both_weights_V_U_n_20,
      \add_ln840_46_reg_3821_reg[0]_0\(0) => add_ln840_46_fu_2157_p2(0),
      \add_ln840_46_reg_3821_reg[1]_0\ => regslice_both_weights_V_U_n_15,
      \add_ln840_46_reg_3821_reg[1]_1\ => regslice_both_weights_V_U_n_17,
      \add_ln840_46_reg_3821_reg[1]_2\ => regslice_both_weights_V_U_n_16,
      \add_ln840_50_reg_3831_reg[0]_0\(0) => add_ln840_50_fu_2261_p2(0),
      \add_ln840_50_reg_3831_reg[1]_0\ => regslice_both_weights_V_U_n_11,
      \add_ln840_50_reg_3831_reg[1]_1\ => regslice_both_weights_V_U_n_13,
      \add_ln840_50_reg_3831_reg[1]_2\ => regslice_both_weights_V_U_n_12,
      \add_ln840_54_reg_3841_reg[1]_0\(1 downto 0) => add_ln840_54_fu_2365_p2(1 downto 0),
      \add_ln840_58_reg_3851_reg[0]_0\(0) => add_ln840_58_fu_2469_p2(0),
      \add_ln840_58_reg_3851_reg[1]_0\ => regslice_both_weights_V_U_n_7,
      \add_ln840_58_reg_3851_reg[1]_1\ => regslice_both_weights_V_U_n_9,
      \add_ln840_58_reg_3851_reg[1]_2\ => regslice_both_weights_V_U_n_8,
      \add_ln840_62_reg_3861_reg[1]_0\(1 downto 0) => add_ln840_62_fu_2573_p2(1 downto 0),
      \add_ln840_6_reg_3721_reg[0]_0\(0) => add_ln840_6_fu_1117_p2(0),
      \add_ln840_6_reg_3721_reg[1]_0\(3 downto 0) => B_V_data_1_payload_B(3 downto 0),
      \add_ln840_6_reg_3721_reg[1]_1\(3 downto 0) => B_V_data_1_payload_A(3 downto 0),
      \add_ln840_6_reg_3721_reg[1]_2\ => regslice_both_weights_V_U_n_47,
      \add_ln840_6_reg_3721_reg[1]_3\ => regslice_both_weights_V_U_n_49,
      \add_ln840_6_reg_3721_reg[1]_4\ => regslice_both_weights_V_U_n_48,
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_14,
      \ap_CS_fsm_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_4,
      \ap_CS_fsm_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_15,
      \ap_CS_fsm_reg[3]\(0) => ap_NS_fsm(0),
      \ap_CS_iter2_fsm_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_16,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      \i_fu_246_reg[4]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_10,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_15_fu_374_reg[3]_0\(3 downto 0) => in0_V_TDATA_int_regslice(3 downto 0),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_107_fu_2321_p2 => xor_ln1019_107_fu_2321_p2,
      xor_ln1019_115_fu_2425_p2 => xor_ln1019_115_fu_2425_p2,
      xor_ln1019_11_fu_1073_p2 => xor_ln1019_11_fu_1073_p2,
      xor_ln1019_123_fu_2529_p2 => xor_ln1019_123_fu_2529_p2,
      xor_ln1019_19_fu_1177_p2 => xor_ln1019_19_fu_1177_p2,
      xor_ln1019_27_fu_1281_p2 => xor_ln1019_27_fu_1281_p2,
      xor_ln1019_35_fu_1385_p2 => xor_ln1019_35_fu_1385_p2,
      xor_ln1019_3_fu_953_p2 => xor_ln1019_3_fu_953_p2,
      xor_ln1019_43_fu_1489_p2 => xor_ln1019_43_fu_1489_p2,
      xor_ln1019_51_fu_1593_p2 => xor_ln1019_51_fu_1593_p2,
      xor_ln1019_59_fu_1697_p2 => xor_ln1019_59_fu_1697_p2,
      xor_ln1019_67_fu_1801_p2 => xor_ln1019_67_fu_1801_p2,
      xor_ln1019_75_fu_1905_p2 => xor_ln1019_75_fu_1905_p2,
      xor_ln1019_83_fu_2009_p2 => xor_ln1019_83_fu_2009_p2,
      xor_ln1019_91_fu_2113_p2 => xor_ln1019_91_fu_2113_p2,
      xor_ln1019_99_fu_2217_p2 => xor_ln1019_99_fu_2217_p2
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_14,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) => B_V_data_1_payload_A(3 downto 0),
      \B_V_data_1_payload_B_reg[3]_0\(3 downto 0) => in0_V_TDATA_int_regslice(3 downto 0),
      \B_V_data_1_payload_B_reg[3]_1\(3 downto 0) => B_V_data_1_payload_B(3 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_4,
      \B_V_data_1_state_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_3,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(3 downto 0) => in0_V_TDATA(3 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_A_reg[15]_0\(15 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_out_V_TDATA(15 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_16,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[10]_0\ => regslice_both_weights_V_U_n_45,
      \B_V_data_1_payload_B_reg[11]_0\ => regslice_both_weights_V_U_n_44,
      \B_V_data_1_payload_B_reg[14]_0\(1 downto 0) => add_ln840_14_fu_1325_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[16]_0\(0) => add_ln840_18_fu_1429_p2(0),
      \B_V_data_1_payload_B_reg[16]_1\ => regslice_both_weights_V_U_n_39,
      \B_V_data_1_payload_B_reg[18]_0\ => regslice_both_weights_V_U_n_41,
      \B_V_data_1_payload_B_reg[19]_0\ => regslice_both_weights_V_U_n_40,
      \B_V_data_1_payload_B_reg[20]_0\(0) => add_ln840_22_fu_1533_p2(0),
      \B_V_data_1_payload_B_reg[20]_1\ => regslice_both_weights_V_U_n_35,
      \B_V_data_1_payload_B_reg[22]_0\ => regslice_both_weights_V_U_n_37,
      \B_V_data_1_payload_B_reg[23]_0\ => regslice_both_weights_V_U_n_36,
      \B_V_data_1_payload_B_reg[24]_0\(0) => add_ln840_26_fu_1637_p2(0),
      \B_V_data_1_payload_B_reg[24]_1\ => regslice_both_weights_V_U_n_31,
      \B_V_data_1_payload_B_reg[26]_0\ => regslice_both_weights_V_U_n_33,
      \B_V_data_1_payload_B_reg[27]_0\ => regslice_both_weights_V_U_n_32,
      \B_V_data_1_payload_B_reg[28]_0\(0) => add_ln840_30_fu_1741_p2(0),
      \B_V_data_1_payload_B_reg[28]_1\ => regslice_both_weights_V_U_n_27,
      \B_V_data_1_payload_B_reg[2]_0\(1 downto 0) => add_ln840_2_fu_1013_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[30]_0\ => regslice_both_weights_V_U_n_29,
      \B_V_data_1_payload_B_reg[31]_0\ => regslice_both_weights_V_U_n_28,
      \B_V_data_1_payload_B_reg[32]_0\(0) => add_ln840_34_fu_1845_p2(0),
      \B_V_data_1_payload_B_reg[32]_1\ => regslice_both_weights_V_U_n_23,
      \B_V_data_1_payload_B_reg[34]_0\ => regslice_both_weights_V_U_n_25,
      \B_V_data_1_payload_B_reg[35]_0\ => regslice_both_weights_V_U_n_24,
      \B_V_data_1_payload_B_reg[38]_0\(1 downto 0) => add_ln840_38_fu_1949_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[40]_0\(0) => add_ln840_42_fu_2053_p2(0),
      \B_V_data_1_payload_B_reg[40]_1\ => regslice_both_weights_V_U_n_19,
      \B_V_data_1_payload_B_reg[42]_0\ => regslice_both_weights_V_U_n_21,
      \B_V_data_1_payload_B_reg[43]_0\ => regslice_both_weights_V_U_n_20,
      \B_V_data_1_payload_B_reg[44]_0\(0) => add_ln840_46_fu_2157_p2(0),
      \B_V_data_1_payload_B_reg[44]_1\ => regslice_both_weights_V_U_n_15,
      \B_V_data_1_payload_B_reg[46]_0\ => regslice_both_weights_V_U_n_17,
      \B_V_data_1_payload_B_reg[47]_0\ => regslice_both_weights_V_U_n_16,
      \B_V_data_1_payload_B_reg[48]_0\(0) => add_ln840_50_fu_2261_p2(0),
      \B_V_data_1_payload_B_reg[48]_1\ => regslice_both_weights_V_U_n_11,
      \B_V_data_1_payload_B_reg[4]_0\(0) => add_ln840_6_fu_1117_p2(0),
      \B_V_data_1_payload_B_reg[4]_1\ => regslice_both_weights_V_U_n_47,
      \B_V_data_1_payload_B_reg[50]_0\ => regslice_both_weights_V_U_n_13,
      \B_V_data_1_payload_B_reg[51]_0\ => regslice_both_weights_V_U_n_12,
      \B_V_data_1_payload_B_reg[54]_0\(1 downto 0) => add_ln840_54_fu_2365_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[56]_0\(0) => add_ln840_58_fu_2469_p2(0),
      \B_V_data_1_payload_B_reg[56]_1\ => regslice_both_weights_V_U_n_7,
      \B_V_data_1_payload_B_reg[58]_0\ => regslice_both_weights_V_U_n_9,
      \B_V_data_1_payload_B_reg[59]_0\ => regslice_both_weights_V_U_n_8,
      \B_V_data_1_payload_B_reg[62]_0\(1 downto 0) => add_ln840_62_fu_2573_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_0\ => regslice_both_weights_V_U_n_49,
      \B_V_data_1_payload_B_reg[7]_0\ => regslice_both_weights_V_U_n_48,
      \B_V_data_1_payload_B_reg[8]_0\(0) => add_ln840_10_fu_1221_p2(0),
      \B_V_data_1_payload_B_reg[8]_1\ => regslice_both_weights_V_U_n_43,
      B_V_data_1_sel_rd_reg_0 => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_rd_reg_1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_15,
      \B_V_data_1_state_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_10,
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      \add_ln840_58_reg_3851_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_6,
      \add_ln840_58_reg_3851_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_9,
      \add_ln840_58_reg_3851_reg[0]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_7,
      \add_ln840_62_reg_3861_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      weights_V_TDATA(63 downto 0) => weights_V_TDATA(63 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_107_fu_2321_p2 => xor_ln1019_107_fu_2321_p2,
      xor_ln1019_115_fu_2425_p2 => xor_ln1019_115_fu_2425_p2,
      xor_ln1019_11_fu_1073_p2 => xor_ln1019_11_fu_1073_p2,
      xor_ln1019_123_fu_2529_p2 => xor_ln1019_123_fu_2529_p2,
      \xor_ln1019_123_reg_3856_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_5,
      xor_ln1019_19_fu_1177_p2 => xor_ln1019_19_fu_1177_p2,
      xor_ln1019_27_fu_1281_p2 => xor_ln1019_27_fu_1281_p2,
      xor_ln1019_35_fu_1385_p2 => xor_ln1019_35_fu_1385_p2,
      xor_ln1019_3_fu_953_p2 => xor_ln1019_3_fu_953_p2,
      xor_ln1019_43_fu_1489_p2 => xor_ln1019_43_fu_1489_p2,
      xor_ln1019_51_fu_1593_p2 => xor_ln1019_51_fu_1593_p2,
      xor_ln1019_59_fu_1697_p2 => xor_ln1019_59_fu_1697_p2,
      xor_ln1019_67_fu_1801_p2 => xor_ln1019_67_fu_1801_p2,
      xor_ln1019_75_fu_1905_p2 => xor_ln1019_75_fu_1905_p2,
      xor_ln1019_83_fu_2009_p2 => xor_ln1019_83_fu_2009_p2,
      xor_ln1019_91_fu_2113_p2 => xor_ln1019_91_fu_2113_p2,
      xor_ln1019_99_fu_2217_p2 => xor_ln1019_99_fu_2217_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2 is
  port (
    in0_V_TREADY : out STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2 is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr01_out : STD_LOGIC;
  signal add_ln840_10_fu_1221_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_14_fu_1325_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_18_fu_1429_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_22_fu_1533_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_26_fu_1637_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_2_fu_1013_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_30_fu_1741_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_34_fu_1845_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_38_fu_1949_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_42_fu_2053_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_46_fu_2157_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_50_fu_2261_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_54_fu_2365_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_58_fu_2469_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln840_62_fu_2573_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_6_fu_1117_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_10 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_14 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_15 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_16 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_3 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_4 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_5 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_6 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_7 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_8 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_9 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_62_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_weights_V_U_n_11 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_12 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_13 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_15 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_16 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_17 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_19 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_20 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_21 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_23 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_24 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_25 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_27 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_28 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_29 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_31 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_32 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_33 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_35 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_36 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_37 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_39 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_40 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_41 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_43 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_44 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_45 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_47 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_48 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_49 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_5 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_7 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_8 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_9 : STD_LOGIC;
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  signal xor_ln1019_107_fu_2321_p2 : STD_LOGIC;
  signal xor_ln1019_115_fu_2425_p2 : STD_LOGIC;
  signal xor_ln1019_11_fu_1073_p2 : STD_LOGIC;
  signal xor_ln1019_123_fu_2529_p2 : STD_LOGIC;
  signal xor_ln1019_19_fu_1177_p2 : STD_LOGIC;
  signal xor_ln1019_27_fu_1281_p2 : STD_LOGIC;
  signal xor_ln1019_35_fu_1385_p2 : STD_LOGIC;
  signal xor_ln1019_3_fu_953_p2 : STD_LOGIC;
  signal xor_ln1019_43_fu_1489_p2 : STD_LOGIC;
  signal xor_ln1019_51_fu_1593_p2 : STD_LOGIC;
  signal xor_ln1019_59_fu_1697_p2 : STD_LOGIC;
  signal xor_ln1019_67_fu_1801_p2 : STD_LOGIC;
  signal xor_ln1019_75_fu_1905_p2 : STD_LOGIC;
  signal xor_ln1019_83_fu_2009_p2 : STD_LOGIC;
  signal xor_ln1019_91_fu_2113_p2 : STD_LOGIC;
  signal xor_ln1019_99_fu_2217_p2 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_62: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_Matrix_Vector_Activate_Stream_Batch
     port map (
      \B_V_data_1_payload_A_reg[3]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_8,
      \B_V_data_1_payload_B_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_6,
      \B_V_data_1_payload_B_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_5,
      \B_V_data_1_payload_B_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_7,
      \B_V_data_1_payload_B_reg[3]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_9,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      \B_V_data_1_state_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_3,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \add_i_i_i3_15_3132_fu_310_reg[7]_0\(15 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_out_V_TDATA(15 downto 0),
      \add_ln840_10_reg_3731_reg[0]_0\(0) => add_ln840_10_fu_1221_p2(0),
      \add_ln840_10_reg_3731_reg[1]_0\ => regslice_both_weights_V_U_n_43,
      \add_ln840_10_reg_3731_reg[1]_1\ => regslice_both_weights_V_U_n_45,
      \add_ln840_10_reg_3731_reg[1]_2\ => regslice_both_weights_V_U_n_44,
      \add_ln840_14_reg_3741_reg[1]_0\(1 downto 0) => add_ln840_14_fu_1325_p2(1 downto 0),
      \add_ln840_18_reg_3751_reg[0]_0\(0) => add_ln840_18_fu_1429_p2(0),
      \add_ln840_18_reg_3751_reg[1]_0\ => regslice_both_weights_V_U_n_39,
      \add_ln840_18_reg_3751_reg[1]_1\ => regslice_both_weights_V_U_n_41,
      \add_ln840_18_reg_3751_reg[1]_2\ => regslice_both_weights_V_U_n_40,
      \add_ln840_22_reg_3761_reg[0]_0\(0) => add_ln840_22_fu_1533_p2(0),
      \add_ln840_22_reg_3761_reg[1]_0\ => regslice_both_weights_V_U_n_35,
      \add_ln840_22_reg_3761_reg[1]_1\ => regslice_both_weights_V_U_n_37,
      \add_ln840_22_reg_3761_reg[1]_2\ => regslice_both_weights_V_U_n_36,
      \add_ln840_26_reg_3771_reg[0]_0\(0) => add_ln840_26_fu_1637_p2(0),
      \add_ln840_26_reg_3771_reg[1]_0\ => regslice_both_weights_V_U_n_31,
      \add_ln840_26_reg_3771_reg[1]_1\ => regslice_both_weights_V_U_n_33,
      \add_ln840_26_reg_3771_reg[1]_2\ => regslice_both_weights_V_U_n_32,
      \add_ln840_2_reg_3711_reg[1]_0\(1 downto 0) => add_ln840_2_fu_1013_p2(1 downto 0),
      \add_ln840_30_reg_3781_reg[0]_0\(0) => add_ln840_30_fu_1741_p2(0),
      \add_ln840_30_reg_3781_reg[1]_0\ => regslice_both_weights_V_U_n_27,
      \add_ln840_30_reg_3781_reg[1]_1\ => regslice_both_weights_V_U_n_29,
      \add_ln840_30_reg_3781_reg[1]_2\ => regslice_both_weights_V_U_n_28,
      \add_ln840_34_reg_3791_reg[0]_0\(0) => add_ln840_34_fu_1845_p2(0),
      \add_ln840_34_reg_3791_reg[1]_0\ => regslice_both_weights_V_U_n_23,
      \add_ln840_34_reg_3791_reg[1]_1\ => regslice_both_weights_V_U_n_25,
      \add_ln840_34_reg_3791_reg[1]_2\ => regslice_both_weights_V_U_n_24,
      \add_ln840_38_reg_3801_reg[1]_0\(1 downto 0) => add_ln840_38_fu_1949_p2(1 downto 0),
      \add_ln840_42_reg_3811_reg[0]_0\(0) => add_ln840_42_fu_2053_p2(0),
      \add_ln840_42_reg_3811_reg[1]_0\ => regslice_both_weights_V_U_n_19,
      \add_ln840_42_reg_3811_reg[1]_1\ => regslice_both_weights_V_U_n_21,
      \add_ln840_42_reg_3811_reg[1]_2\ => regslice_both_weights_V_U_n_20,
      \add_ln840_46_reg_3821_reg[0]_0\(0) => add_ln840_46_fu_2157_p2(0),
      \add_ln840_46_reg_3821_reg[1]_0\ => regslice_both_weights_V_U_n_15,
      \add_ln840_46_reg_3821_reg[1]_1\ => regslice_both_weights_V_U_n_17,
      \add_ln840_46_reg_3821_reg[1]_2\ => regslice_both_weights_V_U_n_16,
      \add_ln840_50_reg_3831_reg[0]_0\(0) => add_ln840_50_fu_2261_p2(0),
      \add_ln840_50_reg_3831_reg[1]_0\ => regslice_both_weights_V_U_n_11,
      \add_ln840_50_reg_3831_reg[1]_1\ => regslice_both_weights_V_U_n_13,
      \add_ln840_50_reg_3831_reg[1]_2\ => regslice_both_weights_V_U_n_12,
      \add_ln840_54_reg_3841_reg[1]_0\(1 downto 0) => add_ln840_54_fu_2365_p2(1 downto 0),
      \add_ln840_58_reg_3851_reg[0]_0\(0) => add_ln840_58_fu_2469_p2(0),
      \add_ln840_58_reg_3851_reg[1]_0\ => regslice_both_weights_V_U_n_7,
      \add_ln840_58_reg_3851_reg[1]_1\ => regslice_both_weights_V_U_n_9,
      \add_ln840_58_reg_3851_reg[1]_2\ => regslice_both_weights_V_U_n_8,
      \add_ln840_62_reg_3861_reg[1]_0\(1 downto 0) => add_ln840_62_fu_2573_p2(1 downto 0),
      \add_ln840_6_reg_3721_reg[0]_0\(0) => add_ln840_6_fu_1117_p2(0),
      \add_ln840_6_reg_3721_reg[1]_0\(3 downto 0) => B_V_data_1_payload_B(3 downto 0),
      \add_ln840_6_reg_3721_reg[1]_1\(3 downto 0) => B_V_data_1_payload_A(3 downto 0),
      \add_ln840_6_reg_3721_reg[1]_2\ => regslice_both_weights_V_U_n_47,
      \add_ln840_6_reg_3721_reg[1]_3\ => regslice_both_weights_V_U_n_49,
      \add_ln840_6_reg_3721_reg[1]_4\ => regslice_both_weights_V_U_n_48,
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_14,
      \ap_CS_fsm_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_4,
      \ap_CS_fsm_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_15,
      \ap_CS_fsm_reg[3]\(0) => ap_NS_fsm(0),
      \ap_CS_iter2_fsm_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_16,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      \i_fu_246_reg[4]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_10,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      \inputBuf_V_15_fu_374_reg[3]_0\(3 downto 0) => in0_V_TDATA_int_regslice(3 downto 0),
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_107_fu_2321_p2 => xor_ln1019_107_fu_2321_p2,
      xor_ln1019_115_fu_2425_p2 => xor_ln1019_115_fu_2425_p2,
      xor_ln1019_11_fu_1073_p2 => xor_ln1019_11_fu_1073_p2,
      xor_ln1019_123_fu_2529_p2 => xor_ln1019_123_fu_2529_p2,
      xor_ln1019_19_fu_1177_p2 => xor_ln1019_19_fu_1177_p2,
      xor_ln1019_27_fu_1281_p2 => xor_ln1019_27_fu_1281_p2,
      xor_ln1019_35_fu_1385_p2 => xor_ln1019_35_fu_1385_p2,
      xor_ln1019_3_fu_953_p2 => xor_ln1019_3_fu_953_p2,
      xor_ln1019_43_fu_1489_p2 => xor_ln1019_43_fu_1489_p2,
      xor_ln1019_51_fu_1593_p2 => xor_ln1019_51_fu_1593_p2,
      xor_ln1019_59_fu_1697_p2 => xor_ln1019_59_fu_1697_p2,
      xor_ln1019_67_fu_1801_p2 => xor_ln1019_67_fu_1801_p2,
      xor_ln1019_75_fu_1905_p2 => xor_ln1019_75_fu_1905_p2,
      xor_ln1019_83_fu_2009_p2 => xor_ln1019_83_fu_2009_p2,
      xor_ln1019_91_fu_2113_p2 => xor_ln1019_91_fu_2113_p2,
      xor_ln1019_99_fu_2217_p2 => xor_ln1019_99_fu_2217_p2
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_14,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[3]_0\(3 downto 0) => B_V_data_1_payload_A(3 downto 0),
      \B_V_data_1_payload_B_reg[3]_0\(3 downto 0) => in0_V_TDATA_int_regslice(3 downto 0),
      \B_V_data_1_payload_B_reg[3]_1\(3 downto 0) => B_V_data_1_payload_B(3 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_4,
      \B_V_data_1_state_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_3,
      \B_V_data_1_state_reg[1]_0\ => in0_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(3 downto 0) => in0_V_TDATA(3 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_A_reg[15]_0\(15 downto 0) => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_out_V_TDATA(15 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_16,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[10]_0\ => regslice_both_weights_V_U_n_45,
      \B_V_data_1_payload_B_reg[11]_0\ => regslice_both_weights_V_U_n_44,
      \B_V_data_1_payload_B_reg[14]_0\(1 downto 0) => add_ln840_14_fu_1325_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[16]_0\(0) => add_ln840_18_fu_1429_p2(0),
      \B_V_data_1_payload_B_reg[16]_1\ => regslice_both_weights_V_U_n_39,
      \B_V_data_1_payload_B_reg[18]_0\ => regslice_both_weights_V_U_n_41,
      \B_V_data_1_payload_B_reg[19]_0\ => regslice_both_weights_V_U_n_40,
      \B_V_data_1_payload_B_reg[20]_0\(0) => add_ln840_22_fu_1533_p2(0),
      \B_V_data_1_payload_B_reg[20]_1\ => regslice_both_weights_V_U_n_35,
      \B_V_data_1_payload_B_reg[22]_0\ => regslice_both_weights_V_U_n_37,
      \B_V_data_1_payload_B_reg[23]_0\ => regslice_both_weights_V_U_n_36,
      \B_V_data_1_payload_B_reg[24]_0\(0) => add_ln840_26_fu_1637_p2(0),
      \B_V_data_1_payload_B_reg[24]_1\ => regslice_both_weights_V_U_n_31,
      \B_V_data_1_payload_B_reg[26]_0\ => regslice_both_weights_V_U_n_33,
      \B_V_data_1_payload_B_reg[27]_0\ => regslice_both_weights_V_U_n_32,
      \B_V_data_1_payload_B_reg[28]_0\(0) => add_ln840_30_fu_1741_p2(0),
      \B_V_data_1_payload_B_reg[28]_1\ => regslice_both_weights_V_U_n_27,
      \B_V_data_1_payload_B_reg[2]_0\(1 downto 0) => add_ln840_2_fu_1013_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[30]_0\ => regslice_both_weights_V_U_n_29,
      \B_V_data_1_payload_B_reg[31]_0\ => regslice_both_weights_V_U_n_28,
      \B_V_data_1_payload_B_reg[32]_0\(0) => add_ln840_34_fu_1845_p2(0),
      \B_V_data_1_payload_B_reg[32]_1\ => regslice_both_weights_V_U_n_23,
      \B_V_data_1_payload_B_reg[34]_0\ => regslice_both_weights_V_U_n_25,
      \B_V_data_1_payload_B_reg[35]_0\ => regslice_both_weights_V_U_n_24,
      \B_V_data_1_payload_B_reg[38]_0\(1 downto 0) => add_ln840_38_fu_1949_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[40]_0\(0) => add_ln840_42_fu_2053_p2(0),
      \B_V_data_1_payload_B_reg[40]_1\ => regslice_both_weights_V_U_n_19,
      \B_V_data_1_payload_B_reg[42]_0\ => regslice_both_weights_V_U_n_21,
      \B_V_data_1_payload_B_reg[43]_0\ => regslice_both_weights_V_U_n_20,
      \B_V_data_1_payload_B_reg[44]_0\(0) => add_ln840_46_fu_2157_p2(0),
      \B_V_data_1_payload_B_reg[44]_1\ => regslice_both_weights_V_U_n_15,
      \B_V_data_1_payload_B_reg[46]_0\ => regslice_both_weights_V_U_n_17,
      \B_V_data_1_payload_B_reg[47]_0\ => regslice_both_weights_V_U_n_16,
      \B_V_data_1_payload_B_reg[48]_0\(0) => add_ln840_50_fu_2261_p2(0),
      \B_V_data_1_payload_B_reg[48]_1\ => regslice_both_weights_V_U_n_11,
      \B_V_data_1_payload_B_reg[4]_0\(0) => add_ln840_6_fu_1117_p2(0),
      \B_V_data_1_payload_B_reg[4]_1\ => regslice_both_weights_V_U_n_47,
      \B_V_data_1_payload_B_reg[50]_0\ => regslice_both_weights_V_U_n_13,
      \B_V_data_1_payload_B_reg[51]_0\ => regslice_both_weights_V_U_n_12,
      \B_V_data_1_payload_B_reg[54]_0\(1 downto 0) => add_ln840_54_fu_2365_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[56]_0\(0) => add_ln840_58_fu_2469_p2(0),
      \B_V_data_1_payload_B_reg[56]_1\ => regslice_both_weights_V_U_n_7,
      \B_V_data_1_payload_B_reg[58]_0\ => regslice_both_weights_V_U_n_9,
      \B_V_data_1_payload_B_reg[59]_0\ => regslice_both_weights_V_U_n_8,
      \B_V_data_1_payload_B_reg[62]_0\(1 downto 0) => add_ln840_62_fu_2573_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[6]_0\ => regslice_both_weights_V_U_n_49,
      \B_V_data_1_payload_B_reg[7]_0\ => regslice_both_weights_V_U_n_48,
      \B_V_data_1_payload_B_reg[8]_0\(0) => add_ln840_10_fu_1221_p2(0),
      \B_V_data_1_payload_B_reg[8]_1\ => regslice_both_weights_V_U_n_43,
      B_V_data_1_sel_rd_reg_0 => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_rd_reg_1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_15,
      \B_V_data_1_state_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_10,
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      \add_ln840_58_reg_3851_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_6,
      \add_ln840_58_reg_3851_reg[0]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_9,
      \add_ln840_58_reg_3851_reg[0]_1\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_7,
      \add_ln840_62_reg_3861_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      weights_V_TDATA(63 downto 0) => weights_V_TDATA(63 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_107_fu_2321_p2 => xor_ln1019_107_fu_2321_p2,
      xor_ln1019_115_fu_2425_p2 => xor_ln1019_115_fu_2425_p2,
      xor_ln1019_11_fu_1073_p2 => xor_ln1019_11_fu_1073_p2,
      xor_ln1019_123_fu_2529_p2 => xor_ln1019_123_fu_2529_p2,
      \xor_ln1019_123_reg_3856_reg[0]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_62_n_5,
      xor_ln1019_19_fu_1177_p2 => xor_ln1019_19_fu_1177_p2,
      xor_ln1019_27_fu_1281_p2 => xor_ln1019_27_fu_1281_p2,
      xor_ln1019_35_fu_1385_p2 => xor_ln1019_35_fu_1385_p2,
      xor_ln1019_3_fu_953_p2 => xor_ln1019_3_fu_953_p2,
      xor_ln1019_43_fu_1489_p2 => xor_ln1019_43_fu_1489_p2,
      xor_ln1019_51_fu_1593_p2 => xor_ln1019_51_fu_1593_p2,
      xor_ln1019_59_fu_1697_p2 => xor_ln1019_59_fu_1697_p2,
      xor_ln1019_67_fu_1801_p2 => xor_ln1019_67_fu_1801_p2,
      xor_ln1019_75_fu_1905_p2 => xor_ln1019_75_fu_1905_p2,
      xor_ln1019_83_fu_2009_p2 => xor_ln1019_83_fu_2009_p2,
      xor_ln1019_91_fu_2113_p2 => xor_ln1019_91_fu_2113_p2,
      xor_ln1019_99_fu_2217_p2 => xor_ln1019_99_fu_2217_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3 is
  port (
    in0_V_TREADY : out STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 79 downto 0 );
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 39 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3 is
  signal B_V_data_1_payload_A : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal B_V_data_1_payload_B : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr01_out : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^b_v_data_1_state_reg[0]\ : STD_LOGIC;
  signal add_ln840_10_fu_559_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_14_fu_663_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_18_fu_767_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_22_fu_871_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_26_fu_975_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_2_fu_351_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_30_fu_1079_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_34_fu_1183_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_38_fu_1287_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln840_6_fu_455_p2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[1]_i_1_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal data_in : STD_LOGIC_VECTOR ( 79 downto 0 );
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_10 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_11 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_12 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_4 : STD_LOGIC;
  signal grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_9 : STD_LOGIC;
  signal i_fu_132 : STD_LOGIC;
  signal in0_V_TDATA_int_regslice : STD_LOGIC_VECTOR ( 0 to 0 );
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_weights_V_U_n_5 : STD_LOGIC;
  signal regslice_both_weights_V_U_n_6 : STD_LOGIC;
  signal weights_V_TVALID_int_regslice : STD_LOGIC;
  signal xor_ln1019_11_fu_411_p2 : STD_LOGIC;
  signal xor_ln1019_19_fu_515_p2 : STD_LOGIC;
  signal xor_ln1019_27_fu_619_p2 : STD_LOGIC;
  signal xor_ln1019_35_fu_723_p2 : STD_LOGIC;
  signal xor_ln1019_3_fu_291_p2 : STD_LOGIC;
  signal xor_ln1019_43_fu_827_p2 : STD_LOGIC;
  signal xor_ln1019_51_fu_931_p2 : STD_LOGIC;
  signal xor_ln1019_59_fu_1035_p2 : STD_LOGIC;
  signal xor_ln1019_67_fu_1139_p2 : STD_LOGIC;
  signal xor_ln1019_75_fu_1243_p2 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  \B_V_data_1_state_reg[0]\ <= \^b_v_data_1_state_reg[0]\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state4,
      O => \ap_CS_fsm[1]_i_1_n_3\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm[1]_i_1_n_3\,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_Matrix_Vector_Activate_Stream_Batch
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[1]\ => \^b_v_data_1_state_reg[0]\,
      D(1 downto 0) => ap_NS_fsm(3 downto 2),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \add_i_i_i2_9_392_fu_172_reg[5]_0\(79 downto 0) => data_in(79 downto 0),
      \add_ln840_10_reg_1793_reg[1]_0\(1 downto 0) => add_ln840_10_fu_559_p2(1 downto 0),
      \add_ln840_14_reg_1803_reg[1]_0\(1 downto 0) => add_ln840_14_fu_663_p2(1 downto 0),
      \add_ln840_18_reg_1813_reg[1]_0\(1 downto 0) => add_ln840_18_fu_767_p2(1 downto 0),
      \add_ln840_22_reg_1823_reg[1]_0\(1 downto 0) => add_ln840_22_fu_871_p2(1 downto 0),
      \add_ln840_26_reg_1833_reg[1]_0\(1 downto 0) => add_ln840_26_fu_975_p2(1 downto 0),
      \add_ln840_2_reg_1773_reg[1]_0\(1 downto 0) => add_ln840_2_fu_351_p2(1 downto 0),
      \add_ln840_30_reg_1843_reg[1]_0\(1 downto 0) => add_ln840_30_fu_1079_p2(1 downto 0),
      \add_ln840_34_reg_1853_reg[1]_0\(1 downto 0) => add_ln840_34_fu_1183_p2(1 downto 0),
      \add_ln840_38_reg_1863_reg[1]_0\(1 downto 0) => add_ln840_38_fu_1287_p2(1 downto 0),
      \add_ln840_6_reg_1783_reg[1]_0\(1 downto 0) => add_ln840_6_fu_455_p2(1 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_9,
      \ap_CS_fsm_reg[2]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_10,
      \ap_CS_fsm_reg[2]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_11,
      \ap_CS_fsm_reg[3]\(0) => ap_NS_fsm(0),
      \ap_CS_iter1_fsm_reg[1]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_12,
      \ap_CS_iter1_fsm_reg[1]_1\ => regslice_both_weights_V_U_n_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      i_fu_132 => i_fu_132,
      \i_fu_132_reg[4]_0\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_4,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_11_fu_411_p2 => xor_ln1019_11_fu_411_p2,
      xor_ln1019_19_fu_515_p2 => xor_ln1019_19_fu_515_p2,
      xor_ln1019_27_fu_619_p2 => xor_ln1019_27_fu_619_p2,
      xor_ln1019_35_fu_723_p2 => xor_ln1019_35_fu_723_p2,
      xor_ln1019_3_fu_291_p2 => xor_ln1019_3_fu_291_p2,
      xor_ln1019_43_fu_827_p2 => xor_ln1019_43_fu_827_p2,
      xor_ln1019_51_fu_931_p2 => xor_ln1019_51_fu_931_p2,
      xor_ln1019_59_fu_1035_p2 => xor_ln1019_59_fu_1035_p2,
      xor_ln1019_67_fu_1139_p2 => xor_ln1019_67_fu_1139_p2,
      xor_ln1019_75_fu_1243_p2 => xor_ln1019_75_fu_1243_p2
    );
grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_9,
      Q => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[3]_0\(2 downto 0) => B_V_data_1_payload_A(3 downto 1),
      \B_V_data_1_payload_B_reg[3]_0\(2 downto 0) => B_V_data_1_payload_B(3 downto 1),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_11,
      Q(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      i_fu_132 => i_fu_132,
      in0_V_TDATA(3 downto 0) => in0_V_TDATA(3 downto 0),
      in0_V_TDATA_int_regslice(0) => in0_V_TDATA_int_regslice(0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both__parameterized1\
     port map (
      \B_V_data_1_payload_A_reg[79]_0\(79 downto 0) => data_in(79 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_12,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]_0\ => \^b_v_data_1_state_reg[0]\,
      D(0) => ap_NS_fsm(0),
      Q(0) => ap_CS_fsm_state4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_V_TDATA(79 downto 0) => out_V_TDATA(79 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
regslice_both_weights_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_B_reg[0]_0\(1 downto 0) => add_ln840_2_fu_351_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[12]_0\(1 downto 0) => add_ln840_14_fu_663_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[16]_0\(1 downto 0) => add_ln840_18_fu_767_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[20]_0\(1 downto 0) => add_ln840_22_fu_871_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[24]_0\(1 downto 0) => add_ln840_26_fu_975_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[28]_0\(1 downto 0) => add_ln840_30_fu_1079_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[32]_0\(1 downto 0) => add_ln840_34_fu_1183_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[36]_0\(1 downto 0) => add_ln840_38_fu_1287_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[4]_0\(1 downto 0) => add_ln840_6_fu_455_p2(1 downto 0),
      \B_V_data_1_payload_B_reg[8]_0\(1 downto 0) => add_ln840_10_fu_559_p2(1 downto 0),
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => regslice_both_weights_V_U_n_5,
      B_V_data_1_sel_rd_reg_1 => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_10,
      \B_V_data_1_state_reg[0]_0\ => regslice_both_weights_V_U_n_6,
      \B_V_data_1_state_reg[1]_0\ => weights_V_TREADY,
      Q(0) => ap_CS_fsm_state3,
      \add_ln840_38_reg_1863_reg[1]\(2 downto 0) => B_V_data_1_payload_A(3 downto 1),
      \add_ln840_38_reg_1863_reg[1]_0\(2 downto 0) => B_V_data_1_payload_B(3 downto 1),
      \ap_CS_iter1_fsm_reg[1]\ => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_n_4,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg => grp_Matrix_Vector_Activate_Stream_Batch_fu_30_ap_start_reg,
      i_fu_132 => i_fu_132,
      in0_V_TDATA_int_regslice(0) => in0_V_TDATA_int_regslice(0),
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      weights_V_TDATA(39 downto 0) => weights_V_TDATA(39 downto 0),
      weights_V_TVALID => weights_V_TVALID,
      weights_V_TVALID_int_regslice => weights_V_TVALID_int_regslice,
      xor_ln1019_11_fu_411_p2 => xor_ln1019_11_fu_411_p2,
      xor_ln1019_19_fu_515_p2 => xor_ln1019_19_fu_515_p2,
      xor_ln1019_27_fu_619_p2 => xor_ln1019_27_fu_619_p2,
      xor_ln1019_35_fu_723_p2 => xor_ln1019_35_fu_723_p2,
      xor_ln1019_3_fu_291_p2 => xor_ln1019_3_fu_291_p2,
      xor_ln1019_43_fu_827_p2 => xor_ln1019_43_fu_827_p2,
      xor_ln1019_51_fu_931_p2 => xor_ln1019_51_fu_931_p2,
      xor_ln1019_59_fu_1035_p2 => xor_ln1019_59_fu_1035_p2,
      xor_ln1019_67_fu_1139_p2 => xor_ln1019_67_fu_1139_p2,
      xor_ln1019_75_fu_1243_p2 => xor_ln1019_75_fu_1243_p2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_0,StreamingDataWidthConverter_Batch_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_0 : entity is "StreamingDataWidthConverter_Batch_1,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^out_v_tdata\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
  out_V_TDATA(7) <= \<const0>\;
  out_V_TDATA(6) <= \<const0>\;
  out_V_TDATA(5) <= \<const0>\;
  out_V_TDATA(4) <= \<const0>\;
  out_V_TDATA(3 downto 0) <= \^out_v_tdata\(3 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_1
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(3 downto 0) => \^out_v_tdata\(3 downto 0),
      out_V_TREADY => out_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0,StreamingDataWidthConverter_Batch_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 : entity is "StreamingDataWidthConverter_Batch_2,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^out_v_tdata\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
  out_V_TDATA(7) <= \<const0>\;
  out_V_TDATA(6) <= \<const0>\;
  out_V_TDATA(5) <= \<const0>\;
  out_V_TDATA(4) <= \<const0>\;
  out_V_TDATA(3 downto 0) <= \^out_v_tdata\(3 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_2
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(3 downto 0) => \^out_v_tdata\(3 downto 0),
      out_V_TREADY => out_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0,StreamingDataWidthConverter_Batch_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 : entity is "StreamingDataWidthConverter_Batch_3,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^out_v_tdata\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
  out_V_TDATA(7) <= \<const0>\;
  out_V_TDATA(6) <= \<const0>\;
  out_V_TDATA(5) <= \<const0>\;
  out_V_TDATA(4) <= \<const0>\;
  out_V_TDATA(3 downto 0) <= \^out_v_tdata\(3 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataWidthConverter_Batch_3
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(3 downto 0) => \^out_v_tdata\(3 downto 0),
      out_V_TREADY => out_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maxcount : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 63 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0,StreamingFIFO_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0 : entity is "StreamingFIFO_0,Vivado 2022.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^out_v_tdata\ : STD_LOGIC_VECTOR ( 63 downto 6 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_PARAMETER of in0_V_TREADY : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_PARAMETER of out_V_TREADY : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
begin
  count(6) <= \<const0>\;
  count(5) <= \<const0>\;
  count(4) <= \<const0>\;
  count(3) <= \<const0>\;
  count(2) <= \<const0>\;
  count(1) <= \<const0>\;
  count(0) <= \<const0>\;
  maxcount(6) <= \<const0>\;
  maxcount(5) <= \<const0>\;
  maxcount(4) <= \<const0>\;
  maxcount(3) <= \<const0>\;
  maxcount(2) <= \<const0>\;
  maxcount(1) <= \<const0>\;
  maxcount(0) <= \<const0>\;
  out_V_TDATA(63 downto 62) <= \^out_v_tdata\(63 downto 62);
  out_V_TDATA(61) <= \<const0>\;
  out_V_TDATA(60) <= \<const0>\;
  out_V_TDATA(59) <= \<const0>\;
  out_V_TDATA(58) <= \<const0>\;
  out_V_TDATA(57) <= \<const0>\;
  out_V_TDATA(56) <= \<const0>\;
  out_V_TDATA(55 downto 54) <= \^out_v_tdata\(55 downto 54);
  out_V_TDATA(53) <= \<const0>\;
  out_V_TDATA(52) <= \<const0>\;
  out_V_TDATA(51) <= \<const0>\;
  out_V_TDATA(50) <= \<const0>\;
  out_V_TDATA(49) <= \<const0>\;
  out_V_TDATA(48) <= \<const0>\;
  out_V_TDATA(47 downto 46) <= \^out_v_tdata\(47 downto 46);
  out_V_TDATA(45) <= \<const0>\;
  out_V_TDATA(44) <= \<const0>\;
  out_V_TDATA(43) <= \<const0>\;
  out_V_TDATA(42) <= \<const0>\;
  out_V_TDATA(41) <= \<const0>\;
  out_V_TDATA(40) <= \<const0>\;
  out_V_TDATA(39 downto 38) <= \^out_v_tdata\(39 downto 38);
  out_V_TDATA(37) <= \<const0>\;
  out_V_TDATA(36) <= \<const0>\;
  out_V_TDATA(35) <= \<const0>\;
  out_V_TDATA(34) <= \<const0>\;
  out_V_TDATA(33) <= \<const0>\;
  out_V_TDATA(32) <= \<const0>\;
  out_V_TDATA(31 downto 30) <= \^out_v_tdata\(31 downto 30);
  out_V_TDATA(29) <= \<const0>\;
  out_V_TDATA(28) <= \<const0>\;
  out_V_TDATA(27) <= \<const0>\;
  out_V_TDATA(26) <= \<const0>\;
  out_V_TDATA(25) <= \<const0>\;
  out_V_TDATA(24) <= \<const0>\;
  out_V_TDATA(23 downto 22) <= \^out_v_tdata\(23 downto 22);
  out_V_TDATA(21) <= \<const0>\;
  out_V_TDATA(20) <= \<const0>\;
  out_V_TDATA(19) <= \<const0>\;
  out_V_TDATA(18) <= \<const0>\;
  out_V_TDATA(17) <= \<const0>\;
  out_V_TDATA(16) <= \<const0>\;
  out_V_TDATA(15 downto 14) <= \^out_v_tdata\(15 downto 14);
  out_V_TDATA(13) <= \<const0>\;
  out_V_TDATA(12) <= \<const0>\;
  out_V_TDATA(11) <= \<const0>\;
  out_V_TDATA(10) <= \<const0>\;
  out_V_TDATA(9) <= \<const0>\;
  out_V_TDATA(8) <= \<const0>\;
  out_V_TDATA(7 downto 6) <= \^out_v_tdata\(7 downto 6);
  out_V_TDATA(5) <= \<const0>\;
  out_V_TDATA(4) <= \<const0>\;
  out_V_TDATA(3) <= \<const0>\;
  out_V_TDATA(2) <= \<const0>\;
  out_V_TDATA(1) <= \<const0>\;
  out_V_TDATA(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 14) => in0_V_TDATA(63 downto 62),
      in0_V_TDATA(13 downto 12) => in0_V_TDATA(55 downto 54),
      in0_V_TDATA(11 downto 10) => in0_V_TDATA(47 downto 46),
      in0_V_TDATA(9 downto 8) => in0_V_TDATA(39 downto 38),
      in0_V_TDATA(7 downto 6) => in0_V_TDATA(31 downto 30),
      in0_V_TDATA(5 downto 4) => in0_V_TDATA(23 downto 22),
      in0_V_TDATA(3 downto 2) => in0_V_TDATA(15 downto 14),
      in0_V_TDATA(1 downto 0) => in0_V_TDATA(7 downto 6),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 14) => \^out_v_tdata\(63 downto 62),
      out_V_TDATA(13 downto 12) => \^out_v_tdata\(55 downto 54),
      out_V_TDATA(11 downto 10) => \^out_v_tdata\(47 downto 46),
      out_V_TDATA(9 downto 8) => \^out_v_tdata\(39 downto 38),
      out_V_TDATA(7 downto 6) => \^out_v_tdata\(31 downto 30),
      out_V_TDATA(5 downto 4) => \^out_v_tdata\(23 downto 22),
      out_V_TDATA(3 downto 2) => \^out_v_tdata\(15 downto 14),
      out_V_TDATA(1 downto 0) => \^out_v_tdata\(7 downto 6),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 6 downto 0 );
    maxcount : out STD_LOGIC_VECTOR ( 6 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0,StreamingFIFO_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0 : entity is "StreamingFIFO_1,Vivado 2022.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_PARAMETER of in0_V_TREADY : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_PARAMETER of out_V_TREADY : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
begin
  count(6) <= \<const0>\;
  count(5) <= \<const0>\;
  count(4) <= \<const0>\;
  count(3) <= \<const0>\;
  count(2) <= \<const0>\;
  count(1) <= \<const0>\;
  count(0) <= \<const0>\;
  maxcount(6) <= \<const0>\;
  maxcount(5) <= \<const0>\;
  maxcount(4) <= \<const0>\;
  maxcount(3) <= \<const0>\;
  maxcount(2) <= \<const0>\;
  maxcount(1) <= \<const0>\;
  maxcount(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_1
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(7 downto 0) => in0_V_TDATA(7 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    count : out STD_LOGIC_VECTOR ( 5 downto 0 );
    maxcount : out STD_LOGIC_VECTOR ( 5 downto 0 );
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0,StreamingFIFO_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0 : entity is "StreamingFIFO_2,Vivado 2022.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_PARAMETER of in0_V_TREADY : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_PARAMETER of out_V_TREADY : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
begin
  count(5) <= \<const0>\;
  count(4) <= \<const0>\;
  count(3) <= \<const0>\;
  count(2) <= \<const0>\;
  count(1) <= \<const0>\;
  count(0) <= \<const0>\;
  maxcount(5) <= \<const0>\;
  maxcount(4) <= \<const0>\;
  maxcount(3) <= \<const0>\;
  maxcount(2) <= \<const0>\;
  maxcount(1) <= \<const0>\;
  maxcount(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingFIFO_2
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TVALID => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_dwc_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    s_axis_tvalid : in STD_LOGIC;
    s_axis_tready : out STD_LOGIC;
    s_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tready : in STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_dwc_0 : entity is "StreamingDataflowPartition_1_dwc_0,axis_dwidth_converter_v1_1_26_axis_dwidth_converter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_dwc_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_dwc_0 : entity is "axis_dwidth_converter_v1_1_26_axis_dwidth_converter,Vivado 2022.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_dwc_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_dwc_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 CLKIF CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME CLKIF, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, ASSOCIATED_BUSIF S_AXIS:M_AXIS, ASSOCIATED_RESET aresetn, INSERT_VIP 0, ASSOCIATED_CLKEN aclken";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 RSTIF RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME RSTIF, POLARITY ACTIVE_LOW, INSERT_VIP 0, TYPE INTERCONNECT";
  attribute X_INTERFACE_INFO of m_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of m_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS TREADY";
  attribute X_INTERFACE_INFO of s_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS TVALID";
  attribute X_INTERFACE_INFO of m_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_tdata : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS TDATA";
  attribute X_INTERFACE_PARAMETER of s_axis_tdata : signal is "XIL_INTERFACENAME S_AXIS, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_axis_dwidth_converter_v1_1_26_axis_dwidth_converter
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      m_axis_tready => m_axis_tready,
      s_axis_tdata(7 downto 0) => s_axis_tdata(7 downto 0),
      s_axis_tvalid => s_axis_tvalid,
      \state_reg[0]\ => s_axis_tready,
      \state_reg[1]\ => m_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0 is
  port (
    in0_V_TREADY : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    out_V_TREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0 is
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \ap_CS_fsm_reg_n_3_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_ap_start_reg : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_10 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_11 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_12 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_4 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_6 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_7 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_n_9 : STD_LOGIC;
  signal grp_Thresholding_Batch_fu_52_out_V_TDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^in0_v_tready\ : STD_LOGIC;
  signal in0_V_TVALID_int_regslice : STD_LOGIC;
  signal out_V_TREADY_int_regslice : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal regslice_both_in0_V_U_n_11 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_12 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_13 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_14 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_15 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_16 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_17 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_18 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_19 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_20 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_21 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_22 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_7 : STD_LOGIC;
  signal regslice_both_in0_V_U_n_8 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
begin
  in0_V_TREADY <= \^in0_v_tready\;
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_3_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_Thresholding_Batch_fu_52: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_Thresholding_Batch
     port map (
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[1]\ => \^in0_v_tready\,
      D(0) => ap_NS_fsm(2),
      Q(1) => ap_CS_fsm_state3,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[1]\ => grp_Thresholding_Batch_fu_52_n_10,
      \ap_CS_fsm_reg[2]\ => grp_Thresholding_Batch_fu_52_n_6,
      \ap_CS_fsm_reg[2]_0\ => grp_Thresholding_Batch_fu_52_n_11,
      \ap_CS_iter2_fsm_reg[1]_0\ => grp_Thresholding_Batch_fu_52_n_7,
      \ap_CS_iter2_fsm_reg[1]_1\ => grp_Thresholding_Batch_fu_52_n_12,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_Thresholding_Batch_fu_52_n_9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_Thresholding_Batch_fu_52_ap_start_reg => grp_Thresholding_Batch_fu_52_ap_start_reg,
      \icmp_ln295_reg_494_pp0_iter1_reg_reg[0]_0\ => grp_Thresholding_Batch_fu_52_n_4,
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice,
      \q0_reg[1]\(7 downto 0) => grp_Thresholding_Batch_fu_52_out_V_TDATA(7 downto 0),
      \r_V_1_reg_503_reg[7]_0\(1 downto 0) => p_0_in(7 downto 6),
      \r_V_2_reg_508_reg[7]_0\(1) => regslice_both_in0_V_U_n_11,
      \r_V_2_reg_508_reg[7]_0\(0) => regslice_both_in0_V_U_n_12,
      \r_V_3_reg_513_reg[7]_0\(1) => regslice_both_in0_V_U_n_13,
      \r_V_3_reg_513_reg[7]_0\(0) => regslice_both_in0_V_U_n_14,
      \r_V_4_reg_518_reg[7]_0\(1) => regslice_both_in0_V_U_n_15,
      \r_V_4_reg_518_reg[7]_0\(0) => regslice_both_in0_V_U_n_16,
      \r_V_5_reg_523_reg[7]_0\(1) => regslice_both_in0_V_U_n_17,
      \r_V_5_reg_523_reg[7]_0\(0) => regslice_both_in0_V_U_n_18,
      \r_V_6_reg_528_reg[7]_0\(1) => regslice_both_in0_V_U_n_19,
      \r_V_6_reg_528_reg[7]_0\(0) => regslice_both_in0_V_U_n_20,
      \r_V_7_reg_533_reg[7]_0\(1) => regslice_both_in0_V_U_n_21,
      \r_V_7_reg_533_reg[7]_0\(0) => regslice_both_in0_V_U_n_22,
      \r_V_reg_498_reg[7]_0\(1) => regslice_both_in0_V_U_n_7,
      \r_V_reg_498_reg[7]_0\(0) => regslice_both_in0_V_U_n_8
    );
grp_Thresholding_Batch_fu_52_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_Thresholding_Batch_fu_52_n_10,
      Q => grp_Thresholding_Batch_fu_52_ap_start_reg,
      R => ap_rst_n_inv
    );
regslice_both_in0_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_regslice_both
     port map (
      \B_V_data_1_payload_B_reg[15]_0\(1 downto 0) => p_0_in(7 downto 6),
      \B_V_data_1_payload_B_reg[23]_0\(1) => regslice_both_in0_V_U_n_11,
      \B_V_data_1_payload_B_reg[23]_0\(0) => regslice_both_in0_V_U_n_12,
      \B_V_data_1_payload_B_reg[31]_0\(1) => regslice_both_in0_V_U_n_13,
      \B_V_data_1_payload_B_reg[31]_0\(0) => regslice_both_in0_V_U_n_14,
      \B_V_data_1_payload_B_reg[39]_0\(1) => regslice_both_in0_V_U_n_15,
      \B_V_data_1_payload_B_reg[39]_0\(0) => regslice_both_in0_V_U_n_16,
      \B_V_data_1_payload_B_reg[47]_0\(1) => regslice_both_in0_V_U_n_17,
      \B_V_data_1_payload_B_reg[47]_0\(0) => regslice_both_in0_V_U_n_18,
      \B_V_data_1_payload_B_reg[55]_0\(1) => regslice_both_in0_V_U_n_19,
      \B_V_data_1_payload_B_reg[55]_0\(0) => regslice_both_in0_V_U_n_20,
      \B_V_data_1_payload_B_reg[63]_0\(1) => regslice_both_in0_V_U_n_21,
      \B_V_data_1_payload_B_reg[63]_0\(0) => regslice_both_in0_V_U_n_22,
      \B_V_data_1_payload_B_reg[7]_0\(1) => regslice_both_in0_V_U_n_7,
      \B_V_data_1_payload_B_reg[7]_0\(0) => regslice_both_in0_V_U_n_8,
      B_V_data_1_sel => B_V_data_1_sel,
      B_V_data_1_sel_rd_reg_0 => grp_Thresholding_Batch_fu_52_n_11,
      B_V_data_1_state(0) => B_V_data_1_state(1),
      \B_V_data_1_state_reg[0]_0\ => grp_Thresholding_Batch_fu_52_n_6,
      \B_V_data_1_state_reg[1]_0\ => \^in0_v_tready\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TVALID => in0_V_TVALID,
      in0_V_TVALID_int_regslice => in0_V_TVALID_int_regslice
    );
regslice_both_out_V_U: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0_regslice_both__parameterized0\
     port map (
      \B_V_data_1_payload_A_reg[7]_0\(7 downto 0) => grp_Thresholding_Batch_fu_52_out_V_TDATA(7 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg_0 => grp_Thresholding_Batch_fu_52_n_12,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      \B_V_data_1_state_reg[0]_1\ => grp_Thresholding_Batch_fu_52_n_7,
      \B_V_data_1_state_reg[1]_0\ => grp_Thresholding_Batch_fu_52_n_4,
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(0),
      Q(3) => ap_CS_fsm_state4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_3_[0]\,
      \ap_CS_fsm_reg[3]\ => grp_Thresholding_Batch_fu_52_n_9,
      ap_CS_iter2_fsm_state3 => ap_CS_iter2_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY,
      out_V_TREADY_int_regslice => out_V_TREADY_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream is
  port (
    \tvalid_pipe0_reg[1]\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream is
begin
\singleblock.mem\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(255 downto 0) => m_axis_0_tdata(255 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]_0\ => \tvalid_pipe0_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized0\ is
  port (
    \tvalid_pipe0_reg[1]\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized0\ : entity is "memstream";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized0\ is
begin
\singleblock.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized0\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]_0\ => \tvalid_pipe0_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized1\ is
  port (
    \tvalid_pipe0_reg[1]\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized1\ : entity is "memstream";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized1\ is
begin
\singleblock.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized1\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]_0\ => \tvalid_pipe0_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized2\ is
  port (
    \tvalid_pipe0_reg[1]\ : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 );
    aresetn : in STD_LOGIC;
    m_axis_0_tready : in STD_LOGIC;
    aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized2\ : entity is "memstream";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized2\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized2\ is
begin
\singleblock.mem\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream_singleblock__parameterized2\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(39 downto 0) => m_axis_0_tdata(39 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]_0\ => \tvalid_pipe0_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_imp_9WR3XX is
  port (
    s_axis_tready : out STD_LOGIC;
    m_axis_tvalid : out STD_LOGIC;
    m_axis_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    out_V_TVALID : in STD_LOGIC;
    out_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    in0_V_TREADY : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_imp_9WR3XX;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_imp_9WR3XX is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of dwc : label is "StreamingDataflowPartition_1_dwc_0,axis_dwidth_converter_v1_1_26_axis_dwidth_converter,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of dwc : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of dwc : label is "axis_dwidth_converter_v1_1_26_axis_dwidth_converter,Vivado 2022.2.2";
begin
dwc: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_dwc_0
     port map (
      aclk => ap_clk,
      aresetn => ap_rst_n,
      m_axis_tdata(15 downto 0) => m_axis_tdata(15 downto 0),
      m_axis_tready => in0_V_TREADY,
      m_axis_tvalid => m_axis_tvalid,
      s_axis_tdata(7 downto 0) => out_V_TDATA(7 downto 0),
      s_axis_tready => s_axis_tready,
      s_axis_tvalid => out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 255 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0,MatrixVectorActivation_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 : entity is "MatrixVectorActivation_0,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 32, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_0
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_TDATA(15 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      weights_V_TDATA(255 downto 0) => weights_V_TDATA(255 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    awready : out STD_LOGIC;
    awvalid : in STD_LOGIC;
    awaddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wready : out STD_LOGIC;
    wvalid : in STD_LOGIC;
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bready : in STD_LOGIC;
    bvalid : out STD_LOGIC;
    bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    arready : out STD_LOGIC;
    arvalid : in STD_LOGIC;
    araddr : in STD_LOGIC_VECTOR ( 12 downto 0 );
    arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rready : in STD_LOGIC;
    rvalid : out STD_LOGIC;
    rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 255 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 : entity is "memstream,Vivado 2022.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis_0:m_axis_1:m_axis_2:m_axis_3:m_axis_4:m_axis_5:s_axilite, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of arready : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARREADY";
  attribute X_INTERFACE_INFO of arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARVALID";
  attribute X_INTERFACE_INFO of awready : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWREADY";
  attribute X_INTERFACE_INFO of awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWVALID";
  attribute X_INTERFACE_INFO of bready : signal is "xilinx.com:interface:aximm:1.0 s_axilite BREADY";
  attribute X_INTERFACE_INFO of bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite BVALID";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_INFO of rready : signal is "xilinx.com:interface:aximm:1.0 s_axilite RREADY";
  attribute X_INTERFACE_INFO of rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite RVALID";
  attribute X_INTERFACE_INFO of wready : signal is "xilinx.com:interface:aximm:1.0 s_axilite WREADY";
  attribute X_INTERFACE_INFO of wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite WVALID";
  attribute X_INTERFACE_INFO of araddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARADDR";
  attribute X_INTERFACE_INFO of arprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARPROT";
  attribute X_INTERFACE_INFO of awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWADDR";
  attribute X_INTERFACE_INFO of awprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWPROT";
  attribute X_INTERFACE_INFO of bresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite BRESP";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, TDATA_NUM_BYTES 32, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite RDATA";
  attribute X_INTERFACE_PARAMETER of rdata : signal is "XIL_INTERFACENAME s_axilite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000.000000, ID_WIDTH 0, ADDR_WIDTH 13, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite RRESP";
  attribute X_INTERFACE_INFO of wdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite WDATA";
  attribute X_INTERFACE_INFO of wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axilite WSTRB";
begin
  arready <= \<const0>\;
  awready <= \<const0>\;
  bresp(1) <= \<const0>\;
  bresp(0) <= \<const0>\;
  bvalid <= \<const0>\;
  rdata(31) <= \<const0>\;
  rdata(30) <= \<const0>\;
  rdata(29) <= \<const0>\;
  rdata(28) <= \<const0>\;
  rdata(27) <= \<const0>\;
  rdata(26) <= \<const0>\;
  rdata(25) <= \<const0>\;
  rdata(24) <= \<const0>\;
  rdata(23) <= \<const0>\;
  rdata(22) <= \<const0>\;
  rdata(21) <= \<const0>\;
  rdata(20) <= \<const0>\;
  rdata(19) <= \<const0>\;
  rdata(18) <= \<const0>\;
  rdata(17) <= \<const0>\;
  rdata(16) <= \<const0>\;
  rdata(15) <= \<const0>\;
  rdata(14) <= \<const0>\;
  rdata(13) <= \<const0>\;
  rdata(12) <= \<const0>\;
  rdata(11) <= \<const0>\;
  rdata(10) <= \<const0>\;
  rdata(9) <= \<const0>\;
  rdata(8) <= \<const0>\;
  rdata(7) <= \<const0>\;
  rdata(6) <= \<const0>\;
  rdata(5) <= \<const0>\;
  rdata(4) <= \<const0>\;
  rdata(3) <= \<const0>\;
  rdata(2) <= \<const0>\;
  rdata(1) <= \<const0>\;
  rdata(0) <= \<const0>\;
  rresp(1) <= \<const0>\;
  rresp(0) <= \<const0>\;
  rvalid <= \<const0>\;
  wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(255 downto 0) => m_axis_0_tdata(255 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]\ => m_axis_0_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0,MatrixVectorActivation_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 : entity is "MatrixVectorActivation_1,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_1
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(3 downto 0) => in0_V_TDATA(3 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      weights_V_TDATA(63 downto 0) => weights_V_TDATA(63 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    awready : out STD_LOGIC;
    awvalid : in STD_LOGIC;
    awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wready : out STD_LOGIC;
    wvalid : in STD_LOGIC;
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bready : in STD_LOGIC;
    bvalid : out STD_LOGIC;
    bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    arready : out STD_LOGIC;
    arvalid : in STD_LOGIC;
    araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rready : in STD_LOGIC;
    rvalid : out STD_LOGIC;
    rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 : entity is "memstream,Vivado 2022.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis_0:m_axis_1:m_axis_2:m_axis_3:m_axis_4:m_axis_5:s_axilite, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of arready : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARREADY";
  attribute X_INTERFACE_INFO of arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARVALID";
  attribute X_INTERFACE_INFO of awready : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWREADY";
  attribute X_INTERFACE_INFO of awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWVALID";
  attribute X_INTERFACE_INFO of bready : signal is "xilinx.com:interface:aximm:1.0 s_axilite BREADY";
  attribute X_INTERFACE_INFO of bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite BVALID";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_INFO of rready : signal is "xilinx.com:interface:aximm:1.0 s_axilite RREADY";
  attribute X_INTERFACE_INFO of rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite RVALID";
  attribute X_INTERFACE_INFO of wready : signal is "xilinx.com:interface:aximm:1.0 s_axilite WREADY";
  attribute X_INTERFACE_INFO of wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite WVALID";
  attribute X_INTERFACE_INFO of araddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARADDR";
  attribute X_INTERFACE_INFO of arprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARPROT";
  attribute X_INTERFACE_INFO of awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWADDR";
  attribute X_INTERFACE_INFO of awprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWPROT";
  attribute X_INTERFACE_INFO of bresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite BRESP";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite RDATA";
  attribute X_INTERFACE_PARAMETER of rdata : signal is "XIL_INTERFACENAME s_axilite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000.000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite RRESP";
  attribute X_INTERFACE_INFO of wdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite WDATA";
  attribute X_INTERFACE_INFO of wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axilite WSTRB";
begin
  arready <= \<const0>\;
  awready <= \<const0>\;
  bresp(1) <= \<const0>\;
  bresp(0) <= \<const0>\;
  bvalid <= \<const0>\;
  rdata(31) <= \<const0>\;
  rdata(30) <= \<const0>\;
  rdata(29) <= \<const0>\;
  rdata(28) <= \<const0>\;
  rdata(27) <= \<const0>\;
  rdata(26) <= \<const0>\;
  rdata(25) <= \<const0>\;
  rdata(24) <= \<const0>\;
  rdata(23) <= \<const0>\;
  rdata(22) <= \<const0>\;
  rdata(21) <= \<const0>\;
  rdata(20) <= \<const0>\;
  rdata(19) <= \<const0>\;
  rdata(18) <= \<const0>\;
  rdata(17) <= \<const0>\;
  rdata(16) <= \<const0>\;
  rdata(15) <= \<const0>\;
  rdata(14) <= \<const0>\;
  rdata(13) <= \<const0>\;
  rdata(12) <= \<const0>\;
  rdata(11) <= \<const0>\;
  rdata(10) <= \<const0>\;
  rdata(9) <= \<const0>\;
  rdata(8) <= \<const0>\;
  rdata(7) <= \<const0>\;
  rdata(6) <= \<const0>\;
  rdata(5) <= \<const0>\;
  rdata(4) <= \<const0>\;
  rdata(3) <= \<const0>\;
  rdata(2) <= \<const0>\;
  rdata(1) <= \<const0>\;
  rdata(0) <= \<const0>\;
  rresp(1) <= \<const0>\;
  rresp(0) <= \<const0>\;
  rvalid <= \<const0>\;
  wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized0\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]\ => m_axis_0_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0,MatrixVectorActivation_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 : entity is "MatrixVectorActivation_2,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 2, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_2
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(3 downto 0) => in0_V_TDATA(3 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(15 downto 0) => out_V_TDATA(15 downto 0),
      out_V_TREADY => out_V_TREADY,
      weights_V_TDATA(63 downto 0) => weights_V_TDATA(63 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    awready : out STD_LOGIC;
    awvalid : in STD_LOGIC;
    awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wready : out STD_LOGIC;
    wvalid : in STD_LOGIC;
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bready : in STD_LOGIC;
    bvalid : out STD_LOGIC;
    bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    arready : out STD_LOGIC;
    arvalid : in STD_LOGIC;
    araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rready : in STD_LOGIC;
    rvalid : out STD_LOGIC;
    rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 : entity is "memstream,Vivado 2022.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis_0:m_axis_1:m_axis_2:m_axis_3:m_axis_4:m_axis_5:s_axilite, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of arready : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARREADY";
  attribute X_INTERFACE_INFO of arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARVALID";
  attribute X_INTERFACE_INFO of awready : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWREADY";
  attribute X_INTERFACE_INFO of awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWVALID";
  attribute X_INTERFACE_INFO of bready : signal is "xilinx.com:interface:aximm:1.0 s_axilite BREADY";
  attribute X_INTERFACE_INFO of bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite BVALID";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_INFO of rready : signal is "xilinx.com:interface:aximm:1.0 s_axilite RREADY";
  attribute X_INTERFACE_INFO of rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite RVALID";
  attribute X_INTERFACE_INFO of wready : signal is "xilinx.com:interface:aximm:1.0 s_axilite WREADY";
  attribute X_INTERFACE_INFO of wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite WVALID";
  attribute X_INTERFACE_INFO of araddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARADDR";
  attribute X_INTERFACE_INFO of arprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARPROT";
  attribute X_INTERFACE_INFO of awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWADDR";
  attribute X_INTERFACE_INFO of awprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWPROT";
  attribute X_INTERFACE_INFO of bresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite BRESP";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite RDATA";
  attribute X_INTERFACE_PARAMETER of rdata : signal is "XIL_INTERFACENAME s_axilite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000.000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite RRESP";
  attribute X_INTERFACE_INFO of wdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite WDATA";
  attribute X_INTERFACE_INFO of wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axilite WSTRB";
begin
  arready <= \<const0>\;
  awready <= \<const0>\;
  bresp(1) <= \<const0>\;
  bresp(0) <= \<const0>\;
  bvalid <= \<const0>\;
  rdata(31) <= \<const0>\;
  rdata(30) <= \<const0>\;
  rdata(29) <= \<const0>\;
  rdata(28) <= \<const0>\;
  rdata(27) <= \<const0>\;
  rdata(26) <= \<const0>\;
  rdata(25) <= \<const0>\;
  rdata(24) <= \<const0>\;
  rdata(23) <= \<const0>\;
  rdata(22) <= \<const0>\;
  rdata(21) <= \<const0>\;
  rdata(20) <= \<const0>\;
  rdata(19) <= \<const0>\;
  rdata(18) <= \<const0>\;
  rdata(17) <= \<const0>\;
  rdata(16) <= \<const0>\;
  rdata(15) <= \<const0>\;
  rdata(14) <= \<const0>\;
  rdata(13) <= \<const0>\;
  rdata(12) <= \<const0>\;
  rdata(11) <= \<const0>\;
  rdata(10) <= \<const0>\;
  rdata(9) <= \<const0>\;
  rdata(8) <= \<const0>\;
  rdata(7) <= \<const0>\;
  rdata(6) <= \<const0>\;
  rdata(5) <= \<const0>\;
  rdata(4) <= \<const0>\;
  rdata(3) <= \<const0>\;
  rdata(2) <= \<const0>\;
  rdata(1) <= \<const0>\;
  rdata(0) <= \<const0>\;
  rresp(1) <= \<const0>\;
  rresp(0) <= \<const0>\;
  rvalid <= \<const0>\;
  wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized1\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(63 downto 0) => m_axis_0_tdata(63 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]\ => m_axis_0_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    weights_V_TVALID : in STD_LOGIC;
    weights_V_TREADY : out STD_LOGIC;
    weights_V_TDATA : in STD_LOGIC_VECTOR ( 39 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 79 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0,MatrixVectorActivation_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 : entity is "MatrixVectorActivation_3,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:weights_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of weights_V_TREADY : signal is "xilinx.com:interface:axis:1.0 weights_V TREADY";
  attribute X_INTERFACE_INFO of weights_V_TVALID : signal is "xilinx.com:interface:axis:1.0 weights_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 10, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of weights_V_TDATA : signal is "xilinx.com:interface:axis:1.0 weights_V TDATA";
  attribute X_INTERFACE_PARAMETER of weights_V_TDATA : signal is "XIL_INTERFACENAME weights_V, TDATA_NUM_BYTES 5, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_MatrixVectorActivation_3
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(3 downto 0) => in0_V_TDATA(3 downto 0),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(79 downto 0) => out_V_TDATA(79 downto 0),
      out_V_TREADY => out_V_TREADY,
      weights_V_TDATA(39 downto 0) => weights_V_TDATA(39 downto 0),
      weights_V_TREADY => weights_V_TREADY,
      weights_V_TVALID => weights_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 is
  port (
    aclk : in STD_LOGIC;
    aresetn : in STD_LOGIC;
    awready : out STD_LOGIC;
    awvalid : in STD_LOGIC;
    awaddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wready : out STD_LOGIC;
    wvalid : in STD_LOGIC;
    wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    bready : in STD_LOGIC;
    bvalid : out STD_LOGIC;
    bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    arready : out STD_LOGIC;
    arvalid : in STD_LOGIC;
    araddr : in STD_LOGIC_VECTOR ( 6 downto 0 );
    arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rready : in STD_LOGIC;
    rvalid : out STD_LOGIC;
    rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 39 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 : entity is "memstream,Vivado 2022.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of aclk : signal is "xilinx.com:signal:clock:1.0 aclk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of aclk : signal is "XIL_INTERFACENAME aclk, ASSOCIATED_BUSIF m_axis_0:m_axis_1:m_axis_2:m_axis_3:m_axis_4:m_axis_5:s_axilite, ASSOCIATED_RESET aresetn, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of aresetn : signal is "xilinx.com:signal:reset:1.0 aresetn RST";
  attribute X_INTERFACE_PARAMETER of aresetn : signal is "XIL_INTERFACENAME aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of arready : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARREADY";
  attribute X_INTERFACE_INFO of arvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARVALID";
  attribute X_INTERFACE_INFO of awready : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWREADY";
  attribute X_INTERFACE_INFO of awvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWVALID";
  attribute X_INTERFACE_INFO of bready : signal is "xilinx.com:interface:aximm:1.0 s_axilite BREADY";
  attribute X_INTERFACE_INFO of bvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite BVALID";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_INFO of rready : signal is "xilinx.com:interface:aximm:1.0 s_axilite RREADY";
  attribute X_INTERFACE_INFO of rvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite RVALID";
  attribute X_INTERFACE_INFO of wready : signal is "xilinx.com:interface:aximm:1.0 s_axilite WREADY";
  attribute X_INTERFACE_INFO of wvalid : signal is "xilinx.com:interface:aximm:1.0 s_axilite WVALID";
  attribute X_INTERFACE_INFO of araddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARADDR";
  attribute X_INTERFACE_INFO of arprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite ARPROT";
  attribute X_INTERFACE_INFO of awaddr : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWADDR";
  attribute X_INTERFACE_INFO of awprot : signal is "xilinx.com:interface:aximm:1.0 s_axilite AWPROT";
  attribute X_INTERFACE_INFO of bresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite BRESP";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, TDATA_NUM_BYTES 5, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite RDATA";
  attribute X_INTERFACE_PARAMETER of rdata : signal is "XIL_INTERFACENAME s_axilite, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 100000000.000000, ID_WIDTH 0, ADDR_WIDTH 7, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rresp : signal is "xilinx.com:interface:aximm:1.0 s_axilite RRESP";
  attribute X_INTERFACE_INFO of wdata : signal is "xilinx.com:interface:aximm:1.0 s_axilite WDATA";
  attribute X_INTERFACE_INFO of wstrb : signal is "xilinx.com:interface:aximm:1.0 s_axilite WSTRB";
begin
  arready <= \<const0>\;
  awready <= \<const0>\;
  bresp(1) <= \<const0>\;
  bresp(0) <= \<const0>\;
  bvalid <= \<const0>\;
  rdata(31) <= \<const0>\;
  rdata(30) <= \<const0>\;
  rdata(29) <= \<const0>\;
  rdata(28) <= \<const0>\;
  rdata(27) <= \<const0>\;
  rdata(26) <= \<const0>\;
  rdata(25) <= \<const0>\;
  rdata(24) <= \<const0>\;
  rdata(23) <= \<const0>\;
  rdata(22) <= \<const0>\;
  rdata(21) <= \<const0>\;
  rdata(20) <= \<const0>\;
  rdata(19) <= \<const0>\;
  rdata(18) <= \<const0>\;
  rdata(17) <= \<const0>\;
  rdata(16) <= \<const0>\;
  rdata(15) <= \<const0>\;
  rdata(14) <= \<const0>\;
  rdata(13) <= \<const0>\;
  rdata(12) <= \<const0>\;
  rdata(11) <= \<const0>\;
  rdata(10) <= \<const0>\;
  rdata(9) <= \<const0>\;
  rdata(8) <= \<const0>\;
  rdata(7) <= \<const0>\;
  rdata(6) <= \<const0>\;
  rdata(5) <= \<const0>\;
  rdata(4) <= \<const0>\;
  rdata(3) <= \<const0>\;
  rdata(2) <= \<const0>\;
  rdata(1) <= \<const0>\;
  rdata(0) <= \<const0>\;
  rresp(1) <= \<const0>\;
  rresp(0) <= \<const0>\;
  rvalid <= \<const0>\;
  wready <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_memstream__parameterized2\
     port map (
      aclk => aclk,
      aresetn => aresetn,
      m_axis_0_tdata(39 downto 0) => m_axis_0_tdata(39 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      \tvalid_pipe0_reg[1]\ => m_axis_0_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_TVALID : in STD_LOGIC;
    in0_V_TREADY : out STD_LOGIC;
    in0_V_TDATA : in STD_LOGIC_VECTOR ( 63 downto 0 );
    out_V_TVALID : out STD_LOGIC;
    out_V_TREADY : in STD_LOGIC;
    out_V_TDATA : out STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 : entity is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0,Thresholding_Batch_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 : entity is "Thresholding_Batch_0,Vivado 2022.2.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF in0_V:out_V, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of in0_V_TREADY : signal is "xilinx.com:interface:axis:1.0 in0_V TREADY";
  attribute X_INTERFACE_INFO of in0_V_TVALID : signal is "xilinx.com:interface:axis:1.0 in0_V TVALID";
  attribute X_INTERFACE_INFO of out_V_TREADY : signal is "xilinx.com:interface:axis:1.0 out_V TREADY";
  attribute X_INTERFACE_INFO of out_V_TVALID : signal is "xilinx.com:interface:axis:1.0 out_V TVALID";
  attribute X_INTERFACE_INFO of in0_V_TDATA : signal is "xilinx.com:interface:axis:1.0 in0_V TDATA";
  attribute X_INTERFACE_PARAMETER of in0_V_TDATA : signal is "XIL_INTERFACENAME in0_V, TDATA_NUM_BYTES 8, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of out_V_TDATA : signal is "xilinx.com:interface:axis:1.0 out_V TDATA";
  attribute X_INTERFACE_PARAMETER of out_V_TDATA : signal is "XIL_INTERFACENAME out_V, TDATA_NUM_BYTES 1, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000.000000, PHASE 0.0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, INSERT_VIP 0";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_Thresholding_Batch_0
     port map (
      \B_V_data_1_state_reg[0]\ => out_V_TVALID,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 14) => in0_V_TDATA(63 downto 62),
      in0_V_TDATA(13 downto 12) => in0_V_TDATA(55 downto 54),
      in0_V_TDATA(11 downto 10) => in0_V_TDATA(47 downto 46),
      in0_V_TDATA(9 downto 8) => in0_V_TDATA(39 downto 38),
      in0_V_TDATA(7 downto 6) => in0_V_TDATA(31 downto 30),
      in0_V_TDATA(5 downto 4) => in0_V_TDATA(23 downto 22),
      in0_V_TDATA(3 downto 2) => in0_V_TDATA(15 downto 14),
      in0_V_TDATA(1 downto 0) => in0_V_TDATA(7 downto 6),
      in0_V_TREADY => in0_V_TREADY,
      in0_V_TVALID => in0_V_TVALID,
      out_V_TDATA(7 downto 0) => out_V_TDATA(7 downto 0),
      out_V_TREADY => out_V_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_0_imp_12DA6W7 is
  port (
    in0_V_tready : out STD_LOGIC;
    out_V_tvalid : out STD_LOGIC;
    out_V_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_tvalid : in STD_LOGIC;
    in0_V_tdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    out_V_tready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_0_imp_12DA6W7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_0_imp_12DA6W7 is
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TDATA : STD_LOGIC_VECTOR ( 255 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TVALID : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_0 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0,MatrixVectorActivation_0,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_0 : label is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_0 : label is "MatrixVectorActivation_0,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm : label is "package_project";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm : label is "memstream,Vivado 2022.2.2";
begin
StreamingDataflowPartition_1_MatrixVectorActivation_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => in0_V_tdata(15 downto 0),
      in0_V_TREADY => in0_V_tready,
      in0_V_TVALID => in0_V_tvalid,
      out_V_TDATA(15 downto 0) => out_V_tdata(15 downto 0),
      out_V_TREADY => out_V_tready,
      out_V_TVALID => out_V_tvalid,
      weights_V_TDATA(255 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TDATA(255 downto 0),
      weights_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TREADY,
      weights_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_0
     port map (
      aclk => ap_clk,
      araddr(12 downto 0) => B"0000000000000",
      aresetn => ap_rst_n,
      arprot(2 downto 0) => B"000",
      arready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_arready_UNCONNECTED,
      arvalid => '0',
      awaddr(12 downto 0) => B"0000000000000",
      awprot(2 downto 0) => B"000",
      awready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_awready_UNCONNECTED,
      awvalid => '0',
      bready => '0',
      bresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_bresp_UNCONNECTED(1 downto 0),
      bvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_bvalid_UNCONNECTED,
      m_axis_0_tdata(255 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TDATA(255 downto 0),
      m_axis_0_tready => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TREADY,
      m_axis_0_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_m_axis_0_TVALID,
      rdata(31 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rdata_UNCONNECTED(31 downto 0),
      rready => '0',
      rresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rresp_UNCONNECTED(1 downto 0),
      rvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_rvalid_UNCONNECTED,
      wdata(31 downto 0) => B"00000000000000000000000000000000",
      wready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_0_wstrm_wready_UNCONNECTED,
      wstrb(3 downto 0) => B"1111",
      wvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_1_imp_1SQGJ7N is
  port (
    in0_V_tready : out STD_LOGIC;
    out_V_tvalid : out STD_LOGIC;
    out_V_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_tvalid : in STD_LOGIC;
    in0_V_tdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_tready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_1_imp_1SQGJ7N;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_1_imp_1SQGJ7N is
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TVALID : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_1 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0,MatrixVectorActivation_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_1 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_1 : label is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_1 : label is "MatrixVectorActivation_1,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm : label is "package_project";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm : label is "memstream,Vivado 2022.2.2";
begin
StreamingDataflowPartition_1_MatrixVectorActivation_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(7 downto 4) => B"0000",
      in0_V_TDATA(3 downto 0) => in0_V_tdata(3 downto 0),
      in0_V_TREADY => in0_V_tready,
      in0_V_TVALID => in0_V_tvalid,
      out_V_TDATA(15 downto 0) => out_V_tdata(15 downto 0),
      out_V_TREADY => out_V_tready,
      out_V_TVALID => out_V_tvalid,
      weights_V_TDATA(63 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TDATA(63 downto 0),
      weights_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TREADY,
      weights_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_0
     port map (
      aclk => ap_clk,
      araddr(8 downto 0) => B"000000000",
      aresetn => ap_rst_n,
      arprot(2 downto 0) => B"000",
      arready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_arready_UNCONNECTED,
      arvalid => '0',
      awaddr(8 downto 0) => B"000000000",
      awprot(2 downto 0) => B"000",
      awready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_awready_UNCONNECTED,
      awvalid => '0',
      bready => '0',
      bresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_bresp_UNCONNECTED(1 downto 0),
      bvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_bvalid_UNCONNECTED,
      m_axis_0_tdata(63 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TDATA(63 downto 0),
      m_axis_0_tready => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TREADY,
      m_axis_0_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_m_axis_0_TVALID,
      rdata(31 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rdata_UNCONNECTED(31 downto 0),
      rready => '0',
      rresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rresp_UNCONNECTED(1 downto 0),
      rvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_rvalid_UNCONNECTED,
      wdata(31 downto 0) => B"00000000000000000000000000000000",
      wready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_1_wstrm_wready_UNCONNECTED,
      wstrb(3 downto 0) => B"1111",
      wvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_2_imp_L5XICV is
  port (
    in0_V_tready : out STD_LOGIC;
    out_V_tvalid : out STD_LOGIC;
    out_V_tdata : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_tvalid : in STD_LOGIC;
    in0_V_tdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    out_V_tready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_2_imp_L5XICV;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_2_imp_L5XICV is
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TDATA : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TVALID : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_2 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0,MatrixVectorActivation_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_2 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_2 : label is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_2 : label is "MatrixVectorActivation_2,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm : label is "package_project";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm : label is "memstream,Vivado 2022.2.2";
begin
StreamingDataflowPartition_1_MatrixVectorActivation_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(7 downto 4) => B"0000",
      in0_V_TDATA(3 downto 0) => in0_V_tdata(3 downto 0),
      in0_V_TREADY => in0_V_tready,
      in0_V_TVALID => in0_V_tvalid,
      out_V_TDATA(15 downto 0) => out_V_tdata(15 downto 0),
      out_V_TREADY => out_V_tready,
      out_V_TVALID => out_V_tvalid,
      weights_V_TDATA(63 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TDATA(63 downto 0),
      weights_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TREADY,
      weights_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_0
     port map (
      aclk => ap_clk,
      araddr(8 downto 0) => B"000000000",
      aresetn => ap_rst_n,
      arprot(2 downto 0) => B"000",
      arready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_arready_UNCONNECTED,
      arvalid => '0',
      awaddr(8 downto 0) => B"000000000",
      awprot(2 downto 0) => B"000",
      awready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_awready_UNCONNECTED,
      awvalid => '0',
      bready => '0',
      bresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_bresp_UNCONNECTED(1 downto 0),
      bvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_bvalid_UNCONNECTED,
      m_axis_0_tdata(63 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TDATA(63 downto 0),
      m_axis_0_tready => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TREADY,
      m_axis_0_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_m_axis_0_TVALID,
      rdata(31 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rdata_UNCONNECTED(31 downto 0),
      rready => '0',
      rresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rresp_UNCONNECTED(1 downto 0),
      rvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_rvalid_UNCONNECTED,
      wdata(31 downto 0) => B"00000000000000000000000000000000",
      wready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_2_wstrm_wready_UNCONNECTED,
      wstrb(3 downto 0) => B"1111",
      wvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_3_imp_D3ZRIJ is
  port (
    in0_V_tready : out STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    in0_V_tvalid : in STD_LOGIC;
    in0_V_tdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axis_0_tready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_3_imp_D3ZRIJ;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_3_imp_D3ZRIJ is
  signal StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TDATA : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TVALID : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_3 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0,MatrixVectorActivation_3,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_3 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_3 : label is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_3 : label is "MatrixVectorActivation_3,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0,memstream,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm : label is "package_project";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm : label is "memstream,Vivado 2022.2.2";
begin
StreamingDataflowPartition_1_MatrixVectorActivation_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(7 downto 4) => B"0000",
      in0_V_TDATA(3 downto 0) => in0_V_tdata(3 downto 0),
      in0_V_TREADY => in0_V_tready,
      in0_V_TVALID => in0_V_tvalid,
      out_V_TDATA(79 downto 0) => m_axis_0_tdata(79 downto 0),
      out_V_TREADY => m_axis_0_tready,
      out_V_TVALID => m_axis_0_tvalid,
      weights_V_TDATA(39 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TDATA(39 downto 0),
      weights_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TREADY,
      weights_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_0
     port map (
      aclk => ap_clk,
      araddr(6 downto 0) => B"0000000",
      aresetn => ap_rst_n,
      arprot(2 downto 0) => B"000",
      arready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_arready_UNCONNECTED,
      arvalid => '0',
      awaddr(6 downto 0) => B"0000000",
      awprot(2 downto 0) => B"000",
      awready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_awready_UNCONNECTED,
      awvalid => '0',
      bready => '0',
      bresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_bresp_UNCONNECTED(1 downto 0),
      bvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_bvalid_UNCONNECTED,
      m_axis_0_tdata(39 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TDATA(39 downto 0),
      m_axis_0_tready => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TREADY,
      m_axis_0_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_m_axis_0_TVALID,
      rdata(31 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rdata_UNCONNECTED(31 downto 0),
      rready => '0',
      rresp(1 downto 0) => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rresp_UNCONNECTED(1 downto 0),
      rvalid => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_rvalid_UNCONNECTED,
      wdata(31 downto 0) => B"00000000000000000000000000000000",
      wready => NLW_StreamingDataflowPartition_1_MatrixVectorActivation_3_wstrm_wready_UNCONNECTED,
      wstrb(3 downto 0) => B"1111",
      wvalid => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1 is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    s_axis_0_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_0_tready : out STD_LOGIC;
    s_axis_0_tvalid : in STD_LOGIC
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1 : entity is "StreamingDataflowPartition_1.hwdef";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1 is
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TDATA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TDATA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TDATA : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA : STD_LOGIC_VECTOR ( 63 downto 6 );
  signal StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TDATA : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TVALID : STD_LOGIC;
  signal StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TREADY : STD_LOGIC;
  signal StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TVALID : STD_LOGIC;
  signal NLW_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_0_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_0_maxcount_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 61 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_1_count_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_1_maxcount_UNCONNECTED : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_2_count_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_StreamingDataflowPartition_1_StreamingFIFO_2_maxcount_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_0,StreamingDataWidthConverter_Batch_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1 : label is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1 : label is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1 : label is "StreamingDataWidthConverter_Batch_1,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0,StreamingDataWidthConverter_Batch_2,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2 : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2 : label is "HLS";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2 : label is "StreamingDataWidthConverter_Batch_2,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0,StreamingDataWidthConverter_Batch_3,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3 : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3 : label is "HLS";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3 : label is "StreamingDataWidthConverter_Batch_3,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingFIFO_0 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0,StreamingFIFO_0,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingFIFO_0 : label is "yes";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingFIFO_0 : label is "StreamingFIFO_0,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingFIFO_1 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0,StreamingFIFO_1,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingFIFO_1 : label is "yes";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingFIFO_1 : label is "StreamingFIFO_1,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_StreamingFIFO_2 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0,StreamingFIFO_2,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_StreamingFIFO_2 : label is "yes";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_StreamingFIFO_2 : label is "StreamingFIFO_2,Vivado 2022.2.2";
  attribute CHECK_LICENSE_TYPE of StreamingDataflowPartition_1_Thresholding_Batch_0 : label is "StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0,Thresholding_Batch_0,{}";
  attribute DowngradeIPIdentifiedWarnings of StreamingDataflowPartition_1_Thresholding_Batch_0 : label is "yes";
  attribute IP_DEFINITION_SOURCE of StreamingDataflowPartition_1_Thresholding_Batch_0 : label is "HLS";
  attribute X_CORE_INFO of StreamingDataflowPartition_1_Thresholding_Batch_0 : label is "Thresholding_Batch_0,Vivado 2022.2.2";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 CLK.AP_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME CLK.AP_CLK, ASSOCIATED_BUSIF s_axis_0:m_axis_0, ASSOCIATED_RESET ap_rst_n, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, FREQ_HZ 100000000.000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.AP_RST_N RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME RST.AP_RST_N, INSERT_VIP 0, POLARITY ACTIVE_LOW";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 ";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 ";
  attribute X_INTERFACE_INFO of s_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_0 ";
  attribute X_INTERFACE_INFO of s_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_0 ";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 ";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tdata : signal is "XIL_INTERFACENAME m_axis_0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, FREQ_HZ 100000000.000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 10, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
  attribute X_INTERFACE_INFO of s_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_0 ";
  attribute X_INTERFACE_PARAMETER of s_axis_0_tdata : signal is "XIL_INTERFACENAME s_axis_0, CLK_DOMAIN StreamingDataflowPartition_1_ap_clk_0, FREQ_HZ 100000000.000000, HAS_TKEEP 0, HAS_TLAST 0, HAS_TREADY 1, HAS_TSTRB 0, INSERT_VIP 0, LAYERED_METADATA undef, PHASE 0.0, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0";
begin
StreamingDataflowPartition_1_MatrixVectorActivation_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_0_imp_12DA6W7
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_tdata(15 downto 0) => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TDATA(15 downto 0),
      in0_V_tready => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TREADY,
      in0_V_tvalid => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TVALID,
      out_V_tdata(15 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TDATA(15 downto 0),
      out_V_tready => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TREADY,
      out_V_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_1_imp_1SQGJ7N
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_tdata(3 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TDATA(3 downto 0),
      in0_V_tready => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TREADY,
      in0_V_tvalid => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TVALID,
      out_V_tdata(15 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TDATA(15 downto 0),
      out_V_tready => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TREADY,
      out_V_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_2_imp_L5XICV
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_tdata(3 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TDATA(3 downto 0),
      in0_V_tready => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TREADY,
      in0_V_tvalid => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TVALID,
      out_V_tdata(15 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TDATA(15 downto 0),
      out_V_tready => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TREADY,
      out_V_tvalid => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TVALID
    );
StreamingDataflowPartition_1_MatrixVectorActivation_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_MatrixVectorActivation_3_imp_D3ZRIJ
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_tdata(3 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TDATA(3 downto 0),
      in0_V_tready => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TREADY,
      in0_V_tvalid => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TVALID,
      m_axis_0_tdata(79 downto 0) => m_axis_0_tdata(79 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tvalid => m_axis_0_tvalid
    );
StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_imp_9WR3XX
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TREADY => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TREADY,
      m_axis_tdata(15 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TDATA(15 downto 0),
      m_axis_tvalid => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TVALID,
      out_V_TDATA(7 downto 0) => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TDATA(7 downto 0),
      out_V_TVALID => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TVALID,
      s_axis_tready => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TREADY
    );
StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TDATA(15 downto 0),
      in0_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TREADY,
      in0_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_0_out_V_TVALID,
      out_V_TDATA(7 downto 4) => NLW_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TDATA_UNCONNECTED(7 downto 4),
      out_V_TDATA(3 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TDATA(3 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_1_out_V_TVALID
    );
StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TDATA(15 downto 0),
      in0_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TREADY,
      in0_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_1_out_V_TVALID,
      out_V_TDATA(7 downto 4) => NLW_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TDATA_UNCONNECTED(7 downto 4),
      out_V_TDATA(3 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TDATA(3 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_2_out_V_TVALID
    );
StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(15 downto 0) => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TDATA(15 downto 0),
      in0_V_TREADY => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TREADY,
      in0_V_TVALID => StreamingDataflowPartition_1_MatrixVectorActivation_2_out_V_TVALID,
      out_V_TDATA(7 downto 4) => NLW_StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TDATA_UNCONNECTED(7 downto 4),
      out_V_TDATA(3 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TDATA(3 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_3_out_V_TVALID
    );
StreamingDataflowPartition_1_StreamingFIFO_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_0_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      count(6 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_count_UNCONNECTED(6 downto 0),
      in0_V_TDATA(63 downto 62) => s_axis_0_tdata(63 downto 62),
      in0_V_TDATA(61 downto 56) => B"000000",
      in0_V_TDATA(55 downto 54) => s_axis_0_tdata(55 downto 54),
      in0_V_TDATA(53 downto 48) => B"000000",
      in0_V_TDATA(47 downto 46) => s_axis_0_tdata(47 downto 46),
      in0_V_TDATA(45 downto 40) => B"000000",
      in0_V_TDATA(39 downto 38) => s_axis_0_tdata(39 downto 38),
      in0_V_TDATA(37 downto 32) => B"000000",
      in0_V_TDATA(31 downto 30) => s_axis_0_tdata(31 downto 30),
      in0_V_TDATA(29 downto 24) => B"000000",
      in0_V_TDATA(23 downto 22) => s_axis_0_tdata(23 downto 22),
      in0_V_TDATA(21 downto 16) => B"000000",
      in0_V_TDATA(15 downto 14) => s_axis_0_tdata(15 downto 14),
      in0_V_TDATA(13 downto 8) => B"000000",
      in0_V_TDATA(7 downto 6) => s_axis_0_tdata(7 downto 6),
      in0_V_TDATA(5 downto 0) => B"000000",
      in0_V_TREADY => s_axis_0_tready,
      in0_V_TVALID => s_axis_0_tvalid,
      maxcount(6 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_maxcount_UNCONNECTED(6 downto 0),
      out_V_TDATA(63 downto 62) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(63 downto 62),
      out_V_TDATA(61 downto 56) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(61 downto 56),
      out_V_TDATA(55 downto 54) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(55 downto 54),
      out_V_TDATA(53 downto 48) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(53 downto 48),
      out_V_TDATA(47 downto 46) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(47 downto 46),
      out_V_TDATA(45 downto 40) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(45 downto 40),
      out_V_TDATA(39 downto 38) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(39 downto 38),
      out_V_TDATA(37 downto 32) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(37 downto 32),
      out_V_TDATA(31 downto 30) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(31 downto 30),
      out_V_TDATA(29 downto 24) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(29 downto 24),
      out_V_TDATA(23 downto 22) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(23 downto 22),
      out_V_TDATA(21 downto 16) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(21 downto 16),
      out_V_TDATA(15 downto 14) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(15 downto 14),
      out_V_TDATA(13 downto 8) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(13 downto 8),
      out_V_TDATA(7 downto 6) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(7 downto 6),
      out_V_TDATA(5 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA_UNCONNECTED(5 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TVALID
    );
StreamingDataflowPartition_1_StreamingFIFO_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_1_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      count(6 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_1_count_UNCONNECTED(6 downto 0),
      in0_V_TDATA(7 downto 0) => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TDATA(7 downto 0),
      in0_V_TREADY => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TREADY,
      in0_V_TVALID => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TVALID,
      maxcount(6 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_1_maxcount_UNCONNECTED(6 downto 0),
      out_V_TDATA(7 downto 0) => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TDATA(7 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_StreamingFIFO_1_out_V_TVALID
    );
StreamingDataflowPartition_1_StreamingFIFO_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFIFO_2_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      count(5 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_2_count_UNCONNECTED(5 downto 0),
      in0_V_TDATA(15 downto 0) => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TDATA(15 downto 0),
      in0_V_TREADY => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TREADY,
      in0_V_TVALID => StreamingDataflowPartition_1_StreamingDataWidthConverter_Batch_0_out_V_TVALID,
      maxcount(5 downto 0) => NLW_StreamingDataflowPartition_1_StreamingFIFO_2_maxcount_UNCONNECTED(5 downto 0),
      out_V_TDATA(15 downto 0) => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TDATA(15 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_StreamingFIFO_2_out_V_TVALID
    );
StreamingDataflowPartition_1_Thresholding_Batch_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1_StreamingDataflowPartition_1_Thresholding_Batch_0_0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      in0_V_TDATA(63 downto 62) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(63 downto 62),
      in0_V_TDATA(61 downto 56) => B"000000",
      in0_V_TDATA(55 downto 54) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(55 downto 54),
      in0_V_TDATA(53 downto 48) => B"000000",
      in0_V_TDATA(47 downto 46) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(47 downto 46),
      in0_V_TDATA(45 downto 40) => B"000000",
      in0_V_TDATA(39 downto 38) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(39 downto 38),
      in0_V_TDATA(37 downto 32) => B"000000",
      in0_V_TDATA(31 downto 30) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(31 downto 30),
      in0_V_TDATA(29 downto 24) => B"000000",
      in0_V_TDATA(23 downto 22) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(23 downto 22),
      in0_V_TDATA(21 downto 16) => B"000000",
      in0_V_TDATA(15 downto 14) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(15 downto 14),
      in0_V_TDATA(13 downto 8) => B"000000",
      in0_V_TDATA(7 downto 6) => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TDATA(7 downto 6),
      in0_V_TDATA(5 downto 0) => B"000000",
      in0_V_TREADY => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TREADY,
      in0_V_TVALID => StreamingDataflowPartition_1_StreamingFIFO_0_out_V_TVALID,
      out_V_TDATA(7 downto 0) => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TDATA(7 downto 0),
      out_V_TREADY => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TREADY,
      out_V_TVALID => StreamingDataflowPartition_1_Thresholding_Batch_0_out_V_TVALID
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_0_tdata : out STD_LOGIC_VECTOR ( 79 downto 0 );
    m_axis_0_tready : in STD_LOGIC;
    m_axis_0_tvalid : out STD_LOGIC;
    s_axis_0_tdata : in STD_LOGIC_VECTOR ( 63 downto 0 );
    s_axis_0_tready : out STD_LOGIC;
    s_axis_0_tvalid : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "top_StreamingDataflowPartition_1_0,StreamingDataflowPartition_1,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "IPI";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "StreamingDataflowPartition_1,Vivado 2022.2.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of inst : label is "StreamingDataflowPartition_1.hwdef";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 CLK.AP_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME CLK.AP_CLK, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, ASSOCIATED_BUSIF s_axis_0:m_axis_0, ASSOCIATED_RESET ap_rst_n, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 RST.AP_RST_N RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME RST.AP_RST_N, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TREADY";
  attribute X_INTERFACE_INFO of m_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TVALID";
  attribute X_INTERFACE_PARAMETER of m_axis_0_tvalid : signal is "XIL_INTERFACENAME m_axis_0, TDATA_NUM_BYTES 10, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_0_tready : signal is "xilinx.com:interface:axis:1.0 s_axis_0 TREADY";
  attribute X_INTERFACE_INFO of s_axis_0_tvalid : signal is "xilinx.com:interface:axis:1.0 s_axis_0 TVALID";
  attribute X_INTERFACE_PARAMETER of s_axis_0_tvalid : signal is "XIL_INTERFACENAME s_axis_0, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 0, FREQ_HZ 100000000, PHASE 0.0, LAYERED_METADATA undef, CLK_DOMAIN top_zynq_ps_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 m_axis_0 TDATA";
  attribute X_INTERFACE_INFO of s_axis_0_tdata : signal is "xilinx.com:interface:axis:1.0 s_axis_0 TDATA";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_StreamingDataflowPartition_1
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      m_axis_0_tdata(79 downto 0) => m_axis_0_tdata(79 downto 0),
      m_axis_0_tready => m_axis_0_tready,
      m_axis_0_tvalid => m_axis_0_tvalid,
      s_axis_0_tdata(63 downto 62) => s_axis_0_tdata(63 downto 62),
      s_axis_0_tdata(61 downto 56) => B"000000",
      s_axis_0_tdata(55 downto 54) => s_axis_0_tdata(55 downto 54),
      s_axis_0_tdata(53 downto 48) => B"000000",
      s_axis_0_tdata(47 downto 46) => s_axis_0_tdata(47 downto 46),
      s_axis_0_tdata(45 downto 40) => B"000000",
      s_axis_0_tdata(39 downto 38) => s_axis_0_tdata(39 downto 38),
      s_axis_0_tdata(37 downto 32) => B"000000",
      s_axis_0_tdata(31 downto 30) => s_axis_0_tdata(31 downto 30),
      s_axis_0_tdata(29 downto 24) => B"000000",
      s_axis_0_tdata(23 downto 22) => s_axis_0_tdata(23 downto 22),
      s_axis_0_tdata(21 downto 16) => B"000000",
      s_axis_0_tdata(15 downto 14) => s_axis_0_tdata(15 downto 14),
      s_axis_0_tdata(13 downto 8) => B"000000",
      s_axis_0_tdata(7 downto 6) => s_axis_0_tdata(7 downto 6),
      s_axis_0_tdata(5 downto 0) => B"000000",
      s_axis_0_tready => s_axis_0_tready,
      s_axis_0_tvalid => s_axis_0_tvalid
    );
end STRUCTURE;
