{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"2.0",
   "Default View_TopLeft":"-295,-130",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port S_AXI1 -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port DLMB -pg 1 -lvl 5 -x 1290 -y 480 -defaultsOSRD
preplace port ILMB -pg 1 -lvl 5 -x 1290 -y 500 -defaultsOSRD
preplace port M_AXI_DP -pg 1 -lvl 5 -x 1290 -y 520 -defaultsOSRD
preplace port M0_AXIS -pg 1 -lvl 5 -x 1290 -y 540 -defaultsOSRD
preplace port M_AXI_DC -pg 1 -lvl 5 -x 1290 -y 560 -defaultsOSRD
preplace port M_AXI_IC -pg 1 -lvl 5 -x 1290 -y 580 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_Reset -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port port-id_Debug_SYS_Rst -pg 1 -lvl 5 -x 1290 -y 340 -defaultsOSRD
preplace portBus cdma_int -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace portBus uart_int -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace portBus simplesine_int -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace portBus i2s_int -pg 1 -lvl 0 -x 0 -y 40 -defaultsOSRD
preplace portBus multisine_int -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace portBus simplesinemaster_int -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace portBus multisinemaster_int -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace inst microblaze_0_axi_intc -pg 1 -lvl 3 -x 650 -y 490 -defaultsOSRD
preplace inst mdm_1 -pg 1 -lvl 3 -x 650 -y 330 -defaultsOSRD
preplace inst axi_timer_0 -pg 1 -lvl 1 -x 160 -y 150 -defaultsOSRD
preplace inst interrupts_xlconcat -pg 1 -lvl 2 -x 410 -y 310 -defaultsOSRD
preplace inst microblaze_0 -pg 1 -lvl 4 -x 1030 -y 530 -defaultsOSRD
preplace netloc In6_0_1 1 0 2 NJ 360 NJ
preplace netloc SimpleSine_0_interrupt 1 0 2 NJ 280 NJ
preplace netloc audio_components_multisine_interrupt 1 0 2 NJ 320 NJ
preplace netloc axi_cdma_0_cdma_introut 1 0 2 NJ 20 310J
preplace netloc axi_timer_0_interrupt 1 1 1 290 180n
preplace netloc axi_uartlite_0_interrupt 1 0 2 NJ 260 NJ
preplace netloc clk_gen_clk_100 1 0 4 30 450 NJ 450 510 600 780J
preplace netloc mdm_1_debug_sys_rst 1 3 2 NJ 340 NJ
preplace netloc microblaze_0_intr 1 2 1 520 310n
preplace netloc outputs_moreDataNeededInterrupt_0 1 0 2 NJ 40 300J
preplace netloc rst_clk_wiz_1_100M_mb_reset 1 0 4 NJ 540 NJ 540 520 610 790J
preplace netloc rst_clk_wiz_1_100M_peripheral_aresetn 1 0 3 20 480 NJ 480 NJ
preplace netloc multisinemaster_int_1 1 0 2 NJ 380 NJ
preplace netloc axi_interconnect_0_M01_AXI 1 0 3 NJ 440 NJ 440 NJ
preplace netloc interconnect_M07_AXI 1 0 1 NJ 100
preplace netloc microblaze_0_M_AXI_DC 1 4 1 NJ 560
preplace netloc microblaze_0_M_AXI_DP 1 4 1 NJ 520
preplace netloc microblaze_0_M_AXI_IC 1 4 1 NJ 580
preplace netloc microblaze_0_debug 1 3 1 780 320n
preplace netloc microblaze_0_dlmb_1 1 4 1 NJ 480
preplace netloc microblaze_0_ilmb_1 1 4 1 NJ 500
preplace netloc microblaze_0_interrupt 1 3 1 N 490
preplace netloc processor_M0_AXIS 1 4 1 NJ 540
levelinfo -pg 1 0 160 410 650 1030 1290
pagesize -pg 1 -db -bbox -sgen -240 0 1450 640
"
}

