============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 15:49:21 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(57)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(63)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(77)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(79)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(95)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'data_in', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(124)
HDL-1007 : undeclared symbol 'data_out', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(125)
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(129)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(130)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 11 trigger nets, 11 data nets.
KIT-1004 : Chipwatcher code = 0110110101010110
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=60) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=60) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=60)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=60)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=11,BUS_CTRL_NUM=38,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1479/16 useful/useless nets, 826/6 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 1300/6 useful/useless nets, 1106/6 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1284/16 useful/useless nets, 1094/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 258 better
SYN-1014 : Optimize round 2
SYN-1032 : 1131/15 useful/useless nets, 941/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1143/79 useful/useless nets, 962/16 useful/useless insts
SYN-1016 : Merged 9 instances.
SYN-2571 : Optimize after map_dsp, round 1, 104 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 8 instances.
SYN-2501 : Optimize round 1, 18 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1455/10 useful/useless nets, 1274/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5085, tnet num: 1455, tinst num: 1273, tnode num: 6441, tedge num: 7684.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1455 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 137 (3.88), #lev = 6 (2.23)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 134 (3.96), #lev = 6 (2.20)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 365 instances into 134 LUTs, name keeping = 78%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 227 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 89 adder to BLE ...
SYN-4008 : Packed 89 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.125248s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (77.8%)

RUN-1004 : used memory is 144 MB, reserved memory is 110 MB, peak memory is 152 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-4036 : The kept net key2_dup_3 is useless
SYN-5055 WARNING: The kept net type/uart_data[7] will be merged to another kept net rx/data_rx[7]
SYN-5055 WARNING: The kept net type/uart_data[6] will be merged to another kept net rx/data_rx[6]
SYN-5055 WARNING: The kept net type/uart_data[5] will be merged to another kept net rx/data_rx[5]
SYN-5055 WARNING: The kept net type/uart_data[4] will be merged to another kept net rx/data_rx[4]
SYN-5055 WARNING: The kept net type/uart_data[3] will be merged to another kept net rx/data_rx[3]
SYN-5055 WARNING: The kept net type/uart_data[2] will be merged to another kept net rx/data_rx[2]
SYN-5055 WARNING: The kept net type/uart_data[1] will be merged to another kept net rx/data_rx[1]
SYN-5055 WARNING: The kept net type/uart_data[0] will be merged to another kept net rx/data_rx[0]
SYN-5055 WARNING: The kept net type/valid will be merged to another kept net rx/data_valid
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (138 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 806 instances
RUN-0007 : 309 luts, 367 seqs, 51 mslices, 46 lslices, 19 pads, 10 brams, 0 dsps
RUN-1001 : There are total 1003 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 591 nets have 2 pins
RUN-1001 : 325 nets have [3 - 5] pins
RUN-1001 : 46 nets have [6 - 10] pins
RUN-1001 : 26 nets have [11 - 20] pins
RUN-1001 : 8 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      5      
RUN-1001 :   No   |  No   |  Yes  |     191     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     171     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   6   |     5      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 10
PHY-3001 : Initial placement ...
PHY-3001 : design contains 804 instances, 309 luts, 367 seqs, 97 slices, 15 macros(97 instances: 51 mslices 46 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4067, tnet num: 1001, tinst num: 804, tnode num: 5406, tedge num: 6796.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.177143s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (79.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 215860
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 804.
PHY-3001 : End clustering;  0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 132664, overlap = 22.5
PHY-3002 : Step(2): len = 88132.5, overlap = 22.5
PHY-3002 : Step(3): len = 59971.3, overlap = 22.5
PHY-3002 : Step(4): len = 43338.6, overlap = 20.25
PHY-3002 : Step(5): len = 35565.6, overlap = 20.25
PHY-3002 : Step(6): len = 30582, overlap = 22.5
PHY-3002 : Step(7): len = 26043.7, overlap = 22.5
PHY-3002 : Step(8): len = 22800.4, overlap = 22.5
PHY-3002 : Step(9): len = 21598.1, overlap = 22.5
PHY-3002 : Step(10): len = 21432.9, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.1656e-05
PHY-3002 : Step(11): len = 22851.3, overlap = 18
PHY-3002 : Step(12): len = 22906.9, overlap = 18
PHY-3002 : Step(13): len = 20703, overlap = 18
PHY-3002 : Step(14): len = 20811.5, overlap = 18
PHY-3002 : Step(15): len = 19991.8, overlap = 18
PHY-3002 : Step(16): len = 19783.1, overlap = 18
PHY-3002 : Step(17): len = 18602.7, overlap = 18
PHY-3002 : Step(18): len = 18410.2, overlap = 18
PHY-3002 : Step(19): len = 18383.7, overlap = 18
PHY-3002 : Step(20): len = 18334.8, overlap = 18
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.33119e-05
PHY-3002 : Step(21): len = 18452.8, overlap = 18
PHY-3002 : Step(22): len = 18450.4, overlap = 18
PHY-3002 : Step(23): len = 18458.5, overlap = 18
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.66238e-05
PHY-3002 : Step(24): len = 18499.2, overlap = 18
PHY-3002 : Step(25): len = 18510.7, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009188s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.020237s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(26): len = 20206.2, overlap = 2.1875
PHY-3002 : Step(27): len = 20365.4, overlap = 2.375
PHY-3002 : Step(28): len = 18533.9, overlap = 4.625
PHY-3002 : Step(29): len = 18646.3, overlap = 4.75
PHY-3002 : Step(30): len = 18910.1, overlap = 7.4375
PHY-3002 : Step(31): len = 19228.9, overlap = 10.2188
PHY-3002 : Step(32): len = 17985, overlap = 11.125
PHY-3002 : Step(33): len = 16268, overlap = 9.5625
PHY-3002 : Step(34): len = 16271.5, overlap = 8.75
PHY-3002 : Step(35): len = 16325.7, overlap = 8.6875
PHY-3002 : Step(36): len = 16086.4, overlap = 8.25
PHY-3002 : Step(37): len = 16214, overlap = 8.15625
PHY-3002 : Step(38): len = 15552.7, overlap = 6.3125
PHY-3002 : Step(39): len = 15647.3, overlap = 6.25
PHY-3002 : Step(40): len = 15764.6, overlap = 4.09375
PHY-3002 : Step(41): len = 15780.7, overlap = 3.90625
PHY-3002 : Step(42): len = 15066.9, overlap = 3.59375
PHY-3002 : Step(43): len = 15190.4, overlap = 3.84375
PHY-3002 : Step(44): len = 15316.9, overlap = 3.8125
PHY-3002 : Step(45): len = 15309, overlap = 2.9375
PHY-3002 : Step(46): len = 15149.8, overlap = 3.09375
PHY-3002 : Step(47): len = 15144.1, overlap = 4.40625
PHY-3002 : Step(48): len = 15194.8, overlap = 4.875
PHY-3002 : Step(49): len = 15092.6, overlap = 4.96875
PHY-3002 : Step(50): len = 14830.7, overlap = 5.34375
PHY-3002 : Step(51): len = 14460.7, overlap = 5.84375
PHY-3002 : Step(52): len = 14135.2, overlap = 6.9375
PHY-3002 : Step(53): len = 14240.3, overlap = 7.65625
PHY-3002 : Step(54): len = 14240.3, overlap = 7.65625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.021268s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.48719e-05
PHY-3002 : Step(55): len = 14311.3, overlap = 43.5312
PHY-3002 : Step(56): len = 14461.6, overlap = 43.4375
PHY-3002 : Step(57): len = 14646.8, overlap = 43.2188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.97438e-05
PHY-3002 : Step(58): len = 14762.7, overlap = 42.875
PHY-3002 : Step(59): len = 14915.9, overlap = 42.3438
PHY-3002 : Step(60): len = 15118.5, overlap = 39.875
PHY-3002 : Step(61): len = 15395.8, overlap = 35.9688
PHY-3002 : Step(62): len = 15746, overlap = 26.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.94876e-05
PHY-3002 : Step(63): len = 15710.9, overlap = 22.75
PHY-3002 : Step(64): len = 15794.9, overlap = 22.6562
PHY-3002 : Step(65): len = 15880.5, overlap = 22.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000118975
PHY-3002 : Step(66): len = 15895.1, overlap = 22.125
PHY-3002 : Step(67): len = 16039.3, overlap = 24.0625
PHY-3002 : Step(68): len = 16225.6, overlap = 23.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00023795
PHY-3002 : Step(69): len = 16183.9, overlap = 21.4375
PHY-3002 : Step(70): len = 16300.3, overlap = 21.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000475901
PHY-3002 : Step(71): len = 16376.8, overlap = 21.4375
PHY-3002 : Step(72): len = 16391.2, overlap = 21.9688
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000926544
PHY-3002 : Step(73): len = 16611.7, overlap = 21.9062
PHY-3002 : Step(74): len = 16777.2, overlap = 20.5625
PHY-3002 : Step(75): len = 16876, overlap = 20.7188
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4067, tnet num: 1001, tinst num: 804, tnode num: 5406, tedge num: 6796.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 49.59 peak overflow 3.66
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1003.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 20912, over cnt = 102(0%), over = 389, worst = 13
PHY-1001 : End global iterations;  0.070668s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (66.3%)

PHY-1001 : Congestion index: top1 = 27.56, top5 = 12.77, top10 = 7.17, top15 = 4.78.
PHY-1001 : End incremental global routing;  0.141757s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (33.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.026589s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (58.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.184914s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (42.2%)

OPT-1001 : Current memory(MB): used = 192, reserve = 158, peak = 192.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 570/1003.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 20912, over cnt = 102(0%), over = 389, worst = 13
PHY-1002 : len = 24584, over cnt = 66(0%), over = 111, worst = 6
PHY-1002 : len = 24864, over cnt = 20(0%), over = 27, worst = 4
PHY-1002 : len = 25280, over cnt = 4(0%), over = 8, worst = 4
PHY-1002 : len = 25448, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.101856s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (30.7%)

PHY-1001 : Congestion index: top1 = 25.82, top5 = 13.62, top10 = 8.01, top15 = 5.39.
OPT-1001 : End congestion update;  0.157463s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (49.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1001 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.021588s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (144.8%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.179271s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (61.0%)

OPT-1001 : Current memory(MB): used = 193, reserve = 159, peak = 193.
OPT-1001 : End physical optimization;  0.540635s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (57.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 309 LUT to BLE ...
SYN-4008 : Packed 309 LUT and 169 SEQ to BLE.
SYN-4003 : Packing 198 remaining SEQ's ...
SYN-4005 : Packed 104 SEQ with LUT/SLICE
SYN-4006 : 51 single LUT's are left
SYN-4006 : 94 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 403/659 primitive instances ...
PHY-3001 : End packing;  0.035140s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (88.9%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 354 instances
RUN-1001 : 160 mslices, 161 lslices, 19 pads, 10 brams, 0 dsps
RUN-1001 : There are total 836 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 411 nets have 2 pins
RUN-1001 : 336 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 352 instances, 321 slices, 15 macros(97 instances: 51 mslices 46 lslices)
PHY-3001 : Cell area utilization is 4%
PHY-3001 : After packing: Len = 17080.2, Over = 27.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3423, tnet num: 834, tinst num: 352, tnode num: 4370, tedge num: 6003.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 834 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.195052s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (72.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.67832e-05
PHY-3002 : Step(76): len = 15987.5, overlap = 29.25
PHY-3002 : Step(77): len = 15986.4, overlap = 29.5
PHY-3002 : Step(78): len = 15984.2, overlap = 30
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.35664e-05
PHY-3002 : Step(79): len = 16032.2, overlap = 29
PHY-3002 : Step(80): len = 16235.3, overlap = 28.5
PHY-3002 : Step(81): len = 16498.3, overlap = 28
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000107133
PHY-3002 : Step(82): len = 16503.8, overlap = 26
PHY-3002 : Step(83): len = 16567.9, overlap = 26
PHY-3002 : Step(84): len = 16828.5, overlap = 25.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.078904s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (39.6%)

PHY-3001 : Trial Legalized: Len = 25231.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 834 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018530s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(85): len = 20298.5, overlap = 9.25
PHY-3002 : Step(86): len = 18433.4, overlap = 14.25
PHY-3002 : Step(87): len = 17552, overlap = 18.75
PHY-3002 : Step(88): len = 17364.9, overlap = 18.75
PHY-3002 : Step(89): len = 17367.8, overlap = 20.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.15245e-05
PHY-3002 : Step(90): len = 17073.7, overlap = 19.5
PHY-3002 : Step(91): len = 17107.3, overlap = 18.75
PHY-3002 : Step(92): len = 17116.8, overlap = 19
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000183049
PHY-3002 : Step(93): len = 17066.6, overlap = 18
PHY-3002 : Step(94): len = 17066.6, overlap = 18
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005163s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 22373.7, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.004985s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 22593.7, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3423, tnet num: 834, tinst num: 352, tnode num: 4370, tedge num: 6003.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 30/836.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 28080, over cnt = 83(0%), over = 142, worst = 5
PHY-1002 : len = 28752, over cnt = 38(0%), over = 44, worst = 4
PHY-1002 : len = 29320, over cnt = 2(0%), over = 2, worst = 1
PHY-1002 : len = 29352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.118027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.56, top5 = 15.78, top10 = 9.45, top15 = 6.44.
PHY-1001 : End incremental global routing;  0.178758s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (26.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 834 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024418s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.218986s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (35.7%)

OPT-1001 : Current memory(MB): used = 196, reserve = 162, peak = 196.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 669/836.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006400s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (244.1%)

PHY-1001 : Congestion index: top1 = 25.56, top5 = 15.78, top10 = 9.45, top15 = 6.44.
OPT-1001 : End congestion update;  0.064180s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (73.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 834 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019280s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.0%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.083562s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (74.8%)

OPT-1001 : Current memory(MB): used = 197, reserve = 163, peak = 197.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 834 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017378s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 669/836.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007545s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 25.56, top5 = 15.78, top10 = 9.45, top15 = 6.44.
PHY-1001 : End incremental global routing;  0.066298s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (70.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 834 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023816s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.6%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 669/836.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 29352, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.006083s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (256.9%)

PHY-1001 : Congestion index: top1 = 25.56, top5 = 15.78, top10 = 9.45, top15 = 6.44.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 834 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018036s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 25.103448
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.695172s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (58.4%)

RUN-1003 : finish command "place" in  4.975290s wall, 1.359375s user + 0.437500s system = 1.796875s CPU (36.1%)

RUN-1004 : used memory is 182 MB, reserved memory is 148 MB, peak memory is 198 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 354 instances
RUN-1001 : 160 mslices, 161 lslices, 19 pads, 10 brams, 0 dsps
RUN-1001 : There are total 836 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 411 nets have 2 pins
RUN-1001 : 336 nets have [3 - 5] pins
RUN-1001 : 48 nets have [6 - 10] pins
RUN-1001 : 25 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 3423, tnet num: 834, tinst num: 352, tnode num: 4370, tedge num: 6003.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 160 mslices, 161 lslices, 19 pads, 10 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 834 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 27304, over cnt = 93(0%), over = 155, worst = 5
PHY-1002 : len = 28016, over cnt = 51(0%), over = 70, worst = 4
PHY-1002 : len = 29016, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 29032, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.131924s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (23.7%)

PHY-1001 : Congestion index: top1 = 26.12, top5 = 15.78, top10 = 9.41, top15 = 6.34.
PHY-1001 : End global routing;  0.192128s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (32.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 219, reserve = 186, peak = 235.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net key2_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 483, reserve = 455, peak = 483.
PHY-1001 : End build detailed router design. 4.185691s wall, 3.625000s user + 0.125000s system = 3.750000s CPU (89.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 8248, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.481811s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (84.3%)

PHY-1001 : Current memory(MB): used = 514, reserve = 486, peak = 514.
PHY-1001 : End phase 1; 0.494896s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (82.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 17% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Routed 21% nets.
PHY-1001 : Patch 548 net; 1.184813s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (77.8%)

PHY-1022 : len = 54800, over cnt = 70(0%), over = 70, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 514, reserve = 486, peak = 514.
PHY-1001 : End initial routed; 1.273106s wall, 0.968750s user + 0.046875s system = 1.015625s CPU (79.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/731(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.222857s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (84.1%)

PHY-1001 : Current memory(MB): used = 516, reserve = 488, peak = 516.
PHY-1001 : End phase 2; 1.496055s wall, 1.156250s user + 0.046875s system = 1.203125s CPU (80.4%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 54800, over cnt = 70(0%), over = 70, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008615s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (181.4%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 54928, over cnt = 11(0%), over = 11, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.061802s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (50.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 55056, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.034955s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (44.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/731(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.221212s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (77.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 17 feed throughs used by 13 nets
PHY-1001 : End commit to database; 0.094386s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (82.8%)

PHY-1001 : Current memory(MB): used = 527, reserve = 499, peak = 527.
PHY-1001 : End phase 3; 0.554368s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (76.1%)

PHY-1003 : Routed, final wirelength = 55056
PHY-1001 : Current memory(MB): used = 527, reserve = 499, peak = 527.
PHY-1001 : End export database. 0.014907s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  7.015033s wall, 5.718750s user + 0.171875s system = 5.890625s CPU (84.0%)

RUN-1003 : finish command "route" in  7.489270s wall, 5.890625s user + 0.187500s system = 6.078125s CPU (81.2%)

RUN-1004 : used memory is 463 MB, reserved memory is 433 MB, peak memory is 527 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      524   out of  19600    2.67%
#reg                      373   out of  19600    1.90%
#le                       618
  #lut only               245   out of    618   39.64%
  #reg only                94   out of    618   15.21%
  #lut&reg                279   out of    618   45.15%
#dsp                        0   out of     29    0.00%
#bram                      10   out of     64   15.62%
  #bram9k                  10
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver              Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di        144
#2        config_inst_syn_9    GCLK               config             config_inst.jtck    80


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P87        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |618    |427     |97      |373     |10      |0       |
|  rx                                |uart_rx        |56     |50      |6       |37      |0       |0       |
|  tx                                |uart_tx        |50     |38      |8       |35      |0       |0       |
|  type                              |type_choice    |122    |114     |8       |74      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |388    |223     |75      |226     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |388    |223     |75      |226     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |142    |54      |0       |131     |0       |0       |
|        reg_inst                    |register       |140    |52      |0       |129     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |246    |169     |75      |95      |0       |0       |
|        bus_inst                    |bus_top        |33     |22      |10      |17      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |0       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |28     |18      |10      |12      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |2      |2       |0       |2       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |121    |88      |33      |50      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       392   
    #2         2       194   
    #3         3       117   
    #4         4        25   
    #5        5-10      51   
    #6       11-50      30   
    #7       51-100     2    
  Average     2.89           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 352
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 836, pip num: 6932
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 17
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 567 valid insts, and 19867 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011100010110110101010110
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  1.684782s wall, 4.796875s user + 0.031250s system = 4.828125s CPU (286.6%)

RUN-1004 : used memory is 485 MB, reserved memory is 458 MB, peak memory is 667 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_154921.log"
