{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496807235143 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496807235148 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 23:47:15 2017 " "Processing started: Tue Jun 06 23:47:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496807235148 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496807235148 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS_TEST -c NIOS_TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS_TEST -c NIOS_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496807235148 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496807236112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HSY hsy vga_controller.v(5) " "Verilog HDL Declaration information at vga_controller.v(5): object \"HSY\" differs only in case from object \"hsy\" in the same scope" {  } { { "vga_controller.v" "" { Text "D:/CycloneIV_Projs/vga_controller.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496807249106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "D:/CycloneIV_Projs/vga_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/niosqs.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/niosqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs " "Found entity 1: niosqs" {  } { { "niosqs/synthesis/niosqs.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "niosqs/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "niosqs/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_irq_mapper " "Found entity 1: niosqs_irq_mapper" {  } { { "niosqs/synthesis/submodules/niosqs_irq_mapper.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1 " "Found entity 1: niosqs_mm_interconnect_1" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_avalon_st_adapter " "Found entity 1: niosqs_mm_interconnect_1_avalon_st_adapter" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: niosqs_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosqs/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "niosqs/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249137 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "niosqs/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_rsp_mux_001 " "Found entity 1: niosqs_mm_interconnect_1_rsp_mux_001" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux_001.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_rsp_mux " "Found entity 1: niosqs_mm_interconnect_1_rsp_mux" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_rsp_demux " "Found entity 1: niosqs_mm_interconnect_1_rsp_demux" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_cmd_mux_001 " "Found entity 1: niosqs_mm_interconnect_1_cmd_mux_001" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_mux_001.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_cmd_mux " "Found entity 1: niosqs_mm_interconnect_1_cmd_mux" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_cmd_demux_001 " "Found entity 1: niosqs_mm_interconnect_1_cmd_demux_001" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_demux_001.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_cmd_demux " "Found entity 1: niosqs_mm_interconnect_1_cmd_demux" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249156 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosqs_mm_interconnect_1_router_003.sv(48) " "Verilog HDL Declaration information at niosqs_mm_interconnect_1_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496807249157 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosqs_mm_interconnect_1_router_003.sv(49) " "Verilog HDL Declaration information at niosqs_mm_interconnect_1_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496807249157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_router_003_default_decode " "Found entity 1: niosqs_mm_interconnect_1_router_003_default_decode" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249158 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosqs_mm_interconnect_1_router_003 " "Found entity 2: niosqs_mm_interconnect_1_router_003" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249158 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosqs_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at niosqs_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496807249160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosqs_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at niosqs_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496807249160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_router_002_default_decode " "Found entity 1: niosqs_mm_interconnect_1_router_002_default_decode" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249161 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosqs_mm_interconnect_1_router_002 " "Found entity 2: niosqs_mm_interconnect_1_router_002" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249161 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosqs_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at niosqs_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496807249163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosqs_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at niosqs_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496807249163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_router_001_default_decode " "Found entity 1: niosqs_mm_interconnect_1_router_001_default_decode" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249164 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosqs_mm_interconnect_1_router_001 " "Found entity 2: niosqs_mm_interconnect_1_router_001" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249164 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel niosqs_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at niosqs_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496807249166 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel niosqs_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at niosqs_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496807249166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_1_router_default_decode " "Found entity 1: niosqs_mm_interconnect_1_router_default_decode" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249167 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosqs_mm_interconnect_1_router " "Found entity 2: niosqs_mm_interconnect_1_router" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "niosqs/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "niosqs/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "niosqs/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "niosqs/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "niosqs/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "niosqs/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_mm_interconnect_0 " "Found entity 1: niosqs_mm_interconnect_0" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_timer_0 " "Found entity 1: niosqs_timer_0" {  } { { "niosqs/synthesis/submodules/niosqs_timer_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_spi_0 " "Found entity 1: niosqs_spi_0" {  } { { "niosqs/synthesis/submodules/niosqs_spi_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_up_rs232_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_up_rs232_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_counters " "Found entity 1: altera_up_rs232_counters" {  } { { "niosqs/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_up_rs232_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_up_rs232_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_up_rs232_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_in_deserializer " "Found entity 1: altera_up_rs232_in_deserializer" {  } { { "niosqs/synthesis/submodules/altera_up_rs232_in_deserializer.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_up_rs232_in_deserializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_up_rs232_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_up_rs232_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_rs232_out_serializer " "Found entity 1: altera_up_rs232_out_serializer" {  } { { "niosqs/synthesis/submodules/altera_up_rs232_out_serializer.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_up_rs232_out_serializer.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249208 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_sync_fifo.v(138) " "Verilog HDL Module Instantiation warning at altera_up_sync_fifo.v(138): ignored dangling comma in List of Port Connections" {  } { { "niosqs/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1496807249209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_sync_fifo " "Found entity 1: altera_up_sync_fifo" {  } { { "niosqs/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_up_sync_fifo.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_rs232_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_rs232_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_rs232_0 " "Found entity 1: niosqs_rs232_0" {  } { { "niosqs/synthesis/submodules/niosqs_rs232_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_rs232_0.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_pio_0 " "Found entity 1: niosqs_pio_0" {  } { { "niosqs/synthesis/submodules/niosqs_pio_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_onchip_memory2_0 " "Found entity 1: niosqs_onchip_memory2_0" {  } { { "niosqs/synthesis/submodules/niosqs_onchip_memory2_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_nios2_gen2_0 " "Found entity 1: niosqs_nios2_gen2_0" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: niosqs_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosqs_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: niosqs_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosqs_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: niosqs_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosqs_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: niosqs_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosqs_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: niosqs_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "6 niosqs_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: niosqs_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "7 niosqs_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: niosqs_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "8 niosqs_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: niosqs_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "9 niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 1345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "10 niosqs_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: niosqs_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 1426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "11 niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 1497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "12 niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 1539 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "13 niosqs_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: niosqs_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 1585 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "14 niosqs_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: niosqs_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2070 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "15 niosqs_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: niosqs_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "16 niosqs_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: niosqs_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "17 niosqs_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: niosqs_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "18 niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2269 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "19 niosqs_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: niosqs_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "20 niosqs_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: niosqs_nios2_gen2_0_cpu_nios2_oci" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2510 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""} { "Info" "ISGN_ENTITY_NAME" "21 niosqs_nios2_gen2_0_cpu " "Found entity 21: niosqs_nios2_gen2_0_cpu" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: niosqs_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: niosqs_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: niosqs_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_nios2_gen2_0_cpu_test_bench " "Found entity 1: niosqs_nios2_gen2_0_cpu_test_bench" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_new_sdram_controller_0_input_efifo_module " "Found entity 1: niosqs_new_sdram_controller_0_input_efifo_module" {  } { { "niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249262 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosqs_new_sdram_controller_0 " "Found entity 2: niosqs_new_sdram_controller_0" {  } { { "niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_jtag_uart_0_sim_scfifo_w " "Found entity 1: niosqs_jtag_uart_0_sim_scfifo_w" {  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249266 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosqs_jtag_uart_0_scfifo_w " "Found entity 2: niosqs_jtag_uart_0_scfifo_w" {  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249266 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosqs_jtag_uart_0_sim_scfifo_r " "Found entity 3: niosqs_jtag_uart_0_sim_scfifo_r" {  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249266 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosqs_jtag_uart_0_scfifo_r " "Found entity 4: niosqs_jtag_uart_0_scfifo_r" {  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249266 ""} { "Info" "ISGN_ENTITY_NAME" "5 niosqs_jtag_uart_0 " "Found entity 5: niosqs_jtag_uart_0" {  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_bridge_0.v 1 1 " "Found 1 design units, including 1 entities, in source file niosqs/synthesis/submodules/niosqs_bridge_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_bridge_0 " "Found entity 1: niosqs_bridge_0" {  } { { "niosqs/synthesis/submodules/niosqs_bridge_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_bridge_0.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niosqs/synthesis/submodules/niosqs_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file niosqs/synthesis/submodules/niosqs_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 niosqs_altpll_0_dffpipe_l2c " "Found entity 1: niosqs_altpll_0_dffpipe_l2c" {  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249274 ""} { "Info" "ISGN_ENTITY_NAME" "2 niosqs_altpll_0_stdsync_sv6 " "Found entity 2: niosqs_altpll_0_stdsync_sv6" {  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249274 ""} { "Info" "ISGN_ENTITY_NAME" "3 niosqs_altpll_0_altpll_9dh2 " "Found entity 3: niosqs_altpll_0_altpll_9dh2" {  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249274 ""} { "Info" "ISGN_ENTITY_NAME" "4 niosqs_altpll_0 " "Found entity 4: niosqs_altpll_0" {  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_test.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIOS_TEST " "Found entity 1: NIOS_TEST" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file led_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_segment " "Found entity 1: led_segment" {  } { { "led_segment.v" "" { Text "D:/CycloneIV_Projs/led_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_custom.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_custom.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_custom " "Found entity 1: uart_custom" {  } { { "uart_custom.v" "" { Text "D:/CycloneIV_Projs/uart_custom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249281 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosqs_new_sdram_controller_0.v(316) " "Verilog HDL or VHDL warning at niosqs_new_sdram_controller_0.v(316): conditional expression evaluates to a constant" {  } { { "niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496807249285 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosqs_new_sdram_controller_0.v(326) " "Verilog HDL or VHDL warning at niosqs_new_sdram_controller_0.v(326): conditional expression evaluates to a constant" {  } { { "niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496807249285 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosqs_new_sdram_controller_0.v(336) " "Verilog HDL or VHDL warning at niosqs_new_sdram_controller_0.v(336): conditional expression evaluates to a constant" {  } { { "niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496807249286 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosqs_new_sdram_controller_0.v(680) " "Verilog HDL or VHDL warning at niosqs_new_sdram_controller_0.v(680): conditional expression evaluates to a constant" {  } { { "niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496807249288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "niosqs_spi_0.v(383) " "Verilog HDL or VHDL warning at niosqs_spi_0.v(383): conditional expression evaluates to a constant" {  } { { "niosqs/synthesis/submodules/niosqs_spi_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_spi_0.v" 383 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496807249307 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NIOS_TEST " "Elaborating entity \"NIOS_TEST\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496807249403 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sdram_address_idle NIOS_TEST.v(134) " "Verilog HDL or VHDL warning at NIOS_TEST.v(134): object \"sdram_address_idle\" assigned a value but never read" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496807249404 "|NIOS_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 NIOS_TEST.v(101) " "Verilog HDL assignment warning at NIOS_TEST.v(101): truncated value with size 32 to match size of target (11)" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496807249405 "|NIOS_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NIOS_TEST.v(200) " "Verilog HDL assignment warning at NIOS_TEST.v(200): truncated value with size 32 to match size of target (4)" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496807249406 "|NIOS_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NIOS_TEST.v(201) " "Verilog HDL assignment warning at NIOS_TEST.v(201): truncated value with size 32 to match size of target (4)" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496807249406 "|NIOS_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NIOS_TEST.v(203) " "Verilog HDL assignment warning at NIOS_TEST.v(203): truncated value with size 32 to match size of target (4)" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496807249406 "|NIOS_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NIOS_TEST.v(204) " "Verilog HDL assignment warning at NIOS_TEST.v(204): truncated value with size 32 to match size of target (4)" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496807249406 "|NIOS_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NIOS_TEST.v(240) " "Verilog HDL assignment warning at NIOS_TEST.v(240): truncated value with size 32 to match size of target (4)" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496807249407 "|NIOS_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NIOS_TEST.v(241) " "Verilog HDL assignment warning at NIOS_TEST.v(241): truncated value with size 32 to match size of target (4)" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496807249407 "|NIOS_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NIOS_TEST.v(243) " "Verilog HDL assignment warning at NIOS_TEST.v(243): truncated value with size 32 to match size of target (4)" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496807249407 "|NIOS_TEST"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 NIOS_TEST.v(244) " "Verilog HDL assignment warning at NIOS_TEST.v(244): truncated value with size 32 to match size of target (4)" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496807249408 "|NIOS_TEST"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DS_DP NIOS_TEST.v(25) " "Output port \"DS_DP\" at NIOS_TEST.v(25) has no driver" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1496807249411 "|NIOS_TEST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs niosqs:u0 " "Elaborating entity \"niosqs\" for hierarchy \"niosqs:u0\"" {  } { { "NIOS_TEST.v" "u0" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_altpll_0 niosqs:u0\|niosqs_altpll_0:altpll_0 " "Elaborating entity \"niosqs_altpll_0\" for hierarchy \"niosqs:u0\|niosqs_altpll_0:altpll_0\"" {  } { { "niosqs/synthesis/niosqs.v" "altpll_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_altpll_0_stdsync_sv6 niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"niosqs_altpll_0_stdsync_sv6\" for hierarchy \"niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "stdsync2" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_altpll_0_dffpipe_l2c niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_stdsync_sv6:stdsync2\|niosqs_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"niosqs_altpll_0_dffpipe_l2c\" for hierarchy \"niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_stdsync_sv6:stdsync2\|niosqs_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "dffpipe3" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_altpll_0_altpll_9dh2 niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1 " "Elaborating entity \"niosqs_altpll_0_altpll_9dh2\" for hierarchy \"niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\"" {  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "sd1" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_bridge_0 niosqs:u0\|niosqs_bridge_0:bridge_0 " "Elaborating entity \"niosqs_bridge_0\" for hierarchy \"niosqs:u0\|niosqs_bridge_0:bridge_0\"" {  } { { "niosqs/synthesis/niosqs.v" "bridge_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_jtag_uart_0 niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"niosqs_jtag_uart_0\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\"" {  } { { "niosqs/synthesis/niosqs.v" "jtag_uart_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_jtag_uart_0_scfifo_w niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w " "Elaborating entity \"niosqs_jtag_uart_0_scfifo_w\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\"" {  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "the_niosqs_jtag_uart_0_scfifo_w" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "wfifo" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249593 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807249599 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249601 ""}  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496807249601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kr21 " "Found entity 1: scfifo_kr21" {  } { { "db/scfifo_kr21.tdf" "" { Text "D:/CycloneIV_Projs/db/scfifo_kr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kr21 niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated " "Elaborating entity \"scfifo_kr21\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "D:/CycloneIV_Projs/db/a_dpfifo_q131.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_kr21.tdf" "dpfifo" { Text "D:/CycloneIV_Projs/db/scfifo_kr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/CycloneIV_Projs/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "D:/CycloneIV_Projs/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/CycloneIV_Projs/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "D:/CycloneIV_Projs/db/dpram_nl21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "D:/CycloneIV_Projs/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "D:/CycloneIV_Projs/db/altsyncram_r1m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "D:/CycloneIV_Projs/db/dpram_nl21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807249963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807249963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_w:the_niosqs_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_kr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "D:/CycloneIV_Projs/db/a_dpfifo_q131.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_jtag_uart_0_scfifo_r niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_r:the_niosqs_jtag_uart_0_scfifo_r " "Elaborating entity \"niosqs_jtag_uart_0_scfifo_r\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|niosqs_jtag_uart_0_scfifo_r:the_niosqs_jtag_uart_0_scfifo_r\"" {  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "the_niosqs_jtag_uart_0_scfifo_r" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807249974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "niosqs_jtag_uart_0_alt_jtag_atlantic" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250085 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807250106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250107 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250107 ""}  } { { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496807250107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250578 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"niosqs:u0\|niosqs_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:niosqs_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_new_sdram_controller_0 niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"niosqs_new_sdram_controller_0\" for hierarchy \"niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "niosqs/synthesis/niosqs.v" "new_sdram_controller_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_new_sdram_controller_0_input_efifo_module niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0\|niosqs_new_sdram_controller_0_input_efifo_module:the_niosqs_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"niosqs_new_sdram_controller_0_input_efifo_module\" for hierarchy \"niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0\|niosqs_new_sdram_controller_0_input_efifo_module:the_niosqs_new_sdram_controller_0_input_efifo_module\"" {  } { { "niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" "the_niosqs_new_sdram_controller_0_input_efifo_module" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0 niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"niosqs_nios2_gen2_0\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\"" {  } { { "niosqs/synthesis/niosqs.v" "nios2_gen2_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu " "Elaborating entity \"niosqs_nios2_gen2_0_cpu\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0.v" "cpu" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_test_bench niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_test_bench:the_niosqs_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_test_bench\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_test_bench:the_niosqs_nios2_gen2_0_cpu_test_bench\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_test_bench" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 3689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_register_bank_a_module niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_a_module:niosqs_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_a_module:niosqs_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "niosqs_nios2_gen2_0_cpu_register_bank_a" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 4205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_a_module:niosqs_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_a_module:niosqs_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_a_module:niosqs_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_a_module:niosqs_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807250938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_a_module:niosqs_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_a_module:niosqs_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250939 ""}  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496807250939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/CycloneIV_Projs/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807250997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807250997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_a_module:niosqs_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_a_module:niosqs_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807250998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_register_bank_b_module niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_b_module:niosqs_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_register_bank_b_module:niosqs_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "niosqs_nios2_gen2_0_cpu_register_bank_b" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 4223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 4709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_debug niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251128 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807251133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251133 ""}  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496807251133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_break niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_break:the_niosqs_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_break:the_niosqs_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_xbrk niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosqs_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_xbrk:the_niosqs_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_dbrk niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosqs_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_dbrk:the_niosqs_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_itrace niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosqs_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_itrace:the_niosqs_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_td_mode niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosqs_nios2_gen2_0_cpu_nios2_oci_td_mode:niosqs_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace:the_niosqs_nios2_gen2_0_cpu_nios2_oci_dtrace\|niosqs_nios2_gen2_0_cpu_nios2_oci_td_mode:niosqs_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "niosqs_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 1394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_fifo niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo\|niosqs_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosqs_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo\|niosqs_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_niosqs_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 1703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo\|niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_pib niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_pib:the_niosqs_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_pib:the_niosqs_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_oci_im niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_im:the_niosqs_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_im:the_niosqs_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_avalon_reg niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosqs_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_avalon_reg:the_niosqs_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_nios2_ocimem niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem\|niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module:niosqs_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem\|niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module:niosqs_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "niosqs_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2480 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem\|niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module:niosqs_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem\|niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module:niosqs_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem\|niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module:niosqs_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem\|niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module:niosqs_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807251390 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem\|niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module:niosqs_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem\|niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module:niosqs_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251391 ""}  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2308 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496807251391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4a31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4a31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4a31 " "Found entity 1: altsyncram_4a31" {  } { { "db/altsyncram_4a31.tdf" "" { Text "D:/CycloneIV_Projs/db/altsyncram_4a31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807251448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807251448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4a31 niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem\|niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module:niosqs_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated " "Elaborating entity \"altsyncram_4a31\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_ocimem:the_niosqs_nios2_gen2_0_cpu_nios2_ocimem\|niosqs_nios2_gen2_0_cpu_ociram_sp_ram_module:niosqs_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_4a31:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_debug_slave_wrapper niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_debug_slave_tck niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|niosqs_nios2_gen2_0_cpu_debug_slave_tck:the_niosqs_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|niosqs_nios2_gen2_0_cpu_debug_slave_tck:the_niosqs_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosqs_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_nios2_gen2_0_cpu_debug_slave_sysclk niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|niosqs_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosqs_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"niosqs_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|niosqs_nios2_gen2_0_cpu_debug_slave_sysclk:the_niosqs_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_niosqs_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" "niosqs_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251540 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807251546 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251547 ""}  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496807251547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251548 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_debug_slave_wrapper:the_niosqs_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:niosqs_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_onchip_memory2_0 niosqs:u0\|niosqs_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"niosqs_onchip_memory2_0\" for hierarchy \"niosqs:u0\|niosqs_onchip_memory2_0:onchip_memory2_0\"" {  } { { "niosqs/synthesis/niosqs.v" "onchip_memory2_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram niosqs:u0\|niosqs_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"niosqs:u0\|niosqs_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosqs/synthesis/submodules/niosqs_onchip_memory2_0.v" "the_altsyncram" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251670 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosqs:u0\|niosqs_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"niosqs:u0\|niosqs_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "niosqs/synthesis/submodules/niosqs_onchip_memory2_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807251682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosqs:u0\|niosqs_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"niosqs:u0\|niosqs_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file niosqs_onchip_memory2_0.hex " "Parameter \"init_file\" = \"niosqs_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4096 " "Parameter \"maximum_depth\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251684 ""}  } { { "niosqs/synthesis/submodules/niosqs_onchip_memory2_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496807251684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n0d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n0d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n0d1 " "Found entity 1: altsyncram_n0d1" {  } { { "db/altsyncram_n0d1.tdf" "" { Text "D:/CycloneIV_Projs/db/altsyncram_n0d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807251739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807251739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n0d1 niosqs:u0\|niosqs_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_n0d1:auto_generated " "Elaborating entity \"altsyncram_n0d1\" for hierarchy \"niosqs:u0\|niosqs_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_n0d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_pio_0 niosqs:u0\|niosqs_pio_0:pio_0 " "Elaborating entity \"niosqs_pio_0\" for hierarchy \"niosqs:u0\|niosqs_pio_0:pio_0\"" {  } { { "niosqs/synthesis/niosqs.v" "pio_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_rs232_0 niosqs:u0\|niosqs_rs232_0:rs232_0 " "Elaborating entity \"niosqs_rs232_0\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\"" {  } { { "niosqs/synthesis/niosqs.v" "rs232_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251906 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_data_parity niosqs_rs232_0.v(103) " "Verilog HDL or VHDL warning at niosqs_rs232_0.v(103): object \"write_data_parity\" assigned a value but never read" {  } { { "niosqs/synthesis/submodules/niosqs_rs232_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_rs232_0.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496807251907 "|NIOS_TEST|niosqs:u0|niosqs_rs232_0:rs232_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_in_deserializer niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer " "Elaborating entity \"altera_up_rs232_in_deserializer\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\"" {  } { { "niosqs/synthesis/submodules/niosqs_rs232_0.v" "RS232_In_Deserializer" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_rs232_0.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_counters niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters " "Elaborating entity \"altera_up_rs232_counters\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_rs232_counters:RS232_In_Counters\"" {  } { { "niosqs/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_Counters" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_up_rs232_in_deserializer.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251924 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_rs232_counters.v(105) " "Verilog HDL assignment warning at altera_up_rs232_counters.v(105): truncated value with size 32 to match size of target (9)" {  } { { "niosqs/synthesis/submodules/altera_up_rs232_counters.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_up_rs232_counters.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496807251924 "|NIOS_TEST|niosqs:u0|niosqs_rs232_0:rs232_0|altera_up_rs232_in_deserializer:RS232_In_Deserializer|altera_up_rs232_counters:RS232_In_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_sync_fifo niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO " "Elaborating entity \"altera_up_sync_fifo\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\"" {  } { { "niosqs/synthesis/submodules/altera_up_rs232_in_deserializer.v" "RS232_In_FIFO" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_up_rs232_in_deserializer.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "niosqs/synthesis/submodules/altera_up_sync_fifo.v" "Sync_FIFO" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\"" {  } { { "niosqs/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807251975 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807251976 ""}  } { { "niosqs/synthesis/submodules/altera_up_sync_fifo.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_up_sync_fifo.v" 138 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496807251976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_a341.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_a341.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_a341 " "Found entity 1: scfifo_a341" {  } { { "db/scfifo_a341.tdf" "" { Text "D:/CycloneIV_Projs/db/scfifo_a341.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807252025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807252025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_a341 niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated " "Elaborating entity \"scfifo_a341\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_tq31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_tq31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_tq31 " "Found entity 1: a_dpfifo_tq31" {  } { { "db/a_dpfifo_tq31.tdf" "" { Text "D:/CycloneIV_Projs/db/a_dpfifo_tq31.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807252042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807252042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_tq31 niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo " "Elaborating entity \"a_dpfifo_tq31\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\"" {  } { { "db/scfifo_a341.tdf" "dpfifo" { Text "D:/CycloneIV_Projs/db/scfifo_a341.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_je81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_je81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_je81 " "Found entity 1: altsyncram_je81" {  } { { "db/altsyncram_je81.tdf" "" { Text "D:/CycloneIV_Projs/db/altsyncram_je81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807252108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807252108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_je81 niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_je81:FIFOram " "Elaborating entity \"altsyncram_je81\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|altsyncram_je81:FIFOram\"" {  } { { "db/a_dpfifo_tq31.tdf" "FIFOram" { Text "D:/CycloneIV_Projs/db/a_dpfifo_tq31.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "D:/CycloneIV_Projs/db/cmpr_ks8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807252165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807252165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_tq31.tdf" "almost_full_comparer" { Text "D:/CycloneIV_Projs/db/a_dpfifo_tq31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_tq31.tdf" "three_comparison" { Text "D:/CycloneIV_Projs/db/a_dpfifo_tq31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_v9b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807252228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807252228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_tq31.tdf" "rd_ptr_msb" { Text "D:/CycloneIV_Projs/db/a_dpfifo_tq31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_ca7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807252282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807252282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_tq31.tdf" "usedw_counter" { Text "D:/CycloneIV_Projs/db/a_dpfifo_tq31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_0ab.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807252342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807252342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_in_deserializer:RS232_In_Deserializer\|altera_up_sync_fifo:RS232_In_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_tq31.tdf" "wr_ptr" { Text "D:/CycloneIV_Projs/db/a_dpfifo_tq31.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_rs232_out_serializer niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer " "Elaborating entity \"altera_up_rs232_out_serializer\" for hierarchy \"niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\"" {  } { { "niosqs/synthesis/submodules/niosqs_rs232_0.v" "RS232_Out_Serializer" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_rs232_0.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_spi_0 niosqs:u0\|niosqs_spi_0:spi_0 " "Elaborating entity \"niosqs_spi_0\" for hierarchy \"niosqs:u0\|niosqs_spi_0:spi_0\"" {  } { { "niosqs/synthesis/niosqs.v" "spi_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_timer_0 niosqs:u0\|niosqs_timer_0:timer_0 " "Elaborating entity \"niosqs_timer_0\" for hierarchy \"niosqs:u0\|niosqs_timer_0:timer_0\"" {  } { { "niosqs/synthesis/niosqs.v" "timer_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_0 niosqs:u0\|niosqs_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"niosqs_mm_interconnect_0\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_0:mm_interconnect_0\"" {  } { { "niosqs/synthesis/niosqs.v" "mm_interconnect_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosqs:u0\|niosqs_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:bridge_0_avalon_master_translator\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_0.v" "bridge_0_avalon_master_translator" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_0.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosqs:u0\|niosqs_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1 niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"niosqs_mm_interconnect_1\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\"" {  } { { "niosqs/synthesis/niosqs.v" "mm_interconnect_1" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "nios2_gen2_0_data_master_translator" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "pio_0_s1_translator" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "onchip_memory2_0_s1_translator" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "timer_0_s1_translator" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "spi_0_spi_control_port_translator" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "nios2_gen2_0_data_master_agent" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 1070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 1151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "niosqs/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807252999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 1276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_router niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router:router " "Elaborating entity \"niosqs_mm_interconnect_1_router\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router:router\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "router" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 1917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_router_default_decode niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router:router\|niosqs_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"niosqs_mm_interconnect_1_router_default_decode\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router:router\|niosqs_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_router_001 niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"niosqs_mm_interconnect_1_router_001\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_001:router_001\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "router_001" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 1933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_router_001_default_decode niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_001:router_001\|niosqs_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"niosqs_mm_interconnect_1_router_001_default_decode\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_001:router_001\|niosqs_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_router_002 niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"niosqs_mm_interconnect_1_router_002\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_002:router_002\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "router_002" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 1949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_router_002_default_decode niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_002:router_002\|niosqs_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"niosqs_mm_interconnect_1_router_002_default_decode\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_002:router_002\|niosqs_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_router_003 niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_003:router_003 " "Elaborating entity \"niosqs_mm_interconnect_1_router_003\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_003:router_003\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "router_003" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 1965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_router_003_default_decode niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_003:router_003\|niosqs_mm_interconnect_1_router_003_default_decode:the_default_decode " "Elaborating entity \"niosqs_mm_interconnect_1_router_003_default_decode\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_router_003:router_003\|niosqs_mm_interconnect_1_router_003_default_decode:the_default_decode\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv" "the_default_decode" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_cmd_demux niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"niosqs_mm_interconnect_1_cmd_demux\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "cmd_demux" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 2076 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_cmd_demux_001 niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"niosqs_mm_interconnect_1_cmd_demux_001\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_demux_001:cmd_demux_001\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "cmd_demux_001" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_cmd_mux niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"niosqs_mm_interconnect_1_cmd_mux\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "cmd_mux" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 2116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_cmd_mux_001 niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"niosqs_mm_interconnect_1_cmd_mux_001\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_mux_001:cmd_mux_001\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "cmd_mux_001" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 2139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_mux_001.sv" "arb" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosqs/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_rsp_demux niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"niosqs_mm_interconnect_1_rsp_demux\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "rsp_demux" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_rsp_mux niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"niosqs_mm_interconnect_1_rsp_mux\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "rsp_mux" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "niosqs/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_rsp_mux_001 niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"niosqs_mm_interconnect_1_rsp_mux_001\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_mux_001:rsp_mux_001\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "rsp_mux_001" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 2397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux_001.sv" "arb" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_avalon_st_adapter niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"niosqs_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_mm_interconnect_1_avalon_st_adapter_error_adapter_0 niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|niosqs_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"niosqs_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"niosqs:u0\|niosqs_mm_interconnect_1:mm_interconnect_1\|niosqs_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|niosqs_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "niosqs/synthesis/submodules/niosqs_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosqs_irq_mapper niosqs:u0\|niosqs_irq_mapper:irq_mapper " "Elaborating entity \"niosqs_irq_mapper\" for hierarchy \"niosqs:u0\|niosqs_irq_mapper:irq_mapper\"" {  } { { "niosqs/synthesis/niosqs.v" "irq_mapper" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosqs:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosqs:u0\|altera_reset_controller:rst_controller\"" {  } { { "niosqs/synthesis/niosqs.v" "rst_controller" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosqs:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosqs:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "niosqs/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer niosqs:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"niosqs:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "niosqs/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller niosqs:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"niosqs:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "niosqs/synthesis/niosqs.v" "rst_controller_001" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_segment led_segment:U4 " "Elaborating entity \"led_segment\" for hierarchy \"led_segment:U4\"" {  } { { "NIOS_TEST.v" "U4" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807253462 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1496807254818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.06.06.23:47:40 Progress: Loading sld1a3e3457/alt_sld_fab_wrapper_hw.tcl " "2017.06.06.23:47:40 Progress: Loading sld1a3e3457/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496807260659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496807263756 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496807264038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496807266190 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496807266209 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496807266229 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496807266276 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496807266284 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1496807266289 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1496807266993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a3e3457/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a3e3457/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld1a3e3457/alt_sld_fab.v" "" { Text "D:/CycloneIV_Projs/db/ip/sld1a3e3457/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807267125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807267125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/CycloneIV_Projs/db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807267166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807267166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/CycloneIV_Projs/db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807267172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807267172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/CycloneIV_Projs/db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807267182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807267182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/CycloneIV_Projs/db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807267219 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/CycloneIV_Projs/db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807267219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807267219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/CycloneIV_Projs/db/ip/sld1a3e3457/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807267235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807267235 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "NIOS_TEST.v" "Mod1" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 201 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "NIOS_TEST.v" "Mod5" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 241 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "NIOS_TEST.v" "Mod2" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "NIOS_TEST.v" "Div1" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "NIOS_TEST.v" "Mod6" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "NIOS_TEST.v" "Div3" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 243 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "NIOS_TEST.v" "Mod3" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 204 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "NIOS_TEST.v" "Mod7" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 244 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "NIOS_TEST.v" "Mod0" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 200 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "NIOS_TEST.v" "Div0" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 200 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "NIOS_TEST.v" "Mod4" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "NIOS_TEST.v" "Div2" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 240 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271316 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1496807271316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 201 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271366 ""}  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 201 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496807271366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "D:/CycloneIV_Projs/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807271417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807271417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "D:/CycloneIV_Projs/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807271432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807271432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "D:/CycloneIV_Projs/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807271453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807271453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/CycloneIV_Projs/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807271517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807271517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/CycloneIV_Projs/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807271588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807271588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271619 ""}  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496807271619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p9m " "Found entity 1: lpm_divide_p9m" {  } { { "db/lpm_divide_p9m.tdf" "" { Text "D:/CycloneIV_Projs/db/lpm_divide_p9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807271680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807271680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "D:/CycloneIV_Projs/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807271696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807271696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "D:/CycloneIV_Projs/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807271717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807271717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 203 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807271749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271749 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496807271749 ""}  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 203 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496807271749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihm " "Found entity 1: lpm_divide_ihm" {  } { { "db/lpm_divide_ihm.tdf" "" { Text "D:/CycloneIV_Projs/db/lpm_divide_ihm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807271799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807271799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/CycloneIV_Projs/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807271817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807271817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "D:/CycloneIV_Projs/db/alt_u_div_84f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496807271835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496807271835 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1496807272628 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" 440 -1 0 } } { "niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" 354 -1 0 } } { "niosqs/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_new_sdram_controller_0.v" 304 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "niosqs/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 3025 -1 0 } } { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 4022 -1 0 } } { "niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_jtag_uart_0.v" 393 -1 0 } } { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 3644 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 2252 -1 0 } } { "niosqs/synthesis/submodules/niosqs_timer_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_timer_0.v" 166 -1 0 } } { "niosqs/synthesis/submodules/niosqs_timer_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_timer_0.v" 175 -1 0 } } { "niosqs/synthesis/submodules/niosqs_spi_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_spi_0.v" 239 -1 0 } } { "niosqs/synthesis/submodules/niosqs_spi_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_spi_0.v" 249 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1496807272850 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1496807272851 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[0\] GND " "Pin \"sdram_ba\[0\]\" is stuck at GND" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496807274838 "|NIOS_TEST|sdram_ba[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_ba\[1\] GND " "Pin \"sdram_ba\[1\]\" is stuck at GND" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496807274838 "|NIOS_TEST|sdram_ba[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496807274838 "|NIOS_TEST|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496807274838 "|NIOS_TEST|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496807274838 "|NIOS_TEST|sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DS_DP GND " "Pin \"DS_DP\" is stuck at GND" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496807274838 "|NIOS_TEST|DS_DP"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1496807274838 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807275177 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1496807277988 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "image_proc " "Ignored assignments for entity \"image_proc\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity image_proc -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807278149 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1496807278149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CycloneIV_Projs/output_files/NIOS_TEST.map.smsg " "Generated suppressed messages file D:/CycloneIV_Projs/output_files/NIOS_TEST.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1496807278363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496807280911 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807280911 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|pll7 compensate_clock clock0 CLK\[0\] " "PLL \"niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|pll7\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 151 -1 0 } } { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 277 0 0 } } { "niosqs/synthesis/niosqs.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 130 0 0 } } { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 322 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Quartus II" 0 -1 1496807281094 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|pll7 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|pll7\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 151 -1 0 } } { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 277 0 0 } } { "niosqs/synthesis/niosqs.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/niosqs.v" 130 0 0 } } { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 322 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1496807281094 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY4 " "No output dependent on input pin \"KEY4\"" {  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496807281345 "|NIOS_TEST|KEY4"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1496807281345 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3593 " "Implemented 3593 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496807281347 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496807281347 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1496807281347 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3367 " "Implemented 3367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496807281347 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1496807281347 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1496807281347 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496807281347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "826 " "Peak virtual memory: 826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496807281454 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 23:48:01 2017 " "Processing ended: Tue Jun 06 23:48:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496807281454 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:46 " "Elapsed time: 00:00:46" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496807281454 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:16 " "Total CPU time (on all processors): 00:01:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496807281454 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496807281454 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496807284325 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496807284330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 23:48:03 2017 " "Processing started: Tue Jun 06 23:48:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496807284330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1496807284330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NIOS_TEST -c NIOS_TEST " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NIOS_TEST -c NIOS_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1496807284331 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1496807284503 ""}
{ "Info" "0" "" "Project  = NIOS_TEST" {  } {  } 0 0 "Project  = NIOS_TEST" 0 0 "Fitter" 0 0 1496807284504 ""}
{ "Info" "0" "" "Revision = NIOS_TEST" {  } {  } 0 0 "Revision = NIOS_TEST" 0 0 "Fitter" 0 0 1496807284504 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1496807284674 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NIOS_TEST EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"NIOS_TEST\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1496807284711 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496807284790 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496807284790 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|pll7 clock2 " "Compensate clock of PLL \"niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|pll7\" has been set to clock2" {  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 2940 9698 10655 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1496807284850 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|wire_pll7_clk\[2\] 25 12 0 0 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 0 degrees (0 ps) for niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|wire_pll7_clk\[2\] port" {  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 2942 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1496807284862 ""}  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 151 -1 0 } } { "" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 2940 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1496807284862 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1496807285004 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1496807285010 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496807285413 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496807285413 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496807285413 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1496807285413 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_ASDO_DATA1~" } } } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 540 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496807285432 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DATA0~" } } } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 541 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496807285432 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1496807285432 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1496807285433 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1496807285433 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1496807285436 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1496807285501 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496807286735 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1496807286735 ""}
{ "Info" "ISTA_SDC_FOUND" "niosqs/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'niosqs/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1496807286788 ""}
{ "Info" "ISTA_SDC_FOUND" "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1496807286798 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] CLK " "Register niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496807286841 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1496807286841 "|NIOS_TEST|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286909 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1496807286909 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807286910 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807286910 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807286910 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1496807286910 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1496807286911 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286911 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286911 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496807286911 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1496807286911 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496807287321 ""}  } { { "NIOS_TEST.v" "" { Text "D:/CycloneIV_Projs/NIOS_TEST.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 10032 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496807287321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1) " "Automatically promoted node niosqs:u0\|niosqs_altpll_0:altpll_0\|niosqs_altpll_0_altpll_9dh2:sd1\|wire_pll7_clk\[2\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496807287321 ""}  } { { "niosqs/synthesis/submodules/niosqs_altpll_0.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_altpll_0.v" 193 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 2940 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496807287321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496807287321 ""}  } { { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 9537 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496807287321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosqs:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst  " "Automatically promoted node niosqs:u0\|altera_reset_controller:rst_controller_001\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496807287321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0 " "Destination node niosqs:u0\|altera_reset_controller:rst_controller_001\|WideOr0~0" {  } { { "niosqs/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 5165 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|W_rf_wren " "Destination node niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|W_rf_wren" {  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 3596 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 2430 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287321 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 1679 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287321 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496807287321 ""}  } { { "niosqs/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 602 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496807287321 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosqs:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node niosqs:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496807287322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 3174 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 3175 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 3176 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 3177 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 3178 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 3179 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 3180 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] " "Destination node niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 3197 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] " "Destination node niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 3198 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] " "Destination node niosqs:u0\|niosqs_rs232_0:rs232_0\|altera_up_rs232_out_serializer:RS232_Out_Serializer\|altera_up_sync_fifo:RS232_Out_FIFO\|scfifo:Sync_FIFO\|scfifo_a341:auto_generated\|a_dpfifo_tq31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/CycloneIV_Projs/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 3199 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496807287322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1496807287322 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496807287322 ""}  } { { "niosqs/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 609 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496807287322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest  " "Automatically promoted node niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496807287323 ""}  } { { "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" "" { Text "D:/CycloneIV_Projs/niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.v" 184 -1 0 } } { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "niosqs:u0\|niosqs_nios2_gen2_0:nios2_gen2_0\|niosqs_nios2_gen2_0_cpu:cpu\|niosqs_nios2_gen2_0_cpu_nios2_oci:the_niosqs_nios2_gen2_0_cpu_nios2_oci\|niosqs_nios2_gen2_0_cpu_nios2_oci_debug:the_niosqs_nios2_gen2_0_cpu_nios2_oci_debug\|resetrequest" } } } } { "temporary_test_loc" "" { Generic "D:/CycloneIV_Projs/" { { 0 { 0 ""} 0 1684 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496807287323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1496807288412 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496807288419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496807288420 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496807288432 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1496807288462 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Quartus II" 0 -1 1496807288464 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1496807288464 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496807288465 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1496807288479 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1496807288479 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1496807288485 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1496807289521 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1496807289533 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1496807289533 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 I/O Output Buffer " "Packed 48 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1496807289533 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "34 " "Created 34 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1496807289533 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1496807289533 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADCLK " "Node \"ADCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADCSN " "Node \"ADCSN\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADCSN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADDAT " "Node \"ADDAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BP1 " "Node \"BP1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BP1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_ASDI " "Node \"EPCS_ASDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_ASDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_DATA " "Node \"EPCS_DATA\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_DATA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EPCS_NCS " "Node \"EPCS_NCS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPCS_NCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EP_DCLK " "Node \"EP_DCLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EP_DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CLK " "Node \"FLASH_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_CS " "Node \"FLASH_CS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_CS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DI " "Node \"FLASH_DI\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_DO " "Node \"FLASH_DO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TCK " "Node \"F_TCK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDI " "Node \"F_TDI\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TDO " "Node \"F_TDO\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "F_TMS " "Node \"F_TMS\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "F_TMS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "H_SYNC " "Node \"H_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "H_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA " "Node \"IRDA\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "RXD " "Node \"RXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A0 " "Node \"SDRAM_A0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A1 " "Node \"SDRAM_A1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A10 " "Node \"SDRAM_A10\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A11 " "Node \"SDRAM_A11\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A12 " "Node \"SDRAM_A12\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A2 " "Node \"SDRAM_A2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A3 " "Node \"SDRAM_A3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A4 " "Node \"SDRAM_A4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A5 " "Node \"SDRAM_A5\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A6 " "Node \"SDRAM_A6\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A7 " "Node \"SDRAM_A7\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A8 " "Node \"SDRAM_A8\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_A9 " "Node \"SDRAM_A9\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_A9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA0 " "Node \"SDRAM_BA0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_BA1 " "Node \"SDRAM_BA1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_BA1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CAS_N " "Node \"SDRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CKE " "Node \"SDRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CLK " "Node \"SDRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_CS_N " "Node \"SDRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ0 " "Node \"SDRAM_DQ0\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ1 " "Node \"SDRAM_DQ1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ10 " "Node \"SDRAM_DQ10\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ10" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ11 " "Node \"SDRAM_DQ11\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ11" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ12 " "Node \"SDRAM_DQ12\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ12" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ13 " "Node \"SDRAM_DQ13\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ13" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ14 " "Node \"SDRAM_DQ14\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ14" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ15 " "Node \"SDRAM_DQ15\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ15" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ2 " "Node \"SDRAM_DQ2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ3 " "Node \"SDRAM_DQ3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ4 " "Node \"SDRAM_DQ4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ5 " "Node \"SDRAM_DQ5\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ5" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ6 " "Node \"SDRAM_DQ6\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ6" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ7 " "Node \"SDRAM_DQ7\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ7" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ8 " "Node \"SDRAM_DQ8\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ8" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQ9 " "Node \"SDRAM_DQ9\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ9" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQMH " "Node \"SDRAM_DQMH\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQMH" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_DQML " "Node \"SDRAM_DQML\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQML" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_RAS_N " "Node \"SDRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SDRAM_WE_N " "Node \"SDRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TXD " "Node \"TXD\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[0\] " "Node \"V_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[1\] " "Node \"V_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[2\] " "Node \"V_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[3\] " "Node \"V_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_B\[4\] " "Node \"V_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[0\] " "Node \"V_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[1\] " "Node \"V_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[2\] " "Node \"V_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[3\] " "Node \"V_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[4\] " "Node \"V_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_G\[5\] " "Node \"V_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[0\] " "Node \"V_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[1\] " "Node \"V_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[2\] " "Node \"V_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[3\] " "Node \"V_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_R\[4\] " "Node \"V_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "V_SYNC " "Node \"V_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "V_SYNC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_clk " "Node \"adc_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_cs_n " "Node \"adc_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "adc_data " "Node \"adc_data\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "beep " "Node \"beep\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "beep" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clk " "Node \"clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_a " "Node \"ds_a\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_a" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_b " "Node \"ds_b\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_b" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_c " "Node \"ds_c\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_c" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_d " "Node \"ds_d\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_d" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_dp " "Node \"ds_dp\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_dp" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_e " "Node \"ds_e\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_e" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_en1 " "Node \"ds_en1\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_en1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_en2 " "Node \"ds_en2\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_en2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_en3 " "Node \"ds_en3\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_en3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_en4 " "Node \"ds_en4\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_en4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_f " "Node \"ds_f\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_f" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ds_g " "Node \"ds_g\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ds_g" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ep_dclk " "Node \"ep_dclk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ep_dclk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "epcs_asdi " "Node \"epcs_asdi\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "epcs_asdi" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "epcs_data " "Node \"epcs_data\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "epcs_data" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "epcs_ncs " "Node \"epcs_ncs\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "epcs_ncs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_clk " "Node \"flash_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_cs_n " "Node \"flash_cs_n\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_cs_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_di " "Node \"flash_di\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_di" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "flash_do " "Node \"flash_do\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "flash_do" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "irda " "Node \"irda\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "irda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key " "Node \"key\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[0\] " "Node \"key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[2\] " "Node \"key\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[4\] " "Node \"lcd_data\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[5\] " "Node \"lcd_data\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[6\] " "Node \"lcd_data\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_data\[7\] " "Node \"lcd_data\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_data\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_e " "Node \"lcd_e\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_e" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rs " "Node \"lcd_rs\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rs" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "lcd_rw " "Node \"lcd_rw\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "lcd_rw" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "resetn " "Node \"resetn\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "resetn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_addr\[12\] " "Node \"sdram_addr\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_addr\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sdram_clk " "Node \"sdram_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdram_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_b\[3\] " "Node \"v_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_b\[4\] " "Node \"v_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_g\[0\] " "Node \"v_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_g\[1\] " "Node \"v_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_g\[2\] " "Node \"v_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_g\[3\] " "Node \"v_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_g\[4\] " "Node \"v_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_g\[5\] " "Node \"v_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_r\[0\] " "Node \"v_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_r\[1\] " "Node \"v_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_r\[2\] " "Node \"v_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_r\[3\] " "Node \"v_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "v_r\[4\] " "Node \"v_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "v_r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "~ALTERA_DCLK~ " "Node \"~ALTERA_DCLK~\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_DCLK~" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "~ALTERA_FLASH_nCE_nCSO~ " "Node \"~ALTERA_FLASH_nCE_nCSO~\" is assigned to location or region, but does not exist in design" {  } { { "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/15.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_FLASH_nCE_nCSO~" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496807289789 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1496807289789 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496807289799 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1496807289807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1496807291506 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496807293829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1496807293889 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1496807295244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496807295244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1496807296468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Router estimated average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "D:/CycloneIV_Projs/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1496807298688 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1496807298688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496807298977 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1496807298979 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1496807298979 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1496807298979 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.72 " "Total time spent on timing analysis during the Fitter is 0.72 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1496807299131 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496807299246 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496807300263 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496807300338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496807301590 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496807302794 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1496807303298 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/CycloneIV_Projs/output_files/NIOS_TEST.fit.smsg " "Generated suppressed messages file D:/CycloneIV_Projs/output_files/NIOS_TEST.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1496807303743 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 151 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 151 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "963 " "Peak virtual memory: 963 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496807305169 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 23:48:25 2017 " "Processing ended: Tue Jun 06 23:48:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496807305169 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496807305169 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496807305169 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1496807305169 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1496807307606 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496807307614 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 23:48:27 2017 " "Processing started: Tue Jun 06 23:48:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496807307614 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1496807307614 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NIOS_TEST -c NIOS_TEST " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NIOS_TEST -c NIOS_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1496807307614 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1496807308787 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1496807308806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "624 " "Peak virtual memory: 624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496807309139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 23:48:29 2017 " "Processing ended: Tue Jun 06 23:48:29 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496807309139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496807309139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496807309139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1496807309139 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1496807309820 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1496807311943 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496807311951 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 06 23:48:31 2017 " "Processing started: Tue Jun 06 23:48:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496807311951 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496807311951 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NIOS_TEST -c NIOS_TEST " "Command: quartus_sta NIOS_TEST -c NIOS_TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496807311951 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1496807312134 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "image_proc " "Ignored assignments for entity \"image_proc\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity image_proc -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity image_proc -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity image_proc -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1496807312462 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1496807312462 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496807312564 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1496807312642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1496807312642 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496807313230 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1496807313230 ""}
{ "Info" "ISTA_SDC_FOUND" "niosqs/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'niosqs/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1496807313274 ""}
{ "Info" "ISTA_SDC_FOUND" "niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.sdc " "Reading SDC File: 'niosqs/synthesis/submodules/niosqs_nios2_gen2_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1496807313287 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] CLK " "Register niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496807313324 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1496807313324 "|NIOS_TEST|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313428 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313428 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807313429 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807313429 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807313429 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1496807313429 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1496807313431 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1496807313457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.094 " "Worst-case setup slack is 45.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.094               0.000 altera_reserved_tck  " "   45.094               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807313478 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807313483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.216 " "Worst-case recovery slack is 46.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.216               0.000 altera_reserved_tck  " "   46.216               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807313488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.318 " "Worst-case removal slack is 1.318" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.318               0.000 altera_reserved_tck  " "    1.318               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807313491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.517 " "Worst-case minimum pulse width slack is 49.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.517               0.000 altera_reserved_tck  " "   49.517               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807313493 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313591 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313591 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313591 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313591 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 196.752 ns " "Worst Case Available Settling Time: 196.752 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313591 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313591 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313591 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313591 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807313591 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1496807313597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1496807313637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1496807315019 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] CLK " "Register niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496807315345 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1496807315345 "|NIOS_TEST|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315352 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315352 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807315352 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807315352 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807315352 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1496807315352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.590 " "Worst-case setup slack is 45.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.590               0.000 altera_reserved_tck  " "   45.590               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807315366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807315373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 46.561 " "Worst-case recovery slack is 46.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.561               0.000 altera_reserved_tck  " "   46.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807315377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.217 " "Worst-case removal slack is 1.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315381 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.217               0.000 altera_reserved_tck  " "    1.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315381 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807315381 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.394 " "Worst-case minimum pulse width slack is 49.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.394               0.000 altera_reserved_tck  " "   49.394               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807315388 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.002 ns " "Worst Case Available Settling Time: 197.002 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315476 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315476 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315476 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1496807315483 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] CLK " "Register niosqs:u0\|niosqs_new_sdram_controller_0:new_sdram_controller_0\|m_addr\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496807315863 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1496807315863 "|NIOS_TEST|CLK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833 " "Node: u0\|altpll_0\|sd1\|pll7\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.833" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315869 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315869 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807315870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807315870 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1496807315870 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1496807315870 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.946 " "Worst-case setup slack is 47.946" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315877 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.946               0.000 altera_reserved_tck  " "   47.946               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315877 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807315877 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807315883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.421 " "Worst-case recovery slack is 48.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.421               0.000 altera_reserved_tck  " "   48.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807315892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.558 " "Worst-case removal slack is 0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 altera_reserved_tck  " "    0.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807315897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.466 " "Worst-case minimum pulse width slack is 49.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.466               0.000 altera_reserved_tck  " "   49.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496807315902 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.619 ns " "Worst Case Available Settling Time: 198.619 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315995 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315995 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496807315995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1496807316544 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1496807316545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "709 " "Peak virtual memory: 709 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496807316717 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 06 23:48:36 2017 " "Processing ended: Tue Jun 06 23:48:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496807316717 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496807316717 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496807316717 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496807316717 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 255 s " "Quartus II Full Compilation was successful. 0 errors, 255 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496807317479 ""}
