
lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000094e8  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  080096a8  080096a8  0000a6a8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009af8  08009af8  0000b254  2**0
                  CONTENTS
  4 .ARM          00000008  08009af8  08009af8  0000aaf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b00  08009b00  0000b254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b00  08009b00  0000ab00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009b04  08009b04  0000ab04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000254  20000000  08009b08  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000037c  20000254  08009d5c  0000b254  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200005d0  08009d5c  0000b5d0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b254  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001966b  00000000  00000000  0000b284  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000368a  00000000  00000000  000248ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001658  00000000  00000000  00027f80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001151  00000000  00000000  000295d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dc2d  00000000  00000000  0002a729  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001bc6f  00000000  00000000  00058356  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00113a7a  00000000  00000000  00073fc5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00187a3f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006dd8  00000000  00000000  00187a84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0018e85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000254 	.word	0x20000254
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08009690 	.word	0x08009690

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000258 	.word	0x20000258
 80001fc:	08009690 	.word	0x08009690

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <strlen>:
 80002a0:	4603      	mov	r3, r0
 80002a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002a6:	2a00      	cmp	r2, #0
 80002a8:	d1fb      	bne.n	80002a2 <strlen+0x2>
 80002aa:	1a18      	subs	r0, r3, r0
 80002ac:	3801      	subs	r0, #1
 80002ae:	4770      	bx	lr

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	@ 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bec:	f000 b96a 	b.w	8000ec4 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	460c      	mov	r4, r1
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d14e      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c14:	4694      	mov	ip, r2
 8000c16:	458c      	cmp	ip, r1
 8000c18:	4686      	mov	lr, r0
 8000c1a:	fab2 f282 	clz	r2, r2
 8000c1e:	d962      	bls.n	8000ce6 <__udivmoddi4+0xde>
 8000c20:	b14a      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c22:	f1c2 0320 	rsb	r3, r2, #32
 8000c26:	4091      	lsls	r1, r2
 8000c28:	fa20 f303 	lsr.w	r3, r0, r3
 8000c2c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c30:	4319      	orrs	r1, r3
 8000c32:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c36:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c3a:	fa1f f68c 	uxth.w	r6, ip
 8000c3e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c42:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c46:	fb07 1114 	mls	r1, r7, r4, r1
 8000c4a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c4e:	fb04 f106 	mul.w	r1, r4, r6
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 8000c5e:	f080 8112 	bcs.w	8000e86 <__udivmoddi4+0x27e>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 810f 	bls.w	8000e86 <__udivmoddi4+0x27e>
 8000c68:	3c02      	subs	r4, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a59      	subs	r1, r3, r1
 8000c6e:	fa1f f38e 	uxth.w	r3, lr
 8000c72:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c76:	fb07 1110 	mls	r1, r7, r0, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb00 f606 	mul.w	r6, r0, r6
 8000c82:	429e      	cmp	r6, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x94>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 8000c8e:	f080 80fc 	bcs.w	8000e8a <__udivmoddi4+0x282>
 8000c92:	429e      	cmp	r6, r3
 8000c94:	f240 80f9 	bls.w	8000e8a <__udivmoddi4+0x282>
 8000c98:	4463      	add	r3, ip
 8000c9a:	3802      	subs	r0, #2
 8000c9c:	1b9b      	subs	r3, r3, r6
 8000c9e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	b11d      	cbz	r5, 8000cae <__udivmoddi4+0xa6>
 8000ca6:	40d3      	lsrs	r3, r2
 8000ca8:	2200      	movs	r2, #0
 8000caa:	e9c5 3200 	strd	r3, r2, [r5]
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d905      	bls.n	8000cc2 <__udivmoddi4+0xba>
 8000cb6:	b10d      	cbz	r5, 8000cbc <__udivmoddi4+0xb4>
 8000cb8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	4608      	mov	r0, r1
 8000cc0:	e7f5      	b.n	8000cae <__udivmoddi4+0xa6>
 8000cc2:	fab3 f183 	clz	r1, r3
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d146      	bne.n	8000d58 <__udivmoddi4+0x150>
 8000cca:	42a3      	cmp	r3, r4
 8000ccc:	d302      	bcc.n	8000cd4 <__udivmoddi4+0xcc>
 8000cce:	4290      	cmp	r0, r2
 8000cd0:	f0c0 80f0 	bcc.w	8000eb4 <__udivmoddi4+0x2ac>
 8000cd4:	1a86      	subs	r6, r0, r2
 8000cd6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cda:	2001      	movs	r0, #1
 8000cdc:	2d00      	cmp	r5, #0
 8000cde:	d0e6      	beq.n	8000cae <__udivmoddi4+0xa6>
 8000ce0:	e9c5 6300 	strd	r6, r3, [r5]
 8000ce4:	e7e3      	b.n	8000cae <__udivmoddi4+0xa6>
 8000ce6:	2a00      	cmp	r2, #0
 8000ce8:	f040 8090 	bne.w	8000e0c <__udivmoddi4+0x204>
 8000cec:	eba1 040c 	sub.w	r4, r1, ip
 8000cf0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cf4:	fa1f f78c 	uxth.w	r7, ip
 8000cf8:	2101      	movs	r1, #1
 8000cfa:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cfe:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d02:	fb08 4416 	mls	r4, r8, r6, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb07 f006 	mul.w	r0, r7, r6
 8000d0e:	4298      	cmp	r0, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x11c>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x11a>
 8000d1c:	4298      	cmp	r0, r3
 8000d1e:	f200 80cd 	bhi.w	8000ebc <__udivmoddi4+0x2b4>
 8000d22:	4626      	mov	r6, r4
 8000d24:	1a1c      	subs	r4, r3, r0
 8000d26:	fa1f f38e 	uxth.w	r3, lr
 8000d2a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d2e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d32:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d36:	fb00 f707 	mul.w	r7, r0, r7
 8000d3a:	429f      	cmp	r7, r3
 8000d3c:	d908      	bls.n	8000d50 <__udivmoddi4+0x148>
 8000d3e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d42:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000d46:	d202      	bcs.n	8000d4e <__udivmoddi4+0x146>
 8000d48:	429f      	cmp	r7, r3
 8000d4a:	f200 80b0 	bhi.w	8000eae <__udivmoddi4+0x2a6>
 8000d4e:	4620      	mov	r0, r4
 8000d50:	1bdb      	subs	r3, r3, r7
 8000d52:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d56:	e7a5      	b.n	8000ca4 <__udivmoddi4+0x9c>
 8000d58:	f1c1 0620 	rsb	r6, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d68:	fa04 f301 	lsl.w	r3, r4, r1
 8000d6c:	ea43 030c 	orr.w	r3, r3, ip
 8000d70:	40f4      	lsrs	r4, r6
 8000d72:	fa00 f801 	lsl.w	r8, r0, r1
 8000d76:	0c38      	lsrs	r0, r7, #16
 8000d78:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d7c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d80:	fa1f fc87 	uxth.w	ip, r7
 8000d84:	fb00 441e 	mls	r4, r0, lr, r4
 8000d88:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d8c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d90:	45a1      	cmp	r9, r4
 8000d92:	fa02 f201 	lsl.w	r2, r2, r1
 8000d96:	d90a      	bls.n	8000dae <__udivmoddi4+0x1a6>
 8000d98:	193c      	adds	r4, r7, r4
 8000d9a:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000d9e:	f080 8084 	bcs.w	8000eaa <__udivmoddi4+0x2a2>
 8000da2:	45a1      	cmp	r9, r4
 8000da4:	f240 8081 	bls.w	8000eaa <__udivmoddi4+0x2a2>
 8000da8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	eba4 0409 	sub.w	r4, r4, r9
 8000db2:	fa1f f983 	uxth.w	r9, r3
 8000db6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dba:	fb00 4413 	mls	r4, r0, r3, r4
 8000dbe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dc2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dc6:	45a4      	cmp	ip, r4
 8000dc8:	d907      	bls.n	8000dda <__udivmoddi4+0x1d2>
 8000dca:	193c      	adds	r4, r7, r4
 8000dcc:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000dd0:	d267      	bcs.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd2:	45a4      	cmp	ip, r4
 8000dd4:	d965      	bls.n	8000ea2 <__udivmoddi4+0x29a>
 8000dd6:	3b02      	subs	r3, #2
 8000dd8:	443c      	add	r4, r7
 8000dda:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dde:	fba0 9302 	umull	r9, r3, r0, r2
 8000de2:	eba4 040c 	sub.w	r4, r4, ip
 8000de6:	429c      	cmp	r4, r3
 8000de8:	46ce      	mov	lr, r9
 8000dea:	469c      	mov	ip, r3
 8000dec:	d351      	bcc.n	8000e92 <__udivmoddi4+0x28a>
 8000dee:	d04e      	beq.n	8000e8e <__udivmoddi4+0x286>
 8000df0:	b155      	cbz	r5, 8000e08 <__udivmoddi4+0x200>
 8000df2:	ebb8 030e 	subs.w	r3, r8, lr
 8000df6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dfa:	fa04 f606 	lsl.w	r6, r4, r6
 8000dfe:	40cb      	lsrs	r3, r1
 8000e00:	431e      	orrs	r6, r3
 8000e02:	40cc      	lsrs	r4, r1
 8000e04:	e9c5 6400 	strd	r6, r4, [r5]
 8000e08:	2100      	movs	r1, #0
 8000e0a:	e750      	b.n	8000cae <__udivmoddi4+0xa6>
 8000e0c:	f1c2 0320 	rsb	r3, r2, #32
 8000e10:	fa20 f103 	lsr.w	r1, r0, r3
 8000e14:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e18:	fa24 f303 	lsr.w	r3, r4, r3
 8000e1c:	4094      	lsls	r4, r2
 8000e1e:	430c      	orrs	r4, r1
 8000e20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e24:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e28:	fa1f f78c 	uxth.w	r7, ip
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3110 	mls	r1, r8, r0, r3
 8000e34:	0c23      	lsrs	r3, r4, #16
 8000e36:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e3a:	fb00 f107 	mul.w	r1, r0, r7
 8000e3e:	4299      	cmp	r1, r3
 8000e40:	d908      	bls.n	8000e54 <__udivmoddi4+0x24c>
 8000e42:	eb1c 0303 	adds.w	r3, ip, r3
 8000e46:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 8000e4a:	d22c      	bcs.n	8000ea6 <__udivmoddi4+0x29e>
 8000e4c:	4299      	cmp	r1, r3
 8000e4e:	d92a      	bls.n	8000ea6 <__udivmoddi4+0x29e>
 8000e50:	3802      	subs	r0, #2
 8000e52:	4463      	add	r3, ip
 8000e54:	1a5b      	subs	r3, r3, r1
 8000e56:	b2a4      	uxth	r4, r4
 8000e58:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e5c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e64:	fb01 f307 	mul.w	r3, r1, r7
 8000e68:	42a3      	cmp	r3, r4
 8000e6a:	d908      	bls.n	8000e7e <__udivmoddi4+0x276>
 8000e6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e70:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 8000e74:	d213      	bcs.n	8000e9e <__udivmoddi4+0x296>
 8000e76:	42a3      	cmp	r3, r4
 8000e78:	d911      	bls.n	8000e9e <__udivmoddi4+0x296>
 8000e7a:	3902      	subs	r1, #2
 8000e7c:	4464      	add	r4, ip
 8000e7e:	1ae4      	subs	r4, r4, r3
 8000e80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e84:	e739      	b.n	8000cfa <__udivmoddi4+0xf2>
 8000e86:	4604      	mov	r4, r0
 8000e88:	e6f0      	b.n	8000c6c <__udivmoddi4+0x64>
 8000e8a:	4608      	mov	r0, r1
 8000e8c:	e706      	b.n	8000c9c <__udivmoddi4+0x94>
 8000e8e:	45c8      	cmp	r8, r9
 8000e90:	d2ae      	bcs.n	8000df0 <__udivmoddi4+0x1e8>
 8000e92:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e96:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e9a:	3801      	subs	r0, #1
 8000e9c:	e7a8      	b.n	8000df0 <__udivmoddi4+0x1e8>
 8000e9e:	4631      	mov	r1, r6
 8000ea0:	e7ed      	b.n	8000e7e <__udivmoddi4+0x276>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	e799      	b.n	8000dda <__udivmoddi4+0x1d2>
 8000ea6:	4630      	mov	r0, r6
 8000ea8:	e7d4      	b.n	8000e54 <__udivmoddi4+0x24c>
 8000eaa:	46d6      	mov	lr, sl
 8000eac:	e77f      	b.n	8000dae <__udivmoddi4+0x1a6>
 8000eae:	4463      	add	r3, ip
 8000eb0:	3802      	subs	r0, #2
 8000eb2:	e74d      	b.n	8000d50 <__udivmoddi4+0x148>
 8000eb4:	4606      	mov	r6, r0
 8000eb6:	4623      	mov	r3, r4
 8000eb8:	4608      	mov	r0, r1
 8000eba:	e70f      	b.n	8000cdc <__udivmoddi4+0xd4>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	4463      	add	r3, ip
 8000ec0:	e730      	b.n	8000d24 <__udivmoddi4+0x11c>
 8000ec2:	bf00      	nop

08000ec4 <__aeabi_idiv0>:
 8000ec4:	4770      	bx	lr
 8000ec6:	bf00      	nop

08000ec8 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000ec8:	b580      	push	{r7, lr}
 8000eca:	b084      	sub	sp, #16
 8000ecc:	af02      	add	r7, sp, #8
 8000ece:	6078      	str	r0, [r7, #4]
	if (htim != &htim2) {
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	4a33      	ldr	r2, [pc, #204]	@ (8000fa0 <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8000ed4:	4293      	cmp	r3, r2
 8000ed6:	d000      	beq.n	8000eda <HAL_TIM_PeriodElapsedCallback+0x12>
		__NOP();
 8000ed8:	bf00      	nop
	}

	switch (sensorIndex) {
 8000eda:	4b32      	ldr	r3, [pc, #200]	@ (8000fa4 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	2b03      	cmp	r3, #3
 8000ee0:	d850      	bhi.n	8000f84 <HAL_TIM_PeriodElapsedCallback+0xbc>
 8000ee2:	a201      	add	r2, pc, #4	@ (adr r2, 8000ee8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ee8:	08000ef9 	.word	0x08000ef9
 8000eec:	08000f15 	.word	0x08000f15
 8000ef0:	08000f3f 	.word	0x08000f3f
 8000ef4:	08000f5b 	.word	0x08000f5b
	case 0:
		sprintf(buffer, "humidity: %.2f\r\n", BSP_HSENSOR_ReadHumidity());
 8000ef8:	f000 fc0a 	bl	8001710 <BSP_HSENSOR_ReadHumidity>
 8000efc:	ee10 3a10 	vmov	r3, s0
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff fb39 	bl	8000578 <__aeabi_f2d>
 8000f06:	4602      	mov	r2, r0
 8000f08:	460b      	mov	r3, r1
 8000f0a:	4927      	ldr	r1, [pc, #156]	@ (8000fa8 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8000f0c:	4827      	ldr	r0, [pc, #156]	@ (8000fac <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000f0e:	f006 f9cf 	bl	80072b0 <siprintf>
		break;
 8000f12:	e037      	b.n	8000f84 <HAL_TIM_PeriodElapsedCallback+0xbc>

	case 1:
		BSP_MAGNETO_GetXYZ(magnetoXYZ);
 8000f14:	4826      	ldr	r0, [pc, #152]	@ (8000fb0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000f16:	f000 fc35 	bl	8001784 <BSP_MAGNETO_GetXYZ>
		sprintf(buffer, "magnetometer: X:%d, Y:%d, Z:%d\r\n", magnetoXYZ[0], magnetoXYZ[1], magnetoXYZ[2]);
 8000f1a:	4b25      	ldr	r3, [pc, #148]	@ (8000fb0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000f1c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f20:	461a      	mov	r2, r3
 8000f22:	4b23      	ldr	r3, [pc, #140]	@ (8000fb0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000f24:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f28:	4619      	mov	r1, r3
 8000f2a:	4b21      	ldr	r3, [pc, #132]	@ (8000fb0 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8000f2c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000f30:	9300      	str	r3, [sp, #0]
 8000f32:	460b      	mov	r3, r1
 8000f34:	491f      	ldr	r1, [pc, #124]	@ (8000fb4 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8000f36:	481d      	ldr	r0, [pc, #116]	@ (8000fac <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000f38:	f006 f9ba 	bl	80072b0 <siprintf>
		break;
 8000f3c:	e022      	b.n	8000f84 <HAL_TIM_PeriodElapsedCallback+0xbc>

	case 2:
		sprintf(buffer, "pressure: %.2f\r\n", BSP_PSENSOR_ReadPressure());
 8000f3e:	f000 fc59 	bl	80017f4 <BSP_PSENSOR_ReadPressure>
 8000f42:	ee10 3a10 	vmov	r3, s0
 8000f46:	4618      	mov	r0, r3
 8000f48:	f7ff fb16 	bl	8000578 <__aeabi_f2d>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	460b      	mov	r3, r1
 8000f50:	4919      	ldr	r1, [pc, #100]	@ (8000fb8 <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8000f52:	4816      	ldr	r0, [pc, #88]	@ (8000fac <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000f54:	f006 f9ac 	bl	80072b0 <siprintf>
		break;
 8000f58:	e014      	b.n	8000f84 <HAL_TIM_PeriodElapsedCallback+0xbc>

	case 3:
		BSP_ACCELERO_AccGetXYZ(acceleroXYZ);
 8000f5a:	4818      	ldr	r0, [pc, #96]	@ (8000fbc <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000f5c:	f000 fba0 	bl	80016a0 <BSP_ACCELERO_AccGetXYZ>
		sprintf(buffer, "accelerometer: X:%d, Y:%d, Z:%d\r\n", acceleroXYZ[0], acceleroXYZ[1], acceleroXYZ[2]);
 8000f60:	4b16      	ldr	r3, [pc, #88]	@ (8000fbc <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000f62:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f66:	461a      	mov	r2, r3
 8000f68:	4b14      	ldr	r3, [pc, #80]	@ (8000fbc <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000f6a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4b12      	ldr	r3, [pc, #72]	@ (8000fbc <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8000f72:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8000f76:	9300      	str	r3, [sp, #0]
 8000f78:	460b      	mov	r3, r1
 8000f7a:	4911      	ldr	r1, [pc, #68]	@ (8000fc0 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8000f7c:	480b      	ldr	r0, [pc, #44]	@ (8000fac <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000f7e:	f006 f997 	bl	80072b0 <siprintf>
		break;
 8000f82:	bf00      	nop
	}

	HAL_UART_Transmit(&huart1, (uint8_t*)buffer, strlen(buffer), 100);
 8000f84:	4809      	ldr	r0, [pc, #36]	@ (8000fac <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000f86:	f7ff f98b 	bl	80002a0 <strlen>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	b29a      	uxth	r2, r3
 8000f8e:	2364      	movs	r3, #100	@ 0x64
 8000f90:	4906      	ldr	r1, [pc, #24]	@ (8000fac <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8000f92:	480c      	ldr	r0, [pc, #48]	@ (8000fc4 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8000f94:	f004 fe88 	bl	8005ca8 <HAL_UART_Transmit>
}
 8000f98:	bf00      	nop
 8000f9a:	3708      	adds	r7, #8
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	bd80      	pop	{r7, pc}
 8000fa0:	200002c4 	.word	0x200002c4
 8000fa4:	20000416 	.word	0x20000416
 8000fa8:	080096a8 	.word	0x080096a8
 8000fac:	200003a4 	.word	0x200003a4
 8000fb0:	20000408 	.word	0x20000408
 8000fb4:	080096bc 	.word	0x080096bc
 8000fb8:	080096e0 	.word	0x080096e0
 8000fbc:	20000410 	.word	0x20000410
 8000fc0:	080096f4 	.word	0x080096f4
 8000fc4:	20000310 	.word	0x20000310

08000fc8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000fc8:	b480      	push	{r7}
 8000fca:	b083      	sub	sp, #12
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	4603      	mov	r3, r0
 8000fd0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin != BTN_Pin) {
 8000fd2:	88fb      	ldrh	r3, [r7, #6]
 8000fd4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000fd8:	d000      	beq.n	8000fdc <HAL_GPIO_EXTI_Callback+0x14>
		__NOP();
 8000fda:	bf00      	nop
	}

	sensorIndex = (sensorIndex + 1) % 4;
 8000fdc:	4b09      	ldr	r3, [pc, #36]	@ (8001004 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	425a      	negs	r2, r3
 8000fe4:	f003 0303 	and.w	r3, r3, #3
 8000fe8:	f002 0203 	and.w	r2, r2, #3
 8000fec:	bf58      	it	pl
 8000fee:	4253      	negpl	r3, r2
 8000ff0:	b2da      	uxtb	r2, r3
 8000ff2:	4b04      	ldr	r3, [pc, #16]	@ (8001004 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000ff4:	701a      	strb	r2, [r3, #0]
}
 8000ff6:	bf00      	nop
 8000ff8:	370c      	adds	r7, #12
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	20000416 	.word	0x20000416

08001008 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800100c:	f001 fa16 	bl	800243c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001010:	f000 f82e 	bl	8001070 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001014:	f000 f958 	bl	80012c8 <MX_GPIO_Init>
  MX_I2C2_Init();
 8001018:	f000 f87c 	bl	8001114 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 800101c:	f000 f908 	bl	8001230 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001020:	f000 f8b8 	bl	8001194 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  if (BSP_HSENSOR_Init() != 0) {
 8001024:	f000 fb54 	bl	80016d0 <BSP_HSENSOR_Init>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <main+0x2a>
	  return ERRNO;
 800102e:	2301      	movs	r3, #1
 8001030:	e019      	b.n	8001066 <main+0x5e>
  }

  if (BSP_MAGNETO_Init() != 0) {
 8001032:	f000 fb7b 	bl	800172c <BSP_MAGNETO_Init>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <main+0x38>
	  return ERRNO;
 800103c:	2301      	movs	r3, #1
 800103e:	e012      	b.n	8001066 <main+0x5e>
  }

  if (BSP_PSENSOR_Init() != 0) {
 8001040:	f000 fbb8 	bl	80017b4 <BSP_PSENSOR_Init>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <main+0x46>
	  return ERRNO;
 800104a:	2301      	movs	r3, #1
 800104c:	e00b      	b.n	8001066 <main+0x5e>
  }

  if (BSP_ACCELERO_Init() != 0) {
 800104e:	f000 fae9 	bl	8001624 <BSP_ACCELERO_Init>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d001      	beq.n	800105c <main+0x54>
	  return ERRNO;
 8001058:	2301      	movs	r3, #1
 800105a:	e004      	b.n	8001066 <main+0x5e>
  }

  HAL_TIM_Base_Start_IT(&htim2);
 800105c:	4803      	ldr	r0, [pc, #12]	@ (800106c <main+0x64>)
 800105e:	f004 f985 	bl	800536c <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001062:	bf00      	nop
 8001064:	e7fd      	b.n	8001062 <main+0x5a>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
  /* USER CODE END 3 */
}
 8001066:	4618      	mov	r0, r3
 8001068:	bd80      	pop	{r7, pc}
 800106a:	bf00      	nop
 800106c:	200002c4 	.word	0x200002c4

08001070 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b096      	sub	sp, #88	@ 0x58
 8001074:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	2244      	movs	r2, #68	@ 0x44
 800107c:	2100      	movs	r1, #0
 800107e:	4618      	mov	r0, r3
 8001080:	f006 f9f8 	bl	8007474 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001084:	463b      	mov	r3, r7
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]
 8001090:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8001092:	2000      	movs	r0, #0
 8001094:	f002 fc7e 	bl	8003994 <HAL_PWREx_ControlVoltageScaling>
 8001098:	4603      	mov	r3, r0
 800109a:	2b00      	cmp	r3, #0
 800109c:	d001      	beq.n	80010a2 <SystemClock_Config+0x32>
  {
    Error_Handler();
 800109e:	f000 f96b 	bl	8001378 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80010a2:	2310      	movs	r3, #16
 80010a4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80010a6:	2301      	movs	r3, #1
 80010a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80010ae:	2360      	movs	r3, #96	@ 0x60
 80010b0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010b2:	2302      	movs	r3, #2
 80010b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80010b6:	2301      	movs	r3, #1
 80010b8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80010ba:	2301      	movs	r3, #1
 80010bc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80010be:	233c      	movs	r3, #60	@ 0x3c
 80010c0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010c2:	2302      	movs	r3, #2
 80010c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80010c6:	2302      	movs	r3, #2
 80010c8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80010ca:	2302      	movs	r3, #2
 80010cc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	4618      	mov	r0, r3
 80010d4:	f002 fd02 	bl	8003adc <HAL_RCC_OscConfig>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80010de:	f000 f94b 	bl	8001378 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010e2:	230f      	movs	r3, #15
 80010e4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010e6:	2303      	movs	r3, #3
 80010e8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010ea:	2300      	movs	r3, #0
 80010ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80010ee:	2300      	movs	r3, #0
 80010f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010f6:	463b      	mov	r3, r7
 80010f8:	2105      	movs	r1, #5
 80010fa:	4618      	mov	r0, r3
 80010fc:	f003 f908 	bl	8004310 <HAL_RCC_ClockConfig>
 8001100:	4603      	mov	r3, r0
 8001102:	2b00      	cmp	r3, #0
 8001104:	d001      	beq.n	800110a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001106:	f000 f937 	bl	8001378 <Error_Handler>
  }
}
 800110a:	bf00      	nop
 800110c:	3758      	adds	r7, #88	@ 0x58
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001118:	4b1b      	ldr	r3, [pc, #108]	@ (8001188 <MX_I2C2_Init+0x74>)
 800111a:	4a1c      	ldr	r2, [pc, #112]	@ (800118c <MX_I2C2_Init+0x78>)
 800111c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x30A175AB;
 800111e:	4b1a      	ldr	r3, [pc, #104]	@ (8001188 <MX_I2C2_Init+0x74>)
 8001120:	4a1b      	ldr	r2, [pc, #108]	@ (8001190 <MX_I2C2_Init+0x7c>)
 8001122:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001124:	4b18      	ldr	r3, [pc, #96]	@ (8001188 <MX_I2C2_Init+0x74>)
 8001126:	2200      	movs	r2, #0
 8001128:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800112a:	4b17      	ldr	r3, [pc, #92]	@ (8001188 <MX_I2C2_Init+0x74>)
 800112c:	2201      	movs	r2, #1
 800112e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001130:	4b15      	ldr	r3, [pc, #84]	@ (8001188 <MX_I2C2_Init+0x74>)
 8001132:	2200      	movs	r2, #0
 8001134:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001136:	4b14      	ldr	r3, [pc, #80]	@ (8001188 <MX_I2C2_Init+0x74>)
 8001138:	2200      	movs	r2, #0
 800113a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800113c:	4b12      	ldr	r3, [pc, #72]	@ (8001188 <MX_I2C2_Init+0x74>)
 800113e:	2200      	movs	r2, #0
 8001140:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001142:	4b11      	ldr	r3, [pc, #68]	@ (8001188 <MX_I2C2_Init+0x74>)
 8001144:	2200      	movs	r2, #0
 8001146:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001148:	4b0f      	ldr	r3, [pc, #60]	@ (8001188 <MX_I2C2_Init+0x74>)
 800114a:	2200      	movs	r2, #0
 800114c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800114e:	480e      	ldr	r0, [pc, #56]	@ (8001188 <MX_I2C2_Init+0x74>)
 8001150:	f001 fdae 	bl	8002cb0 <HAL_I2C_Init>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800115a:	f000 f90d 	bl	8001378 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800115e:	2100      	movs	r1, #0
 8001160:	4809      	ldr	r0, [pc, #36]	@ (8001188 <MX_I2C2_Init+0x74>)
 8001162:	f002 fb5f 	bl	8003824 <HAL_I2CEx_ConfigAnalogFilter>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800116c:	f000 f904 	bl	8001378 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001170:	2100      	movs	r1, #0
 8001172:	4805      	ldr	r0, [pc, #20]	@ (8001188 <MX_I2C2_Init+0x74>)
 8001174:	f002 fba1 	bl	80038ba <HAL_I2CEx_ConfigDigitalFilter>
 8001178:	4603      	mov	r3, r0
 800117a:	2b00      	cmp	r3, #0
 800117c:	d001      	beq.n	8001182 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800117e:	f000 f8fb 	bl	8001378 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001182:	bf00      	nop
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	20000270 	.word	0x20000270
 800118c:	40005800 	.word	0x40005800
 8001190:	30a175ab 	.word	0x30a175ab

08001194 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b088      	sub	sp, #32
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800119a:	f107 0310 	add.w	r3, r7, #16
 800119e:	2200      	movs	r2, #0
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	605a      	str	r2, [r3, #4]
 80011a4:	609a      	str	r2, [r3, #8]
 80011a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80011a8:	1d3b      	adds	r3, r7, #4
 80011aa:	2200      	movs	r2, #0
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	605a      	str	r2, [r3, #4]
 80011b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80011b2:	4b1d      	ldr	r3, [pc, #116]	@ (8001228 <MX_TIM2_Init+0x94>)
 80011b4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80011ba:	4b1b      	ldr	r3, [pc, #108]	@ (8001228 <MX_TIM2_Init+0x94>)
 80011bc:	2200      	movs	r2, #0
 80011be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80011c0:	4b19      	ldr	r3, [pc, #100]	@ (8001228 <MX_TIM2_Init+0x94>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 12000000;
 80011c6:	4b18      	ldr	r3, [pc, #96]	@ (8001228 <MX_TIM2_Init+0x94>)
 80011c8:	4a18      	ldr	r2, [pc, #96]	@ (800122c <MX_TIM2_Init+0x98>)
 80011ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80011cc:	4b16      	ldr	r3, [pc, #88]	@ (8001228 <MX_TIM2_Init+0x94>)
 80011ce:	2200      	movs	r2, #0
 80011d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80011d2:	4b15      	ldr	r3, [pc, #84]	@ (8001228 <MX_TIM2_Init+0x94>)
 80011d4:	2200      	movs	r2, #0
 80011d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80011d8:	4813      	ldr	r0, [pc, #76]	@ (8001228 <MX_TIM2_Init+0x94>)
 80011da:	f004 f86f 	bl	80052bc <HAL_TIM_Base_Init>
 80011de:	4603      	mov	r3, r0
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d001      	beq.n	80011e8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80011e4:	f000 f8c8 	bl	8001378 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80011e8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80011ec:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80011ee:	f107 0310 	add.w	r3, r7, #16
 80011f2:	4619      	mov	r1, r3
 80011f4:	480c      	ldr	r0, [pc, #48]	@ (8001228 <MX_TIM2_Init+0x94>)
 80011f6:	f004 fa30 	bl	800565a <HAL_TIM_ConfigClockSource>
 80011fa:	4603      	mov	r3, r0
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d001      	beq.n	8001204 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001200:	f000 f8ba 	bl	8001378 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001204:	2300      	movs	r3, #0
 8001206:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001208:	2300      	movs	r3, #0
 800120a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800120c:	1d3b      	adds	r3, r7, #4
 800120e:	4619      	mov	r1, r3
 8001210:	4805      	ldr	r0, [pc, #20]	@ (8001228 <MX_TIM2_Init+0x94>)
 8001212:	f004 fc53 	bl	8005abc <HAL_TIMEx_MasterConfigSynchronization>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800121c:	f000 f8ac 	bl	8001378 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001220:	bf00      	nop
 8001222:	3720      	adds	r7, #32
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}
 8001228:	200002c4 	.word	0x200002c4
 800122c:	00b71b00 	.word	0x00b71b00

08001230 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001234:	4b22      	ldr	r3, [pc, #136]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001236:	4a23      	ldr	r2, [pc, #140]	@ (80012c4 <MX_USART1_UART_Init+0x94>)
 8001238:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800123a:	4b21      	ldr	r3, [pc, #132]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800123c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001240:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001242:	4b1f      	ldr	r3, [pc, #124]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001244:	2200      	movs	r2, #0
 8001246:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001248:	4b1d      	ldr	r3, [pc, #116]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800124a:	2200      	movs	r2, #0
 800124c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800124e:	4b1c      	ldr	r3, [pc, #112]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001250:	2200      	movs	r2, #0
 8001252:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001254:	4b1a      	ldr	r3, [pc, #104]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001256:	220c      	movs	r2, #12
 8001258:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800125a:	4b19      	ldr	r3, [pc, #100]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800125c:	2200      	movs	r2, #0
 800125e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001260:	4b17      	ldr	r3, [pc, #92]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001262:	2200      	movs	r2, #0
 8001264:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001266:	4b16      	ldr	r3, [pc, #88]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001268:	2200      	movs	r2, #0
 800126a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800126c:	4b14      	ldr	r3, [pc, #80]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800126e:	2200      	movs	r2, #0
 8001270:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001272:	4b13      	ldr	r3, [pc, #76]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 8001274:	2200      	movs	r2, #0
 8001276:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001278:	4811      	ldr	r0, [pc, #68]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800127a:	f004 fcc5 	bl	8005c08 <HAL_UART_Init>
 800127e:	4603      	mov	r3, r0
 8001280:	2b00      	cmp	r3, #0
 8001282:	d001      	beq.n	8001288 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8001284:	f000 f878 	bl	8001378 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001288:	2100      	movs	r1, #0
 800128a:	480d      	ldr	r0, [pc, #52]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800128c:	f005 faee 	bl	800686c <HAL_UARTEx_SetTxFifoThreshold>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8001296:	f000 f86f 	bl	8001378 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800129a:	2100      	movs	r1, #0
 800129c:	4808      	ldr	r0, [pc, #32]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 800129e:	f005 fb23 	bl	80068e8 <HAL_UARTEx_SetRxFifoThreshold>
 80012a2:	4603      	mov	r3, r0
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80012a8:	f000 f866 	bl	8001378 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80012ac:	4804      	ldr	r0, [pc, #16]	@ (80012c0 <MX_USART1_UART_Init+0x90>)
 80012ae:	f005 faa4 	bl	80067fa <HAL_UARTEx_DisableFifoMode>
 80012b2:	4603      	mov	r3, r0
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d001      	beq.n	80012bc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80012b8:	f000 f85e 	bl	8001378 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80012bc:	bf00      	nop
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	20000310 	.word	0x20000310
 80012c4:	40013800 	.word	0x40013800

080012c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b088      	sub	sp, #32
 80012cc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ce:	f107 030c 	add.w	r3, r7, #12
 80012d2:	2200      	movs	r2, #0
 80012d4:	601a      	str	r2, [r3, #0]
 80012d6:	605a      	str	r2, [r3, #4]
 80012d8:	609a      	str	r2, [r3, #8]
 80012da:	60da      	str	r2, [r3, #12]
 80012dc:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012de:	4b23      	ldr	r3, [pc, #140]	@ (800136c <MX_GPIO_Init+0xa4>)
 80012e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012e2:	4a22      	ldr	r2, [pc, #136]	@ (800136c <MX_GPIO_Init+0xa4>)
 80012e4:	f043 0304 	orr.w	r3, r3, #4
 80012e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ea:	4b20      	ldr	r3, [pc, #128]	@ (800136c <MX_GPIO_Init+0xa4>)
 80012ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ee:	f003 0304 	and.w	r3, r3, #4
 80012f2:	60bb      	str	r3, [r7, #8]
 80012f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012f6:	4b1d      	ldr	r3, [pc, #116]	@ (800136c <MX_GPIO_Init+0xa4>)
 80012f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012fa:	4a1c      	ldr	r2, [pc, #112]	@ (800136c <MX_GPIO_Init+0xa4>)
 80012fc:	f043 0302 	orr.w	r3, r3, #2
 8001300:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001302:	4b1a      	ldr	r3, [pc, #104]	@ (800136c <MX_GPIO_Init+0xa4>)
 8001304:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001306:	f003 0302 	and.w	r3, r3, #2
 800130a:	607b      	str	r3, [r7, #4]
 800130c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800130e:	2200      	movs	r2, #0
 8001310:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001314:	4816      	ldr	r0, [pc, #88]	@ (8001370 <MX_GPIO_Init+0xa8>)
 8001316:	f001 fc9b 	bl	8002c50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : BTN_Pin */
  GPIO_InitStruct.Pin = BTN_Pin;
 800131a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800131e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001320:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001324:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001326:	2300      	movs	r3, #0
 8001328:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN_GPIO_Port, &GPIO_InitStruct);
 800132a:	f107 030c 	add.w	r3, r7, #12
 800132e:	4619      	mov	r1, r3
 8001330:	4810      	ldr	r0, [pc, #64]	@ (8001374 <MX_GPIO_Init+0xac>)
 8001332:	f001 fa09 	bl	8002748 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8001336:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800133a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800133c:	2301      	movs	r3, #1
 800133e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001340:	2300      	movs	r3, #0
 8001342:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001344:	2300      	movs	r3, #0
 8001346:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8001348:	f107 030c 	add.w	r3, r7, #12
 800134c:	4619      	mov	r1, r3
 800134e:	4808      	ldr	r0, [pc, #32]	@ (8001370 <MX_GPIO_Init+0xa8>)
 8001350:	f001 f9fa 	bl	8002748 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001354:	2200      	movs	r2, #0
 8001356:	2100      	movs	r1, #0
 8001358:	2028      	movs	r0, #40	@ 0x28
 800135a:	f001 f9be 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800135e:	2028      	movs	r0, #40	@ 0x28
 8001360:	f001 f9d7 	bl	8002712 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001364:	bf00      	nop
 8001366:	3720      	adds	r7, #32
 8001368:	46bd      	mov	sp, r7
 800136a:	bd80      	pop	{r7, pc}
 800136c:	40021000 	.word	0x40021000
 8001370:	48000400 	.word	0x48000400
 8001374:	48000800 	.word	0x48000800

08001378 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001378:	b480      	push	{r7}
 800137a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800137c:	b672      	cpsid	i
}
 800137e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001380:	bf00      	nop
 8001382:	e7fd      	b.n	8001380 <Error_Handler+0x8>

08001384 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b08a      	sub	sp, #40	@ 0x28
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 800138c:	4b27      	ldr	r3, [pc, #156]	@ (800142c <I2Cx_MspInit+0xa8>)
 800138e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001390:	4a26      	ldr	r2, [pc, #152]	@ (800142c <I2Cx_MspInit+0xa8>)
 8001392:	f043 0302 	orr.w	r3, r3, #2
 8001396:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001398:	4b24      	ldr	r3, [pc, #144]	@ (800142c <I2Cx_MspInit+0xa8>)
 800139a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800139c:	f003 0302 	and.w	r3, r3, #2
 80013a0:	613b      	str	r3, [r7, #16]
 80013a2:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80013a4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80013a8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80013aa:	2312      	movs	r3, #18
 80013ac:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80013ae:	2301      	movs	r3, #1
 80013b0:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013b2:	2303      	movs	r3, #3
 80013b4:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 80013b6:	2304      	movs	r3, #4
 80013b8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80013ba:	f107 0314 	add.w	r3, r7, #20
 80013be:	4619      	mov	r1, r3
 80013c0:	481b      	ldr	r0, [pc, #108]	@ (8001430 <I2Cx_MspInit+0xac>)
 80013c2:	f001 f9c1 	bl	8002748 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 80013c6:	f107 0314 	add.w	r3, r7, #20
 80013ca:	4619      	mov	r1, r3
 80013cc:	4818      	ldr	r0, [pc, #96]	@ (8001430 <I2Cx_MspInit+0xac>)
 80013ce:	f001 f9bb 	bl	8002748 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 80013d2:	4b16      	ldr	r3, [pc, #88]	@ (800142c <I2Cx_MspInit+0xa8>)
 80013d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013d6:	4a15      	ldr	r2, [pc, #84]	@ (800142c <I2Cx_MspInit+0xa8>)
 80013d8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013dc:	6593      	str	r3, [r2, #88]	@ 0x58
 80013de:	4b13      	ldr	r3, [pc, #76]	@ (800142c <I2Cx_MspInit+0xa8>)
 80013e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 80013ea:	4b10      	ldr	r3, [pc, #64]	@ (800142c <I2Cx_MspInit+0xa8>)
 80013ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013ee:	4a0f      	ldr	r2, [pc, #60]	@ (800142c <I2Cx_MspInit+0xa8>)
 80013f0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80013f4:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 80013f6:	4b0d      	ldr	r3, [pc, #52]	@ (800142c <I2Cx_MspInit+0xa8>)
 80013f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013fa:	4a0c      	ldr	r2, [pc, #48]	@ (800142c <I2Cx_MspInit+0xa8>)
 80013fc:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001400:	6393      	str	r3, [r2, #56]	@ 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001402:	2200      	movs	r2, #0
 8001404:	210f      	movs	r1, #15
 8001406:	2021      	movs	r0, #33	@ 0x21
 8001408:	f001 f967 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 800140c:	2021      	movs	r0, #33	@ 0x21
 800140e:	f001 f980 	bl	8002712 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001412:	2200      	movs	r2, #0
 8001414:	210f      	movs	r1, #15
 8001416:	2022      	movs	r0, #34	@ 0x22
 8001418:	f001 f95f 	bl	80026da <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 800141c:	2022      	movs	r0, #34	@ 0x22
 800141e:	f001 f978 	bl	8002712 <HAL_NVIC_EnableIRQ>
}
 8001422:	bf00      	nop
 8001424:	3728      	adds	r7, #40	@ 0x28
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	40021000 	.word	0x40021000
 8001430:	48000400 	.word	0x48000400

08001434 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	4a12      	ldr	r2, [pc, #72]	@ (8001488 <I2Cx_Init+0x54>)
 8001440:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4a11      	ldr	r2, [pc, #68]	@ (800148c <I2Cx_Init+0x58>)
 8001446:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	2201      	movs	r2, #1
 8001452:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	2200      	movs	r2, #0
 8001458:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	2200      	movs	r2, #0
 800145e:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2200      	movs	r2, #0
 8001464:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f7ff ff89 	bl	8001384 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001472:	6878      	ldr	r0, [r7, #4]
 8001474:	f001 fc1c 	bl	8002cb0 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001478:	2100      	movs	r1, #0
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f002 f9d2 	bl	8003824 <HAL_I2CEx_ConfigAnalogFilter>
}
 8001480:	bf00      	nop
 8001482:	3708      	adds	r7, #8
 8001484:	46bd      	mov	sp, r7
 8001486:	bd80      	pop	{r7, pc}
 8001488:	40005800 	.word	0x40005800
 800148c:	00702681 	.word	0x00702681

08001490 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b08a      	sub	sp, #40	@ 0x28
 8001494:	af04      	add	r7, sp, #16
 8001496:	60f8      	str	r0, [r7, #12]
 8001498:	4608      	mov	r0, r1
 800149a:	4611      	mov	r1, r2
 800149c:	461a      	mov	r2, r3
 800149e:	4603      	mov	r3, r0
 80014a0:	72fb      	strb	r3, [r7, #11]
 80014a2:	460b      	mov	r3, r1
 80014a4:	813b      	strh	r3, [r7, #8]
 80014a6:	4613      	mov	r3, r2
 80014a8:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80014aa:	2300      	movs	r3, #0
 80014ac:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 80014ae:	7afb      	ldrb	r3, [r7, #11]
 80014b0:	b299      	uxth	r1, r3
 80014b2:	88f8      	ldrh	r0, [r7, #6]
 80014b4:	893a      	ldrh	r2, [r7, #8]
 80014b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ba:	9302      	str	r3, [sp, #8]
 80014bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80014be:	9301      	str	r3, [sp, #4]
 80014c0:	6a3b      	ldr	r3, [r7, #32]
 80014c2:	9300      	str	r3, [sp, #0]
 80014c4:	4603      	mov	r3, r0
 80014c6:	68f8      	ldr	r0, [r7, #12]
 80014c8:	f001 fdd0 	bl	800306c <HAL_I2C_Mem_Read>
 80014cc:	4603      	mov	r3, r0
 80014ce:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 80014d0:	7dfb      	ldrb	r3, [r7, #23]
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d004      	beq.n	80014e0 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 80014d6:	7afb      	ldrb	r3, [r7, #11]
 80014d8:	4619      	mov	r1, r3
 80014da:	68f8      	ldr	r0, [r7, #12]
 80014dc:	f000 f832 	bl	8001544 <I2Cx_Error>
  }
  return status;
 80014e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b08a      	sub	sp, #40	@ 0x28
 80014ee:	af04      	add	r7, sp, #16
 80014f0:	60f8      	str	r0, [r7, #12]
 80014f2:	4608      	mov	r0, r1
 80014f4:	4611      	mov	r1, r2
 80014f6:	461a      	mov	r2, r3
 80014f8:	4603      	mov	r3, r0
 80014fa:	72fb      	strb	r3, [r7, #11]
 80014fc:	460b      	mov	r3, r1
 80014fe:	813b      	strh	r3, [r7, #8]
 8001500:	4613      	mov	r3, r2
 8001502:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001504:	2300      	movs	r3, #0
 8001506:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001508:	7afb      	ldrb	r3, [r7, #11]
 800150a:	b299      	uxth	r1, r3
 800150c:	88f8      	ldrh	r0, [r7, #6]
 800150e:	893a      	ldrh	r2, [r7, #8]
 8001510:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001514:	9302      	str	r3, [sp, #8]
 8001516:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001518:	9301      	str	r3, [sp, #4]
 800151a:	6a3b      	ldr	r3, [r7, #32]
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	4603      	mov	r3, r0
 8001520:	68f8      	ldr	r0, [r7, #12]
 8001522:	f001 fc8f 	bl	8002e44 <HAL_I2C_Mem_Write>
 8001526:	4603      	mov	r3, r0
 8001528:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800152a:	7dfb      	ldrb	r3, [r7, #23]
 800152c:	2b00      	cmp	r3, #0
 800152e:	d004      	beq.n	800153a <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001530:	7afb      	ldrb	r3, [r7, #11]
 8001532:	4619      	mov	r1, r3
 8001534:	68f8      	ldr	r0, [r7, #12]
 8001536:	f000 f805 	bl	8001544 <I2Cx_Error>
  }
  return status;
 800153a:	7dfb      	ldrb	r3, [r7, #23]
}
 800153c:	4618      	mov	r0, r3
 800153e:	3718      	adds	r7, #24
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	460b      	mov	r3, r1
 800154e:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f001 fc48 	bl	8002de6 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001556:	6878      	ldr	r0, [r7, #4]
 8001558:	f7ff ff6c 	bl	8001434 <I2Cx_Init>
}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}

08001564 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001568:	4802      	ldr	r0, [pc, #8]	@ (8001574 <SENSOR_IO_Init+0x10>)
 800156a:	f7ff ff63 	bl	8001434 <I2Cx_Init>
}
 800156e:	bf00      	nop
 8001570:	bd80      	pop	{r7, pc}
 8001572:	bf00      	nop
 8001574:	20000418 	.word	0x20000418

08001578 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af02      	add	r7, sp, #8
 800157e:	4603      	mov	r3, r0
 8001580:	71fb      	strb	r3, [r7, #7]
 8001582:	460b      	mov	r3, r1
 8001584:	71bb      	strb	r3, [r7, #6]
 8001586:	4613      	mov	r3, r2
 8001588:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 800158a:	79bb      	ldrb	r3, [r7, #6]
 800158c:	b29a      	uxth	r2, r3
 800158e:	79f9      	ldrb	r1, [r7, #7]
 8001590:	2301      	movs	r3, #1
 8001592:	9301      	str	r3, [sp, #4]
 8001594:	1d7b      	adds	r3, r7, #5
 8001596:	9300      	str	r3, [sp, #0]
 8001598:	2301      	movs	r3, #1
 800159a:	4803      	ldr	r0, [pc, #12]	@ (80015a8 <SENSOR_IO_Write+0x30>)
 800159c:	f7ff ffa5 	bl	80014ea <I2Cx_WriteMultiple>
}
 80015a0:	bf00      	nop
 80015a2:	3708      	adds	r7, #8
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	20000418 	.word	0x20000418

080015ac <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b086      	sub	sp, #24
 80015b0:	af02      	add	r7, sp, #8
 80015b2:	4603      	mov	r3, r0
 80015b4:	460a      	mov	r2, r1
 80015b6:	71fb      	strb	r3, [r7, #7]
 80015b8:	4613      	mov	r3, r2
 80015ba:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 80015bc:	2300      	movs	r3, #0
 80015be:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 80015c0:	79bb      	ldrb	r3, [r7, #6]
 80015c2:	b29a      	uxth	r2, r3
 80015c4:	79f9      	ldrb	r1, [r7, #7]
 80015c6:	2301      	movs	r3, #1
 80015c8:	9301      	str	r3, [sp, #4]
 80015ca:	f107 030f 	add.w	r3, r7, #15
 80015ce:	9300      	str	r3, [sp, #0]
 80015d0:	2301      	movs	r3, #1
 80015d2:	4804      	ldr	r0, [pc, #16]	@ (80015e4 <SENSOR_IO_Read+0x38>)
 80015d4:	f7ff ff5c 	bl	8001490 <I2Cx_ReadMultiple>

  return read_value;
 80015d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80015da:	4618      	mov	r0, r3
 80015dc:	3710      	adds	r7, #16
 80015de:	46bd      	mov	sp, r7
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000418 	.word	0x20000418

080015e8 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af02      	add	r7, sp, #8
 80015ee:	603a      	str	r2, [r7, #0]
 80015f0:	461a      	mov	r2, r3
 80015f2:	4603      	mov	r3, r0
 80015f4:	71fb      	strb	r3, [r7, #7]
 80015f6:	460b      	mov	r3, r1
 80015f8:	71bb      	strb	r3, [r7, #6]
 80015fa:	4613      	mov	r3, r2
 80015fc:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 80015fe:	79bb      	ldrb	r3, [r7, #6]
 8001600:	b29a      	uxth	r2, r3
 8001602:	79f9      	ldrb	r1, [r7, #7]
 8001604:	88bb      	ldrh	r3, [r7, #4]
 8001606:	9301      	str	r3, [sp, #4]
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	9300      	str	r3, [sp, #0]
 800160c:	2301      	movs	r3, #1
 800160e:	4804      	ldr	r0, [pc, #16]	@ (8001620 <SENSOR_IO_ReadMultiple+0x38>)
 8001610:	f7ff ff3e 	bl	8001490 <I2Cx_ReadMultiple>
 8001614:	4603      	mov	r3, r0
}
 8001616:	4618      	mov	r0, r3
 8001618:	3708      	adds	r7, #8
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000418 	.word	0x20000418

08001624 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 800162a:	2300      	movs	r3, #0
 800162c:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 800162e:	2300      	movs	r3, #0
 8001630:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001632:	4b19      	ldr	r3, [pc, #100]	@ (8001698 <BSP_ACCELERO_Init+0x74>)
 8001634:	689b      	ldr	r3, [r3, #8]
 8001636:	4798      	blx	r3
 8001638:	4603      	mov	r3, r0
 800163a:	2b6a      	cmp	r3, #106	@ 0x6a
 800163c:	d002      	beq.n	8001644 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 800163e:	2301      	movs	r3, #1
 8001640:	73fb      	strb	r3, [r7, #15]
 8001642:	e024      	b.n	800168e <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8001644:	4b15      	ldr	r3, [pc, #84]	@ (800169c <BSP_ACCELERO_Init+0x78>)
 8001646:	4a14      	ldr	r2, [pc, #80]	@ (8001698 <BSP_ACCELERO_Init+0x74>)
 8001648:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 800164a:	2330      	movs	r3, #48	@ 0x30
 800164c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 800164e:	2300      	movs	r3, #0
 8001650:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8001652:	2300      	movs	r3, #0
 8001654:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8001656:	2340      	movs	r3, #64	@ 0x40
 8001658:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 800165e:	2300      	movs	r3, #0
 8001660:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8001662:	797a      	ldrb	r2, [r7, #5]
 8001664:	7abb      	ldrb	r3, [r7, #10]
 8001666:	4313      	orrs	r3, r2
 8001668:	b2db      	uxtb	r3, r3
 800166a:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 800166c:	7a3b      	ldrb	r3, [r7, #8]
 800166e:	f043 0304 	orr.w	r3, r3, #4
 8001672:	b2db      	uxtb	r3, r3
 8001674:	021b      	lsls	r3, r3, #8
 8001676:	b21a      	sxth	r2, r3
 8001678:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800167c:	4313      	orrs	r3, r2
 800167e:	b21b      	sxth	r3, r3
 8001680:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8001682:	4b06      	ldr	r3, [pc, #24]	@ (800169c <BSP_ACCELERO_Init+0x78>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	89ba      	ldrh	r2, [r7, #12]
 800168a:	4610      	mov	r0, r2
 800168c:	4798      	blx	r3
  }  

  return ret;
 800168e:	7bfb      	ldrb	r3, [r7, #15]
}
 8001690:	4618      	mov	r0, r3
 8001692:	3710      	adds	r7, #16
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	20000050 	.word	0x20000050
 800169c:	2000046c 	.word	0x2000046c

080016a0 <BSP_ACCELERO_AccGetXYZ>:
  * @param  pDataXYZ Pointer on 3 angular accelerations table with  
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis
  * @retval None
  */
void BSP_ACCELERO_AccGetXYZ(int16_t *pDataXYZ)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  if(AccelerometerDrv != NULL)
 80016a8:	4b08      	ldr	r3, [pc, #32]	@ (80016cc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d009      	beq.n	80016c4 <BSP_ACCELERO_AccGetXYZ+0x24>
  {
    if(AccelerometerDrv->GetXYZ != NULL)
 80016b0:	4b06      	ldr	r3, [pc, #24]	@ (80016cc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d004      	beq.n	80016c4 <BSP_ACCELERO_AccGetXYZ+0x24>
    {   
      AccelerometerDrv->GetXYZ(pDataXYZ);
 80016ba:	4b04      	ldr	r3, [pc, #16]	@ (80016cc <BSP_ACCELERO_AccGetXYZ+0x2c>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016c0:	6878      	ldr	r0, [r7, #4]
 80016c2:	4798      	blx	r3
    }
  }
}
 80016c4:	bf00      	nop
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	2000046c 	.word	0x2000046c

080016d0 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 80016d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001708 <BSP_HSENSOR_Init+0x38>)
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	20be      	movs	r0, #190	@ 0xbe
 80016dc:	4798      	blx	r3
 80016de:	4603      	mov	r3, r0
 80016e0:	2bbc      	cmp	r3, #188	@ 0xbc
 80016e2:	d002      	beq.n	80016ea <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	607b      	str	r3, [r7, #4]
 80016e8:	e009      	b.n	80016fe <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 80016ea:	4b08      	ldr	r3, [pc, #32]	@ (800170c <BSP_HSENSOR_Init+0x3c>)
 80016ec:	4a06      	ldr	r2, [pc, #24]	@ (8001708 <BSP_HSENSOR_Init+0x38>)
 80016ee:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 80016f0:	4b06      	ldr	r3, [pc, #24]	@ (800170c <BSP_HSENSOR_Init+0x3c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	20be      	movs	r0, #190	@ 0xbe
 80016f8:	4798      	blx	r3
    ret = HSENSOR_OK;
 80016fa:	2300      	movs	r3, #0
 80016fc:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 80016fe:	687b      	ldr	r3, [r7, #4]
}
 8001700:	4618      	mov	r0, r3
 8001702:	3708      	adds	r7, #8
 8001704:	46bd      	mov	sp, r7
 8001706:	bd80      	pop	{r7, pc}
 8001708:	20000004 	.word	0x20000004
 800170c:	20000470 	.word	0x20000470

08001710 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8001714:	4b04      	ldr	r3, [pc, #16]	@ (8001728 <BSP_HSENSOR_ReadHumidity+0x18>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	20be      	movs	r0, #190	@ 0xbe
 800171c:	4798      	blx	r3
 800171e:	eef0 7a40 	vmov.f32	s15, s0
}
 8001722:	eeb0 0a67 	vmov.f32	s0, s15
 8001726:	bd80      	pop	{r7, pc}
 8001728:	20000470 	.word	0x20000470

0800172c <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b082      	sub	sp, #8
 8001730:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8001732:	2300      	movs	r3, #0
 8001734:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 8001736:	4b11      	ldr	r3, [pc, #68]	@ (800177c <BSP_MAGNETO_Init+0x50>)
 8001738:	689b      	ldr	r3, [r3, #8]
 800173a:	4798      	blx	r3
 800173c:	4603      	mov	r3, r0
 800173e:	2b3d      	cmp	r3, #61	@ 0x3d
 8001740:	d002      	beq.n	8001748 <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	71fb      	strb	r3, [r7, #7]
 8001746:	e013      	b.n	8001770 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 8001748:	4b0d      	ldr	r3, [pc, #52]	@ (8001780 <BSP_MAGNETO_Init+0x54>)
 800174a:	4a0c      	ldr	r2, [pc, #48]	@ (800177c <BSP_MAGNETO_Init+0x50>)
 800174c:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 800174e:	2358      	movs	r3, #88	@ 0x58
 8001750:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8001752:	2300      	movs	r3, #0
 8001754:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 8001756:	2300      	movs	r3, #0
 8001758:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 800175a:	2308      	movs	r3, #8
 800175c:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 800175e:	2340      	movs	r3, #64	@ 0x40
 8001760:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8001762:	4b07      	ldr	r3, [pc, #28]	@ (8001780 <BSP_MAGNETO_Init+0x54>)
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	463a      	mov	r2, r7
 800176a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800176e:	4798      	blx	r3
  } 

  return ret;  
 8001770:	79fb      	ldrb	r3, [r7, #7]
}
 8001772:	4618      	mov	r0, r3
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
 800177a:	bf00      	nop
 800177c:	20000010 	.word	0x20000010
 8001780:	20000474 	.word	0x20000474

08001784 <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 800178c:	4b08      	ldr	r3, [pc, #32]	@ (80017b0 <BSP_MAGNETO_GetXYZ+0x2c>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d009      	beq.n	80017a8 <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 8001794:	4b06      	ldr	r3, [pc, #24]	@ (80017b0 <BSP_MAGNETO_GetXYZ+0x2c>)
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	2b00      	cmp	r3, #0
 800179c:	d004      	beq.n	80017a8 <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 800179e:	4b04      	ldr	r3, [pc, #16]	@ (80017b0 <BSP_MAGNETO_GetXYZ+0x2c>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	4798      	blx	r3
    }
  }
}
 80017a8:	bf00      	nop
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	20000474 	.word	0x20000474

080017b4 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b082      	sub	sp, #8
 80017b8:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 80017ba:	4b0c      	ldr	r3, [pc, #48]	@ (80017ec <BSP_PSENSOR_Init+0x38>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	20ba      	movs	r0, #186	@ 0xba
 80017c0:	4798      	blx	r3
 80017c2:	4603      	mov	r3, r0
 80017c4:	2bb1      	cmp	r3, #177	@ 0xb1
 80017c6:	d002      	beq.n	80017ce <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	607b      	str	r3, [r7, #4]
 80017cc:	e009      	b.n	80017e2 <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 80017ce:	4b08      	ldr	r3, [pc, #32]	@ (80017f0 <BSP_PSENSOR_Init+0x3c>)
 80017d0:	4a06      	ldr	r2, [pc, #24]	@ (80017ec <BSP_PSENSOR_Init+0x38>)
 80017d2:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 80017d4:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <BSP_PSENSOR_Init+0x3c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	20ba      	movs	r0, #186	@ 0xba
 80017dc:	4798      	blx	r3
    ret = PSENSOR_OK;
 80017de:	2300      	movs	r3, #0
 80017e0:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 80017e2:	687b      	ldr	r3, [r7, #4]
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3708      	adds	r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	20000044 	.word	0x20000044
 80017f0:	20000478 	.word	0x20000478

080017f4 <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 80017f8:	4b04      	ldr	r3, [pc, #16]	@ (800180c <BSP_PSENSOR_ReadPressure+0x18>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	689b      	ldr	r3, [r3, #8]
 80017fe:	20ba      	movs	r0, #186	@ 0xba
 8001800:	4798      	blx	r3
 8001802:	eef0 7a40 	vmov.f32	s15, s0
}
 8001806:	eeb0 0a67 	vmov.f32	s0, s15
 800180a:	bd80      	pop	{r7, pc}
 800180c:	20000478 	.word	0x20000478

08001810 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001816:	4b0f      	ldr	r3, [pc, #60]	@ (8001854 <HAL_MspInit+0x44>)
 8001818:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800181a:	4a0e      	ldr	r2, [pc, #56]	@ (8001854 <HAL_MspInit+0x44>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	6613      	str	r3, [r2, #96]	@ 0x60
 8001822:	4b0c      	ldr	r3, [pc, #48]	@ (8001854 <HAL_MspInit+0x44>)
 8001824:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	607b      	str	r3, [r7, #4]
 800182c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800182e:	4b09      	ldr	r3, [pc, #36]	@ (8001854 <HAL_MspInit+0x44>)
 8001830:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001832:	4a08      	ldr	r2, [pc, #32]	@ (8001854 <HAL_MspInit+0x44>)
 8001834:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001838:	6593      	str	r3, [r2, #88]	@ 0x58
 800183a:	4b06      	ldr	r3, [pc, #24]	@ (8001854 <HAL_MspInit+0x44>)
 800183c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800183e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001842:	603b      	str	r3, [r7, #0]
 8001844:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001846:	bf00      	nop
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001850:	4770      	bx	lr
 8001852:	bf00      	nop
 8001854:	40021000 	.word	0x40021000

08001858 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b0ae      	sub	sp, #184	@ 0xb8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001860:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001864:	2200      	movs	r2, #0
 8001866:	601a      	str	r2, [r3, #0]
 8001868:	605a      	str	r2, [r3, #4]
 800186a:	609a      	str	r2, [r3, #8]
 800186c:	60da      	str	r2, [r3, #12]
 800186e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001870:	f107 0310 	add.w	r3, r7, #16
 8001874:	2294      	movs	r2, #148	@ 0x94
 8001876:	2100      	movs	r1, #0
 8001878:	4618      	mov	r0, r3
 800187a:	f005 fdfb 	bl	8007474 <memset>
  if(hi2c->Instance==I2C2)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4a21      	ldr	r2, [pc, #132]	@ (8001908 <HAL_I2C_MspInit+0xb0>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d13b      	bne.n	8001900 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001888:	2380      	movs	r3, #128	@ 0x80
 800188a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800188c:	2300      	movs	r3, #0
 800188e:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001890:	f107 0310 	add.w	r3, r7, #16
 8001894:	4618      	mov	r0, r3
 8001896:	f002 fff9 	bl	800488c <HAL_RCCEx_PeriphCLKConfig>
 800189a:	4603      	mov	r3, r0
 800189c:	2b00      	cmp	r3, #0
 800189e:	d001      	beq.n	80018a4 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80018a0:	f7ff fd6a 	bl	8001378 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018a4:	4b19      	ldr	r3, [pc, #100]	@ (800190c <HAL_I2C_MspInit+0xb4>)
 80018a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018a8:	4a18      	ldr	r2, [pc, #96]	@ (800190c <HAL_I2C_MspInit+0xb4>)
 80018aa:	f043 0302 	orr.w	r3, r3, #2
 80018ae:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018b0:	4b16      	ldr	r3, [pc, #88]	@ (800190c <HAL_I2C_MspInit+0xb4>)
 80018b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018b4:	f003 0302 	and.w	r3, r3, #2
 80018b8:	60fb      	str	r3, [r7, #12]
 80018ba:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80018bc:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80018c0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018c4:	2312      	movs	r3, #18
 80018c6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018ca:	2300      	movs	r3, #0
 80018cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018d0:	2303      	movs	r3, #3
 80018d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80018d6:	2304      	movs	r3, #4
 80018d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018dc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80018e0:	4619      	mov	r1, r3
 80018e2:	480b      	ldr	r0, [pc, #44]	@ (8001910 <HAL_I2C_MspInit+0xb8>)
 80018e4:	f000 ff30 	bl	8002748 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80018e8:	4b08      	ldr	r3, [pc, #32]	@ (800190c <HAL_I2C_MspInit+0xb4>)
 80018ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ec:	4a07      	ldr	r2, [pc, #28]	@ (800190c <HAL_I2C_MspInit+0xb4>)
 80018ee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80018f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80018f4:	4b05      	ldr	r3, [pc, #20]	@ (800190c <HAL_I2C_MspInit+0xb4>)
 80018f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80018fc:	60bb      	str	r3, [r7, #8]
 80018fe:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001900:	bf00      	nop
 8001902:	37b8      	adds	r7, #184	@ 0xb8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	40005800 	.word	0x40005800
 800190c:	40021000 	.word	0x40021000
 8001910:	48000400 	.word	0x48000400

08001914 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b082      	sub	sp, #8
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a0b      	ldr	r2, [pc, #44]	@ (8001950 <HAL_I2C_MspDeInit+0x3c>)
 8001922:	4293      	cmp	r3, r2
 8001924:	d10f      	bne.n	8001946 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8001926:	4b0b      	ldr	r3, [pc, #44]	@ (8001954 <HAL_I2C_MspDeInit+0x40>)
 8001928:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800192a:	4a0a      	ldr	r2, [pc, #40]	@ (8001954 <HAL_I2C_MspDeInit+0x40>)
 800192c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8001930:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001932:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001936:	4808      	ldr	r0, [pc, #32]	@ (8001958 <HAL_I2C_MspDeInit+0x44>)
 8001938:	f001 f898 	bl	8002a6c <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 800193c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001940:	4805      	ldr	r0, [pc, #20]	@ (8001958 <HAL_I2C_MspDeInit+0x44>)
 8001942:	f001 f893 	bl	8002a6c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 8001946:	bf00      	nop
 8001948:	3708      	adds	r7, #8
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40005800 	.word	0x40005800
 8001954:	40021000 	.word	0x40021000
 8001958:	48000400 	.word	0x48000400

0800195c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b084      	sub	sp, #16
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800196c:	d113      	bne.n	8001996 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800196e:	4b0c      	ldr	r3, [pc, #48]	@ (80019a0 <HAL_TIM_Base_MspInit+0x44>)
 8001970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001972:	4a0b      	ldr	r2, [pc, #44]	@ (80019a0 <HAL_TIM_Base_MspInit+0x44>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	6593      	str	r3, [r2, #88]	@ 0x58
 800197a:	4b09      	ldr	r3, [pc, #36]	@ (80019a0 <HAL_TIM_Base_MspInit+0x44>)
 800197c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197e:	f003 0301 	and.w	r3, r3, #1
 8001982:	60fb      	str	r3, [r7, #12]
 8001984:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001986:	2200      	movs	r2, #0
 8001988:	2100      	movs	r1, #0
 800198a:	201c      	movs	r0, #28
 800198c:	f000 fea5 	bl	80026da <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001990:	201c      	movs	r0, #28
 8001992:	f000 febe 	bl	8002712 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001996:	bf00      	nop
 8001998:	3710      	adds	r7, #16
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	40021000 	.word	0x40021000

080019a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b0ae      	sub	sp, #184	@ 0xb8
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019ac:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80019b0:	2200      	movs	r2, #0
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	605a      	str	r2, [r3, #4]
 80019b6:	609a      	str	r2, [r3, #8]
 80019b8:	60da      	str	r2, [r3, #12]
 80019ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019bc:	f107 0310 	add.w	r3, r7, #16
 80019c0:	2294      	movs	r2, #148	@ 0x94
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f005 fd55 	bl	8007474 <memset>
  if(huart->Instance==USART1)
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	4a21      	ldr	r2, [pc, #132]	@ (8001a54 <HAL_UART_MspInit+0xb0>)
 80019d0:	4293      	cmp	r3, r2
 80019d2:	d13a      	bne.n	8001a4a <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80019d4:	2301      	movs	r3, #1
 80019d6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80019d8:	2300      	movs	r3, #0
 80019da:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80019dc:	f107 0310 	add.w	r3, r7, #16
 80019e0:	4618      	mov	r0, r3
 80019e2:	f002 ff53 	bl	800488c <HAL_RCCEx_PeriphCLKConfig>
 80019e6:	4603      	mov	r3, r0
 80019e8:	2b00      	cmp	r3, #0
 80019ea:	d001      	beq.n	80019f0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80019ec:	f7ff fcc4 	bl	8001378 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80019f0:	4b19      	ldr	r3, [pc, #100]	@ (8001a58 <HAL_UART_MspInit+0xb4>)
 80019f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019f4:	4a18      	ldr	r2, [pc, #96]	@ (8001a58 <HAL_UART_MspInit+0xb4>)
 80019f6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019fa:	6613      	str	r3, [r2, #96]	@ 0x60
 80019fc:	4b16      	ldr	r3, [pc, #88]	@ (8001a58 <HAL_UART_MspInit+0xb4>)
 80019fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001a00:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001a04:	60fb      	str	r3, [r7, #12]
 8001a06:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a08:	4b13      	ldr	r3, [pc, #76]	@ (8001a58 <HAL_UART_MspInit+0xb4>)
 8001a0a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a0c:	4a12      	ldr	r2, [pc, #72]	@ (8001a58 <HAL_UART_MspInit+0xb4>)
 8001a0e:	f043 0302 	orr.w	r3, r3, #2
 8001a12:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a14:	4b10      	ldr	r3, [pc, #64]	@ (8001a58 <HAL_UART_MspInit+0xb4>)
 8001a16:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a18:	f003 0302 	and.w	r3, r3, #2
 8001a1c:	60bb      	str	r3, [r7, #8]
 8001a1e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001a20:	23c0      	movs	r3, #192	@ 0xc0
 8001a22:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a26:	2302      	movs	r3, #2
 8001a28:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a32:	2303      	movs	r3, #3
 8001a34:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001a38:	2307      	movs	r3, #7
 8001a3a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a3e:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001a42:	4619      	mov	r1, r3
 8001a44:	4805      	ldr	r0, [pc, #20]	@ (8001a5c <HAL_UART_MspInit+0xb8>)
 8001a46:	f000 fe7f 	bl	8002748 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001a4a:	bf00      	nop
 8001a4c:	37b8      	adds	r7, #184	@ 0xb8
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	bf00      	nop
 8001a54:	40013800 	.word	0x40013800
 8001a58:	40021000 	.word	0x40021000
 8001a5c:	48000400 	.word	0x48000400

08001a60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a64:	bf00      	nop
 8001a66:	e7fd      	b.n	8001a64 <NMI_Handler+0x4>

08001a68 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a68:	b480      	push	{r7}
 8001a6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a6c:	bf00      	nop
 8001a6e:	e7fd      	b.n	8001a6c <HardFault_Handler+0x4>

08001a70 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a74:	bf00      	nop
 8001a76:	e7fd      	b.n	8001a74 <MemManage_Handler+0x4>

08001a78 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a78:	b480      	push	{r7}
 8001a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a7c:	bf00      	nop
 8001a7e:	e7fd      	b.n	8001a7c <BusFault_Handler+0x4>

08001a80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a80:	b480      	push	{r7}
 8001a82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a84:	bf00      	nop
 8001a86:	e7fd      	b.n	8001a84 <UsageFault_Handler+0x4>

08001a88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a88:	b480      	push	{r7}
 8001a8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a8c:	bf00      	nop
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr

08001a96 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a96:	b480      	push	{r7}
 8001a98:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a9a:	bf00      	nop
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa2:	4770      	bx	lr

08001aa4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr

08001ab2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ab2:	b580      	push	{r7, lr}
 8001ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ab6:	f000 fd15 	bl	80024e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001aba:	bf00      	nop
 8001abc:	bd80      	pop	{r7, pc}
	...

08001ac0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001ac4:	4802      	ldr	r0, [pc, #8]	@ (8001ad0 <TIM2_IRQHandler+0x10>)
 8001ac6:	f003 fcc1 	bl	800544c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001aca:	bf00      	nop
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	bf00      	nop
 8001ad0:	200002c4 	.word	0x200002c4

08001ad4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(BTN_Pin);
 8001ad8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001adc:	f001 f8d0 	bl	8002c80 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ae0:	bf00      	nop
 8001ae2:	bd80      	pop	{r7, pc}

08001ae4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
  return 1;
 8001ae8:	2301      	movs	r3, #1
}
 8001aea:	4618      	mov	r0, r3
 8001aec:	46bd      	mov	sp, r7
 8001aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af2:	4770      	bx	lr

08001af4 <_kill>:

int _kill(int pid, int sig)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001afe:	f005 fcc5 	bl	800748c <__errno>
 8001b02:	4603      	mov	r3, r0
 8001b04:	2216      	movs	r2, #22
 8001b06:	601a      	str	r2, [r3, #0]
  return -1;
 8001b08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <_exit>:

void _exit (int status)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001b1c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f7ff ffe7 	bl	8001af4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001b26:	bf00      	nop
 8001b28:	e7fd      	b.n	8001b26 <_exit+0x12>

08001b2a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b2a:	b580      	push	{r7, lr}
 8001b2c:	b086      	sub	sp, #24
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	60f8      	str	r0, [r7, #12]
 8001b32:	60b9      	str	r1, [r7, #8]
 8001b34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b36:	2300      	movs	r3, #0
 8001b38:	617b      	str	r3, [r7, #20]
 8001b3a:	e00a      	b.n	8001b52 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001b3c:	f3af 8000 	nop.w
 8001b40:	4601      	mov	r1, r0
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	1c5a      	adds	r2, r3, #1
 8001b46:	60ba      	str	r2, [r7, #8]
 8001b48:	b2ca      	uxtb	r2, r1
 8001b4a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	617b      	str	r3, [r7, #20]
 8001b52:	697a      	ldr	r2, [r7, #20]
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	dbf0      	blt.n	8001b3c <_read+0x12>
  }

  return len;
 8001b5a:	687b      	ldr	r3, [r7, #4]
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	3718      	adds	r7, #24
 8001b60:	46bd      	mov	sp, r7
 8001b62:	bd80      	pop	{r7, pc}

08001b64 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b086      	sub	sp, #24
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	60f8      	str	r0, [r7, #12]
 8001b6c:	60b9      	str	r1, [r7, #8]
 8001b6e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b70:	2300      	movs	r3, #0
 8001b72:	617b      	str	r3, [r7, #20]
 8001b74:	e009      	b.n	8001b8a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001b76:	68bb      	ldr	r3, [r7, #8]
 8001b78:	1c5a      	adds	r2, r3, #1
 8001b7a:	60ba      	str	r2, [r7, #8]
 8001b7c:	781b      	ldrb	r3, [r3, #0]
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b84:	697b      	ldr	r3, [r7, #20]
 8001b86:	3301      	adds	r3, #1
 8001b88:	617b      	str	r3, [r7, #20]
 8001b8a:	697a      	ldr	r2, [r7, #20]
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	dbf1      	blt.n	8001b76 <_write+0x12>
  }
  return len;
 8001b92:	687b      	ldr	r3, [r7, #4]
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3718      	adds	r7, #24
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <_close>:

int _close(int file)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b083      	sub	sp, #12
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ba4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001ba8:	4618      	mov	r0, r3
 8001baa:	370c      	adds	r7, #12
 8001bac:	46bd      	mov	sp, r7
 8001bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb2:	4770      	bx	lr

08001bb4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001bb4:	b480      	push	{r7}
 8001bb6:	b083      	sub	sp, #12
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001bc4:	605a      	str	r2, [r3, #4]
  return 0;
 8001bc6:	2300      	movs	r3, #0
}
 8001bc8:	4618      	mov	r0, r3
 8001bca:	370c      	adds	r7, #12
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <_isatty>:

int _isatty(int file)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b083      	sub	sp, #12
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001bdc:	2301      	movs	r3, #1
}
 8001bde:	4618      	mov	r0, r3
 8001be0:	370c      	adds	r7, #12
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr

08001bea <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001bea:	b480      	push	{r7}
 8001bec:	b085      	sub	sp, #20
 8001bee:	af00      	add	r7, sp, #0
 8001bf0:	60f8      	str	r0, [r7, #12]
 8001bf2:	60b9      	str	r1, [r7, #8]
 8001bf4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001bf6:	2300      	movs	r3, #0
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001c0c:	4a14      	ldr	r2, [pc, #80]	@ (8001c60 <_sbrk+0x5c>)
 8001c0e:	4b15      	ldr	r3, [pc, #84]	@ (8001c64 <_sbrk+0x60>)
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001c14:	697b      	ldr	r3, [r7, #20]
 8001c16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001c18:	4b13      	ldr	r3, [pc, #76]	@ (8001c68 <_sbrk+0x64>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d102      	bne.n	8001c26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001c20:	4b11      	ldr	r3, [pc, #68]	@ (8001c68 <_sbrk+0x64>)
 8001c22:	4a12      	ldr	r2, [pc, #72]	@ (8001c6c <_sbrk+0x68>)
 8001c24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001c26:	4b10      	ldr	r3, [pc, #64]	@ (8001c68 <_sbrk+0x64>)
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	4413      	add	r3, r2
 8001c2e:	693a      	ldr	r2, [r7, #16]
 8001c30:	429a      	cmp	r2, r3
 8001c32:	d207      	bcs.n	8001c44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001c34:	f005 fc2a 	bl	800748c <__errno>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	220c      	movs	r2, #12
 8001c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001c3e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001c42:	e009      	b.n	8001c58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001c44:	4b08      	ldr	r3, [pc, #32]	@ (8001c68 <_sbrk+0x64>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001c4a:	4b07      	ldr	r3, [pc, #28]	@ (8001c68 <_sbrk+0x64>)
 8001c4c:	681a      	ldr	r2, [r3, #0]
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	4a05      	ldr	r2, [pc, #20]	@ (8001c68 <_sbrk+0x64>)
 8001c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c56:	68fb      	ldr	r3, [r7, #12]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3718      	adds	r7, #24
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	200a0000 	.word	0x200a0000
 8001c64:	00000400 	.word	0x00000400
 8001c68:	2000047c 	.word	0x2000047c
 8001c6c:	200005d0 	.word	0x200005d0

08001c70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c74:	4b06      	ldr	r3, [pc, #24]	@ (8001c90 <SystemInit+0x20>)
 8001c76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c7a:	4a05      	ldr	r2, [pc, #20]	@ (8001c90 <SystemInit+0x20>)
 8001c7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	e000ed00 	.word	0xe000ed00

08001c94 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c94:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ccc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c98:	f7ff ffea 	bl	8001c70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c9c:	480c      	ldr	r0, [pc, #48]	@ (8001cd0 <LoopForever+0x6>)
  ldr r1, =_edata
 8001c9e:	490d      	ldr	r1, [pc, #52]	@ (8001cd4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001ca0:	4a0d      	ldr	r2, [pc, #52]	@ (8001cd8 <LoopForever+0xe>)
  movs r3, #0
 8001ca2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ca4:	e002      	b.n	8001cac <LoopCopyDataInit>

08001ca6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ca6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ca8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001caa:	3304      	adds	r3, #4

08001cac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001cac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001cae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001cb0:	d3f9      	bcc.n	8001ca6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cb2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cdc <LoopForever+0x12>)
  ldr r4, =_ebss
 8001cb4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ce0 <LoopForever+0x16>)
  movs r3, #0
 8001cb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cb8:	e001      	b.n	8001cbe <LoopFillZerobss>

08001cba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cbc:	3204      	adds	r2, #4

08001cbe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cbe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cc0:	d3fb      	bcc.n	8001cba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cc2:	f005 fbe9 	bl	8007498 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001cc6:	f7ff f99f 	bl	8001008 <main>

08001cca <LoopForever>:

LoopForever:
    b LoopForever
 8001cca:	e7fe      	b.n	8001cca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001ccc:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001cd0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001cd4:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 8001cd8:	08009b08 	.word	0x08009b08
  ldr r2, =_sbss
 8001cdc:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 8001ce0:	200005d0 	.word	0x200005d0

08001ce4 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001ce4:	e7fe      	b.n	8001ce4 <ADC1_IRQHandler>

08001ce6 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8001ce6:	b580      	push	{r7, lr}
 8001ce8:	b084      	sub	sp, #16
 8001cea:	af00      	add	r7, sp, #0
 8001cec:	4603      	mov	r3, r0
 8001cee:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8001cf0:	88fb      	ldrh	r3, [r7, #6]
 8001cf2:	b2db      	uxtb	r3, r3
 8001cf4:	2120      	movs	r1, #32
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7ff fc58 	bl	80015ac <SENSOR_IO_Read>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8001d00:	7bfb      	ldrb	r3, [r7, #15]
 8001d02:	f023 0304 	bic.w	r3, r3, #4
 8001d06:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8001d08:	7bfb      	ldrb	r3, [r7, #15]
 8001d0a:	f043 0304 	orr.w	r3, r3, #4
 8001d0e:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8001d10:	7bfb      	ldrb	r3, [r7, #15]
 8001d12:	f023 0303 	bic.w	r3, r3, #3
 8001d16:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8001d18:	7bfb      	ldrb	r3, [r7, #15]
 8001d1a:	f043 0301 	orr.w	r3, r3, #1
 8001d1e:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8001d20:	7bfb      	ldrb	r3, [r7, #15]
 8001d22:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d26:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8001d28:	88fb      	ldrh	r3, [r7, #6]
 8001d2a:	b2db      	uxtb	r3, r3
 8001d2c:	7bfa      	ldrb	r2, [r7, #15]
 8001d2e:	2120      	movs	r1, #32
 8001d30:	4618      	mov	r0, r3
 8001d32:	f7ff fc21 	bl	8001578 <SENSOR_IO_Write>
}
 8001d36:	bf00      	nop
 8001d38:	3710      	adds	r7, #16
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b084      	sub	sp, #16
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	4603      	mov	r3, r0
 8001d46:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8001d4c:	f7ff fc0a 	bl	8001564 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8001d50:	88fb      	ldrh	r3, [r7, #6]
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	210f      	movs	r1, #15
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7ff fc28 	bl	80015ac <SENSOR_IO_Read>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8001d60:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d62:	4618      	mov	r0, r3
 8001d64:	3710      	adds	r7, #16
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bd80      	pop	{r7, pc}
	...

08001d6c <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	4603      	mov	r3, r0
 8001d74:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8001d76:	88fb      	ldrh	r3, [r7, #6]
 8001d78:	b2d8      	uxtb	r0, r3
 8001d7a:	f107 020c 	add.w	r2, r7, #12
 8001d7e:	2302      	movs	r3, #2
 8001d80:	21b0      	movs	r1, #176	@ 0xb0
 8001d82:	f7ff fc31 	bl	80015e8 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8001d86:	7b3b      	ldrb	r3, [r7, #12]
 8001d88:	085b      	lsrs	r3, r3, #1
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8001d8e:	7b7b      	ldrb	r3, [r7, #13]
 8001d90:	085b      	lsrs	r3, r3, #1
 8001d92:	b2db      	uxtb	r3, r3
 8001d94:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8001d96:	88fb      	ldrh	r3, [r7, #6]
 8001d98:	b2d8      	uxtb	r0, r3
 8001d9a:	f107 020c 	add.w	r2, r7, #12
 8001d9e:	2302      	movs	r3, #2
 8001da0:	21b6      	movs	r1, #182	@ 0xb6
 8001da2:	f7ff fc21 	bl	80015e8 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001da6:	7b7b      	ldrb	r3, [r7, #13]
 8001da8:	021b      	lsls	r3, r3, #8
 8001daa:	b21a      	sxth	r2, r3
 8001dac:	7b3b      	ldrb	r3, [r7, #12]
 8001dae:	b21b      	sxth	r3, r3
 8001db0:	4313      	orrs	r3, r2
 8001db2:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8001db4:	88fb      	ldrh	r3, [r7, #6]
 8001db6:	b2d8      	uxtb	r0, r3
 8001db8:	f107 020c 	add.w	r2, r7, #12
 8001dbc:	2302      	movs	r3, #2
 8001dbe:	21ba      	movs	r1, #186	@ 0xba
 8001dc0:	f7ff fc12 	bl	80015e8 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001dc4:	7b7b      	ldrb	r3, [r7, #13]
 8001dc6:	021b      	lsls	r3, r3, #8
 8001dc8:	b21a      	sxth	r2, r3
 8001dca:	7b3b      	ldrb	r3, [r7, #12]
 8001dcc:	b21b      	sxth	r3, r3
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8001dd2:	88fb      	ldrh	r3, [r7, #6]
 8001dd4:	b2d8      	uxtb	r0, r3
 8001dd6:	f107 020c 	add.w	r2, r7, #12
 8001dda:	2302      	movs	r3, #2
 8001ddc:	21a8      	movs	r1, #168	@ 0xa8
 8001dde:	f7ff fc03 	bl	80015e8 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001de2:	7b7b      	ldrb	r3, [r7, #13]
 8001de4:	021b      	lsls	r3, r3, #8
 8001de6:	b21a      	sxth	r2, r3
 8001de8:	7b3b      	ldrb	r3, [r7, #12]
 8001dea:	b21b      	sxth	r3, r3
 8001dec:	4313      	orrs	r3, r2
 8001dee:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8001df0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8001df4:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001df8:	1ad3      	subs	r3, r2, r3
 8001dfa:	ee07 3a90 	vmov	s15, r3
 8001dfe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001e02:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8001e06:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001e0a:	1ad3      	subs	r3, r2, r3
 8001e0c:	ee07 3a90 	vmov	s15, r3
 8001e10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e14:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001e18:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001e1c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001e20:	1ad3      	subs	r3, r2, r3
 8001e22:	ee07 3a90 	vmov	s15, r3
 8001e26:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e2a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001e2e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001e32:	ee07 3a90 	vmov	s15, r3
 8001e36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001e3e:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8001e42:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e46:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001e4a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001e4e:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8001e52:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e56:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001e9c <HTS221_H_ReadHumidity+0x130>
 8001e5a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001e5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e62:	dd01      	ble.n	8001e68 <HTS221_H_ReadHumidity+0xfc>
 8001e64:	4b0e      	ldr	r3, [pc, #56]	@ (8001ea0 <HTS221_H_ReadHumidity+0x134>)
 8001e66:	e00a      	b.n	8001e7e <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8001e68:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e6c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001e70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e74:	d502      	bpl.n	8001e7c <HTS221_H_ReadHumidity+0x110>
 8001e76:	f04f 0300 	mov.w	r3, #0
 8001e7a:	e000      	b.n	8001e7e <HTS221_H_ReadHumidity+0x112>
 8001e7c:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8001e7e:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8001e80:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e84:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001e88:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001e8c:	eef0 7a66 	vmov.f32	s15, s13
}
 8001e90:	eeb0 0a67 	vmov.f32	s0, s15
 8001e94:	3720      	adds	r7, #32
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	447a0000 	.word	0x447a0000
 8001ea0:	447a0000 	.word	0x447a0000

08001ea4 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	463b      	mov	r3, r7
 8001eac:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 8001eb0:	783b      	ldrb	r3, [r7, #0]
 8001eb2:	461a      	mov	r2, r3
 8001eb4:	2120      	movs	r1, #32
 8001eb6:	203c      	movs	r0, #60	@ 0x3c
 8001eb8:	f7ff fb5e 	bl	8001578 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 8001ebc:	787b      	ldrb	r3, [r7, #1]
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	2121      	movs	r1, #33	@ 0x21
 8001ec2:	203c      	movs	r0, #60	@ 0x3c
 8001ec4:	f7ff fb58 	bl	8001578 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8001ec8:	78bb      	ldrb	r3, [r7, #2]
 8001eca:	461a      	mov	r2, r3
 8001ecc:	2122      	movs	r1, #34	@ 0x22
 8001ece:	203c      	movs	r0, #60	@ 0x3c
 8001ed0:	f7ff fb52 	bl	8001578 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8001ed4:	78fb      	ldrb	r3, [r7, #3]
 8001ed6:	461a      	mov	r2, r3
 8001ed8:	2123      	movs	r1, #35	@ 0x23
 8001eda:	203c      	movs	r0, #60	@ 0x3c
 8001edc:	f7ff fb4c 	bl	8001578 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 8001ee0:	793b      	ldrb	r3, [r7, #4]
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	2124      	movs	r1, #36	@ 0x24
 8001ee6:	203c      	movs	r0, #60	@ 0x3c
 8001ee8:	f7ff fb46 	bl	8001578 <SENSOR_IO_Write>
}
 8001eec:	bf00      	nop
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}

08001ef4 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8001efa:	2300      	movs	r3, #0
 8001efc:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8001efe:	2122      	movs	r1, #34	@ 0x22
 8001f00:	203c      	movs	r0, #60	@ 0x3c
 8001f02:	f7ff fb53 	bl	80015ac <SENSOR_IO_Read>
 8001f06:	4603      	mov	r3, r0
 8001f08:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 8001f0a:	79fb      	ldrb	r3, [r7, #7]
 8001f0c:	f023 0303 	bic.w	r3, r3, #3
 8001f10:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 8001f12:	79fb      	ldrb	r3, [r7, #7]
 8001f14:	f043 0303 	orr.w	r3, r3, #3
 8001f18:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001f1a:	79fb      	ldrb	r3, [r7, #7]
 8001f1c:	461a      	mov	r2, r3
 8001f1e:	2122      	movs	r1, #34	@ 0x22
 8001f20:	203c      	movs	r0, #60	@ 0x3c
 8001f22:	f7ff fb29 	bl	8001578 <SENSOR_IO_Write>
}
 8001f26:	bf00      	nop
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8001f32:	f7ff fb17 	bl	8001564 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 8001f36:	210f      	movs	r1, #15
 8001f38:	203c      	movs	r0, #60	@ 0x3c
 8001f3a:	f7ff fb37 	bl	80015ac <SENSOR_IO_Read>
 8001f3e:	4603      	mov	r3, r0
}
 8001f40:	4618      	mov	r0, r3
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b084      	sub	sp, #16
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8001f52:	2122      	movs	r1, #34	@ 0x22
 8001f54:	203c      	movs	r0, #60	@ 0x3c
 8001f56:	f7ff fb29 	bl	80015ac <SENSOR_IO_Read>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 8001f5e:	7bfb      	ldrb	r3, [r7, #15]
 8001f60:	f023 0320 	bic.w	r3, r3, #32
 8001f64:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8001f66:	88fb      	ldrh	r3, [r7, #6]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d003      	beq.n	8001f74 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 8001f6c:	7bfb      	ldrb	r3, [r7, #15]
 8001f6e:	f043 0320 	orr.w	r3, r3, #32
 8001f72:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001f74:	7bfb      	ldrb	r3, [r7, #15]
 8001f76:	461a      	mov	r2, r3
 8001f78:	2122      	movs	r1, #34	@ 0x22
 8001f7a:	203c      	movs	r0, #60	@ 0x3c
 8001f7c:	f7ff fafc 	bl	8001578 <SENSOR_IO_Write>
}
 8001f80:	bf00      	nop
 8001f82:	3710      	adds	r7, #16
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b088      	sub	sp, #32
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 8001f90:	2300      	movs	r3, #0
 8001f92:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8001f98:	f04f 0300 	mov.w	r3, #0
 8001f9c:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8001f9e:	2121      	movs	r1, #33	@ 0x21
 8001fa0:	203c      	movs	r0, #60	@ 0x3c
 8001fa2:	f7ff fb03 	bl	80015ac <SENSOR_IO_Read>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 8001faa:	f107 0208 	add.w	r2, r7, #8
 8001fae:	2306      	movs	r3, #6
 8001fb0:	21a8      	movs	r1, #168	@ 0xa8
 8001fb2:	203c      	movs	r0, #60	@ 0x3c
 8001fb4:	f7ff fb18 	bl	80015e8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8001fb8:	2300      	movs	r3, #0
 8001fba:	77fb      	strb	r3, [r7, #31]
 8001fbc:	e01a      	b.n	8001ff4 <LIS3MDL_MagReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001fbe:	7ffb      	ldrb	r3, [r7, #31]
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	3301      	adds	r3, #1
 8001fc4:	3320      	adds	r3, #32
 8001fc6:	443b      	add	r3, r7
 8001fc8:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001fcc:	021b      	lsls	r3, r3, #8
 8001fce:	b29b      	uxth	r3, r3
 8001fd0:	7ffa      	ldrb	r2, [r7, #31]
 8001fd2:	0052      	lsls	r2, r2, #1
 8001fd4:	3220      	adds	r2, #32
 8001fd6:	443a      	add	r2, r7
 8001fd8:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8001fdc:	4413      	add	r3, r2
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	7ffb      	ldrb	r3, [r7, #31]
 8001fe2:	b212      	sxth	r2, r2
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	3320      	adds	r3, #32
 8001fe8:	443b      	add	r3, r7
 8001fea:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8001fee:	7ffb      	ldrb	r3, [r7, #31]
 8001ff0:	3301      	adds	r3, #1
 8001ff2:	77fb      	strb	r3, [r7, #31]
 8001ff4:	7ffb      	ldrb	r3, [r7, #31]
 8001ff6:	2b02      	cmp	r3, #2
 8001ff8:	d9e1      	bls.n	8001fbe <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 8001ffa:	7dfb      	ldrb	r3, [r7, #23]
 8001ffc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8002000:	2b60      	cmp	r3, #96	@ 0x60
 8002002:	d013      	beq.n	800202c <LIS3MDL_MagReadXYZ+0xa4>
 8002004:	2b60      	cmp	r3, #96	@ 0x60
 8002006:	dc14      	bgt.n	8002032 <LIS3MDL_MagReadXYZ+0xaa>
 8002008:	2b40      	cmp	r3, #64	@ 0x40
 800200a:	d00c      	beq.n	8002026 <LIS3MDL_MagReadXYZ+0x9e>
 800200c:	2b40      	cmp	r3, #64	@ 0x40
 800200e:	dc10      	bgt.n	8002032 <LIS3MDL_MagReadXYZ+0xaa>
 8002010:	2b00      	cmp	r3, #0
 8002012:	d002      	beq.n	800201a <LIS3MDL_MagReadXYZ+0x92>
 8002014:	2b20      	cmp	r3, #32
 8002016:	d003      	beq.n	8002020 <LIS3MDL_MagReadXYZ+0x98>
 8002018:	e00b      	b.n	8002032 <LIS3MDL_MagReadXYZ+0xaa>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 800201a:	4b19      	ldr	r3, [pc, #100]	@ (8002080 <LIS3MDL_MagReadXYZ+0xf8>)
 800201c:	61bb      	str	r3, [r7, #24]
    break;
 800201e:	e008      	b.n	8002032 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8002020:	4b18      	ldr	r3, [pc, #96]	@ (8002084 <LIS3MDL_MagReadXYZ+0xfc>)
 8002022:	61bb      	str	r3, [r7, #24]
    break;
 8002024:	e005      	b.n	8002032 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 8002026:	4b18      	ldr	r3, [pc, #96]	@ (8002088 <LIS3MDL_MagReadXYZ+0x100>)
 8002028:	61bb      	str	r3, [r7, #24]
    break;
 800202a:	e002      	b.n	8002032 <LIS3MDL_MagReadXYZ+0xaa>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 800202c:	4b17      	ldr	r3, [pc, #92]	@ (800208c <LIS3MDL_MagReadXYZ+0x104>)
 800202e:	61bb      	str	r3, [r7, #24]
    break;    
 8002030:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 8002032:	2300      	movs	r3, #0
 8002034:	77fb      	strb	r3, [r7, #31]
 8002036:	e01a      	b.n	800206e <LIS3MDL_MagReadXYZ+0xe6>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8002038:	7ffb      	ldrb	r3, [r7, #31]
 800203a:	005b      	lsls	r3, r3, #1
 800203c:	3320      	adds	r3, #32
 800203e:	443b      	add	r3, r7
 8002040:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002044:	ee07 3a90 	vmov	s15, r3
 8002048:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800204c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002050:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002054:	7ffb      	ldrb	r3, [r7, #31]
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	4413      	add	r3, r2
 800205c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002060:	ee17 2a90 	vmov	r2, s15
 8002064:	b212      	sxth	r2, r2
 8002066:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002068:	7ffb      	ldrb	r3, [r7, #31]
 800206a:	3301      	adds	r3, #1
 800206c:	77fb      	strb	r3, [r7, #31]
 800206e:	7ffb      	ldrb	r3, [r7, #31]
 8002070:	2b02      	cmp	r3, #2
 8002072:	d9e1      	bls.n	8002038 <LIS3MDL_MagReadXYZ+0xb0>
  }
}
 8002074:	bf00      	nop
 8002076:	bf00      	nop
 8002078:	3720      	adds	r7, #32
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	3e0f5c29 	.word	0x3e0f5c29
 8002084:	3e947ae1 	.word	0x3e947ae1
 8002088:	3edc28f6 	.word	0x3edc28f6
 800208c:	3f147ae1 	.word	0x3f147ae1

08002090 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b082      	sub	sp, #8
 8002094:	af00      	add	r7, sp, #0
 8002096:	4603      	mov	r3, r0
 8002098:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 800209a:	88fb      	ldrh	r3, [r7, #6]
 800209c:	4618      	mov	r0, r3
 800209e:	f000 f879 	bl	8002194 <LPS22HB_Init>
}
 80020a2:	bf00      	nop
 80020a4:	3708      	adds	r7, #8
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}

080020aa <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 80020aa:	b580      	push	{r7, lr}
 80020ac:	b084      	sub	sp, #16
 80020ae:	af00      	add	r7, sp, #0
 80020b0:	4603      	mov	r3, r0
 80020b2:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80020b4:	2300      	movs	r3, #0
 80020b6:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 80020b8:	f7ff fa54 	bl	8001564 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 80020bc:	88fb      	ldrh	r3, [r7, #6]
 80020be:	b2db      	uxtb	r3, r3
 80020c0:	210f      	movs	r1, #15
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff fa72 	bl	80015ac <SENSOR_IO_Read>
 80020c8:	4603      	mov	r3, r0
 80020ca:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 80020cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	3710      	adds	r7, #16
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
	...

080020d8 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 80020d8:	b590      	push	{r4, r7, lr}
 80020da:	b087      	sub	sp, #28
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 80020e2:	2300      	movs	r3, #0
 80020e4:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 80020e6:	2300      	movs	r3, #0
 80020e8:	74fb      	strb	r3, [r7, #19]
 80020ea:	e013      	b.n	8002114 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 80020ec:	88fb      	ldrh	r3, [r7, #6]
 80020ee:	b2da      	uxtb	r2, r3
 80020f0:	7cfb      	ldrb	r3, [r7, #19]
 80020f2:	3328      	adds	r3, #40	@ 0x28
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	7cfc      	ldrb	r4, [r7, #19]
 80020f8:	4619      	mov	r1, r3
 80020fa:	4610      	mov	r0, r2
 80020fc:	f7ff fa56 	bl	80015ac <SENSOR_IO_Read>
 8002100:	4603      	mov	r3, r0
 8002102:	461a      	mov	r2, r3
 8002104:	f104 0318 	add.w	r3, r4, #24
 8002108:	443b      	add	r3, r7
 800210a:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 800210e:	7cfb      	ldrb	r3, [r7, #19]
 8002110:	3301      	adds	r3, #1
 8002112:	74fb      	strb	r3, [r7, #19]
 8002114:	7cfb      	ldrb	r3, [r7, #19]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d9e8      	bls.n	80020ec <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 800211a:	2300      	movs	r3, #0
 800211c:	74fb      	strb	r3, [r7, #19]
 800211e:	e00f      	b.n	8002140 <LPS22HB_P_ReadPressure+0x68>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8002120:	7cfb      	ldrb	r3, [r7, #19]
 8002122:	3318      	adds	r3, #24
 8002124:	443b      	add	r3, r7
 8002126:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800212a:	461a      	mov	r2, r3
 800212c:	7cfb      	ldrb	r3, [r7, #19]
 800212e:	00db      	lsls	r3, r3, #3
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	697a      	ldr	r2, [r7, #20]
 8002136:	4313      	orrs	r3, r2
 8002138:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 800213a:	7cfb      	ldrb	r3, [r7, #19]
 800213c:	3301      	adds	r3, #1
 800213e:	74fb      	strb	r3, [r7, #19]
 8002140:	7cfb      	ldrb	r3, [r7, #19]
 8002142:	2b02      	cmp	r3, #2
 8002144:	d9ec      	bls.n	8002120 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800214c:	2b00      	cmp	r3, #0
 800214e:	d003      	beq.n	8002158 <LPS22HB_P_ReadPressure+0x80>
    tmp |= 0xFF000000;
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002156:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	2264      	movs	r2, #100	@ 0x64
 8002160:	fb02 f303 	mul.w	r3, r2, r3
 8002164:	2b00      	cmp	r3, #0
 8002166:	da01      	bge.n	800216c <LPS22HB_P_ReadPressure+0x94>
 8002168:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 800216c:	131b      	asrs	r3, r3, #12
 800216e:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	ee07 3a90 	vmov	s15, r3
 8002176:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800217a:	ed9f 7a05 	vldr	s14, [pc, #20]	@ 8002190 <LPS22HB_P_ReadPressure+0xb8>
 800217e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002182:	eef0 7a66 	vmov.f32	s15, s13
}
 8002186:	eeb0 0a67 	vmov.f32	s0, s15
 800218a:	371c      	adds	r7, #28
 800218c:	46bd      	mov	sp, r7
 800218e:	bd90      	pop	{r4, r7, pc}
 8002190:	42c80000 	.word	0x42c80000

08002194 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b084      	sub	sp, #16
 8002198:	af00      	add	r7, sp, #0
 800219a:	4603      	mov	r3, r0
 800219c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 800219e:	88fb      	ldrh	r3, [r7, #6]
 80021a0:	b2db      	uxtb	r3, r3
 80021a2:	211a      	movs	r1, #26
 80021a4:	4618      	mov	r0, r3
 80021a6:	f7ff fa01 	bl	80015ac <SENSOR_IO_Read>
 80021aa:	4603      	mov	r3, r0
 80021ac:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 80021ae:	7bfb      	ldrb	r3, [r7, #15]
 80021b0:	f023 0301 	bic.w	r3, r3, #1
 80021b4:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 80021b6:	7bfb      	ldrb	r3, [r7, #15]
 80021b8:	f043 0301 	orr.w	r3, r3, #1
 80021bc:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 80021be:	88fb      	ldrh	r3, [r7, #6]
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	7bfa      	ldrb	r2, [r7, #15]
 80021c4:	211a      	movs	r1, #26
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff f9d6 	bl	8001578 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 80021cc:	88fb      	ldrh	r3, [r7, #6]
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	2110      	movs	r1, #16
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff f9ea 	bl	80015ac <SENSOR_IO_Read>
 80021d8:	4603      	mov	r3, r0
 80021da:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 80021dc:	7bfb      	ldrb	r3, [r7, #15]
 80021de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021e2:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
 80021e6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80021ea:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 80021ec:	7bfb      	ldrb	r3, [r7, #15]
 80021ee:	f023 0302 	bic.w	r3, r3, #2
 80021f2:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
 80021f6:	f043 0302 	orr.w	r3, r3, #2
 80021fa:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 80021fc:	88fb      	ldrh	r3, [r7, #6]
 80021fe:	b2db      	uxtb	r3, r3
 8002200:	7bfa      	ldrb	r2, [r7, #15]
 8002202:	2110      	movs	r1, #16
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff f9b7 	bl	8001578 <SENSOR_IO_Write>
}  
 800220a:	bf00      	nop
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}

08002212 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8002212:	b580      	push	{r7, lr}
 8002214:	b084      	sub	sp, #16
 8002216:	af00      	add	r7, sp, #0
 8002218:	4603      	mov	r3, r0
 800221a:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 800221c:	2300      	movs	r3, #0
 800221e:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002220:	2110      	movs	r1, #16
 8002222:	20d4      	movs	r0, #212	@ 0xd4
 8002224:	f7ff f9c2 	bl	80015ac <SENSOR_IO_Read>
 8002228:	4603      	mov	r3, r0
 800222a:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 800222c:	88fb      	ldrh	r3, [r7, #6]
 800222e:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8002230:	7bbb      	ldrb	r3, [r7, #14]
 8002232:	f003 0303 	and.w	r3, r3, #3
 8002236:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8002238:	7bba      	ldrb	r2, [r7, #14]
 800223a:	7bfb      	ldrb	r3, [r7, #15]
 800223c:	4313      	orrs	r3, r2
 800223e:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8002240:	7bbb      	ldrb	r3, [r7, #14]
 8002242:	461a      	mov	r2, r3
 8002244:	2110      	movs	r1, #16
 8002246:	20d4      	movs	r0, #212	@ 0xd4
 8002248:	f7ff f996 	bl	8001578 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 800224c:	2112      	movs	r1, #18
 800224e:	20d4      	movs	r0, #212	@ 0xd4
 8002250:	f7ff f9ac 	bl	80015ac <SENSOR_IO_Read>
 8002254:	4603      	mov	r3, r0
 8002256:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8002258:	88fb      	ldrh	r3, [r7, #6]
 800225a:	0a1b      	lsrs	r3, r3, #8
 800225c:	b29b      	uxth	r3, r3
 800225e:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8002260:	7bbb      	ldrb	r3, [r7, #14]
 8002262:	f023 0344 	bic.w	r3, r3, #68	@ 0x44
 8002266:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8002268:	7bba      	ldrb	r2, [r7, #14]
 800226a:	7bfb      	ldrb	r3, [r7, #15]
 800226c:	4313      	orrs	r3, r2
 800226e:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8002270:	7bbb      	ldrb	r3, [r7, #14]
 8002272:	461a      	mov	r2, r3
 8002274:	2112      	movs	r1, #18
 8002276:	20d4      	movs	r0, #212	@ 0xd4
 8002278:	f7ff f97e 	bl	8001578 <SENSOR_IO_Write>
}
 800227c:	bf00      	nop
 800227e:	3710      	adds	r7, #16
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}

08002284 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b082      	sub	sp, #8
 8002288:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 800228a:	2300      	movs	r3, #0
 800228c:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 800228e:	2110      	movs	r1, #16
 8002290:	20d4      	movs	r0, #212	@ 0xd4
 8002292:	f7ff f98b 	bl	80015ac <SENSOR_IO_Read>
 8002296:	4603      	mov	r3, r0
 8002298:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 800229a:	79fb      	ldrb	r3, [r7, #7]
 800229c:	f003 030f 	and.w	r3, r3, #15
 80022a0:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 80022a2:	79fb      	ldrb	r3, [r7, #7]
 80022a4:	461a      	mov	r2, r3
 80022a6:	2110      	movs	r1, #16
 80022a8:	20d4      	movs	r0, #212	@ 0xd4
 80022aa:	f7ff f965 	bl	8001578 <SENSOR_IO_Write>
}
 80022ae:	bf00      	nop
 80022b0:	3708      	adds	r7, #8
 80022b2:	46bd      	mov	sp, r7
 80022b4:	bd80      	pop	{r7, pc}

080022b6 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 80022b6:	b580      	push	{r7, lr}
 80022b8:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 80022ba:	f7ff f953 	bl	8001564 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 80022be:	210f      	movs	r1, #15
 80022c0:	20d4      	movs	r0, #212	@ 0xd4
 80022c2:	f7ff f973 	bl	80015ac <SENSOR_IO_Read>
 80022c6:	4603      	mov	r3, r0
}
 80022c8:	4618      	mov	r0, r3
 80022ca:	bd80      	pop	{r7, pc}

080022cc <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b084      	sub	sp, #16
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	4603      	mov	r3, r0
 80022d4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80022d6:	2300      	movs	r3, #0
 80022d8:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 80022da:	2115      	movs	r1, #21
 80022dc:	20d4      	movs	r0, #212	@ 0xd4
 80022de:	f7ff f965 	bl	80015ac <SENSOR_IO_Read>
 80022e2:	4603      	mov	r3, r0
 80022e4:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 80022e6:	7bfb      	ldrb	r3, [r7, #15]
 80022e8:	f023 0310 	bic.w	r3, r3, #16
 80022ec:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80022ee:	88fb      	ldrh	r3, [r7, #6]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 80022f4:	7bfb      	ldrb	r3, [r7, #15]
 80022f6:	f043 0310 	orr.w	r3, r3, #16
 80022fa:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 80022fc:	7bfb      	ldrb	r3, [r7, #15]
 80022fe:	461a      	mov	r2, r3
 8002300:	2115      	movs	r1, #21
 8002302:	20d4      	movs	r0, #212	@ 0xd4
 8002304:	f7ff f938 	bl	8001578 <SENSOR_IO_Write>
}
 8002308:	bf00      	nop
 800230a:	3710      	adds	r7, #16
 800230c:	46bd      	mov	sp, r7
 800230e:	bd80      	pop	{r7, pc}

08002310 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8002310:	b580      	push	{r7, lr}
 8002312:	b088      	sub	sp, #32
 8002314:	af00      	add	r7, sp, #0
 8002316:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8002318:	2300      	movs	r3, #0
 800231a:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 800231c:	2300      	movs	r3, #0
 800231e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8002320:	f04f 0300 	mov.w	r3, #0
 8002324:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8002326:	2110      	movs	r1, #16
 8002328:	20d4      	movs	r0, #212	@ 0xd4
 800232a:	f7ff f93f 	bl	80015ac <SENSOR_IO_Read>
 800232e:	4603      	mov	r3, r0
 8002330:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8002332:	f107 0208 	add.w	r2, r7, #8
 8002336:	2306      	movs	r3, #6
 8002338:	2128      	movs	r1, #40	@ 0x28
 800233a:	20d4      	movs	r0, #212	@ 0xd4
 800233c:	f7ff f954 	bl	80015e8 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8002340:	2300      	movs	r3, #0
 8002342:	77fb      	strb	r3, [r7, #31]
 8002344:	e01a      	b.n	800237c <LSM6DSL_AccReadXYZ+0x6c>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8002346:	7ffb      	ldrb	r3, [r7, #31]
 8002348:	005b      	lsls	r3, r3, #1
 800234a:	3301      	adds	r3, #1
 800234c:	3320      	adds	r3, #32
 800234e:	443b      	add	r3, r7
 8002350:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8002354:	021b      	lsls	r3, r3, #8
 8002356:	b29b      	uxth	r3, r3
 8002358:	7ffa      	ldrb	r2, [r7, #31]
 800235a:	0052      	lsls	r2, r2, #1
 800235c:	3220      	adds	r2, #32
 800235e:	443a      	add	r2, r7
 8002360:	f812 2c18 	ldrb.w	r2, [r2, #-24]
 8002364:	4413      	add	r3, r2
 8002366:	b29a      	uxth	r2, r3
 8002368:	7ffb      	ldrb	r3, [r7, #31]
 800236a:	b212      	sxth	r2, r2
 800236c:	005b      	lsls	r3, r3, #1
 800236e:	3320      	adds	r3, #32
 8002370:	443b      	add	r3, r7
 8002372:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002376:	7ffb      	ldrb	r3, [r7, #31]
 8002378:	3301      	adds	r3, #1
 800237a:	77fb      	strb	r3, [r7, #31]
 800237c:	7ffb      	ldrb	r3, [r7, #31]
 800237e:	2b02      	cmp	r3, #2
 8002380:	d9e1      	bls.n	8002346 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8002382:	7dfb      	ldrb	r3, [r7, #23]
 8002384:	f003 030c 	and.w	r3, r3, #12
 8002388:	2b0c      	cmp	r3, #12
 800238a:	d829      	bhi.n	80023e0 <LSM6DSL_AccReadXYZ+0xd0>
 800238c:	a201      	add	r2, pc, #4	@ (adr r2, 8002394 <LSM6DSL_AccReadXYZ+0x84>)
 800238e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002392:	bf00      	nop
 8002394:	080023c9 	.word	0x080023c9
 8002398:	080023e1 	.word	0x080023e1
 800239c:	080023e1 	.word	0x080023e1
 80023a0:	080023e1 	.word	0x080023e1
 80023a4:	080023db 	.word	0x080023db
 80023a8:	080023e1 	.word	0x080023e1
 80023ac:	080023e1 	.word	0x080023e1
 80023b0:	080023e1 	.word	0x080023e1
 80023b4:	080023cf 	.word	0x080023cf
 80023b8:	080023e1 	.word	0x080023e1
 80023bc:	080023e1 	.word	0x080023e1
 80023c0:	080023e1 	.word	0x080023e1
 80023c4:	080023d5 	.word	0x080023d5
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 80023c8:	4b18      	ldr	r3, [pc, #96]	@ (800242c <LSM6DSL_AccReadXYZ+0x11c>)
 80023ca:	61bb      	str	r3, [r7, #24]
    break;
 80023cc:	e008      	b.n	80023e0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 80023ce:	4b18      	ldr	r3, [pc, #96]	@ (8002430 <LSM6DSL_AccReadXYZ+0x120>)
 80023d0:	61bb      	str	r3, [r7, #24]
    break;
 80023d2:	e005      	b.n	80023e0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 80023d4:	4b17      	ldr	r3, [pc, #92]	@ (8002434 <LSM6DSL_AccReadXYZ+0x124>)
 80023d6:	61bb      	str	r3, [r7, #24]
    break;
 80023d8:	e002      	b.n	80023e0 <LSM6DSL_AccReadXYZ+0xd0>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 80023da:	4b17      	ldr	r3, [pc, #92]	@ (8002438 <LSM6DSL_AccReadXYZ+0x128>)
 80023dc:	61bb      	str	r3, [r7, #24]
    break;    
 80023de:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80023e0:	2300      	movs	r3, #0
 80023e2:	77fb      	strb	r3, [r7, #31]
 80023e4:	e01a      	b.n	800241c <LSM6DSL_AccReadXYZ+0x10c>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80023e6:	7ffb      	ldrb	r3, [r7, #31]
 80023e8:	005b      	lsls	r3, r3, #1
 80023ea:	3320      	adds	r3, #32
 80023ec:	443b      	add	r3, r7
 80023ee:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80023f2:	ee07 3a90 	vmov	s15, r3
 80023f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023fa:	edd7 7a06 	vldr	s15, [r7, #24]
 80023fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002402:	7ffb      	ldrb	r3, [r7, #31]
 8002404:	005b      	lsls	r3, r3, #1
 8002406:	687a      	ldr	r2, [r7, #4]
 8002408:	4413      	add	r3, r2
 800240a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800240e:	ee17 2a90 	vmov	r2, s15
 8002412:	b212      	sxth	r2, r2
 8002414:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002416:	7ffb      	ldrb	r3, [r7, #31]
 8002418:	3301      	adds	r3, #1
 800241a:	77fb      	strb	r3, [r7, #31]
 800241c:	7ffb      	ldrb	r3, [r7, #31]
 800241e:	2b02      	cmp	r3, #2
 8002420:	d9e1      	bls.n	80023e6 <LSM6DSL_AccReadXYZ+0xd6>
  }
}
 8002422:	bf00      	nop
 8002424:	bf00      	nop
 8002426:	3720      	adds	r7, #32
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	3d79db23 	.word	0x3d79db23
 8002430:	3df9db23 	.word	0x3df9db23
 8002434:	3e79db23 	.word	0x3e79db23
 8002438:	3ef9db23 	.word	0x3ef9db23

0800243c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002442:	2300      	movs	r3, #0
 8002444:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002446:	2003      	movs	r0, #3
 8002448:	f000 f93c 	bl	80026c4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800244c:	2000      	movs	r0, #0
 800244e:	f000 f80d 	bl	800246c <HAL_InitTick>
 8002452:	4603      	mov	r3, r0
 8002454:	2b00      	cmp	r3, #0
 8002456:	d002      	beq.n	800245e <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8002458:	2301      	movs	r3, #1
 800245a:	71fb      	strb	r3, [r7, #7]
 800245c:	e001      	b.n	8002462 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800245e:	f7ff f9d7 	bl	8001810 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002462:	79fb      	ldrb	r3, [r7, #7]
}
 8002464:	4618      	mov	r0, r3
 8002466:	3708      	adds	r7, #8
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}

0800246c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b084      	sub	sp, #16
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8002474:	2300      	movs	r3, #0
 8002476:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002478:	4b17      	ldr	r3, [pc, #92]	@ (80024d8 <HAL_InitTick+0x6c>)
 800247a:	781b      	ldrb	r3, [r3, #0]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d023      	beq.n	80024c8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002480:	4b16      	ldr	r3, [pc, #88]	@ (80024dc <HAL_InitTick+0x70>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	4b14      	ldr	r3, [pc, #80]	@ (80024d8 <HAL_InitTick+0x6c>)
 8002486:	781b      	ldrb	r3, [r3, #0]
 8002488:	4619      	mov	r1, r3
 800248a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800248e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002492:	fbb2 f3f3 	udiv	r3, r2, r3
 8002496:	4618      	mov	r0, r3
 8002498:	f000 f949 	bl	800272e <HAL_SYSTICK_Config>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d10f      	bne.n	80024c2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2b0f      	cmp	r3, #15
 80024a6:	d809      	bhi.n	80024bc <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80024a8:	2200      	movs	r2, #0
 80024aa:	6879      	ldr	r1, [r7, #4]
 80024ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80024b0:	f000 f913 	bl	80026da <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80024b4:	4a0a      	ldr	r2, [pc, #40]	@ (80024e0 <HAL_InitTick+0x74>)
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6013      	str	r3, [r2, #0]
 80024ba:	e007      	b.n	80024cc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80024bc:	2301      	movs	r3, #1
 80024be:	73fb      	strb	r3, [r7, #15]
 80024c0:	e004      	b.n	80024cc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	73fb      	strb	r3, [r7, #15]
 80024c6:	e001      	b.n	80024cc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80024cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	20000088 	.word	0x20000088
 80024dc:	20000000 	.word	0x20000000
 80024e0:	20000084 	.word	0x20000084

080024e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80024e8:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <HAL_IncTick+0x20>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	461a      	mov	r2, r3
 80024ee:	4b06      	ldr	r3, [pc, #24]	@ (8002508 <HAL_IncTick+0x24>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4413      	add	r3, r2
 80024f4:	4a04      	ldr	r2, [pc, #16]	@ (8002508 <HAL_IncTick+0x24>)
 80024f6:	6013      	str	r3, [r2, #0]
}
 80024f8:	bf00      	nop
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	20000088 	.word	0x20000088
 8002508:	20000480 	.word	0x20000480

0800250c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800250c:	b480      	push	{r7}
 800250e:	af00      	add	r7, sp, #0
  return uwTick;
 8002510:	4b03      	ldr	r3, [pc, #12]	@ (8002520 <HAL_GetTick+0x14>)
 8002512:	681b      	ldr	r3, [r3, #0]
}
 8002514:	4618      	mov	r0, r3
 8002516:	46bd      	mov	sp, r7
 8002518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251c:	4770      	bx	lr
 800251e:	bf00      	nop
 8002520:	20000480 	.word	0x20000480

08002524 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002524:	b480      	push	{r7}
 8002526:	b085      	sub	sp, #20
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	f003 0307 	and.w	r3, r3, #7
 8002532:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002534:	4b0c      	ldr	r3, [pc, #48]	@ (8002568 <__NVIC_SetPriorityGrouping+0x44>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800253a:	68ba      	ldr	r2, [r7, #8]
 800253c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002540:	4013      	ands	r3, r2
 8002542:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002548:	68bb      	ldr	r3, [r7, #8]
 800254a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800254c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002550:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002554:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002556:	4a04      	ldr	r2, [pc, #16]	@ (8002568 <__NVIC_SetPriorityGrouping+0x44>)
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	60d3      	str	r3, [r2, #12]
}
 800255c:	bf00      	nop
 800255e:	3714      	adds	r7, #20
 8002560:	46bd      	mov	sp, r7
 8002562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002566:	4770      	bx	lr
 8002568:	e000ed00 	.word	0xe000ed00

0800256c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002570:	4b04      	ldr	r3, [pc, #16]	@ (8002584 <__NVIC_GetPriorityGrouping+0x18>)
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	0a1b      	lsrs	r3, r3, #8
 8002576:	f003 0307 	and.w	r3, r3, #7
}
 800257a:	4618      	mov	r0, r3
 800257c:	46bd      	mov	sp, r7
 800257e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002582:	4770      	bx	lr
 8002584:	e000ed00 	.word	0xe000ed00

08002588 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002596:	2b00      	cmp	r3, #0
 8002598:	db0b      	blt.n	80025b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800259a:	79fb      	ldrb	r3, [r7, #7]
 800259c:	f003 021f 	and.w	r2, r3, #31
 80025a0:	4907      	ldr	r1, [pc, #28]	@ (80025c0 <__NVIC_EnableIRQ+0x38>)
 80025a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a6:	095b      	lsrs	r3, r3, #5
 80025a8:	2001      	movs	r0, #1
 80025aa:	fa00 f202 	lsl.w	r2, r0, r2
 80025ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80025b2:	bf00      	nop
 80025b4:	370c      	adds	r7, #12
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	e000e100 	.word	0xe000e100

080025c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80025c4:	b480      	push	{r7}
 80025c6:	b083      	sub	sp, #12
 80025c8:	af00      	add	r7, sp, #0
 80025ca:	4603      	mov	r3, r0
 80025cc:	6039      	str	r1, [r7, #0]
 80025ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80025d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	db0a      	blt.n	80025ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	b2da      	uxtb	r2, r3
 80025dc:	490c      	ldr	r1, [pc, #48]	@ (8002610 <__NVIC_SetPriority+0x4c>)
 80025de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025e2:	0112      	lsls	r2, r2, #4
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	440b      	add	r3, r1
 80025e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025ec:	e00a      	b.n	8002604 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	b2da      	uxtb	r2, r3
 80025f2:	4908      	ldr	r1, [pc, #32]	@ (8002614 <__NVIC_SetPriority+0x50>)
 80025f4:	79fb      	ldrb	r3, [r7, #7]
 80025f6:	f003 030f 	and.w	r3, r3, #15
 80025fa:	3b04      	subs	r3, #4
 80025fc:	0112      	lsls	r2, r2, #4
 80025fe:	b2d2      	uxtb	r2, r2
 8002600:	440b      	add	r3, r1
 8002602:	761a      	strb	r2, [r3, #24]
}
 8002604:	bf00      	nop
 8002606:	370c      	adds	r7, #12
 8002608:	46bd      	mov	sp, r7
 800260a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260e:	4770      	bx	lr
 8002610:	e000e100 	.word	0xe000e100
 8002614:	e000ed00 	.word	0xe000ed00

08002618 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002618:	b480      	push	{r7}
 800261a:	b089      	sub	sp, #36	@ 0x24
 800261c:	af00      	add	r7, sp, #0
 800261e:	60f8      	str	r0, [r7, #12]
 8002620:	60b9      	str	r1, [r7, #8]
 8002622:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	f003 0307 	and.w	r3, r3, #7
 800262a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800262c:	69fb      	ldr	r3, [r7, #28]
 800262e:	f1c3 0307 	rsb	r3, r3, #7
 8002632:	2b04      	cmp	r3, #4
 8002634:	bf28      	it	cs
 8002636:	2304      	movcs	r3, #4
 8002638:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	3304      	adds	r3, #4
 800263e:	2b06      	cmp	r3, #6
 8002640:	d902      	bls.n	8002648 <NVIC_EncodePriority+0x30>
 8002642:	69fb      	ldr	r3, [r7, #28]
 8002644:	3b03      	subs	r3, #3
 8002646:	e000      	b.n	800264a <NVIC_EncodePriority+0x32>
 8002648:	2300      	movs	r3, #0
 800264a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800264c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002650:	69bb      	ldr	r3, [r7, #24]
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	43da      	mvns	r2, r3
 8002658:	68bb      	ldr	r3, [r7, #8]
 800265a:	401a      	ands	r2, r3
 800265c:	697b      	ldr	r3, [r7, #20]
 800265e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002660:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	fa01 f303 	lsl.w	r3, r1, r3
 800266a:	43d9      	mvns	r1, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002670:	4313      	orrs	r3, r2
         );
}
 8002672:	4618      	mov	r0, r3
 8002674:	3724      	adds	r7, #36	@ 0x24
 8002676:	46bd      	mov	sp, r7
 8002678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800267c:	4770      	bx	lr
	...

08002680 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	3b01      	subs	r3, #1
 800268c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002690:	d301      	bcc.n	8002696 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002692:	2301      	movs	r3, #1
 8002694:	e00f      	b.n	80026b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002696:	4a0a      	ldr	r2, [pc, #40]	@ (80026c0 <SysTick_Config+0x40>)
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	3b01      	subs	r3, #1
 800269c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800269e:	210f      	movs	r1, #15
 80026a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80026a4:	f7ff ff8e 	bl	80025c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80026a8:	4b05      	ldr	r3, [pc, #20]	@ (80026c0 <SysTick_Config+0x40>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80026ae:	4b04      	ldr	r3, [pc, #16]	@ (80026c0 <SysTick_Config+0x40>)
 80026b0:	2207      	movs	r2, #7
 80026b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80026b4:	2300      	movs	r3, #0
}
 80026b6:	4618      	mov	r0, r3
 80026b8:	3708      	adds	r7, #8
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	e000e010 	.word	0xe000e010

080026c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f7ff ff29 	bl	8002524 <__NVIC_SetPriorityGrouping>
}
 80026d2:	bf00      	nop
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}

080026da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026da:	b580      	push	{r7, lr}
 80026dc:	b086      	sub	sp, #24
 80026de:	af00      	add	r7, sp, #0
 80026e0:	4603      	mov	r3, r0
 80026e2:	60b9      	str	r1, [r7, #8]
 80026e4:	607a      	str	r2, [r7, #4]
 80026e6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80026e8:	2300      	movs	r3, #0
 80026ea:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80026ec:	f7ff ff3e 	bl	800256c <__NVIC_GetPriorityGrouping>
 80026f0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026f2:	687a      	ldr	r2, [r7, #4]
 80026f4:	68b9      	ldr	r1, [r7, #8]
 80026f6:	6978      	ldr	r0, [r7, #20]
 80026f8:	f7ff ff8e 	bl	8002618 <NVIC_EncodePriority>
 80026fc:	4602      	mov	r2, r0
 80026fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002702:	4611      	mov	r1, r2
 8002704:	4618      	mov	r0, r3
 8002706:	f7ff ff5d 	bl	80025c4 <__NVIC_SetPriority>
}
 800270a:	bf00      	nop
 800270c:	3718      	adds	r7, #24
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}

08002712 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002712:	b580      	push	{r7, lr}
 8002714:	b082      	sub	sp, #8
 8002716:	af00      	add	r7, sp, #0
 8002718:	4603      	mov	r3, r0
 800271a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800271c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002720:	4618      	mov	r0, r3
 8002722:	f7ff ff31 	bl	8002588 <__NVIC_EnableIRQ>
}
 8002726:	bf00      	nop
 8002728:	3708      	adds	r7, #8
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}

0800272e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800272e:	b580      	push	{r7, lr}
 8002730:	b082      	sub	sp, #8
 8002732:	af00      	add	r7, sp, #0
 8002734:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002736:	6878      	ldr	r0, [r7, #4]
 8002738:	f7ff ffa2 	bl	8002680 <SysTick_Config>
 800273c:	4603      	mov	r3, r0
}
 800273e:	4618      	mov	r0, r3
 8002740:	3708      	adds	r7, #8
 8002742:	46bd      	mov	sp, r7
 8002744:	bd80      	pop	{r7, pc}
	...

08002748 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002748:	b480      	push	{r7}
 800274a:	b087      	sub	sp, #28
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
 8002750:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002752:	2300      	movs	r3, #0
 8002754:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002756:	e166      	b.n	8002a26 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002758:	683b      	ldr	r3, [r7, #0]
 800275a:	681a      	ldr	r2, [r3, #0]
 800275c:	2101      	movs	r1, #1
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	fa01 f303 	lsl.w	r3, r1, r3
 8002764:	4013      	ands	r3, r2
 8002766:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	2b00      	cmp	r3, #0
 800276c:	f000 8158 	beq.w	8002a20 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002770:	683b      	ldr	r3, [r7, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	f003 0303 	and.w	r3, r3, #3
 8002778:	2b01      	cmp	r3, #1
 800277a:	d005      	beq.n	8002788 <HAL_GPIO_Init+0x40>
 800277c:	683b      	ldr	r3, [r7, #0]
 800277e:	685b      	ldr	r3, [r3, #4]
 8002780:	f003 0303 	and.w	r3, r3, #3
 8002784:	2b02      	cmp	r3, #2
 8002786:	d130      	bne.n	80027ea <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	689b      	ldr	r3, [r3, #8]
 800278c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800278e:	697b      	ldr	r3, [r7, #20]
 8002790:	005b      	lsls	r3, r3, #1
 8002792:	2203      	movs	r2, #3
 8002794:	fa02 f303 	lsl.w	r3, r2, r3
 8002798:	43db      	mvns	r3, r3
 800279a:	693a      	ldr	r2, [r7, #16]
 800279c:	4013      	ands	r3, r2
 800279e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80027a0:	683b      	ldr	r3, [r7, #0]
 80027a2:	68da      	ldr	r2, [r3, #12]
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	005b      	lsls	r3, r3, #1
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	693a      	ldr	r2, [r7, #16]
 80027ae:	4313      	orrs	r3, r2
 80027b0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	693a      	ldr	r2, [r7, #16]
 80027b6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	685b      	ldr	r3, [r3, #4]
 80027bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80027be:	2201      	movs	r2, #1
 80027c0:	697b      	ldr	r3, [r7, #20]
 80027c2:	fa02 f303 	lsl.w	r3, r2, r3
 80027c6:	43db      	mvns	r3, r3
 80027c8:	693a      	ldr	r2, [r7, #16]
 80027ca:	4013      	ands	r3, r2
 80027cc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	091b      	lsrs	r3, r3, #4
 80027d4:	f003 0201 	and.w	r2, r3, #1
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	fa02 f303 	lsl.w	r3, r2, r3
 80027de:	693a      	ldr	r2, [r7, #16]
 80027e0:	4313      	orrs	r3, r2
 80027e2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	f003 0303 	and.w	r3, r3, #3
 80027f2:	2b03      	cmp	r3, #3
 80027f4:	d017      	beq.n	8002826 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	68db      	ldr	r3, [r3, #12]
 80027fa:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80027fc:	697b      	ldr	r3, [r7, #20]
 80027fe:	005b      	lsls	r3, r3, #1
 8002800:	2203      	movs	r2, #3
 8002802:	fa02 f303 	lsl.w	r3, r2, r3
 8002806:	43db      	mvns	r3, r3
 8002808:	693a      	ldr	r2, [r7, #16]
 800280a:	4013      	ands	r3, r2
 800280c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	689a      	ldr	r2, [r3, #8]
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	005b      	lsls	r3, r3, #1
 8002816:	fa02 f303 	lsl.w	r3, r2, r3
 800281a:	693a      	ldr	r2, [r7, #16]
 800281c:	4313      	orrs	r3, r2
 800281e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	693a      	ldr	r2, [r7, #16]
 8002824:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	f003 0303 	and.w	r3, r3, #3
 800282e:	2b02      	cmp	r3, #2
 8002830:	d123      	bne.n	800287a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002832:	697b      	ldr	r3, [r7, #20]
 8002834:	08da      	lsrs	r2, r3, #3
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	3208      	adds	r2, #8
 800283a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800283e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002840:	697b      	ldr	r3, [r7, #20]
 8002842:	f003 0307 	and.w	r3, r3, #7
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	220f      	movs	r2, #15
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43db      	mvns	r3, r3
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	4013      	ands	r3, r2
 8002854:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	691a      	ldr	r2, [r3, #16]
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	f003 0307 	and.w	r3, r3, #7
 8002860:	009b      	lsls	r3, r3, #2
 8002862:	fa02 f303 	lsl.w	r3, r2, r3
 8002866:	693a      	ldr	r2, [r7, #16]
 8002868:	4313      	orrs	r3, r2
 800286a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	08da      	lsrs	r2, r3, #3
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	3208      	adds	r2, #8
 8002874:	6939      	ldr	r1, [r7, #16]
 8002876:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	005b      	lsls	r3, r3, #1
 8002884:	2203      	movs	r2, #3
 8002886:	fa02 f303 	lsl.w	r3, r2, r3
 800288a:	43db      	mvns	r3, r3
 800288c:	693a      	ldr	r2, [r7, #16]
 800288e:	4013      	ands	r3, r2
 8002890:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f003 0203 	and.w	r2, r3, #3
 800289a:	697b      	ldr	r3, [r7, #20]
 800289c:	005b      	lsls	r3, r3, #1
 800289e:	fa02 f303 	lsl.w	r3, r2, r3
 80028a2:	693a      	ldr	r2, [r7, #16]
 80028a4:	4313      	orrs	r3, r2
 80028a6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	693a      	ldr	r2, [r7, #16]
 80028ac:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	685b      	ldr	r3, [r3, #4]
 80028b2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	f000 80b2 	beq.w	8002a20 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028bc:	4b61      	ldr	r3, [pc, #388]	@ (8002a44 <HAL_GPIO_Init+0x2fc>)
 80028be:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028c0:	4a60      	ldr	r2, [pc, #384]	@ (8002a44 <HAL_GPIO_Init+0x2fc>)
 80028c2:	f043 0301 	orr.w	r3, r3, #1
 80028c6:	6613      	str	r3, [r2, #96]	@ 0x60
 80028c8:	4b5e      	ldr	r3, [pc, #376]	@ (8002a44 <HAL_GPIO_Init+0x2fc>)
 80028ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80028cc:	f003 0301 	and.w	r3, r3, #1
 80028d0:	60bb      	str	r3, [r7, #8]
 80028d2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80028d4:	4a5c      	ldr	r2, [pc, #368]	@ (8002a48 <HAL_GPIO_Init+0x300>)
 80028d6:	697b      	ldr	r3, [r7, #20]
 80028d8:	089b      	lsrs	r3, r3, #2
 80028da:	3302      	adds	r3, #2
 80028dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028e0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80028e2:	697b      	ldr	r3, [r7, #20]
 80028e4:	f003 0303 	and.w	r3, r3, #3
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	220f      	movs	r2, #15
 80028ec:	fa02 f303 	lsl.w	r3, r2, r3
 80028f0:	43db      	mvns	r3, r3
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	4013      	ands	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80028fe:	d02b      	beq.n	8002958 <HAL_GPIO_Init+0x210>
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	4a52      	ldr	r2, [pc, #328]	@ (8002a4c <HAL_GPIO_Init+0x304>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d025      	beq.n	8002954 <HAL_GPIO_Init+0x20c>
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	4a51      	ldr	r2, [pc, #324]	@ (8002a50 <HAL_GPIO_Init+0x308>)
 800290c:	4293      	cmp	r3, r2
 800290e:	d01f      	beq.n	8002950 <HAL_GPIO_Init+0x208>
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	4a50      	ldr	r2, [pc, #320]	@ (8002a54 <HAL_GPIO_Init+0x30c>)
 8002914:	4293      	cmp	r3, r2
 8002916:	d019      	beq.n	800294c <HAL_GPIO_Init+0x204>
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	4a4f      	ldr	r2, [pc, #316]	@ (8002a58 <HAL_GPIO_Init+0x310>)
 800291c:	4293      	cmp	r3, r2
 800291e:	d013      	beq.n	8002948 <HAL_GPIO_Init+0x200>
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	4a4e      	ldr	r2, [pc, #312]	@ (8002a5c <HAL_GPIO_Init+0x314>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d00d      	beq.n	8002944 <HAL_GPIO_Init+0x1fc>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a4d      	ldr	r2, [pc, #308]	@ (8002a60 <HAL_GPIO_Init+0x318>)
 800292c:	4293      	cmp	r3, r2
 800292e:	d007      	beq.n	8002940 <HAL_GPIO_Init+0x1f8>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	4a4c      	ldr	r2, [pc, #304]	@ (8002a64 <HAL_GPIO_Init+0x31c>)
 8002934:	4293      	cmp	r3, r2
 8002936:	d101      	bne.n	800293c <HAL_GPIO_Init+0x1f4>
 8002938:	2307      	movs	r3, #7
 800293a:	e00e      	b.n	800295a <HAL_GPIO_Init+0x212>
 800293c:	2308      	movs	r3, #8
 800293e:	e00c      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002940:	2306      	movs	r3, #6
 8002942:	e00a      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002944:	2305      	movs	r3, #5
 8002946:	e008      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002948:	2304      	movs	r3, #4
 800294a:	e006      	b.n	800295a <HAL_GPIO_Init+0x212>
 800294c:	2303      	movs	r3, #3
 800294e:	e004      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002950:	2302      	movs	r3, #2
 8002952:	e002      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002954:	2301      	movs	r3, #1
 8002956:	e000      	b.n	800295a <HAL_GPIO_Init+0x212>
 8002958:	2300      	movs	r3, #0
 800295a:	697a      	ldr	r2, [r7, #20]
 800295c:	f002 0203 	and.w	r2, r2, #3
 8002960:	0092      	lsls	r2, r2, #2
 8002962:	4093      	lsls	r3, r2
 8002964:	693a      	ldr	r2, [r7, #16]
 8002966:	4313      	orrs	r3, r2
 8002968:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800296a:	4937      	ldr	r1, [pc, #220]	@ (8002a48 <HAL_GPIO_Init+0x300>)
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	089b      	lsrs	r3, r3, #2
 8002970:	3302      	adds	r3, #2
 8002972:	693a      	ldr	r2, [r7, #16]
 8002974:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002978:	4b3b      	ldr	r3, [pc, #236]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 800297a:	689b      	ldr	r3, [r3, #8]
 800297c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	43db      	mvns	r3, r3
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	4013      	ands	r3, r2
 8002986:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	685b      	ldr	r3, [r3, #4]
 800298c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002990:	2b00      	cmp	r3, #0
 8002992:	d003      	beq.n	800299c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002994:	693a      	ldr	r2, [r7, #16]
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	4313      	orrs	r3, r2
 800299a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800299c:	4a32      	ldr	r2, [pc, #200]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80029a2:	4b31      	ldr	r3, [pc, #196]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	43db      	mvns	r3, r3
 80029ac:	693a      	ldr	r2, [r7, #16]
 80029ae:	4013      	ands	r3, r2
 80029b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d003      	beq.n	80029c6 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80029be:	693a      	ldr	r2, [r7, #16]
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80029c6:	4a28      	ldr	r2, [pc, #160]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 80029c8:	693b      	ldr	r3, [r7, #16]
 80029ca:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80029cc:	4b26      	ldr	r3, [pc, #152]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	43db      	mvns	r3, r3
 80029d6:	693a      	ldr	r2, [r7, #16]
 80029d8:	4013      	ands	r3, r2
 80029da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	685b      	ldr	r3, [r3, #4]
 80029e0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d003      	beq.n	80029f0 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	4313      	orrs	r3, r2
 80029ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80029f0:	4a1d      	ldr	r2, [pc, #116]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 80029f2:	693b      	ldr	r3, [r7, #16]
 80029f4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80029f6:	4b1c      	ldr	r3, [pc, #112]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	43db      	mvns	r3, r3
 8002a00:	693a      	ldr	r2, [r7, #16]
 8002a02:	4013      	ands	r3, r2
 8002a04:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002a06:	683b      	ldr	r3, [r7, #0]
 8002a08:	685b      	ldr	r3, [r3, #4]
 8002a0a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d003      	beq.n	8002a1a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	4313      	orrs	r3, r2
 8002a18:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002a1a:	4a13      	ldr	r2, [pc, #76]	@ (8002a68 <HAL_GPIO_Init+0x320>)
 8002a1c:	693b      	ldr	r3, [r7, #16]
 8002a1e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002a20:	697b      	ldr	r3, [r7, #20]
 8002a22:	3301      	adds	r3, #1
 8002a24:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a26:	683b      	ldr	r3, [r7, #0]
 8002a28:	681a      	ldr	r2, [r3, #0]
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	fa22 f303 	lsr.w	r3, r2, r3
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	f47f ae91 	bne.w	8002758 <HAL_GPIO_Init+0x10>
  }
}
 8002a36:	bf00      	nop
 8002a38:	bf00      	nop
 8002a3a:	371c      	adds	r7, #28
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr
 8002a44:	40021000 	.word	0x40021000
 8002a48:	40010000 	.word	0x40010000
 8002a4c:	48000400 	.word	0x48000400
 8002a50:	48000800 	.word	0x48000800
 8002a54:	48000c00 	.word	0x48000c00
 8002a58:	48001000 	.word	0x48001000
 8002a5c:	48001400 	.word	0x48001400
 8002a60:	48001800 	.word	0x48001800
 8002a64:	48001c00 	.word	0x48001c00
 8002a68:	40010400 	.word	0x40010400

08002a6c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b087      	sub	sp, #28
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a76:	2300      	movs	r3, #0
 8002a78:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002a7a:	e0c9      	b.n	8002c10 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002a7c:	2201      	movs	r2, #1
 8002a7e:	697b      	ldr	r3, [r7, #20]
 8002a80:	fa02 f303 	lsl.w	r3, r2, r3
 8002a84:	683a      	ldr	r2, [r7, #0]
 8002a86:	4013      	ands	r3, r2
 8002a88:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002a8a:	693b      	ldr	r3, [r7, #16]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	f000 80bc 	beq.w	8002c0a <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002a92:	4a66      	ldr	r2, [pc, #408]	@ (8002c2c <HAL_GPIO_DeInit+0x1c0>)
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	089b      	lsrs	r3, r3, #2
 8002a98:	3302      	adds	r3, #2
 8002a9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a9e:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002aa0:	697b      	ldr	r3, [r7, #20]
 8002aa2:	f003 0303 	and.w	r3, r3, #3
 8002aa6:	009b      	lsls	r3, r3, #2
 8002aa8:	220f      	movs	r2, #15
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	4013      	ands	r3, r2
 8002ab2:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002aba:	d02b      	beq.n	8002b14 <HAL_GPIO_DeInit+0xa8>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	4a5c      	ldr	r2, [pc, #368]	@ (8002c30 <HAL_GPIO_DeInit+0x1c4>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d025      	beq.n	8002b10 <HAL_GPIO_DeInit+0xa4>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a5b      	ldr	r2, [pc, #364]	@ (8002c34 <HAL_GPIO_DeInit+0x1c8>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d01f      	beq.n	8002b0c <HAL_GPIO_DeInit+0xa0>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a5a      	ldr	r2, [pc, #360]	@ (8002c38 <HAL_GPIO_DeInit+0x1cc>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d019      	beq.n	8002b08 <HAL_GPIO_DeInit+0x9c>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a59      	ldr	r2, [pc, #356]	@ (8002c3c <HAL_GPIO_DeInit+0x1d0>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d013      	beq.n	8002b04 <HAL_GPIO_DeInit+0x98>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a58      	ldr	r2, [pc, #352]	@ (8002c40 <HAL_GPIO_DeInit+0x1d4>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d00d      	beq.n	8002b00 <HAL_GPIO_DeInit+0x94>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4a57      	ldr	r2, [pc, #348]	@ (8002c44 <HAL_GPIO_DeInit+0x1d8>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d007      	beq.n	8002afc <HAL_GPIO_DeInit+0x90>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4a56      	ldr	r2, [pc, #344]	@ (8002c48 <HAL_GPIO_DeInit+0x1dc>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d101      	bne.n	8002af8 <HAL_GPIO_DeInit+0x8c>
 8002af4:	2307      	movs	r3, #7
 8002af6:	e00e      	b.n	8002b16 <HAL_GPIO_DeInit+0xaa>
 8002af8:	2308      	movs	r3, #8
 8002afa:	e00c      	b.n	8002b16 <HAL_GPIO_DeInit+0xaa>
 8002afc:	2306      	movs	r3, #6
 8002afe:	e00a      	b.n	8002b16 <HAL_GPIO_DeInit+0xaa>
 8002b00:	2305      	movs	r3, #5
 8002b02:	e008      	b.n	8002b16 <HAL_GPIO_DeInit+0xaa>
 8002b04:	2304      	movs	r3, #4
 8002b06:	e006      	b.n	8002b16 <HAL_GPIO_DeInit+0xaa>
 8002b08:	2303      	movs	r3, #3
 8002b0a:	e004      	b.n	8002b16 <HAL_GPIO_DeInit+0xaa>
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	e002      	b.n	8002b16 <HAL_GPIO_DeInit+0xaa>
 8002b10:	2301      	movs	r3, #1
 8002b12:	e000      	b.n	8002b16 <HAL_GPIO_DeInit+0xaa>
 8002b14:	2300      	movs	r3, #0
 8002b16:	697a      	ldr	r2, [r7, #20]
 8002b18:	f002 0203 	and.w	r2, r2, #3
 8002b1c:	0092      	lsls	r2, r2, #2
 8002b1e:	4093      	lsls	r3, r2
 8002b20:	68fa      	ldr	r2, [r7, #12]
 8002b22:	429a      	cmp	r2, r3
 8002b24:	d132      	bne.n	8002b8c <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002b26:	4b49      	ldr	r3, [pc, #292]	@ (8002c4c <HAL_GPIO_DeInit+0x1e0>)
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	4947      	ldr	r1, [pc, #284]	@ (8002c4c <HAL_GPIO_DeInit+0x1e0>)
 8002b30:	4013      	ands	r3, r2
 8002b32:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002b34:	4b45      	ldr	r3, [pc, #276]	@ (8002c4c <HAL_GPIO_DeInit+0x1e0>)
 8002b36:	685a      	ldr	r2, [r3, #4]
 8002b38:	693b      	ldr	r3, [r7, #16]
 8002b3a:	43db      	mvns	r3, r3
 8002b3c:	4943      	ldr	r1, [pc, #268]	@ (8002c4c <HAL_GPIO_DeInit+0x1e0>)
 8002b3e:	4013      	ands	r3, r2
 8002b40:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002b42:	4b42      	ldr	r3, [pc, #264]	@ (8002c4c <HAL_GPIO_DeInit+0x1e0>)
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	43db      	mvns	r3, r3
 8002b4a:	4940      	ldr	r1, [pc, #256]	@ (8002c4c <HAL_GPIO_DeInit+0x1e0>)
 8002b4c:	4013      	ands	r3, r2
 8002b4e:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002b50:	4b3e      	ldr	r3, [pc, #248]	@ (8002c4c <HAL_GPIO_DeInit+0x1e0>)
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	43db      	mvns	r3, r3
 8002b58:	493c      	ldr	r1, [pc, #240]	@ (8002c4c <HAL_GPIO_DeInit+0x1e0>)
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002b5e:	697b      	ldr	r3, [r7, #20]
 8002b60:	f003 0303 	and.w	r3, r3, #3
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	220f      	movs	r2, #15
 8002b68:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002b6e:	4a2f      	ldr	r2, [pc, #188]	@ (8002c2c <HAL_GPIO_DeInit+0x1c0>)
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	089b      	lsrs	r3, r3, #2
 8002b74:	3302      	adds	r3, #2
 8002b76:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	43da      	mvns	r2, r3
 8002b7e:	482b      	ldr	r0, [pc, #172]	@ (8002c2c <HAL_GPIO_DeInit+0x1c0>)
 8002b80:	697b      	ldr	r3, [r7, #20]
 8002b82:	089b      	lsrs	r3, r3, #2
 8002b84:	400a      	ands	r2, r1
 8002b86:	3302      	adds	r3, #2
 8002b88:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681a      	ldr	r2, [r3, #0]
 8002b90:	697b      	ldr	r3, [r7, #20]
 8002b92:	005b      	lsls	r3, r3, #1
 8002b94:	2103      	movs	r1, #3
 8002b96:	fa01 f303 	lsl.w	r3, r1, r3
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	08da      	lsrs	r2, r3, #3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	3208      	adds	r2, #8
 8002ba8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	f003 0307 	and.w	r3, r3, #7
 8002bb2:	009b      	lsls	r3, r3, #2
 8002bb4:	220f      	movs	r2, #15
 8002bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bba:	43db      	mvns	r3, r3
 8002bbc:	697a      	ldr	r2, [r7, #20]
 8002bbe:	08d2      	lsrs	r2, r2, #3
 8002bc0:	4019      	ands	r1, r3
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	3208      	adds	r2, #8
 8002bc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	689a      	ldr	r2, [r3, #8]
 8002bce:	697b      	ldr	r3, [r7, #20]
 8002bd0:	005b      	lsls	r3, r3, #1
 8002bd2:	2103      	movs	r1, #3
 8002bd4:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd8:	43db      	mvns	r3, r3
 8002bda:	401a      	ands	r2, r3
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	685a      	ldr	r2, [r3, #4]
 8002be4:	2101      	movs	r1, #1
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	fa01 f303 	lsl.w	r3, r1, r3
 8002bec:	43db      	mvns	r3, r3
 8002bee:	401a      	ands	r2, r3
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	68da      	ldr	r2, [r3, #12]
 8002bf8:	697b      	ldr	r3, [r7, #20]
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	2103      	movs	r1, #3
 8002bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8002c02:	43db      	mvns	r3, r3
 8002c04:	401a      	ands	r2, r3
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002c0a:	697b      	ldr	r3, [r7, #20]
 8002c0c:	3301      	adds	r3, #1
 8002c0e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002c10:	683a      	ldr	r2, [r7, #0]
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	fa22 f303 	lsr.w	r3, r2, r3
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	f47f af2f 	bne.w	8002a7c <HAL_GPIO_DeInit+0x10>
  }
}
 8002c1e:	bf00      	nop
 8002c20:	bf00      	nop
 8002c22:	371c      	adds	r7, #28
 8002c24:	46bd      	mov	sp, r7
 8002c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c2a:	4770      	bx	lr
 8002c2c:	40010000 	.word	0x40010000
 8002c30:	48000400 	.word	0x48000400
 8002c34:	48000800 	.word	0x48000800
 8002c38:	48000c00 	.word	0x48000c00
 8002c3c:	48001000 	.word	0x48001000
 8002c40:	48001400 	.word	0x48001400
 8002c44:	48001800 	.word	0x48001800
 8002c48:	48001c00 	.word	0x48001c00
 8002c4c:	40010400 	.word	0x40010400

08002c50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c50:	b480      	push	{r7}
 8002c52:	b083      	sub	sp, #12
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	807b      	strh	r3, [r7, #2]
 8002c5c:	4613      	mov	r3, r2
 8002c5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c60:	787b      	ldrb	r3, [r7, #1]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d003      	beq.n	8002c6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002c66:	887a      	ldrh	r2, [r7, #2]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c6c:	e002      	b.n	8002c74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c6e:	887a      	ldrh	r2, [r7, #2]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c74:	bf00      	nop
 8002c76:	370c      	adds	r7, #12
 8002c78:	46bd      	mov	sp, r7
 8002c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c7e:	4770      	bx	lr

08002c80 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002c80:	b580      	push	{r7, lr}
 8002c82:	b082      	sub	sp, #8
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	4603      	mov	r3, r0
 8002c88:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002c8a:	4b08      	ldr	r3, [pc, #32]	@ (8002cac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c8c:	695a      	ldr	r2, [r3, #20]
 8002c8e:	88fb      	ldrh	r3, [r7, #6]
 8002c90:	4013      	ands	r3, r2
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d006      	beq.n	8002ca4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002c96:	4a05      	ldr	r2, [pc, #20]	@ (8002cac <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002c98:	88fb      	ldrh	r3, [r7, #6]
 8002c9a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002c9c:	88fb      	ldrh	r3, [r7, #6]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	f7fe f992 	bl	8000fc8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002ca4:	bf00      	nop
 8002ca6:	3708      	adds	r7, #8
 8002ca8:	46bd      	mov	sp, r7
 8002caa:	bd80      	pop	{r7, pc}
 8002cac:	40010400 	.word	0x40010400

08002cb0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b082      	sub	sp, #8
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d101      	bne.n	8002cc2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	e08d      	b.n	8002dde <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d106      	bne.n	8002cdc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002cd6:	6878      	ldr	r0, [r7, #4]
 8002cd8:	f7fe fdbe 	bl	8001858 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	2224      	movs	r2, #36	@ 0x24
 8002ce0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 0201 	bic.w	r2, r2, #1
 8002cf2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	685a      	ldr	r2, [r3, #4]
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002d00:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689a      	ldr	r2, [r3, #8]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d10:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	68db      	ldr	r3, [r3, #12]
 8002d16:	2b01      	cmp	r3, #1
 8002d18:	d107      	bne.n	8002d2a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689a      	ldr	r2, [r3, #8]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d26:	609a      	str	r2, [r3, #8]
 8002d28:	e006      	b.n	8002d38 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	689a      	ldr	r2, [r3, #8]
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8002d36:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	2b02      	cmp	r3, #2
 8002d3e:	d108      	bne.n	8002d52 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	685a      	ldr	r2, [r3, #4]
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002d4e:	605a      	str	r2, [r3, #4]
 8002d50:	e007      	b.n	8002d62 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d60:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	685b      	ldr	r3, [r3, #4]
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	6812      	ldr	r2, [r2, #0]
 8002d6c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002d70:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	68da      	ldr	r2, [r3, #12]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	691a      	ldr	r2, [r3, #16]
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	695b      	ldr	r3, [r3, #20]
 8002d8e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	430a      	orrs	r2, r1
 8002d9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	69d9      	ldr	r1, [r3, #28]
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6a1a      	ldr	r2, [r3, #32]
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	430a      	orrs	r2, r1
 8002dae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f042 0201 	orr.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2220      	movs	r2, #32
 8002dca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002ddc:	2300      	movs	r3, #0
}
 8002dde:	4618      	mov	r0, r3
 8002de0:	3708      	adds	r7, #8
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e021      	b.n	8002e3c <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2224      	movs	r2, #36	@ 0x24
 8002dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f022 0201 	bic.w	r2, r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002e10:	6878      	ldr	r0, [r7, #4]
 8002e12:	f7fe fd7f 	bl	8001914 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	2200      	movs	r2, #0
 8002e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8002e3a:	2300      	movs	r3, #0
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3708      	adds	r7, #8
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b088      	sub	sp, #32
 8002e48:	af02      	add	r7, sp, #8
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	4608      	mov	r0, r1
 8002e4e:	4611      	mov	r1, r2
 8002e50:	461a      	mov	r2, r3
 8002e52:	4603      	mov	r3, r0
 8002e54:	817b      	strh	r3, [r7, #10]
 8002e56:	460b      	mov	r3, r1
 8002e58:	813b      	strh	r3, [r7, #8]
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b20      	cmp	r3, #32
 8002e68:	f040 80f9 	bne.w	800305e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e6c:	6a3b      	ldr	r3, [r7, #32]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d002      	beq.n	8002e78 <HAL_I2C_Mem_Write+0x34>
 8002e72:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d105      	bne.n	8002e84 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002e7e:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002e80:	2301      	movs	r3, #1
 8002e82:	e0ed      	b.n	8003060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d101      	bne.n	8002e92 <HAL_I2C_Mem_Write+0x4e>
 8002e8e:	2302      	movs	r3, #2
 8002e90:	e0e6      	b.n	8003060 <HAL_I2C_Mem_Write+0x21c>
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002e9a:	f7ff fb37 	bl	800250c <HAL_GetTick>
 8002e9e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	9300      	str	r3, [sp, #0]
 8002ea4:	2319      	movs	r3, #25
 8002ea6:	2201      	movs	r2, #1
 8002ea8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002eac:	68f8      	ldr	r0, [r7, #12]
 8002eae:	f000 fac3 	bl	8003438 <I2C_WaitOnFlagUntilTimeout>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d001      	beq.n	8002ebc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002eb8:	2301      	movs	r3, #1
 8002eba:	e0d1      	b.n	8003060 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	2221      	movs	r2, #33	@ 0x21
 8002ec0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	2240      	movs	r2, #64	@ 0x40
 8002ec8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2200      	movs	r2, #0
 8002ed0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	6a3a      	ldr	r2, [r7, #32]
 8002ed6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002edc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2200      	movs	r2, #0
 8002ee2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002ee4:	88f8      	ldrh	r0, [r7, #6]
 8002ee6:	893a      	ldrh	r2, [r7, #8]
 8002ee8:	8979      	ldrh	r1, [r7, #10]
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	9301      	str	r3, [sp, #4]
 8002eee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ef0:	9300      	str	r3, [sp, #0]
 8002ef2:	4603      	mov	r3, r0
 8002ef4:	68f8      	ldr	r0, [r7, #12]
 8002ef6:	f000 f9d3 	bl	80032a0 <I2C_RequestMemoryWrite>
 8002efa:	4603      	mov	r3, r0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d005      	beq.n	8002f0c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	2200      	movs	r2, #0
 8002f04:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002f08:	2301      	movs	r3, #1
 8002f0a:	e0a9      	b.n	8003060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f10:	b29b      	uxth	r3, r3
 8002f12:	2bff      	cmp	r3, #255	@ 0xff
 8002f14:	d90e      	bls.n	8002f34 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	22ff      	movs	r2, #255	@ 0xff
 8002f1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f20:	b2da      	uxtb	r2, r3
 8002f22:	8979      	ldrh	r1, [r7, #10]
 8002f24:	2300      	movs	r3, #0
 8002f26:	9300      	str	r3, [sp, #0]
 8002f28:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002f2c:	68f8      	ldr	r0, [r7, #12]
 8002f2e:	f000 fc47 	bl	80037c0 <I2C_TransferConfig>
 8002f32:	e00f      	b.n	8002f54 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f38:	b29a      	uxth	r2, r3
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f42:	b2da      	uxtb	r2, r3
 8002f44:	8979      	ldrh	r1, [r7, #10]
 8002f46:	2300      	movs	r3, #0
 8002f48:	9300      	str	r3, [sp, #0]
 8002f4a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002f4e:	68f8      	ldr	r0, [r7, #12]
 8002f50:	f000 fc36 	bl	80037c0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f54:	697a      	ldr	r2, [r7, #20]
 8002f56:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f58:	68f8      	ldr	r0, [r7, #12]
 8002f5a:	f000 fac6 	bl	80034ea <I2C_WaitOnTXISFlagUntilTimeout>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d001      	beq.n	8002f68 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	e07b      	b.n	8003060 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6c:	781a      	ldrb	r2, [r3, #0]
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f78:	1c5a      	adds	r2, r3, #1
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	3b01      	subs	r3, #1
 8002f86:	b29a      	uxth	r2, r3
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f90:	3b01      	subs	r3, #1
 8002f92:	b29a      	uxth	r2, r3
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f9c:	b29b      	uxth	r3, r3
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d034      	beq.n	800300c <HAL_I2C_Mem_Write+0x1c8>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d130      	bne.n	800300c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002faa:	697b      	ldr	r3, [r7, #20]
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	2180      	movs	r1, #128	@ 0x80
 8002fb4:	68f8      	ldr	r0, [r7, #12]
 8002fb6:	f000 fa3f 	bl	8003438 <I2C_WaitOnFlagUntilTimeout>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d001      	beq.n	8002fc4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	e04d      	b.n	8003060 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc8:	b29b      	uxth	r3, r3
 8002fca:	2bff      	cmp	r3, #255	@ 0xff
 8002fcc:	d90e      	bls.n	8002fec <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	22ff      	movs	r2, #255	@ 0xff
 8002fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd8:	b2da      	uxtb	r2, r3
 8002fda:	8979      	ldrh	r1, [r7, #10]
 8002fdc:	2300      	movs	r3, #0
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fe4:	68f8      	ldr	r0, [r7, #12]
 8002fe6:	f000 fbeb 	bl	80037c0 <I2C_TransferConfig>
 8002fea:	e00f      	b.n	800300c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ff0:	b29a      	uxth	r2, r3
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ffa:	b2da      	uxtb	r2, r3
 8002ffc:	8979      	ldrh	r1, [r7, #10]
 8002ffe:	2300      	movs	r3, #0
 8003000:	9300      	str	r3, [sp, #0]
 8003002:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003006:	68f8      	ldr	r0, [r7, #12]
 8003008:	f000 fbda 	bl	80037c0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003010:	b29b      	uxth	r3, r3
 8003012:	2b00      	cmp	r3, #0
 8003014:	d19e      	bne.n	8002f54 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003016:	697a      	ldr	r2, [r7, #20]
 8003018:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800301a:	68f8      	ldr	r0, [r7, #12]
 800301c:	f000 faac 	bl	8003578 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003020:	4603      	mov	r3, r0
 8003022:	2b00      	cmp	r3, #0
 8003024:	d001      	beq.n	800302a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e01a      	b.n	8003060 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	2220      	movs	r2, #32
 8003030:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6859      	ldr	r1, [r3, #4]
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	4b0a      	ldr	r3, [pc, #40]	@ (8003068 <HAL_I2C_Mem_Write+0x224>)
 800303e:	400b      	ands	r3, r1
 8003040:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	2220      	movs	r2, #32
 8003046:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800304a:	68fb      	ldr	r3, [r7, #12]
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800305a:	2300      	movs	r3, #0
 800305c:	e000      	b.n	8003060 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800305e:	2302      	movs	r3, #2
  }
}
 8003060:	4618      	mov	r0, r3
 8003062:	3718      	adds	r7, #24
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	fe00e800 	.word	0xfe00e800

0800306c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b088      	sub	sp, #32
 8003070:	af02      	add	r7, sp, #8
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	4608      	mov	r0, r1
 8003076:	4611      	mov	r1, r2
 8003078:	461a      	mov	r2, r3
 800307a:	4603      	mov	r3, r0
 800307c:	817b      	strh	r3, [r7, #10]
 800307e:	460b      	mov	r3, r1
 8003080:	813b      	strh	r3, [r7, #8]
 8003082:	4613      	mov	r3, r2
 8003084:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800308c:	b2db      	uxtb	r3, r3
 800308e:	2b20      	cmp	r3, #32
 8003090:	f040 80fd 	bne.w	800328e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003094:	6a3b      	ldr	r3, [r7, #32]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d002      	beq.n	80030a0 <HAL_I2C_Mem_Read+0x34>
 800309a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800309c:	2b00      	cmp	r3, #0
 800309e:	d105      	bne.n	80030ac <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80030a6:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80030a8:	2301      	movs	r3, #1
 80030aa:	e0f1      	b.n	8003290 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80030b2:	2b01      	cmp	r3, #1
 80030b4:	d101      	bne.n	80030ba <HAL_I2C_Mem_Read+0x4e>
 80030b6:	2302      	movs	r3, #2
 80030b8:	e0ea      	b.n	8003290 <HAL_I2C_Mem_Read+0x224>
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2201      	movs	r2, #1
 80030be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030c2:	f7ff fa23 	bl	800250c <HAL_GetTick>
 80030c6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	9300      	str	r3, [sp, #0]
 80030cc:	2319      	movs	r3, #25
 80030ce:	2201      	movs	r2, #1
 80030d0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80030d4:	68f8      	ldr	r0, [r7, #12]
 80030d6:	f000 f9af 	bl	8003438 <I2C_WaitOnFlagUntilTimeout>
 80030da:	4603      	mov	r3, r0
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d001      	beq.n	80030e4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e0d5      	b.n	8003290 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	2222      	movs	r2, #34	@ 0x22
 80030e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	2240      	movs	r2, #64	@ 0x40
 80030f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	2200      	movs	r2, #0
 80030f8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	6a3a      	ldr	r2, [r7, #32]
 80030fe:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003104:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800310c:	88f8      	ldrh	r0, [r7, #6]
 800310e:	893a      	ldrh	r2, [r7, #8]
 8003110:	8979      	ldrh	r1, [r7, #10]
 8003112:	697b      	ldr	r3, [r7, #20]
 8003114:	9301      	str	r3, [sp, #4]
 8003116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003118:	9300      	str	r3, [sp, #0]
 800311a:	4603      	mov	r3, r0
 800311c:	68f8      	ldr	r0, [r7, #12]
 800311e:	f000 f913 	bl	8003348 <I2C_RequestMemoryRead>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d005      	beq.n	8003134 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2200      	movs	r2, #0
 800312c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8003130:	2301      	movs	r3, #1
 8003132:	e0ad      	b.n	8003290 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003138:	b29b      	uxth	r3, r3
 800313a:	2bff      	cmp	r3, #255	@ 0xff
 800313c:	d90e      	bls.n	800315c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	2201      	movs	r2, #1
 8003142:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003148:	b2da      	uxtb	r2, r3
 800314a:	8979      	ldrh	r1, [r7, #10]
 800314c:	4b52      	ldr	r3, [pc, #328]	@ (8003298 <HAL_I2C_Mem_Read+0x22c>)
 800314e:	9300      	str	r3, [sp, #0]
 8003150:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003154:	68f8      	ldr	r0, [r7, #12]
 8003156:	f000 fb33 	bl	80037c0 <I2C_TransferConfig>
 800315a:	e00f      	b.n	800317c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003160:	b29a      	uxth	r2, r3
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800316a:	b2da      	uxtb	r2, r3
 800316c:	8979      	ldrh	r1, [r7, #10]
 800316e:	4b4a      	ldr	r3, [pc, #296]	@ (8003298 <HAL_I2C_Mem_Read+0x22c>)
 8003170:	9300      	str	r3, [sp, #0]
 8003172:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003176:	68f8      	ldr	r0, [r7, #12]
 8003178:	f000 fb22 	bl	80037c0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800317c:	697b      	ldr	r3, [r7, #20]
 800317e:	9300      	str	r3, [sp, #0]
 8003180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003182:	2200      	movs	r2, #0
 8003184:	2104      	movs	r1, #4
 8003186:	68f8      	ldr	r0, [r7, #12]
 8003188:	f000 f956 	bl	8003438 <I2C_WaitOnFlagUntilTimeout>
 800318c:	4603      	mov	r3, r0
 800318e:	2b00      	cmp	r3, #0
 8003190:	d001      	beq.n	8003196 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8003192:	2301      	movs	r3, #1
 8003194:	e07c      	b.n	8003290 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a0:	b2d2      	uxtb	r2, r2
 80031a2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a8:	1c5a      	adds	r2, r3, #1
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031b2:	3b01      	subs	r3, #1
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031be:	b29b      	uxth	r3, r3
 80031c0:	3b01      	subs	r3, #1
 80031c2:	b29a      	uxth	r2, r3
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d034      	beq.n	800323c <HAL_I2C_Mem_Read+0x1d0>
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d130      	bne.n	800323c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	9300      	str	r3, [sp, #0]
 80031de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031e0:	2200      	movs	r2, #0
 80031e2:	2180      	movs	r1, #128	@ 0x80
 80031e4:	68f8      	ldr	r0, [r7, #12]
 80031e6:	f000 f927 	bl	8003438 <I2C_WaitOnFlagUntilTimeout>
 80031ea:	4603      	mov	r3, r0
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d001      	beq.n	80031f4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80031f0:	2301      	movs	r3, #1
 80031f2:	e04d      	b.n	8003290 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031f8:	b29b      	uxth	r3, r3
 80031fa:	2bff      	cmp	r3, #255	@ 0xff
 80031fc:	d90e      	bls.n	800321c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	2201      	movs	r2, #1
 8003202:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003208:	b2da      	uxtb	r2, r3
 800320a:	8979      	ldrh	r1, [r7, #10]
 800320c:	2300      	movs	r3, #0
 800320e:	9300      	str	r3, [sp, #0]
 8003210:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f000 fad3 	bl	80037c0 <I2C_TransferConfig>
 800321a:	e00f      	b.n	800323c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003220:	b29a      	uxth	r2, r3
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800322a:	b2da      	uxtb	r2, r3
 800322c:	8979      	ldrh	r1, [r7, #10]
 800322e:	2300      	movs	r3, #0
 8003230:	9300      	str	r3, [sp, #0]
 8003232:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003236:	68f8      	ldr	r0, [r7, #12]
 8003238:	f000 fac2 	bl	80037c0 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003240:	b29b      	uxth	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d19a      	bne.n	800317c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003246:	697a      	ldr	r2, [r7, #20]
 8003248:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800324a:	68f8      	ldr	r0, [r7, #12]
 800324c:	f000 f994 	bl	8003578 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003250:	4603      	mov	r3, r0
 8003252:	2b00      	cmp	r3, #0
 8003254:	d001      	beq.n	800325a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003256:	2301      	movs	r3, #1
 8003258:	e01a      	b.n	8003290 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2220      	movs	r2, #32
 8003260:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	6859      	ldr	r1, [r3, #4]
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	4b0b      	ldr	r3, [pc, #44]	@ (800329c <HAL_I2C_Mem_Read+0x230>)
 800326e:	400b      	ands	r3, r1
 8003270:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2220      	movs	r2, #32
 8003276:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	2200      	movs	r2, #0
 800327e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	2200      	movs	r2, #0
 8003286:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800328a:	2300      	movs	r3, #0
 800328c:	e000      	b.n	8003290 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800328e:	2302      	movs	r3, #2
  }
}
 8003290:	4618      	mov	r0, r3
 8003292:	3718      	adds	r7, #24
 8003294:	46bd      	mov	sp, r7
 8003296:	bd80      	pop	{r7, pc}
 8003298:	80002400 	.word	0x80002400
 800329c:	fe00e800 	.word	0xfe00e800

080032a0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	b086      	sub	sp, #24
 80032a4:	af02      	add	r7, sp, #8
 80032a6:	60f8      	str	r0, [r7, #12]
 80032a8:	4608      	mov	r0, r1
 80032aa:	4611      	mov	r1, r2
 80032ac:	461a      	mov	r2, r3
 80032ae:	4603      	mov	r3, r0
 80032b0:	817b      	strh	r3, [r7, #10]
 80032b2:	460b      	mov	r3, r1
 80032b4:	813b      	strh	r3, [r7, #8]
 80032b6:	4613      	mov	r3, r2
 80032b8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80032ba:	88fb      	ldrh	r3, [r7, #6]
 80032bc:	b2da      	uxtb	r2, r3
 80032be:	8979      	ldrh	r1, [r7, #10]
 80032c0:	4b20      	ldr	r3, [pc, #128]	@ (8003344 <I2C_RequestMemoryWrite+0xa4>)
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f000 fa79 	bl	80037c0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80032ce:	69fa      	ldr	r2, [r7, #28]
 80032d0:	69b9      	ldr	r1, [r7, #24]
 80032d2:	68f8      	ldr	r0, [r7, #12]
 80032d4:	f000 f909 	bl	80034ea <I2C_WaitOnTXISFlagUntilTimeout>
 80032d8:	4603      	mov	r3, r0
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d001      	beq.n	80032e2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80032de:	2301      	movs	r3, #1
 80032e0:	e02c      	b.n	800333c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80032e2:	88fb      	ldrh	r3, [r7, #6]
 80032e4:	2b01      	cmp	r3, #1
 80032e6:	d105      	bne.n	80032f4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80032e8:	893b      	ldrh	r3, [r7, #8]
 80032ea:	b2da      	uxtb	r2, r3
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80032f2:	e015      	b.n	8003320 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80032f4:	893b      	ldrh	r3, [r7, #8]
 80032f6:	0a1b      	lsrs	r3, r3, #8
 80032f8:	b29b      	uxth	r3, r3
 80032fa:	b2da      	uxtb	r2, r3
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003302:	69fa      	ldr	r2, [r7, #28]
 8003304:	69b9      	ldr	r1, [r7, #24]
 8003306:	68f8      	ldr	r0, [r7, #12]
 8003308:	f000 f8ef 	bl	80034ea <I2C_WaitOnTXISFlagUntilTimeout>
 800330c:	4603      	mov	r3, r0
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e012      	b.n	800333c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003316:	893b      	ldrh	r3, [r7, #8]
 8003318:	b2da      	uxtb	r2, r3
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003320:	69fb      	ldr	r3, [r7, #28]
 8003322:	9300      	str	r3, [sp, #0]
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	2200      	movs	r2, #0
 8003328:	2180      	movs	r1, #128	@ 0x80
 800332a:	68f8      	ldr	r0, [r7, #12]
 800332c:	f000 f884 	bl	8003438 <I2C_WaitOnFlagUntilTimeout>
 8003330:	4603      	mov	r3, r0
 8003332:	2b00      	cmp	r3, #0
 8003334:	d001      	beq.n	800333a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e000      	b.n	800333c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800333a:	2300      	movs	r3, #0
}
 800333c:	4618      	mov	r0, r3
 800333e:	3710      	adds	r7, #16
 8003340:	46bd      	mov	sp, r7
 8003342:	bd80      	pop	{r7, pc}
 8003344:	80002000 	.word	0x80002000

08003348 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b086      	sub	sp, #24
 800334c:	af02      	add	r7, sp, #8
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	4608      	mov	r0, r1
 8003352:	4611      	mov	r1, r2
 8003354:	461a      	mov	r2, r3
 8003356:	4603      	mov	r3, r0
 8003358:	817b      	strh	r3, [r7, #10]
 800335a:	460b      	mov	r3, r1
 800335c:	813b      	strh	r3, [r7, #8]
 800335e:	4613      	mov	r3, r2
 8003360:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003362:	88fb      	ldrh	r3, [r7, #6]
 8003364:	b2da      	uxtb	r2, r3
 8003366:	8979      	ldrh	r1, [r7, #10]
 8003368:	4b20      	ldr	r3, [pc, #128]	@ (80033ec <I2C_RequestMemoryRead+0xa4>)
 800336a:	9300      	str	r3, [sp, #0]
 800336c:	2300      	movs	r3, #0
 800336e:	68f8      	ldr	r0, [r7, #12]
 8003370:	f000 fa26 	bl	80037c0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003374:	69fa      	ldr	r2, [r7, #28]
 8003376:	69b9      	ldr	r1, [r7, #24]
 8003378:	68f8      	ldr	r0, [r7, #12]
 800337a:	f000 f8b6 	bl	80034ea <I2C_WaitOnTXISFlagUntilTimeout>
 800337e:	4603      	mov	r3, r0
 8003380:	2b00      	cmp	r3, #0
 8003382:	d001      	beq.n	8003388 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003384:	2301      	movs	r3, #1
 8003386:	e02c      	b.n	80033e2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003388:	88fb      	ldrh	r3, [r7, #6]
 800338a:	2b01      	cmp	r3, #1
 800338c:	d105      	bne.n	800339a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800338e:	893b      	ldrh	r3, [r7, #8]
 8003390:	b2da      	uxtb	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	629a      	str	r2, [r3, #40]	@ 0x28
 8003398:	e015      	b.n	80033c6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800339a:	893b      	ldrh	r3, [r7, #8]
 800339c:	0a1b      	lsrs	r3, r3, #8
 800339e:	b29b      	uxth	r3, r3
 80033a0:	b2da      	uxtb	r2, r3
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033a8:	69fa      	ldr	r2, [r7, #28]
 80033aa:	69b9      	ldr	r1, [r7, #24]
 80033ac:	68f8      	ldr	r0, [r7, #12]
 80033ae:	f000 f89c 	bl	80034ea <I2C_WaitOnTXISFlagUntilTimeout>
 80033b2:	4603      	mov	r3, r0
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d001      	beq.n	80033bc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80033b8:	2301      	movs	r3, #1
 80033ba:	e012      	b.n	80033e2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80033bc:	893b      	ldrh	r3, [r7, #8]
 80033be:	b2da      	uxtb	r2, r3
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	9300      	str	r3, [sp, #0]
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	2200      	movs	r2, #0
 80033ce:	2140      	movs	r1, #64	@ 0x40
 80033d0:	68f8      	ldr	r0, [r7, #12]
 80033d2:	f000 f831 	bl	8003438 <I2C_WaitOnFlagUntilTimeout>
 80033d6:	4603      	mov	r3, r0
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d001      	beq.n	80033e0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e000      	b.n	80033e2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80033e0:	2300      	movs	r3, #0
}
 80033e2:	4618      	mov	r0, r3
 80033e4:	3710      	adds	r7, #16
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	bf00      	nop
 80033ec:	80002000 	.word	0x80002000

080033f0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b083      	sub	sp, #12
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	699b      	ldr	r3, [r3, #24]
 80033fe:	f003 0302 	and.w	r3, r3, #2
 8003402:	2b02      	cmp	r3, #2
 8003404:	d103      	bne.n	800340e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2200      	movs	r2, #0
 800340c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	699b      	ldr	r3, [r3, #24]
 8003414:	f003 0301 	and.w	r3, r3, #1
 8003418:	2b01      	cmp	r3, #1
 800341a:	d007      	beq.n	800342c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	699a      	ldr	r2, [r3, #24]
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f042 0201 	orr.w	r2, r2, #1
 800342a:	619a      	str	r2, [r3, #24]
  }
}
 800342c:	bf00      	nop
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr

08003438 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b084      	sub	sp, #16
 800343c:	af00      	add	r7, sp, #0
 800343e:	60f8      	str	r0, [r7, #12]
 8003440:	60b9      	str	r1, [r7, #8]
 8003442:	603b      	str	r3, [r7, #0]
 8003444:	4613      	mov	r3, r2
 8003446:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003448:	e03b      	b.n	80034c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	6839      	ldr	r1, [r7, #0]
 800344e:	68f8      	ldr	r0, [r7, #12]
 8003450:	f000 f8d6 	bl	8003600 <I2C_IsErrorOccurred>
 8003454:	4603      	mov	r3, r0
 8003456:	2b00      	cmp	r3, #0
 8003458:	d001      	beq.n	800345e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e041      	b.n	80034e2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003464:	d02d      	beq.n	80034c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003466:	f7ff f851 	bl	800250c <HAL_GetTick>
 800346a:	4602      	mov	r2, r0
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	1ad3      	subs	r3, r2, r3
 8003470:	683a      	ldr	r2, [r7, #0]
 8003472:	429a      	cmp	r2, r3
 8003474:	d302      	bcc.n	800347c <I2C_WaitOnFlagUntilTimeout+0x44>
 8003476:	683b      	ldr	r3, [r7, #0]
 8003478:	2b00      	cmp	r3, #0
 800347a:	d122      	bne.n	80034c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	699a      	ldr	r2, [r3, #24]
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	4013      	ands	r3, r2
 8003486:	68ba      	ldr	r2, [r7, #8]
 8003488:	429a      	cmp	r2, r3
 800348a:	bf0c      	ite	eq
 800348c:	2301      	moveq	r3, #1
 800348e:	2300      	movne	r3, #0
 8003490:	b2db      	uxtb	r3, r3
 8003492:	461a      	mov	r2, r3
 8003494:	79fb      	ldrb	r3, [r7, #7]
 8003496:	429a      	cmp	r2, r3
 8003498:	d113      	bne.n	80034c2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800349e:	f043 0220 	orr.w	r2, r3, #32
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	2220      	movs	r2, #32
 80034aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	2200      	movs	r2, #0
 80034b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e00f      	b.n	80034e2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	699a      	ldr	r2, [r3, #24]
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	4013      	ands	r3, r2
 80034cc:	68ba      	ldr	r2, [r7, #8]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	bf0c      	ite	eq
 80034d2:	2301      	moveq	r3, #1
 80034d4:	2300      	movne	r3, #0
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	461a      	mov	r2, r3
 80034da:	79fb      	ldrb	r3, [r7, #7]
 80034dc:	429a      	cmp	r2, r3
 80034de:	d0b4      	beq.n	800344a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034e0:	2300      	movs	r3, #0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3710      	adds	r7, #16
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}

080034ea <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80034ea:	b580      	push	{r7, lr}
 80034ec:	b084      	sub	sp, #16
 80034ee:	af00      	add	r7, sp, #0
 80034f0:	60f8      	str	r0, [r7, #12]
 80034f2:	60b9      	str	r1, [r7, #8]
 80034f4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80034f6:	e033      	b.n	8003560 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	68b9      	ldr	r1, [r7, #8]
 80034fc:	68f8      	ldr	r0, [r7, #12]
 80034fe:	f000 f87f 	bl	8003600 <I2C_IsErrorOccurred>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d001      	beq.n	800350c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e031      	b.n	8003570 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003512:	d025      	beq.n	8003560 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003514:	f7fe fffa 	bl	800250c <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	68ba      	ldr	r2, [r7, #8]
 8003520:	429a      	cmp	r2, r3
 8003522:	d302      	bcc.n	800352a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	2b00      	cmp	r3, #0
 8003528:	d11a      	bne.n	8003560 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	699b      	ldr	r3, [r3, #24]
 8003530:	f003 0302 	and.w	r3, r3, #2
 8003534:	2b02      	cmp	r3, #2
 8003536:	d013      	beq.n	8003560 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800353c:	f043 0220 	orr.w	r2, r3, #32
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	2220      	movs	r2, #32
 8003548:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	2200      	movs	r2, #0
 8003550:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	2200      	movs	r2, #0
 8003558:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800355c:	2301      	movs	r3, #1
 800355e:	e007      	b.n	8003570 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	699b      	ldr	r3, [r3, #24]
 8003566:	f003 0302 	and.w	r3, r3, #2
 800356a:	2b02      	cmp	r3, #2
 800356c:	d1c4      	bne.n	80034f8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800356e:	2300      	movs	r3, #0
}
 8003570:	4618      	mov	r0, r3
 8003572:	3710      	adds	r7, #16
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b084      	sub	sp, #16
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003584:	e02f      	b.n	80035e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003586:	687a      	ldr	r2, [r7, #4]
 8003588:	68b9      	ldr	r1, [r7, #8]
 800358a:	68f8      	ldr	r0, [r7, #12]
 800358c:	f000 f838 	bl	8003600 <I2C_IsErrorOccurred>
 8003590:	4603      	mov	r3, r0
 8003592:	2b00      	cmp	r3, #0
 8003594:	d001      	beq.n	800359a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e02d      	b.n	80035f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800359a:	f7fe ffb7 	bl	800250c <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d302      	bcc.n	80035b0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d11a      	bne.n	80035e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	699b      	ldr	r3, [r3, #24]
 80035b6:	f003 0320 	and.w	r3, r3, #32
 80035ba:	2b20      	cmp	r3, #32
 80035bc:	d013      	beq.n	80035e6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035c2:	f043 0220 	orr.w	r2, r3, #32
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	2220      	movs	r2, #32
 80035ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	2200      	movs	r2, #0
 80035d6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	2200      	movs	r2, #0
 80035de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80035e2:	2301      	movs	r3, #1
 80035e4:	e007      	b.n	80035f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	699b      	ldr	r3, [r3, #24]
 80035ec:	f003 0320 	and.w	r3, r3, #32
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	d1c8      	bne.n	8003586 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
	...

08003600 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b08a      	sub	sp, #40	@ 0x28
 8003604:	af00      	add	r7, sp, #0
 8003606:	60f8      	str	r0, [r7, #12]
 8003608:	60b9      	str	r1, [r7, #8]
 800360a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800360c:	2300      	movs	r3, #0
 800360e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	699b      	ldr	r3, [r3, #24]
 8003618:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800361a:	2300      	movs	r3, #0
 800361c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	f003 0310 	and.w	r3, r3, #16
 8003628:	2b00      	cmp	r3, #0
 800362a:	d068      	beq.n	80036fe <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	2210      	movs	r2, #16
 8003632:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003634:	e049      	b.n	80036ca <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003636:	68bb      	ldr	r3, [r7, #8]
 8003638:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800363c:	d045      	beq.n	80036ca <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800363e:	f7fe ff65 	bl	800250c <HAL_GetTick>
 8003642:	4602      	mov	r2, r0
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	1ad3      	subs	r3, r2, r3
 8003648:	68ba      	ldr	r2, [r7, #8]
 800364a:	429a      	cmp	r2, r3
 800364c:	d302      	bcc.n	8003654 <I2C_IsErrorOccurred+0x54>
 800364e:	68bb      	ldr	r3, [r7, #8]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d13a      	bne.n	80036ca <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800365e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003666:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003672:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003676:	d121      	bne.n	80036bc <I2C_IsErrorOccurred+0xbc>
 8003678:	697b      	ldr	r3, [r7, #20]
 800367a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800367e:	d01d      	beq.n	80036bc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003680:	7cfb      	ldrb	r3, [r7, #19]
 8003682:	2b20      	cmp	r3, #32
 8003684:	d01a      	beq.n	80036bc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	685a      	ldr	r2, [r3, #4]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003694:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003696:	f7fe ff39 	bl	800250c <HAL_GetTick>
 800369a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800369c:	e00e      	b.n	80036bc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800369e:	f7fe ff35 	bl	800250c <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	69fb      	ldr	r3, [r7, #28]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b19      	cmp	r3, #25
 80036aa:	d907      	bls.n	80036bc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80036ac:	6a3b      	ldr	r3, [r7, #32]
 80036ae:	f043 0320 	orr.w	r3, r3, #32
 80036b2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80036ba:	e006      	b.n	80036ca <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	699b      	ldr	r3, [r3, #24]
 80036c2:	f003 0320 	and.w	r3, r3, #32
 80036c6:	2b20      	cmp	r3, #32
 80036c8:	d1e9      	bne.n	800369e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	699b      	ldr	r3, [r3, #24]
 80036d0:	f003 0320 	and.w	r3, r3, #32
 80036d4:	2b20      	cmp	r3, #32
 80036d6:	d003      	beq.n	80036e0 <I2C_IsErrorOccurred+0xe0>
 80036d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d0aa      	beq.n	8003636 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80036e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d103      	bne.n	80036f0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2220      	movs	r2, #32
 80036ee:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80036f0:	6a3b      	ldr	r3, [r7, #32]
 80036f2:	f043 0304 	orr.w	r3, r3, #4
 80036f6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80036f8:	2301      	movs	r3, #1
 80036fa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	699b      	ldr	r3, [r3, #24]
 8003704:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800370c:	2b00      	cmp	r3, #0
 800370e:	d00b      	beq.n	8003728 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003710:	6a3b      	ldr	r3, [r7, #32]
 8003712:	f043 0301 	orr.w	r3, r3, #1
 8003716:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003720:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003722:	2301      	movs	r3, #1
 8003724:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800372e:	2b00      	cmp	r3, #0
 8003730:	d00b      	beq.n	800374a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003732:	6a3b      	ldr	r3, [r7, #32]
 8003734:	f043 0308 	orr.w	r3, r3, #8
 8003738:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800373a:	68fb      	ldr	r3, [r7, #12]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003742:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003744:	2301      	movs	r3, #1
 8003746:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003750:	2b00      	cmp	r3, #0
 8003752:	d00b      	beq.n	800376c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003754:	6a3b      	ldr	r3, [r7, #32]
 8003756:	f043 0302 	orr.w	r3, r3, #2
 800375a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003764:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800376c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003770:	2b00      	cmp	r3, #0
 8003772:	d01c      	beq.n	80037ae <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003774:	68f8      	ldr	r0, [r7, #12]
 8003776:	f7ff fe3b 	bl	80033f0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	6859      	ldr	r1, [r3, #4]
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	681a      	ldr	r2, [r3, #0]
 8003784:	4b0d      	ldr	r3, [pc, #52]	@ (80037bc <I2C_IsErrorOccurred+0x1bc>)
 8003786:	400b      	ands	r3, r1
 8003788:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800378e:	6a3b      	ldr	r3, [r7, #32]
 8003790:	431a      	orrs	r2, r3
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2220      	movs	r2, #32
 800379a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	2200      	movs	r2, #0
 80037a2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2200      	movs	r2, #0
 80037aa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80037ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3728      	adds	r7, #40	@ 0x28
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	fe00e800 	.word	0xfe00e800

080037c0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80037c0:	b480      	push	{r7}
 80037c2:	b087      	sub	sp, #28
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	607b      	str	r3, [r7, #4]
 80037ca:	460b      	mov	r3, r1
 80037cc:	817b      	strh	r3, [r7, #10]
 80037ce:	4613      	mov	r3, r2
 80037d0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037d2:	897b      	ldrh	r3, [r7, #10]
 80037d4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80037d8:	7a7b      	ldrb	r3, [r7, #9]
 80037da:	041b      	lsls	r3, r3, #16
 80037dc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037e0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80037e6:	6a3b      	ldr	r3, [r7, #32]
 80037e8:	4313      	orrs	r3, r2
 80037ea:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80037ee:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	685a      	ldr	r2, [r3, #4]
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	0d5b      	lsrs	r3, r3, #21
 80037fa:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80037fe:	4b08      	ldr	r3, [pc, #32]	@ (8003820 <I2C_TransferConfig+0x60>)
 8003800:	430b      	orrs	r3, r1
 8003802:	43db      	mvns	r3, r3
 8003804:	ea02 0103 	and.w	r1, r2, r3
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	697a      	ldr	r2, [r7, #20]
 800380e:	430a      	orrs	r2, r1
 8003810:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003812:	bf00      	nop
 8003814:	371c      	adds	r7, #28
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	03ff63ff 	.word	0x03ff63ff

08003824 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003824:	b480      	push	{r7}
 8003826:	b083      	sub	sp, #12
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
 800382c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b20      	cmp	r3, #32
 8003838:	d138      	bne.n	80038ac <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003840:	2b01      	cmp	r3, #1
 8003842:	d101      	bne.n	8003848 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003844:	2302      	movs	r3, #2
 8003846:	e032      	b.n	80038ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2201      	movs	r2, #1
 800384c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2224      	movs	r2, #36	@ 0x24
 8003854:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 0201 	bic.w	r2, r2, #1
 8003866:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	681a      	ldr	r2, [r3, #0]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003876:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	6819      	ldr	r1, [r3, #0]
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	430a      	orrs	r2, r1
 8003886:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f042 0201 	orr.w	r2, r2, #1
 8003896:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2220      	movs	r2, #32
 800389c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80038a8:	2300      	movs	r3, #0
 80038aa:	e000      	b.n	80038ae <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80038ac:	2302      	movs	r3, #2
  }
}
 80038ae:	4618      	mov	r0, r3
 80038b0:	370c      	adds	r7, #12
 80038b2:	46bd      	mov	sp, r7
 80038b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b8:	4770      	bx	lr

080038ba <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80038ba:	b480      	push	{r7}
 80038bc:	b085      	sub	sp, #20
 80038be:	af00      	add	r7, sp, #0
 80038c0:	6078      	str	r0, [r7, #4]
 80038c2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038ca:	b2db      	uxtb	r3, r3
 80038cc:	2b20      	cmp	r3, #32
 80038ce:	d139      	bne.n	8003944 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d101      	bne.n	80038de <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80038da:	2302      	movs	r3, #2
 80038dc:	e033      	b.n	8003946 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	2224      	movs	r2, #36	@ 0x24
 80038ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	681a      	ldr	r2, [r3, #0]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f022 0201 	bic.w	r2, r2, #1
 80038fc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800390c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	021b      	lsls	r3, r3, #8
 8003912:	68fa      	ldr	r2, [r7, #12]
 8003914:	4313      	orrs	r3, r2
 8003916:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	68fa      	ldr	r2, [r7, #12]
 800391e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f042 0201 	orr.w	r2, r2, #1
 800392e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2220      	movs	r2, #32
 8003934:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003940:	2300      	movs	r3, #0
 8003942:	e000      	b.n	8003946 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003944:	2302      	movs	r3, #2
  }
}
 8003946:	4618      	mov	r0, r3
 8003948:	3714      	adds	r7, #20
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr
	...

08003954 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003958:	4b0d      	ldr	r3, [pc, #52]	@ (8003990 <HAL_PWREx_GetVoltageRange+0x3c>)
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003960:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003964:	d102      	bne.n	800396c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003966:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800396a:	e00b      	b.n	8003984 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800396c:	4b08      	ldr	r3, [pc, #32]	@ (8003990 <HAL_PWREx_GetVoltageRange+0x3c>)
 800396e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003972:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003976:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800397a:	d102      	bne.n	8003982 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 800397c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003980:	e000      	b.n	8003984 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003982:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003984:	4618      	mov	r0, r3
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
 800398e:	bf00      	nop
 8003990:	40007000 	.word	0x40007000

08003994 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d141      	bne.n	8003a26 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80039a2:	4b4b      	ldr	r3, [pc, #300]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80039aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039ae:	d131      	bne.n	8003a14 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80039b0:	4b47      	ldr	r3, [pc, #284]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80039b6:	4a46      	ldr	r2, [pc, #280]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039bc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80039c0:	4b43      	ldr	r3, [pc, #268]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80039c8:	4a41      	ldr	r2, [pc, #260]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039ca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80039d0:	4b40      	ldr	r3, [pc, #256]	@ (8003ad4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	2232      	movs	r2, #50	@ 0x32
 80039d6:	fb02 f303 	mul.w	r3, r2, r3
 80039da:	4a3f      	ldr	r2, [pc, #252]	@ (8003ad8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80039dc:	fba2 2303 	umull	r2, r3, r2, r3
 80039e0:	0c9b      	lsrs	r3, r3, #18
 80039e2:	3301      	adds	r3, #1
 80039e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039e6:	e002      	b.n	80039ee <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	3b01      	subs	r3, #1
 80039ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80039ee:	4b38      	ldr	r3, [pc, #224]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80039f0:	695b      	ldr	r3, [r3, #20]
 80039f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039fa:	d102      	bne.n	8003a02 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d1f2      	bne.n	80039e8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a02:	4b33      	ldr	r3, [pc, #204]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a04:	695b      	ldr	r3, [r3, #20]
 8003a06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a0a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a0e:	d158      	bne.n	8003ac2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a10:	2303      	movs	r3, #3
 8003a12:	e057      	b.n	8003ac4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a14:	4b2e      	ldr	r3, [pc, #184]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a1a:	4a2d      	ldr	r2, [pc, #180]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a20:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003a24:	e04d      	b.n	8003ac2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a2c:	d141      	bne.n	8003ab2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003a2e:	4b28      	ldr	r3, [pc, #160]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003a36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a3a:	d131      	bne.n	8003aa0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003a3c:	4b24      	ldr	r3, [pc, #144]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003a42:	4a23      	ldr	r2, [pc, #140]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a48:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003a4c:	4b20      	ldr	r3, [pc, #128]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003a54:	4a1e      	ldr	r2, [pc, #120]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a56:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003a5a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003a5c:	4b1d      	ldr	r3, [pc, #116]	@ (8003ad4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	2232      	movs	r2, #50	@ 0x32
 8003a62:	fb02 f303 	mul.w	r3, r2, r3
 8003a66:	4a1c      	ldr	r2, [pc, #112]	@ (8003ad8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003a68:	fba2 2303 	umull	r2, r3, r2, r3
 8003a6c:	0c9b      	lsrs	r3, r3, #18
 8003a6e:	3301      	adds	r3, #1
 8003a70:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a72:	e002      	b.n	8003a7a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	3b01      	subs	r3, #1
 8003a78:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003a7a:	4b15      	ldr	r3, [pc, #84]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a7c:	695b      	ldr	r3, [r3, #20]
 8003a7e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a86:	d102      	bne.n	8003a8e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d1f2      	bne.n	8003a74 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003a8e:	4b10      	ldr	r3, [pc, #64]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a96:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a9a:	d112      	bne.n	8003ac2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003a9c:	2303      	movs	r3, #3
 8003a9e:	e011      	b.n	8003ac4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003aa0:	4b0b      	ldr	r3, [pc, #44]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aa2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003aa6:	4a0a      	ldr	r2, [pc, #40]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003aa8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003aac:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8003ab0:	e007      	b.n	8003ac2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003ab2:	4b07      	ldr	r3, [pc, #28]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003aba:	4a05      	ldr	r2, [pc, #20]	@ (8003ad0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003abc:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003ac0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
}
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	3714      	adds	r7, #20
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr
 8003ad0:	40007000 	.word	0x40007000
 8003ad4:	20000000 	.word	0x20000000
 8003ad8:	431bde83 	.word	0x431bde83

08003adc <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b088      	sub	sp, #32
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d102      	bne.n	8003af0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	f000 bc08 	b.w	8004300 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003af0:	4b96      	ldr	r3, [pc, #600]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003af2:	689b      	ldr	r3, [r3, #8]
 8003af4:	f003 030c 	and.w	r3, r3, #12
 8003af8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003afa:	4b94      	ldr	r3, [pc, #592]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	f003 0303 	and.w	r3, r3, #3
 8003b02:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f003 0310 	and.w	r3, r3, #16
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f000 80e4 	beq.w	8003cda <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003b12:	69bb      	ldr	r3, [r7, #24]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d007      	beq.n	8003b28 <HAL_RCC_OscConfig+0x4c>
 8003b18:	69bb      	ldr	r3, [r7, #24]
 8003b1a:	2b0c      	cmp	r3, #12
 8003b1c:	f040 808b 	bne.w	8003c36 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	f040 8087 	bne.w	8003c36 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003b28:	4b88      	ldr	r3, [pc, #544]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d005      	beq.n	8003b40 <HAL_RCC_OscConfig+0x64>
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d101      	bne.n	8003b40 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003b3c:	2301      	movs	r3, #1
 8003b3e:	e3df      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a1a      	ldr	r2, [r3, #32]
 8003b44:	4b81      	ldr	r3, [pc, #516]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	f003 0308 	and.w	r3, r3, #8
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d004      	beq.n	8003b5a <HAL_RCC_OscConfig+0x7e>
 8003b50:	4b7e      	ldr	r3, [pc, #504]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b58:	e005      	b.n	8003b66 <HAL_RCC_OscConfig+0x8a>
 8003b5a:	4b7c      	ldr	r3, [pc, #496]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003b5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003b60:	091b      	lsrs	r3, r3, #4
 8003b62:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d223      	bcs.n	8003bb2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a1b      	ldr	r3, [r3, #32]
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f000 fdcc 	bl	800470c <RCC_SetFlashLatencyFromMSIRange>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e3c0      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003b7e:	4b73      	ldr	r3, [pc, #460]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a72      	ldr	r2, [pc, #456]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003b84:	f043 0308 	orr.w	r3, r3, #8
 8003b88:	6013      	str	r3, [r2, #0]
 8003b8a:	4b70      	ldr	r3, [pc, #448]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6a1b      	ldr	r3, [r3, #32]
 8003b96:	496d      	ldr	r1, [pc, #436]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003b9c:	4b6b      	ldr	r3, [pc, #428]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	69db      	ldr	r3, [r3, #28]
 8003ba8:	021b      	lsls	r3, r3, #8
 8003baa:	4968      	ldr	r1, [pc, #416]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003bac:	4313      	orrs	r3, r2
 8003bae:	604b      	str	r3, [r1, #4]
 8003bb0:	e025      	b.n	8003bfe <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003bb2:	4b66      	ldr	r3, [pc, #408]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	4a65      	ldr	r2, [pc, #404]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003bb8:	f043 0308 	orr.w	r3, r3, #8
 8003bbc:	6013      	str	r3, [r2, #0]
 8003bbe:	4b63      	ldr	r3, [pc, #396]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6a1b      	ldr	r3, [r3, #32]
 8003bca:	4960      	ldr	r1, [pc, #384]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003bd0:	4b5e      	ldr	r3, [pc, #376]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	69db      	ldr	r3, [r3, #28]
 8003bdc:	021b      	lsls	r3, r3, #8
 8003bde:	495b      	ldr	r1, [pc, #364]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003be0:	4313      	orrs	r3, r2
 8003be2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003be4:	69bb      	ldr	r3, [r7, #24]
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d109      	bne.n	8003bfe <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6a1b      	ldr	r3, [r3, #32]
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f000 fd8c 	bl	800470c <RCC_SetFlashLatencyFromMSIRange>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d001      	beq.n	8003bfe <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e380      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003bfe:	f000 fcc1 	bl	8004584 <HAL_RCC_GetSysClockFreq>
 8003c02:	4602      	mov	r2, r0
 8003c04:	4b51      	ldr	r3, [pc, #324]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	091b      	lsrs	r3, r3, #4
 8003c0a:	f003 030f 	and.w	r3, r3, #15
 8003c0e:	4950      	ldr	r1, [pc, #320]	@ (8003d50 <HAL_RCC_OscConfig+0x274>)
 8003c10:	5ccb      	ldrb	r3, [r1, r3]
 8003c12:	f003 031f 	and.w	r3, r3, #31
 8003c16:	fa22 f303 	lsr.w	r3, r2, r3
 8003c1a:	4a4e      	ldr	r2, [pc, #312]	@ (8003d54 <HAL_RCC_OscConfig+0x278>)
 8003c1c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003c1e:	4b4e      	ldr	r3, [pc, #312]	@ (8003d58 <HAL_RCC_OscConfig+0x27c>)
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	4618      	mov	r0, r3
 8003c24:	f7fe fc22 	bl	800246c <HAL_InitTick>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003c2c:	7bfb      	ldrb	r3, [r7, #15]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d052      	beq.n	8003cd8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003c32:	7bfb      	ldrb	r3, [r7, #15]
 8003c34:	e364      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	699b      	ldr	r3, [r3, #24]
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d032      	beq.n	8003ca4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003c3e:	4b43      	ldr	r3, [pc, #268]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	4a42      	ldr	r2, [pc, #264]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003c44:	f043 0301 	orr.w	r3, r3, #1
 8003c48:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003c4a:	f7fe fc5f 	bl	800250c <HAL_GetTick>
 8003c4e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c50:	e008      	b.n	8003c64 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003c52:	f7fe fc5b 	bl	800250c <HAL_GetTick>
 8003c56:	4602      	mov	r2, r0
 8003c58:	693b      	ldr	r3, [r7, #16]
 8003c5a:	1ad3      	subs	r3, r2, r3
 8003c5c:	2b02      	cmp	r3, #2
 8003c5e:	d901      	bls.n	8003c64 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003c60:	2303      	movs	r3, #3
 8003c62:	e34d      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c64:	4b39      	ldr	r3, [pc, #228]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	f003 0302 	and.w	r3, r3, #2
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d0f0      	beq.n	8003c52 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c70:	4b36      	ldr	r3, [pc, #216]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a35      	ldr	r2, [pc, #212]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003c76:	f043 0308 	orr.w	r3, r3, #8
 8003c7a:	6013      	str	r3, [r2, #0]
 8003c7c:	4b33      	ldr	r3, [pc, #204]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	4930      	ldr	r1, [pc, #192]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c8e:	4b2f      	ldr	r3, [pc, #188]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	021b      	lsls	r3, r3, #8
 8003c9c:	492b      	ldr	r1, [pc, #172]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	604b      	str	r3, [r1, #4]
 8003ca2:	e01a      	b.n	8003cda <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003ca4:	4b29      	ldr	r3, [pc, #164]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a28      	ldr	r2, [pc, #160]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003caa:	f023 0301 	bic.w	r3, r3, #1
 8003cae:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003cb0:	f7fe fc2c 	bl	800250c <HAL_GetTick>
 8003cb4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003cb6:	e008      	b.n	8003cca <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003cb8:	f7fe fc28 	bl	800250c <HAL_GetTick>
 8003cbc:	4602      	mov	r2, r0
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	1ad3      	subs	r3, r2, r3
 8003cc2:	2b02      	cmp	r3, #2
 8003cc4:	d901      	bls.n	8003cca <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003cc6:	2303      	movs	r3, #3
 8003cc8:	e31a      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003cca:	4b20      	ldr	r3, [pc, #128]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d1f0      	bne.n	8003cb8 <HAL_RCC_OscConfig+0x1dc>
 8003cd6:	e000      	b.n	8003cda <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003cd8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0301 	and.w	r3, r3, #1
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d073      	beq.n	8003dce <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003ce6:	69bb      	ldr	r3, [r7, #24]
 8003ce8:	2b08      	cmp	r3, #8
 8003cea:	d005      	beq.n	8003cf8 <HAL_RCC_OscConfig+0x21c>
 8003cec:	69bb      	ldr	r3, [r7, #24]
 8003cee:	2b0c      	cmp	r3, #12
 8003cf0:	d10e      	bne.n	8003d10 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003cf2:	697b      	ldr	r3, [r7, #20]
 8003cf4:	2b03      	cmp	r3, #3
 8003cf6:	d10b      	bne.n	8003d10 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cf8:	4b14      	ldr	r3, [pc, #80]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d063      	beq.n	8003dcc <HAL_RCC_OscConfig+0x2f0>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d15f      	bne.n	8003dcc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003d0c:	2301      	movs	r3, #1
 8003d0e:	e2f7      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d18:	d106      	bne.n	8003d28 <HAL_RCC_OscConfig+0x24c>
 8003d1a:	4b0c      	ldr	r3, [pc, #48]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a0b      	ldr	r2, [pc, #44]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003d20:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d24:	6013      	str	r3, [r2, #0]
 8003d26:	e025      	b.n	8003d74 <HAL_RCC_OscConfig+0x298>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d30:	d114      	bne.n	8003d5c <HAL_RCC_OscConfig+0x280>
 8003d32:	4b06      	ldr	r3, [pc, #24]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a05      	ldr	r2, [pc, #20]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003d38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d3c:	6013      	str	r3, [r2, #0]
 8003d3e:	4b03      	ldr	r3, [pc, #12]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a02      	ldr	r2, [pc, #8]	@ (8003d4c <HAL_RCC_OscConfig+0x270>)
 8003d44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d48:	6013      	str	r3, [r2, #0]
 8003d4a:	e013      	b.n	8003d74 <HAL_RCC_OscConfig+0x298>
 8003d4c:	40021000 	.word	0x40021000
 8003d50:	08009718 	.word	0x08009718
 8003d54:	20000000 	.word	0x20000000
 8003d58:	20000084 	.word	0x20000084
 8003d5c:	4ba0      	ldr	r3, [pc, #640]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	4a9f      	ldr	r2, [pc, #636]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003d62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d66:	6013      	str	r3, [r2, #0]
 8003d68:	4b9d      	ldr	r3, [pc, #628]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a9c      	ldr	r2, [pc, #624]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003d6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d013      	beq.n	8003da4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d7c:	f7fe fbc6 	bl	800250c <HAL_GetTick>
 8003d80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d82:	e008      	b.n	8003d96 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d84:	f7fe fbc2 	bl	800250c <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	693b      	ldr	r3, [r7, #16]
 8003d8c:	1ad3      	subs	r3, r2, r3
 8003d8e:	2b64      	cmp	r3, #100	@ 0x64
 8003d90:	d901      	bls.n	8003d96 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003d92:	2303      	movs	r3, #3
 8003d94:	e2b4      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d96:	4b92      	ldr	r3, [pc, #584]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d0f0      	beq.n	8003d84 <HAL_RCC_OscConfig+0x2a8>
 8003da2:	e014      	b.n	8003dce <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da4:	f7fe fbb2 	bl	800250c <HAL_GetTick>
 8003da8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003daa:	e008      	b.n	8003dbe <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003dac:	f7fe fbae 	bl	800250c <HAL_GetTick>
 8003db0:	4602      	mov	r2, r0
 8003db2:	693b      	ldr	r3, [r7, #16]
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	2b64      	cmp	r3, #100	@ 0x64
 8003db8:	d901      	bls.n	8003dbe <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003dba:	2303      	movs	r3, #3
 8003dbc:	e2a0      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003dbe:	4b88      	ldr	r3, [pc, #544]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d1f0      	bne.n	8003dac <HAL_RCC_OscConfig+0x2d0>
 8003dca:	e000      	b.n	8003dce <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dcc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 0302 	and.w	r3, r3, #2
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d060      	beq.n	8003e9c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003dda:	69bb      	ldr	r3, [r7, #24]
 8003ddc:	2b04      	cmp	r3, #4
 8003dde:	d005      	beq.n	8003dec <HAL_RCC_OscConfig+0x310>
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	2b0c      	cmp	r3, #12
 8003de4:	d119      	bne.n	8003e1a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	2b02      	cmp	r3, #2
 8003dea:	d116      	bne.n	8003e1a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003dec:	4b7c      	ldr	r3, [pc, #496]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d005      	beq.n	8003e04 <HAL_RCC_OscConfig+0x328>
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d101      	bne.n	8003e04 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003e00:	2301      	movs	r3, #1
 8003e02:	e27d      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e04:	4b76      	ldr	r3, [pc, #472]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	691b      	ldr	r3, [r3, #16]
 8003e10:	061b      	lsls	r3, r3, #24
 8003e12:	4973      	ldr	r1, [pc, #460]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003e14:	4313      	orrs	r3, r2
 8003e16:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003e18:	e040      	b.n	8003e9c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	68db      	ldr	r3, [r3, #12]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d023      	beq.n	8003e6a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e22:	4b6f      	ldr	r3, [pc, #444]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a6e      	ldr	r2, [pc, #440]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003e28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e2e:	f7fe fb6d 	bl	800250c <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e34:	e008      	b.n	8003e48 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e36:	f7fe fb69 	bl	800250c <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003e44:	2303      	movs	r3, #3
 8003e46:	e25b      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003e48:	4b65      	ldr	r3, [pc, #404]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0f0      	beq.n	8003e36 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e54:	4b62      	ldr	r3, [pc, #392]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	061b      	lsls	r3, r3, #24
 8003e62:	495f      	ldr	r1, [pc, #380]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003e64:	4313      	orrs	r3, r2
 8003e66:	604b      	str	r3, [r1, #4]
 8003e68:	e018      	b.n	8003e9c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e6a:	4b5d      	ldr	r3, [pc, #372]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	4a5c      	ldr	r2, [pc, #368]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003e70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e74:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e76:	f7fe fb49 	bl	800250c <HAL_GetTick>
 8003e7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e7c:	e008      	b.n	8003e90 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e7e:	f7fe fb45 	bl	800250c <HAL_GetTick>
 8003e82:	4602      	mov	r2, r0
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	1ad3      	subs	r3, r2, r3
 8003e88:	2b02      	cmp	r3, #2
 8003e8a:	d901      	bls.n	8003e90 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003e8c:	2303      	movs	r3, #3
 8003e8e:	e237      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003e90:	4b53      	ldr	r3, [pc, #332]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d1f0      	bne.n	8003e7e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0308 	and.w	r3, r3, #8
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d03c      	beq.n	8003f22 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	695b      	ldr	r3, [r3, #20]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d01c      	beq.n	8003eea <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003eb0:	4b4b      	ldr	r3, [pc, #300]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003eb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003eb6:	4a4a      	ldr	r2, [pc, #296]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003eb8:	f043 0301 	orr.w	r3, r3, #1
 8003ebc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ec0:	f7fe fb24 	bl	800250c <HAL_GetTick>
 8003ec4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003ec6:	e008      	b.n	8003eda <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ec8:	f7fe fb20 	bl	800250c <HAL_GetTick>
 8003ecc:	4602      	mov	r2, r0
 8003ece:	693b      	ldr	r3, [r7, #16]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	2b02      	cmp	r3, #2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e212      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003eda:	4b41      	ldr	r3, [pc, #260]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003edc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d0ef      	beq.n	8003ec8 <HAL_RCC_OscConfig+0x3ec>
 8003ee8:	e01b      	b.n	8003f22 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003eea:	4b3d      	ldr	r3, [pc, #244]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003eec:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ef0:	4a3b      	ldr	r2, [pc, #236]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003ef2:	f023 0301 	bic.w	r3, r3, #1
 8003ef6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003efa:	f7fe fb07 	bl	800250c <HAL_GetTick>
 8003efe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f00:	e008      	b.n	8003f14 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f02:	f7fe fb03 	bl	800250c <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	2b02      	cmp	r3, #2
 8003f0e:	d901      	bls.n	8003f14 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003f10:	2303      	movs	r3, #3
 8003f12:	e1f5      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003f14:	4b32      	ldr	r3, [pc, #200]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003f16:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f1a:	f003 0302 	and.w	r3, r3, #2
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d1ef      	bne.n	8003f02 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 0304 	and.w	r3, r3, #4
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	f000 80a6 	beq.w	800407c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f30:	2300      	movs	r3, #0
 8003f32:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003f34:	4b2a      	ldr	r3, [pc, #168]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003f36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f38:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d10d      	bne.n	8003f5c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f40:	4b27      	ldr	r3, [pc, #156]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f44:	4a26      	ldr	r2, [pc, #152]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003f46:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f4a:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f4c:	4b24      	ldr	r3, [pc, #144]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003f4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f50:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f54:	60bb      	str	r3, [r7, #8]
 8003f56:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f58:	2301      	movs	r3, #1
 8003f5a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f5c:	4b21      	ldr	r3, [pc, #132]	@ (8003fe4 <HAL_RCC_OscConfig+0x508>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d118      	bne.n	8003f9a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003f68:	4b1e      	ldr	r3, [pc, #120]	@ (8003fe4 <HAL_RCC_OscConfig+0x508>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a1d      	ldr	r2, [pc, #116]	@ (8003fe4 <HAL_RCC_OscConfig+0x508>)
 8003f6e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f72:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f74:	f7fe faca 	bl	800250c <HAL_GetTick>
 8003f78:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f7a:	e008      	b.n	8003f8e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f7c:	f7fe fac6 	bl	800250c <HAL_GetTick>
 8003f80:	4602      	mov	r2, r0
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	1ad3      	subs	r3, r2, r3
 8003f86:	2b02      	cmp	r3, #2
 8003f88:	d901      	bls.n	8003f8e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8003f8a:	2303      	movs	r3, #3
 8003f8c:	e1b8      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003f8e:	4b15      	ldr	r3, [pc, #84]	@ (8003fe4 <HAL_RCC_OscConfig+0x508>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d0f0      	beq.n	8003f7c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	689b      	ldr	r3, [r3, #8]
 8003f9e:	2b01      	cmp	r3, #1
 8003fa0:	d108      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x4d8>
 8003fa2:	4b0f      	ldr	r3, [pc, #60]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003fa4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fa8:	4a0d      	ldr	r2, [pc, #52]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003faa:	f043 0301 	orr.w	r3, r3, #1
 8003fae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fb2:	e029      	b.n	8004008 <HAL_RCC_OscConfig+0x52c>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	2b05      	cmp	r3, #5
 8003fba:	d115      	bne.n	8003fe8 <HAL_RCC_OscConfig+0x50c>
 8003fbc:	4b08      	ldr	r3, [pc, #32]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003fbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fc2:	4a07      	ldr	r2, [pc, #28]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003fc4:	f043 0304 	orr.w	r3, r3, #4
 8003fc8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fcc:	4b04      	ldr	r3, [pc, #16]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003fce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fd2:	4a03      	ldr	r2, [pc, #12]	@ (8003fe0 <HAL_RCC_OscConfig+0x504>)
 8003fd4:	f043 0301 	orr.w	r3, r3, #1
 8003fd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003fdc:	e014      	b.n	8004008 <HAL_RCC_OscConfig+0x52c>
 8003fde:	bf00      	nop
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	40007000 	.word	0x40007000
 8003fe8:	4b9d      	ldr	r3, [pc, #628]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8003fea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003fee:	4a9c      	ldr	r2, [pc, #624]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8003ff0:	f023 0301 	bic.w	r3, r3, #1
 8003ff4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003ff8:	4b99      	ldr	r3, [pc, #612]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8003ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ffe:	4a98      	ldr	r2, [pc, #608]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8004000:	f023 0304 	bic.w	r3, r3, #4
 8004004:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	689b      	ldr	r3, [r3, #8]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d016      	beq.n	800403e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004010:	f7fe fa7c 	bl	800250c <HAL_GetTick>
 8004014:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004016:	e00a      	b.n	800402e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004018:	f7fe fa78 	bl	800250c <HAL_GetTick>
 800401c:	4602      	mov	r2, r0
 800401e:	693b      	ldr	r3, [r7, #16]
 8004020:	1ad3      	subs	r3, r2, r3
 8004022:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004026:	4293      	cmp	r3, r2
 8004028:	d901      	bls.n	800402e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 800402a:	2303      	movs	r3, #3
 800402c:	e168      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800402e:	4b8c      	ldr	r3, [pc, #560]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8004030:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004034:	f003 0302 	and.w	r3, r3, #2
 8004038:	2b00      	cmp	r3, #0
 800403a:	d0ed      	beq.n	8004018 <HAL_RCC_OscConfig+0x53c>
 800403c:	e015      	b.n	800406a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800403e:	f7fe fa65 	bl	800250c <HAL_GetTick>
 8004042:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004044:	e00a      	b.n	800405c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004046:	f7fe fa61 	bl	800250c <HAL_GetTick>
 800404a:	4602      	mov	r2, r0
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	1ad3      	subs	r3, r2, r3
 8004050:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004054:	4293      	cmp	r3, r2
 8004056:	d901      	bls.n	800405c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004058:	2303      	movs	r3, #3
 800405a:	e151      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800405c:	4b80      	ldr	r3, [pc, #512]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 800405e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d1ed      	bne.n	8004046 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800406a:	7ffb      	ldrb	r3, [r7, #31]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d105      	bne.n	800407c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004070:	4b7b      	ldr	r3, [pc, #492]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8004072:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004074:	4a7a      	ldr	r2, [pc, #488]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8004076:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800407a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0320 	and.w	r3, r3, #32
 8004084:	2b00      	cmp	r3, #0
 8004086:	d03c      	beq.n	8004102 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800408c:	2b00      	cmp	r3, #0
 800408e:	d01c      	beq.n	80040ca <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004090:	4b73      	ldr	r3, [pc, #460]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8004092:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004096:	4a72      	ldr	r2, [pc, #456]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8004098:	f043 0301 	orr.w	r3, r3, #1
 800409c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040a0:	f7fe fa34 	bl	800250c <HAL_GetTick>
 80040a4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040a6:	e008      	b.n	80040ba <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040a8:	f7fe fa30 	bl	800250c <HAL_GetTick>
 80040ac:	4602      	mov	r2, r0
 80040ae:	693b      	ldr	r3, [r7, #16]
 80040b0:	1ad3      	subs	r3, r2, r3
 80040b2:	2b02      	cmp	r3, #2
 80040b4:	d901      	bls.n	80040ba <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80040b6:	2303      	movs	r3, #3
 80040b8:	e122      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80040ba:	4b69      	ldr	r3, [pc, #420]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 80040bc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040c0:	f003 0302 	and.w	r3, r3, #2
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d0ef      	beq.n	80040a8 <HAL_RCC_OscConfig+0x5cc>
 80040c8:	e01b      	b.n	8004102 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80040ca:	4b65      	ldr	r3, [pc, #404]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 80040cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040d0:	4a63      	ldr	r2, [pc, #396]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 80040d2:	f023 0301 	bic.w	r3, r3, #1
 80040d6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040da:	f7fe fa17 	bl	800250c <HAL_GetTick>
 80040de:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80040e0:	e008      	b.n	80040f4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80040e2:	f7fe fa13 	bl	800250c <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	2b02      	cmp	r3, #2
 80040ee:	d901      	bls.n	80040f4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e105      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80040f4:	4b5a      	ldr	r3, [pc, #360]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 80040f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1ef      	bne.n	80040e2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 80f9 	beq.w	80042fe <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004110:	2b02      	cmp	r3, #2
 8004112:	f040 80cf 	bne.w	80042b4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004116:	4b52      	ldr	r3, [pc, #328]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800411c:	697b      	ldr	r3, [r7, #20]
 800411e:	f003 0203 	and.w	r2, r3, #3
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004126:	429a      	cmp	r2, r3
 8004128:	d12c      	bne.n	8004184 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800412a:	697b      	ldr	r3, [r7, #20]
 800412c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004134:	3b01      	subs	r3, #1
 8004136:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004138:	429a      	cmp	r2, r3
 800413a:	d123      	bne.n	8004184 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004146:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004148:	429a      	cmp	r2, r3
 800414a:	d11b      	bne.n	8004184 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800414c:	697b      	ldr	r3, [r7, #20]
 800414e:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004156:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004158:	429a      	cmp	r2, r3
 800415a:	d113      	bne.n	8004184 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800415c:	697b      	ldr	r3, [r7, #20]
 800415e:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004166:	085b      	lsrs	r3, r3, #1
 8004168:	3b01      	subs	r3, #1
 800416a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800416c:	429a      	cmp	r2, r3
 800416e:	d109      	bne.n	8004184 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800417a:	085b      	lsrs	r3, r3, #1
 800417c:	3b01      	subs	r3, #1
 800417e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004180:	429a      	cmp	r2, r3
 8004182:	d071      	beq.n	8004268 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	2b0c      	cmp	r3, #12
 8004188:	d068      	beq.n	800425c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800418a:	4b35      	ldr	r3, [pc, #212]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004192:	2b00      	cmp	r3, #0
 8004194:	d105      	bne.n	80041a2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004196:	4b32      	ldr	r3, [pc, #200]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d001      	beq.n	80041a6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e0ac      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80041a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	4a2d      	ldr	r2, [pc, #180]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 80041ac:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041b0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80041b2:	f7fe f9ab 	bl	800250c <HAL_GetTick>
 80041b6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041b8:	e008      	b.n	80041cc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041ba:	f7fe f9a7 	bl	800250c <HAL_GetTick>
 80041be:	4602      	mov	r2, r0
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	1ad3      	subs	r3, r2, r3
 80041c4:	2b02      	cmp	r3, #2
 80041c6:	d901      	bls.n	80041cc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80041c8:	2303      	movs	r3, #3
 80041ca:	e099      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041cc:	4b24      	ldr	r3, [pc, #144]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d1f0      	bne.n	80041ba <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80041d8:	4b21      	ldr	r3, [pc, #132]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 80041da:	68da      	ldr	r2, [r3, #12]
 80041dc:	4b21      	ldr	r3, [pc, #132]	@ (8004264 <HAL_RCC_OscConfig+0x788>)
 80041de:	4013      	ands	r3, r2
 80041e0:	687a      	ldr	r2, [r7, #4]
 80041e2:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80041e4:	687a      	ldr	r2, [r7, #4]
 80041e6:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80041e8:	3a01      	subs	r2, #1
 80041ea:	0112      	lsls	r2, r2, #4
 80041ec:	4311      	orrs	r1, r2
 80041ee:	687a      	ldr	r2, [r7, #4]
 80041f0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80041f2:	0212      	lsls	r2, r2, #8
 80041f4:	4311      	orrs	r1, r2
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80041fa:	0852      	lsrs	r2, r2, #1
 80041fc:	3a01      	subs	r2, #1
 80041fe:	0552      	lsls	r2, r2, #21
 8004200:	4311      	orrs	r1, r2
 8004202:	687a      	ldr	r2, [r7, #4]
 8004204:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004206:	0852      	lsrs	r2, r2, #1
 8004208:	3a01      	subs	r2, #1
 800420a:	0652      	lsls	r2, r2, #25
 800420c:	4311      	orrs	r1, r2
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004212:	06d2      	lsls	r2, r2, #27
 8004214:	430a      	orrs	r2, r1
 8004216:	4912      	ldr	r1, [pc, #72]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8004218:	4313      	orrs	r3, r2
 800421a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800421c:	4b10      	ldr	r3, [pc, #64]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	4a0f      	ldr	r2, [pc, #60]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8004222:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004226:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004228:	4b0d      	ldr	r3, [pc, #52]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 800422a:	68db      	ldr	r3, [r3, #12]
 800422c:	4a0c      	ldr	r2, [pc, #48]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 800422e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004232:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004234:	f7fe f96a 	bl	800250c <HAL_GetTick>
 8004238:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800423a:	e008      	b.n	800424e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800423c:	f7fe f966 	bl	800250c <HAL_GetTick>
 8004240:	4602      	mov	r2, r0
 8004242:	693b      	ldr	r3, [r7, #16]
 8004244:	1ad3      	subs	r3, r2, r3
 8004246:	2b02      	cmp	r3, #2
 8004248:	d901      	bls.n	800424e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e058      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800424e:	4b04      	ldr	r3, [pc, #16]	@ (8004260 <HAL_RCC_OscConfig+0x784>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d0f0      	beq.n	800423c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800425a:	e050      	b.n	80042fe <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e04f      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
 8004260:	40021000 	.word	0x40021000
 8004264:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004268:	4b27      	ldr	r3, [pc, #156]	@ (8004308 <HAL_RCC_OscConfig+0x82c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004270:	2b00      	cmp	r3, #0
 8004272:	d144      	bne.n	80042fe <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004274:	4b24      	ldr	r3, [pc, #144]	@ (8004308 <HAL_RCC_OscConfig+0x82c>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a23      	ldr	r2, [pc, #140]	@ (8004308 <HAL_RCC_OscConfig+0x82c>)
 800427a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800427e:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004280:	4b21      	ldr	r3, [pc, #132]	@ (8004308 <HAL_RCC_OscConfig+0x82c>)
 8004282:	68db      	ldr	r3, [r3, #12]
 8004284:	4a20      	ldr	r2, [pc, #128]	@ (8004308 <HAL_RCC_OscConfig+0x82c>)
 8004286:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800428a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800428c:	f7fe f93e 	bl	800250c <HAL_GetTick>
 8004290:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004292:	e008      	b.n	80042a6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004294:	f7fe f93a 	bl	800250c <HAL_GetTick>
 8004298:	4602      	mov	r2, r0
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	1ad3      	subs	r3, r2, r3
 800429e:	2b02      	cmp	r3, #2
 80042a0:	d901      	bls.n	80042a6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80042a2:	2303      	movs	r3, #3
 80042a4:	e02c      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042a6:	4b18      	ldr	r3, [pc, #96]	@ (8004308 <HAL_RCC_OscConfig+0x82c>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d0f0      	beq.n	8004294 <HAL_RCC_OscConfig+0x7b8>
 80042b2:	e024      	b.n	80042fe <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	2b0c      	cmp	r3, #12
 80042b8:	d01f      	beq.n	80042fa <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042ba:	4b13      	ldr	r3, [pc, #76]	@ (8004308 <HAL_RCC_OscConfig+0x82c>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a12      	ldr	r2, [pc, #72]	@ (8004308 <HAL_RCC_OscConfig+0x82c>)
 80042c0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80042c4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c6:	f7fe f921 	bl	800250c <HAL_GetTick>
 80042ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042cc:	e008      	b.n	80042e0 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042ce:	f7fe f91d 	bl	800250c <HAL_GetTick>
 80042d2:	4602      	mov	r2, r0
 80042d4:	693b      	ldr	r3, [r7, #16]
 80042d6:	1ad3      	subs	r3, r2, r3
 80042d8:	2b02      	cmp	r3, #2
 80042da:	d901      	bls.n	80042e0 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80042dc:	2303      	movs	r3, #3
 80042de:	e00f      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80042e0:	4b09      	ldr	r3, [pc, #36]	@ (8004308 <HAL_RCC_OscConfig+0x82c>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d1f0      	bne.n	80042ce <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80042ec:	4b06      	ldr	r3, [pc, #24]	@ (8004308 <HAL_RCC_OscConfig+0x82c>)
 80042ee:	68da      	ldr	r2, [r3, #12]
 80042f0:	4905      	ldr	r1, [pc, #20]	@ (8004308 <HAL_RCC_OscConfig+0x82c>)
 80042f2:	4b06      	ldr	r3, [pc, #24]	@ (800430c <HAL_RCC_OscConfig+0x830>)
 80042f4:	4013      	ands	r3, r2
 80042f6:	60cb      	str	r3, [r1, #12]
 80042f8:	e001      	b.n	80042fe <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80042fa:	2301      	movs	r3, #1
 80042fc:	e000      	b.n	8004300 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80042fe:	2300      	movs	r3, #0
}
 8004300:	4618      	mov	r0, r3
 8004302:	3720      	adds	r7, #32
 8004304:	46bd      	mov	sp, r7
 8004306:	bd80      	pop	{r7, pc}
 8004308:	40021000 	.word	0x40021000
 800430c:	feeefffc 	.word	0xfeeefffc

08004310 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b086      	sub	sp, #24
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800431a:	2300      	movs	r3, #0
 800431c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d101      	bne.n	8004328 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e11d      	b.n	8004564 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004328:	4b90      	ldr	r3, [pc, #576]	@ (800456c <HAL_RCC_ClockConfig+0x25c>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f003 030f 	and.w	r3, r3, #15
 8004330:	683a      	ldr	r2, [r7, #0]
 8004332:	429a      	cmp	r2, r3
 8004334:	d910      	bls.n	8004358 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004336:	4b8d      	ldr	r3, [pc, #564]	@ (800456c <HAL_RCC_ClockConfig+0x25c>)
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f023 020f 	bic.w	r2, r3, #15
 800433e:	498b      	ldr	r1, [pc, #556]	@ (800456c <HAL_RCC_ClockConfig+0x25c>)
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	4313      	orrs	r3, r2
 8004344:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004346:	4b89      	ldr	r3, [pc, #548]	@ (800456c <HAL_RCC_ClockConfig+0x25c>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 030f 	and.w	r3, r3, #15
 800434e:	683a      	ldr	r2, [r7, #0]
 8004350:	429a      	cmp	r2, r3
 8004352:	d001      	beq.n	8004358 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004354:	2301      	movs	r3, #1
 8004356:	e105      	b.n	8004564 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f003 0302 	and.w	r3, r3, #2
 8004360:	2b00      	cmp	r3, #0
 8004362:	d010      	beq.n	8004386 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	689a      	ldr	r2, [r3, #8]
 8004368:	4b81      	ldr	r3, [pc, #516]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004370:	429a      	cmp	r2, r3
 8004372:	d908      	bls.n	8004386 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004374:	4b7e      	ldr	r3, [pc, #504]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004376:	689b      	ldr	r3, [r3, #8]
 8004378:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	689b      	ldr	r3, [r3, #8]
 8004380:	497b      	ldr	r1, [pc, #492]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004382:	4313      	orrs	r3, r2
 8004384:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0301 	and.w	r3, r3, #1
 800438e:	2b00      	cmp	r3, #0
 8004390:	d079      	beq.n	8004486 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	685b      	ldr	r3, [r3, #4]
 8004396:	2b03      	cmp	r3, #3
 8004398:	d11e      	bne.n	80043d8 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800439a:	4b75      	ldr	r3, [pc, #468]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80043a6:	2301      	movs	r3, #1
 80043a8:	e0dc      	b.n	8004564 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80043aa:	f000 fa09 	bl	80047c0 <RCC_GetSysClockFreqFromPLLSource>
 80043ae:	4603      	mov	r3, r0
 80043b0:	4a70      	ldr	r2, [pc, #448]	@ (8004574 <HAL_RCC_ClockConfig+0x264>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d946      	bls.n	8004444 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80043b6:	4b6e      	ldr	r3, [pc, #440]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d140      	bne.n	8004444 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80043c2:	4b6b      	ldr	r3, [pc, #428]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 80043c4:	689b      	ldr	r3, [r3, #8]
 80043c6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80043ca:	4a69      	ldr	r2, [pc, #420]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 80043cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80043d0:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80043d2:	2380      	movs	r3, #128	@ 0x80
 80043d4:	617b      	str	r3, [r7, #20]
 80043d6:	e035      	b.n	8004444 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d107      	bne.n	80043f0 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043e0:	4b63      	ldr	r3, [pc, #396]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d115      	bne.n	8004418 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e0b9      	b.n	8004564 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	685b      	ldr	r3, [r3, #4]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d107      	bne.n	8004408 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80043f8:	4b5d      	ldr	r3, [pc, #372]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f003 0302 	and.w	r3, r3, #2
 8004400:	2b00      	cmp	r3, #0
 8004402:	d109      	bne.n	8004418 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004404:	2301      	movs	r3, #1
 8004406:	e0ad      	b.n	8004564 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004408:	4b59      	ldr	r3, [pc, #356]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004410:	2b00      	cmp	r3, #0
 8004412:	d101      	bne.n	8004418 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004414:	2301      	movs	r3, #1
 8004416:	e0a5      	b.n	8004564 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004418:	f000 f8b4 	bl	8004584 <HAL_RCC_GetSysClockFreq>
 800441c:	4603      	mov	r3, r0
 800441e:	4a55      	ldr	r2, [pc, #340]	@ (8004574 <HAL_RCC_ClockConfig+0x264>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d90f      	bls.n	8004444 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004424:	4b52      	ldr	r3, [pc, #328]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004426:	689b      	ldr	r3, [r3, #8]
 8004428:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800442c:	2b00      	cmp	r3, #0
 800442e:	d109      	bne.n	8004444 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004430:	4b4f      	ldr	r3, [pc, #316]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004432:	689b      	ldr	r3, [r3, #8]
 8004434:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004438:	4a4d      	ldr	r2, [pc, #308]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 800443a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800443e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004440:	2380      	movs	r3, #128	@ 0x80
 8004442:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004444:	4b4a      	ldr	r3, [pc, #296]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004446:	689b      	ldr	r3, [r3, #8]
 8004448:	f023 0203 	bic.w	r2, r3, #3
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	685b      	ldr	r3, [r3, #4]
 8004450:	4947      	ldr	r1, [pc, #284]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004452:	4313      	orrs	r3, r2
 8004454:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004456:	f7fe f859 	bl	800250c <HAL_GetTick>
 800445a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800445c:	e00a      	b.n	8004474 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800445e:	f7fe f855 	bl	800250c <HAL_GetTick>
 8004462:	4602      	mov	r2, r0
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	1ad3      	subs	r3, r2, r3
 8004468:	f241 3288 	movw	r2, #5000	@ 0x1388
 800446c:	4293      	cmp	r3, r2
 800446e:	d901      	bls.n	8004474 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004470:	2303      	movs	r3, #3
 8004472:	e077      	b.n	8004564 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004474:	4b3e      	ldr	r3, [pc, #248]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004476:	689b      	ldr	r3, [r3, #8]
 8004478:	f003 020c 	and.w	r2, r3, #12
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	685b      	ldr	r3, [r3, #4]
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	429a      	cmp	r2, r3
 8004484:	d1eb      	bne.n	800445e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004486:	697b      	ldr	r3, [r7, #20]
 8004488:	2b80      	cmp	r3, #128	@ 0x80
 800448a:	d105      	bne.n	8004498 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800448c:	4b38      	ldr	r3, [pc, #224]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	4a37      	ldr	r2, [pc, #220]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004492:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004496:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d010      	beq.n	80044c6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	689a      	ldr	r2, [r3, #8]
 80044a8:	4b31      	ldr	r3, [pc, #196]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d208      	bcs.n	80044c6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044b4:	4b2e      	ldr	r3, [pc, #184]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 80044b6:	689b      	ldr	r3, [r3, #8]
 80044b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	492b      	ldr	r1, [pc, #172]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 80044c2:	4313      	orrs	r3, r2
 80044c4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80044c6:	4b29      	ldr	r3, [pc, #164]	@ (800456c <HAL_RCC_ClockConfig+0x25c>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 030f 	and.w	r3, r3, #15
 80044ce:	683a      	ldr	r2, [r7, #0]
 80044d0:	429a      	cmp	r2, r3
 80044d2:	d210      	bcs.n	80044f6 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044d4:	4b25      	ldr	r3, [pc, #148]	@ (800456c <HAL_RCC_ClockConfig+0x25c>)
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f023 020f 	bic.w	r2, r3, #15
 80044dc:	4923      	ldr	r1, [pc, #140]	@ (800456c <HAL_RCC_ClockConfig+0x25c>)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	4313      	orrs	r3, r2
 80044e2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044e4:	4b21      	ldr	r3, [pc, #132]	@ (800456c <HAL_RCC_ClockConfig+0x25c>)
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f003 030f 	and.w	r3, r3, #15
 80044ec:	683a      	ldr	r2, [r7, #0]
 80044ee:	429a      	cmp	r2, r3
 80044f0:	d001      	beq.n	80044f6 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e036      	b.n	8004564 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f003 0304 	and.w	r3, r3, #4
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d008      	beq.n	8004514 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004502:	4b1b      	ldr	r3, [pc, #108]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	4918      	ldr	r1, [pc, #96]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004510:	4313      	orrs	r3, r2
 8004512:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f003 0308 	and.w	r3, r3, #8
 800451c:	2b00      	cmp	r3, #0
 800451e:	d009      	beq.n	8004534 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004520:	4b13      	ldr	r3, [pc, #76]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	691b      	ldr	r3, [r3, #16]
 800452c:	00db      	lsls	r3, r3, #3
 800452e:	4910      	ldr	r1, [pc, #64]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 8004530:	4313      	orrs	r3, r2
 8004532:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004534:	f000 f826 	bl	8004584 <HAL_RCC_GetSysClockFreq>
 8004538:	4602      	mov	r2, r0
 800453a:	4b0d      	ldr	r3, [pc, #52]	@ (8004570 <HAL_RCC_ClockConfig+0x260>)
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	091b      	lsrs	r3, r3, #4
 8004540:	f003 030f 	and.w	r3, r3, #15
 8004544:	490c      	ldr	r1, [pc, #48]	@ (8004578 <HAL_RCC_ClockConfig+0x268>)
 8004546:	5ccb      	ldrb	r3, [r1, r3]
 8004548:	f003 031f 	and.w	r3, r3, #31
 800454c:	fa22 f303 	lsr.w	r3, r2, r3
 8004550:	4a0a      	ldr	r2, [pc, #40]	@ (800457c <HAL_RCC_ClockConfig+0x26c>)
 8004552:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004554:	4b0a      	ldr	r3, [pc, #40]	@ (8004580 <HAL_RCC_ClockConfig+0x270>)
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	4618      	mov	r0, r3
 800455a:	f7fd ff87 	bl	800246c <HAL_InitTick>
 800455e:	4603      	mov	r3, r0
 8004560:	73fb      	strb	r3, [r7, #15]

  return status;
 8004562:	7bfb      	ldrb	r3, [r7, #15]
}
 8004564:	4618      	mov	r0, r3
 8004566:	3718      	adds	r7, #24
 8004568:	46bd      	mov	sp, r7
 800456a:	bd80      	pop	{r7, pc}
 800456c:	40022000 	.word	0x40022000
 8004570:	40021000 	.word	0x40021000
 8004574:	04c4b400 	.word	0x04c4b400
 8004578:	08009718 	.word	0x08009718
 800457c:	20000000 	.word	0x20000000
 8004580:	20000084 	.word	0x20000084

08004584 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004584:	b480      	push	{r7}
 8004586:	b089      	sub	sp, #36	@ 0x24
 8004588:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800458a:	2300      	movs	r3, #0
 800458c:	61fb      	str	r3, [r7, #28]
 800458e:	2300      	movs	r3, #0
 8004590:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004592:	4b3e      	ldr	r3, [pc, #248]	@ (800468c <HAL_RCC_GetSysClockFreq+0x108>)
 8004594:	689b      	ldr	r3, [r3, #8]
 8004596:	f003 030c 	and.w	r3, r3, #12
 800459a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800459c:	4b3b      	ldr	r3, [pc, #236]	@ (800468c <HAL_RCC_GetSysClockFreq+0x108>)
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	f003 0303 	and.w	r3, r3, #3
 80045a4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d005      	beq.n	80045b8 <HAL_RCC_GetSysClockFreq+0x34>
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	2b0c      	cmp	r3, #12
 80045b0:	d121      	bne.n	80045f6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2b01      	cmp	r3, #1
 80045b6:	d11e      	bne.n	80045f6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80045b8:	4b34      	ldr	r3, [pc, #208]	@ (800468c <HAL_RCC_GetSysClockFreq+0x108>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f003 0308 	and.w	r3, r3, #8
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d107      	bne.n	80045d4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80045c4:	4b31      	ldr	r3, [pc, #196]	@ (800468c <HAL_RCC_GetSysClockFreq+0x108>)
 80045c6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80045ca:	0a1b      	lsrs	r3, r3, #8
 80045cc:	f003 030f 	and.w	r3, r3, #15
 80045d0:	61fb      	str	r3, [r7, #28]
 80045d2:	e005      	b.n	80045e0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80045d4:	4b2d      	ldr	r3, [pc, #180]	@ (800468c <HAL_RCC_GetSysClockFreq+0x108>)
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	091b      	lsrs	r3, r3, #4
 80045da:	f003 030f 	and.w	r3, r3, #15
 80045de:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80045e0:	4a2b      	ldr	r2, [pc, #172]	@ (8004690 <HAL_RCC_GetSysClockFreq+0x10c>)
 80045e2:	69fb      	ldr	r3, [r7, #28]
 80045e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045e8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045ea:	693b      	ldr	r3, [r7, #16]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d10d      	bne.n	800460c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80045f0:	69fb      	ldr	r3, [r7, #28]
 80045f2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045f4:	e00a      	b.n	800460c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80045f6:	693b      	ldr	r3, [r7, #16]
 80045f8:	2b04      	cmp	r3, #4
 80045fa:	d102      	bne.n	8004602 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80045fc:	4b25      	ldr	r3, [pc, #148]	@ (8004694 <HAL_RCC_GetSysClockFreq+0x110>)
 80045fe:	61bb      	str	r3, [r7, #24]
 8004600:	e004      	b.n	800460c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	2b08      	cmp	r3, #8
 8004606:	d101      	bne.n	800460c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004608:	4b23      	ldr	r3, [pc, #140]	@ (8004698 <HAL_RCC_GetSysClockFreq+0x114>)
 800460a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800460c:	693b      	ldr	r3, [r7, #16]
 800460e:	2b0c      	cmp	r3, #12
 8004610:	d134      	bne.n	800467c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004612:	4b1e      	ldr	r3, [pc, #120]	@ (800468c <HAL_RCC_GetSysClockFreq+0x108>)
 8004614:	68db      	ldr	r3, [r3, #12]
 8004616:	f003 0303 	and.w	r3, r3, #3
 800461a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	2b02      	cmp	r3, #2
 8004620:	d003      	beq.n	800462a <HAL_RCC_GetSysClockFreq+0xa6>
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	2b03      	cmp	r3, #3
 8004626:	d003      	beq.n	8004630 <HAL_RCC_GetSysClockFreq+0xac>
 8004628:	e005      	b.n	8004636 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800462a:	4b1a      	ldr	r3, [pc, #104]	@ (8004694 <HAL_RCC_GetSysClockFreq+0x110>)
 800462c:	617b      	str	r3, [r7, #20]
      break;
 800462e:	e005      	b.n	800463c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004630:	4b19      	ldr	r3, [pc, #100]	@ (8004698 <HAL_RCC_GetSysClockFreq+0x114>)
 8004632:	617b      	str	r3, [r7, #20]
      break;
 8004634:	e002      	b.n	800463c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	617b      	str	r3, [r7, #20]
      break;
 800463a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800463c:	4b13      	ldr	r3, [pc, #76]	@ (800468c <HAL_RCC_GetSysClockFreq+0x108>)
 800463e:	68db      	ldr	r3, [r3, #12]
 8004640:	091b      	lsrs	r3, r3, #4
 8004642:	f003 030f 	and.w	r3, r3, #15
 8004646:	3301      	adds	r3, #1
 8004648:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800464a:	4b10      	ldr	r3, [pc, #64]	@ (800468c <HAL_RCC_GetSysClockFreq+0x108>)
 800464c:	68db      	ldr	r3, [r3, #12]
 800464e:	0a1b      	lsrs	r3, r3, #8
 8004650:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004654:	697a      	ldr	r2, [r7, #20]
 8004656:	fb03 f202 	mul.w	r2, r3, r2
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004660:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004662:	4b0a      	ldr	r3, [pc, #40]	@ (800468c <HAL_RCC_GetSysClockFreq+0x108>)
 8004664:	68db      	ldr	r3, [r3, #12]
 8004666:	0e5b      	lsrs	r3, r3, #25
 8004668:	f003 0303 	and.w	r3, r3, #3
 800466c:	3301      	adds	r3, #1
 800466e:	005b      	lsls	r3, r3, #1
 8004670:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004672:	697a      	ldr	r2, [r7, #20]
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	fbb2 f3f3 	udiv	r3, r2, r3
 800467a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800467c:	69bb      	ldr	r3, [r7, #24]
}
 800467e:	4618      	mov	r0, r3
 8004680:	3724      	adds	r7, #36	@ 0x24
 8004682:	46bd      	mov	sp, r7
 8004684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004688:	4770      	bx	lr
 800468a:	bf00      	nop
 800468c:	40021000 	.word	0x40021000
 8004690:	08009730 	.word	0x08009730
 8004694:	00f42400 	.word	0x00f42400
 8004698:	007a1200 	.word	0x007a1200

0800469c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800469c:	b480      	push	{r7}
 800469e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80046a0:	4b03      	ldr	r3, [pc, #12]	@ (80046b0 <HAL_RCC_GetHCLKFreq+0x14>)
 80046a2:	681b      	ldr	r3, [r3, #0]
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	46bd      	mov	sp, r7
 80046a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ac:	4770      	bx	lr
 80046ae:	bf00      	nop
 80046b0:	20000000 	.word	0x20000000

080046b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80046b4:	b580      	push	{r7, lr}
 80046b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80046b8:	f7ff fff0 	bl	800469c <HAL_RCC_GetHCLKFreq>
 80046bc:	4602      	mov	r2, r0
 80046be:	4b06      	ldr	r3, [pc, #24]	@ (80046d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046c0:	689b      	ldr	r3, [r3, #8]
 80046c2:	0a1b      	lsrs	r3, r3, #8
 80046c4:	f003 0307 	and.w	r3, r3, #7
 80046c8:	4904      	ldr	r1, [pc, #16]	@ (80046dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80046ca:	5ccb      	ldrb	r3, [r1, r3]
 80046cc:	f003 031f 	and.w	r3, r3, #31
 80046d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	40021000 	.word	0x40021000
 80046dc:	08009728 	.word	0x08009728

080046e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046e0:	b580      	push	{r7, lr}
 80046e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80046e4:	f7ff ffda 	bl	800469c <HAL_RCC_GetHCLKFreq>
 80046e8:	4602      	mov	r2, r0
 80046ea:	4b06      	ldr	r3, [pc, #24]	@ (8004704 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046ec:	689b      	ldr	r3, [r3, #8]
 80046ee:	0adb      	lsrs	r3, r3, #11
 80046f0:	f003 0307 	and.w	r3, r3, #7
 80046f4:	4904      	ldr	r1, [pc, #16]	@ (8004708 <HAL_RCC_GetPCLK2Freq+0x28>)
 80046f6:	5ccb      	ldrb	r3, [r1, r3]
 80046f8:	f003 031f 	and.w	r3, r3, #31
 80046fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004700:	4618      	mov	r0, r3
 8004702:	bd80      	pop	{r7, pc}
 8004704:	40021000 	.word	0x40021000
 8004708:	08009728 	.word	0x08009728

0800470c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b086      	sub	sp, #24
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004714:	2300      	movs	r3, #0
 8004716:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004718:	4b27      	ldr	r3, [pc, #156]	@ (80047b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800471a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800471c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004720:	2b00      	cmp	r3, #0
 8004722:	d003      	beq.n	800472c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004724:	f7ff f916 	bl	8003954 <HAL_PWREx_GetVoltageRange>
 8004728:	6178      	str	r0, [r7, #20]
 800472a:	e014      	b.n	8004756 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800472c:	4b22      	ldr	r3, [pc, #136]	@ (80047b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800472e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004730:	4a21      	ldr	r2, [pc, #132]	@ (80047b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004732:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004736:	6593      	str	r3, [r2, #88]	@ 0x58
 8004738:	4b1f      	ldr	r3, [pc, #124]	@ (80047b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800473a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800473c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004740:	60fb      	str	r3, [r7, #12]
 8004742:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004744:	f7ff f906 	bl	8003954 <HAL_PWREx_GetVoltageRange>
 8004748:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800474a:	4b1b      	ldr	r3, [pc, #108]	@ (80047b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800474c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800474e:	4a1a      	ldr	r2, [pc, #104]	@ (80047b8 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004750:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004754:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004756:	697b      	ldr	r3, [r7, #20]
 8004758:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800475c:	d10b      	bne.n	8004776 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2b80      	cmp	r3, #128	@ 0x80
 8004762:	d913      	bls.n	800478c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2ba0      	cmp	r3, #160	@ 0xa0
 8004768:	d902      	bls.n	8004770 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800476a:	2302      	movs	r3, #2
 800476c:	613b      	str	r3, [r7, #16]
 800476e:	e00d      	b.n	800478c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004770:	2301      	movs	r3, #1
 8004772:	613b      	str	r3, [r7, #16]
 8004774:	e00a      	b.n	800478c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2b7f      	cmp	r3, #127	@ 0x7f
 800477a:	d902      	bls.n	8004782 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800477c:	2302      	movs	r3, #2
 800477e:	613b      	str	r3, [r7, #16]
 8004780:	e004      	b.n	800478c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	2b70      	cmp	r3, #112	@ 0x70
 8004786:	d101      	bne.n	800478c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004788:	2301      	movs	r3, #1
 800478a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800478c:	4b0b      	ldr	r3, [pc, #44]	@ (80047bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f023 020f 	bic.w	r2, r3, #15
 8004794:	4909      	ldr	r1, [pc, #36]	@ (80047bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	4313      	orrs	r3, r2
 800479a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800479c:	4b07      	ldr	r3, [pc, #28]	@ (80047bc <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f003 030f 	and.w	r3, r3, #15
 80047a4:	693a      	ldr	r2, [r7, #16]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d001      	beq.n	80047ae <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80047aa:	2301      	movs	r3, #1
 80047ac:	e000      	b.n	80047b0 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80047ae:	2300      	movs	r3, #0
}
 80047b0:	4618      	mov	r0, r3
 80047b2:	3718      	adds	r7, #24
 80047b4:	46bd      	mov	sp, r7
 80047b6:	bd80      	pop	{r7, pc}
 80047b8:	40021000 	.word	0x40021000
 80047bc:	40022000 	.word	0x40022000

080047c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b087      	sub	sp, #28
 80047c4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80047c6:	4b2d      	ldr	r3, [pc, #180]	@ (800487c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	f003 0303 	and.w	r3, r3, #3
 80047ce:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	2b03      	cmp	r3, #3
 80047d4:	d00b      	beq.n	80047ee <RCC_GetSysClockFreqFromPLLSource+0x2e>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	2b03      	cmp	r3, #3
 80047da:	d825      	bhi.n	8004828 <RCC_GetSysClockFreqFromPLLSource+0x68>
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2b01      	cmp	r3, #1
 80047e0:	d008      	beq.n	80047f4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d11f      	bne.n	8004828 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80047e8:	4b25      	ldr	r3, [pc, #148]	@ (8004880 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80047ea:	613b      	str	r3, [r7, #16]
    break;
 80047ec:	e01f      	b.n	800482e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80047ee:	4b25      	ldr	r3, [pc, #148]	@ (8004884 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80047f0:	613b      	str	r3, [r7, #16]
    break;
 80047f2:	e01c      	b.n	800482e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80047f4:	4b21      	ldr	r3, [pc, #132]	@ (800487c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 0308 	and.w	r3, r3, #8
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d107      	bne.n	8004810 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004800:	4b1e      	ldr	r3, [pc, #120]	@ (800487c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004802:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004806:	0a1b      	lsrs	r3, r3, #8
 8004808:	f003 030f 	and.w	r3, r3, #15
 800480c:	617b      	str	r3, [r7, #20]
 800480e:	e005      	b.n	800481c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004810:	4b1a      	ldr	r3, [pc, #104]	@ (800487c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	091b      	lsrs	r3, r3, #4
 8004816:	f003 030f 	and.w	r3, r3, #15
 800481a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 800481c:	4a1a      	ldr	r2, [pc, #104]	@ (8004888 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004824:	613b      	str	r3, [r7, #16]
    break;
 8004826:	e002      	b.n	800482e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004828:	2300      	movs	r3, #0
 800482a:	613b      	str	r3, [r7, #16]
    break;
 800482c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800482e:	4b13      	ldr	r3, [pc, #76]	@ (800487c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	091b      	lsrs	r3, r3, #4
 8004834:	f003 030f 	and.w	r3, r3, #15
 8004838:	3301      	adds	r3, #1
 800483a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800483c:	4b0f      	ldr	r3, [pc, #60]	@ (800487c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800483e:	68db      	ldr	r3, [r3, #12]
 8004840:	0a1b      	lsrs	r3, r3, #8
 8004842:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	fb03 f202 	mul.w	r2, r3, r2
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004852:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004854:	4b09      	ldr	r3, [pc, #36]	@ (800487c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004856:	68db      	ldr	r3, [r3, #12]
 8004858:	0e5b      	lsrs	r3, r3, #25
 800485a:	f003 0303 	and.w	r3, r3, #3
 800485e:	3301      	adds	r3, #1
 8004860:	005b      	lsls	r3, r3, #1
 8004862:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004864:	693a      	ldr	r2, [r7, #16]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	fbb2 f3f3 	udiv	r3, r2, r3
 800486c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800486e:	683b      	ldr	r3, [r7, #0]
}
 8004870:	4618      	mov	r0, r3
 8004872:	371c      	adds	r7, #28
 8004874:	46bd      	mov	sp, r7
 8004876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487a:	4770      	bx	lr
 800487c:	40021000 	.word	0x40021000
 8004880:	00f42400 	.word	0x00f42400
 8004884:	007a1200 	.word	0x007a1200
 8004888:	08009730 	.word	0x08009730

0800488c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	b086      	sub	sp, #24
 8004890:	af00      	add	r7, sp, #0
 8004892:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004894:	2300      	movs	r3, #0
 8004896:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004898:	2300      	movs	r3, #0
 800489a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d040      	beq.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80048ac:	2b80      	cmp	r3, #128	@ 0x80
 80048ae:	d02a      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80048b0:	2b80      	cmp	r3, #128	@ 0x80
 80048b2:	d825      	bhi.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80048b4:	2b60      	cmp	r3, #96	@ 0x60
 80048b6:	d026      	beq.n	8004906 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80048b8:	2b60      	cmp	r3, #96	@ 0x60
 80048ba:	d821      	bhi.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80048bc:	2b40      	cmp	r3, #64	@ 0x40
 80048be:	d006      	beq.n	80048ce <HAL_RCCEx_PeriphCLKConfig+0x42>
 80048c0:	2b40      	cmp	r3, #64	@ 0x40
 80048c2:	d81d      	bhi.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d009      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0x50>
 80048c8:	2b20      	cmp	r3, #32
 80048ca:	d010      	beq.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x62>
 80048cc:	e018      	b.n	8004900 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80048ce:	4b89      	ldr	r3, [pc, #548]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	4a88      	ldr	r2, [pc, #544]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80048d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048d8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048da:	e015      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	3304      	adds	r3, #4
 80048e0:	2100      	movs	r1, #0
 80048e2:	4618      	mov	r0, r3
 80048e4:	f000 fb02 	bl	8004eec <RCCEx_PLLSAI1_Config>
 80048e8:	4603      	mov	r3, r0
 80048ea:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048ec:	e00c      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	3320      	adds	r3, #32
 80048f2:	2100      	movs	r1, #0
 80048f4:	4618      	mov	r0, r3
 80048f6:	f000 fbed 	bl	80050d4 <RCCEx_PLLSAI2_Config>
 80048fa:	4603      	mov	r3, r0
 80048fc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80048fe:	e003      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	74fb      	strb	r3, [r7, #19]
      break;
 8004904:	e000      	b.n	8004908 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004906:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004908:	7cfb      	ldrb	r3, [r7, #19]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d10b      	bne.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800490e:	4b79      	ldr	r3, [pc, #484]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004910:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004914:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800491c:	4975      	ldr	r1, [pc, #468]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800491e:	4313      	orrs	r3, r2
 8004920:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8004924:	e001      	b.n	800492a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004926:	7cfb      	ldrb	r3, [r7, #19]
 8004928:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004932:	2b00      	cmp	r3, #0
 8004934:	d047      	beq.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800493a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800493e:	d030      	beq.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004940:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004944:	d82a      	bhi.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004946:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800494a:	d02a      	beq.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0x116>
 800494c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004950:	d824      	bhi.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004952:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004956:	d008      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004958:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800495c:	d81e      	bhi.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x110>
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00a      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004962:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004966:	d010      	beq.n	800498a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004968:	e018      	b.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800496a:	4b62      	ldr	r3, [pc, #392]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800496c:	68db      	ldr	r3, [r3, #12]
 800496e:	4a61      	ldr	r2, [pc, #388]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004970:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004974:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004976:	e015      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	3304      	adds	r3, #4
 800497c:	2100      	movs	r1, #0
 800497e:	4618      	mov	r0, r3
 8004980:	f000 fab4 	bl	8004eec <RCCEx_PLLSAI1_Config>
 8004984:	4603      	mov	r3, r0
 8004986:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004988:	e00c      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	3320      	adds	r3, #32
 800498e:	2100      	movs	r1, #0
 8004990:	4618      	mov	r0, r3
 8004992:	f000 fb9f 	bl	80050d4 <RCCEx_PLLSAI2_Config>
 8004996:	4603      	mov	r3, r0
 8004998:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800499a:	e003      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	74fb      	strb	r3, [r7, #19]
      break;
 80049a0:	e000      	b.n	80049a4 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80049a2:	bf00      	nop
    }

    if(ret == HAL_OK)
 80049a4:	7cfb      	ldrb	r3, [r7, #19]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d10b      	bne.n	80049c2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80049aa:	4b52      	ldr	r3, [pc, #328]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80049b0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80049b8:	494e      	ldr	r1, [pc, #312]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049ba:	4313      	orrs	r3, r2
 80049bc:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80049c0:	e001      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049c2:	7cfb      	ldrb	r3, [r7, #19]
 80049c4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	f000 809f 	beq.w	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80049d4:	2300      	movs	r3, #0
 80049d6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80049d8:	4b46      	ldr	r3, [pc, #280]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d101      	bne.n	80049e8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 80049e4:	2301      	movs	r3, #1
 80049e6:	e000      	b.n	80049ea <HAL_RCCEx_PeriphCLKConfig+0x15e>
 80049e8:	2300      	movs	r3, #0
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d00d      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049ee:	4b41      	ldr	r3, [pc, #260]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049f2:	4a40      	ldr	r2, [pc, #256]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80049f8:	6593      	str	r3, [r2, #88]	@ 0x58
 80049fa:	4b3e      	ldr	r3, [pc, #248]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80049fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049fe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004a02:	60bb      	str	r3, [r7, #8]
 8004a04:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004a06:	2301      	movs	r3, #1
 8004a08:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004a0a:	4b3b      	ldr	r3, [pc, #236]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	4a3a      	ldr	r2, [pc, #232]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004a10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004a14:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004a16:	f7fd fd79 	bl	800250c <HAL_GetTick>
 8004a1a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a1c:	e009      	b.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004a1e:	f7fd fd75 	bl	800250c <HAL_GetTick>
 8004a22:	4602      	mov	r2, r0
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	2b02      	cmp	r3, #2
 8004a2a:	d902      	bls.n	8004a32 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004a2c:	2303      	movs	r3, #3
 8004a2e:	74fb      	strb	r3, [r7, #19]
        break;
 8004a30:	e005      	b.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004a32:	4b31      	ldr	r3, [pc, #196]	@ (8004af8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d0ef      	beq.n	8004a1e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004a3e:	7cfb      	ldrb	r3, [r7, #19]
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d15b      	bne.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004a44:	4b2b      	ldr	r3, [pc, #172]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a4a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004a4e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004a50:	697b      	ldr	r3, [r7, #20]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d01f      	beq.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a5c:	697a      	ldr	r2, [r7, #20]
 8004a5e:	429a      	cmp	r2, r3
 8004a60:	d019      	beq.n	8004a96 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004a62:	4b24      	ldr	r3, [pc, #144]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a68:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a6c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004a6e:	4b21      	ldr	r3, [pc, #132]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a74:	4a1f      	ldr	r2, [pc, #124]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a76:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004a7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004a7e:	4b1d      	ldr	r3, [pc, #116]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004a84:	4a1b      	ldr	r2, [pc, #108]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a86:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004a8a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004a8e:	4a19      	ldr	r2, [pc, #100]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004a90:	697b      	ldr	r3, [r7, #20]
 8004a92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	f003 0301 	and.w	r3, r3, #1
 8004a9c:	2b00      	cmp	r3, #0
 8004a9e:	d016      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa0:	f7fd fd34 	bl	800250c <HAL_GetTick>
 8004aa4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004aa6:	e00b      	b.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004aa8:	f7fd fd30 	bl	800250c <HAL_GetTick>
 8004aac:	4602      	mov	r2, r0
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	1ad3      	subs	r3, r2, r3
 8004ab2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d902      	bls.n	8004ac0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	74fb      	strb	r3, [r7, #19]
            break;
 8004abe:	e006      	b.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ac0:	4b0c      	ldr	r3, [pc, #48]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ac6:	f003 0302 	and.w	r3, r3, #2
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d0ec      	beq.n	8004aa8 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004ace:	7cfb      	ldrb	r3, [r7, #19]
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d10c      	bne.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004ad4:	4b07      	ldr	r3, [pc, #28]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ad6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ada:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004ae4:	4903      	ldr	r1, [pc, #12]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ae6:	4313      	orrs	r3, r2
 8004ae8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004aec:	e008      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004aee:	7cfb      	ldrb	r3, [r7, #19]
 8004af0:	74bb      	strb	r3, [r7, #18]
 8004af2:	e005      	b.n	8004b00 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004af4:	40021000 	.word	0x40021000
 8004af8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004afc:	7cfb      	ldrb	r3, [r7, #19]
 8004afe:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004b00:	7c7b      	ldrb	r3, [r7, #17]
 8004b02:	2b01      	cmp	r3, #1
 8004b04:	d105      	bne.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004b06:	4ba0      	ldr	r3, [pc, #640]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b0a:	4a9f      	ldr	r2, [pc, #636]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004b10:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0301 	and.w	r3, r3, #1
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00a      	beq.n	8004b34 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004b1e:	4b9a      	ldr	r3, [pc, #616]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b24:	f023 0203 	bic.w	r2, r3, #3
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004b2c:	4996      	ldr	r1, [pc, #600]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	f003 0302 	and.w	r3, r3, #2
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d00a      	beq.n	8004b56 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004b40:	4b91      	ldr	r3, [pc, #580]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b46:	f023 020c 	bic.w	r2, r3, #12
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4e:	498e      	ldr	r1, [pc, #568]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b50:	4313      	orrs	r3, r2
 8004b52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0304 	and.w	r3, r3, #4
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d00a      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004b62:	4b89      	ldr	r3, [pc, #548]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b68:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b70:	4985      	ldr	r1, [pc, #532]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b72:	4313      	orrs	r3, r2
 8004b74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f003 0308 	and.w	r3, r3, #8
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00a      	beq.n	8004b9a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004b84:	4b80      	ldr	r3, [pc, #512]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b8a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004b92:	497d      	ldr	r1, [pc, #500]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004b94:	4313      	orrs	r3, r2
 8004b96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f003 0310 	and.w	r3, r3, #16
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00a      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004ba6:	4b78      	ldr	r3, [pc, #480]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bac:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004bb4:	4974      	ldr	r1, [pc, #464]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	f003 0320 	and.w	r3, r3, #32
 8004bc4:	2b00      	cmp	r3, #0
 8004bc6:	d00a      	beq.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004bc8:	4b6f      	ldr	r3, [pc, #444]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bce:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004bd6:	496c      	ldr	r1, [pc, #432]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d00a      	beq.n	8004c00 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004bea:	4b67      	ldr	r3, [pc, #412]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004bf0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004bf8:	4963      	ldr	r1, [pc, #396]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d00a      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004c0c:	4b5e      	ldr	r3, [pc, #376]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c12:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004c1a:	495b      	ldr	r1, [pc, #364]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c1c:	4313      	orrs	r3, r2
 8004c1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d00a      	beq.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004c2e:	4b56      	ldr	r3, [pc, #344]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c34:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c3c:	4952      	ldr	r1, [pc, #328]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d00a      	beq.n	8004c66 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004c50:	4b4d      	ldr	r3, [pc, #308]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c56:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c5e:	494a      	ldr	r1, [pc, #296]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c60:	4313      	orrs	r3, r2
 8004c62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d00a      	beq.n	8004c88 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004c72:	4b45      	ldr	r3, [pc, #276]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c78:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c80:	4941      	ldr	r1, [pc, #260]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00a      	beq.n	8004caa <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004c94:	4b3c      	ldr	r3, [pc, #240]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004c96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004c9a:	f023 0203 	bic.w	r2, r3, #3
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ca2:	4939      	ldr	r1, [pc, #228]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ca4:	4313      	orrs	r3, r2
 8004ca6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d028      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004cb6:	4b34      	ldr	r3, [pc, #208]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cbc:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cc4:	4930      	ldr	r1, [pc, #192]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cc6:	4313      	orrs	r3, r2
 8004cc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004cd0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004cd4:	d106      	bne.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004cd6:	4b2c      	ldr	r3, [pc, #176]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cd8:	68db      	ldr	r3, [r3, #12]
 8004cda:	4a2b      	ldr	r2, [pc, #172]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004cdc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004ce0:	60d3      	str	r3, [r2, #12]
 8004ce2:	e011      	b.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ce8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004cec:	d10c      	bne.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	3304      	adds	r3, #4
 8004cf2:	2101      	movs	r1, #1
 8004cf4:	4618      	mov	r0, r3
 8004cf6:	f000 f8f9 	bl	8004eec <RCCEx_PLLSAI1_Config>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004cfe:	7cfb      	ldrb	r3, [r7, #19]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d001      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004d04:	7cfb      	ldrb	r3, [r7, #19]
 8004d06:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d04d      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d18:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d1c:	d108      	bne.n	8004d30 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004d1e:	4b1a      	ldr	r3, [pc, #104]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d20:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d24:	4a18      	ldr	r2, [pc, #96]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d26:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004d2a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004d2e:	e012      	b.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004d30:	4b15      	ldr	r3, [pc, #84]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d32:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004d36:	4a14      	ldr	r2, [pc, #80]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d38:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d3c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004d40:	4b11      	ldr	r3, [pc, #68]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d46:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d4e:	490e      	ldr	r1, [pc, #56]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d50:	4313      	orrs	r3, r2
 8004d52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004d5e:	d106      	bne.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004d60:	4b09      	ldr	r3, [pc, #36]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d62:	68db      	ldr	r3, [r3, #12]
 8004d64:	4a08      	ldr	r2, [pc, #32]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d6a:	60d3      	str	r3, [r2, #12]
 8004d6c:	e020      	b.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d72:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d76:	d109      	bne.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d78:	4b03      	ldr	r3, [pc, #12]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d7a:	68db      	ldr	r3, [r3, #12]
 8004d7c:	4a02      	ldr	r2, [pc, #8]	@ (8004d88 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d7e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004d82:	60d3      	str	r3, [r2, #12]
 8004d84:	e014      	b.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004d86:	bf00      	nop
 8004d88:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004d90:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004d94:	d10c      	bne.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	3304      	adds	r3, #4
 8004d9a:	2101      	movs	r1, #1
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f000 f8a5 	bl	8004eec <RCCEx_PLLSAI1_Config>
 8004da2:	4603      	mov	r3, r0
 8004da4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004da6:	7cfb      	ldrb	r3, [r7, #19]
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d001      	beq.n	8004db0 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004dac:	7cfb      	ldrb	r3, [r7, #19]
 8004dae:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d028      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004dbc:	4b4a      	ldr	r3, [pc, #296]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004dc2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dca:	4947      	ldr	r1, [pc, #284]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dcc:	4313      	orrs	r3, r2
 8004dce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dd6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004dda:	d106      	bne.n	8004dea <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ddc:	4b42      	ldr	r3, [pc, #264]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004dde:	68db      	ldr	r3, [r3, #12]
 8004de0:	4a41      	ldr	r2, [pc, #260]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004de2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004de6:	60d3      	str	r3, [r2, #12]
 8004de8:	e011      	b.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004dee:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004df2:	d10c      	bne.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	3304      	adds	r3, #4
 8004df8:	2101      	movs	r1, #1
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	f000 f876 	bl	8004eec <RCCEx_PLLSAI1_Config>
 8004e00:	4603      	mov	r3, r0
 8004e02:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e04:	7cfb      	ldrb	r3, [r7, #19]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d001      	beq.n	8004e0e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004e0a:	7cfb      	ldrb	r3, [r7, #19]
 8004e0c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d01e      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004e1a:	4b33      	ldr	r3, [pc, #204]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e20:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e2a:	492f      	ldr	r1, [pc, #188]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e38:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e3c:	d10c      	bne.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	3304      	adds	r3, #4
 8004e42:	2102      	movs	r1, #2
 8004e44:	4618      	mov	r0, r3
 8004e46:	f000 f851 	bl	8004eec <RCCEx_PLLSAI1_Config>
 8004e4a:	4603      	mov	r3, r0
 8004e4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004e4e:	7cfb      	ldrb	r3, [r7, #19]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d001      	beq.n	8004e58 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8004e54:	7cfb      	ldrb	r3, [r7, #19]
 8004e56:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00b      	beq.n	8004e7c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004e64:	4b20      	ldr	r3, [pc, #128]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e66:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e6a:	f023 0204 	bic.w	r2, r3, #4
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004e74:	491c      	ldr	r1, [pc, #112]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d00b      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8004e88:	4b17      	ldr	r3, [pc, #92]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e8a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004e8e:	f023 0218 	bic.w	r2, r3, #24
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004e98:	4913      	ldr	r1, [pc, #76]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004e9a:	4313      	orrs	r3, r2
 8004e9c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d017      	beq.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004eac:	4b0e      	ldr	r3, [pc, #56]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004eae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004eb2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004ebc:	490a      	ldr	r1, [pc, #40]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004eca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004ece:	d105      	bne.n	8004edc <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004ed0:	4b05      	ldr	r3, [pc, #20]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ed2:	68db      	ldr	r3, [r3, #12]
 8004ed4:	4a04      	ldr	r2, [pc, #16]	@ (8004ee8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ed6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004eda:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004edc:	7cbb      	ldrb	r3, [r7, #18]
}
 8004ede:	4618      	mov	r0, r3
 8004ee0:	3718      	adds	r7, #24
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bd80      	pop	{r7, pc}
 8004ee6:	bf00      	nop
 8004ee8:	40021000 	.word	0x40021000

08004eec <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
 8004ef4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004efa:	4b72      	ldr	r3, [pc, #456]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	f003 0303 	and.w	r3, r3, #3
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d00e      	beq.n	8004f24 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004f06:	4b6f      	ldr	r3, [pc, #444]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	f003 0203 	and.w	r2, r3, #3
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	429a      	cmp	r2, r3
 8004f14:	d103      	bne.n	8004f1e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
       ||
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d142      	bne.n	8004fa4 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004f1e:	2301      	movs	r3, #1
 8004f20:	73fb      	strb	r3, [r7, #15]
 8004f22:	e03f      	b.n	8004fa4 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	2b03      	cmp	r3, #3
 8004f2a:	d018      	beq.n	8004f5e <RCCEx_PLLSAI1_Config+0x72>
 8004f2c:	2b03      	cmp	r3, #3
 8004f2e:	d825      	bhi.n	8004f7c <RCCEx_PLLSAI1_Config+0x90>
 8004f30:	2b01      	cmp	r3, #1
 8004f32:	d002      	beq.n	8004f3a <RCCEx_PLLSAI1_Config+0x4e>
 8004f34:	2b02      	cmp	r3, #2
 8004f36:	d009      	beq.n	8004f4c <RCCEx_PLLSAI1_Config+0x60>
 8004f38:	e020      	b.n	8004f7c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f3a:	4b62      	ldr	r3, [pc, #392]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f003 0302 	and.w	r3, r3, #2
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d11d      	bne.n	8004f82 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f4a:	e01a      	b.n	8004f82 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f4c:	4b5d      	ldr	r3, [pc, #372]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d116      	bne.n	8004f86 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004f58:	2301      	movs	r3, #1
 8004f5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f5c:	e013      	b.n	8004f86 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f5e:	4b59      	ldr	r3, [pc, #356]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d10f      	bne.n	8004f8a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f6a:	4b56      	ldr	r3, [pc, #344]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d109      	bne.n	8004f8a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f7a:	e006      	b.n	8004f8a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f80:	e004      	b.n	8004f8c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004f82:	bf00      	nop
 8004f84:	e002      	b.n	8004f8c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004f86:	bf00      	nop
 8004f88:	e000      	b.n	8004f8c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8004f8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8004f8c:	7bfb      	ldrb	r3, [r7, #15]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d108      	bne.n	8004fa4 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8004f92:	4b4c      	ldr	r3, [pc, #304]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	f023 0203 	bic.w	r2, r3, #3
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4949      	ldr	r1, [pc, #292]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004fa0:	4313      	orrs	r3, r2
 8004fa2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8004fa4:	7bfb      	ldrb	r3, [r7, #15]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	f040 8086 	bne.w	80050b8 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004fac:	4b45      	ldr	r3, [pc, #276]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a44      	ldr	r2, [pc, #272]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004fb2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004fb6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fb8:	f7fd faa8 	bl	800250c <HAL_GetTick>
 8004fbc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004fbe:	e009      	b.n	8004fd4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004fc0:	f7fd faa4 	bl	800250c <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	2b02      	cmp	r3, #2
 8004fcc:	d902      	bls.n	8004fd4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8004fce:	2303      	movs	r3, #3
 8004fd0:	73fb      	strb	r3, [r7, #15]
        break;
 8004fd2:	e005      	b.n	8004fe0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004fd4:	4b3b      	ldr	r3, [pc, #236]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d1ef      	bne.n	8004fc0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004fe0:	7bfb      	ldrb	r3, [r7, #15]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d168      	bne.n	80050b8 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d113      	bne.n	8005014 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004fec:	4b35      	ldr	r3, [pc, #212]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004fee:	691a      	ldr	r2, [r3, #16]
 8004ff0:	4b35      	ldr	r3, [pc, #212]	@ (80050c8 <RCCEx_PLLSAI1_Config+0x1dc>)
 8004ff2:	4013      	ands	r3, r2
 8004ff4:	687a      	ldr	r2, [r7, #4]
 8004ff6:	6892      	ldr	r2, [r2, #8]
 8004ff8:	0211      	lsls	r1, r2, #8
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	68d2      	ldr	r2, [r2, #12]
 8004ffe:	06d2      	lsls	r2, r2, #27
 8005000:	4311      	orrs	r1, r2
 8005002:	687a      	ldr	r2, [r7, #4]
 8005004:	6852      	ldr	r2, [r2, #4]
 8005006:	3a01      	subs	r2, #1
 8005008:	0112      	lsls	r2, r2, #4
 800500a:	430a      	orrs	r2, r1
 800500c:	492d      	ldr	r1, [pc, #180]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800500e:	4313      	orrs	r3, r2
 8005010:	610b      	str	r3, [r1, #16]
 8005012:	e02d      	b.n	8005070 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005014:	683b      	ldr	r3, [r7, #0]
 8005016:	2b01      	cmp	r3, #1
 8005018:	d115      	bne.n	8005046 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800501a:	4b2a      	ldr	r3, [pc, #168]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800501c:	691a      	ldr	r2, [r3, #16]
 800501e:	4b2b      	ldr	r3, [pc, #172]	@ (80050cc <RCCEx_PLLSAI1_Config+0x1e0>)
 8005020:	4013      	ands	r3, r2
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	6892      	ldr	r2, [r2, #8]
 8005026:	0211      	lsls	r1, r2, #8
 8005028:	687a      	ldr	r2, [r7, #4]
 800502a:	6912      	ldr	r2, [r2, #16]
 800502c:	0852      	lsrs	r2, r2, #1
 800502e:	3a01      	subs	r2, #1
 8005030:	0552      	lsls	r2, r2, #21
 8005032:	4311      	orrs	r1, r2
 8005034:	687a      	ldr	r2, [r7, #4]
 8005036:	6852      	ldr	r2, [r2, #4]
 8005038:	3a01      	subs	r2, #1
 800503a:	0112      	lsls	r2, r2, #4
 800503c:	430a      	orrs	r2, r1
 800503e:	4921      	ldr	r1, [pc, #132]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005040:	4313      	orrs	r3, r2
 8005042:	610b      	str	r3, [r1, #16]
 8005044:	e014      	b.n	8005070 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005046:	4b1f      	ldr	r3, [pc, #124]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005048:	691a      	ldr	r2, [r3, #16]
 800504a:	4b21      	ldr	r3, [pc, #132]	@ (80050d0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800504c:	4013      	ands	r3, r2
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	6892      	ldr	r2, [r2, #8]
 8005052:	0211      	lsls	r1, r2, #8
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	6952      	ldr	r2, [r2, #20]
 8005058:	0852      	lsrs	r2, r2, #1
 800505a:	3a01      	subs	r2, #1
 800505c:	0652      	lsls	r2, r2, #25
 800505e:	4311      	orrs	r1, r2
 8005060:	687a      	ldr	r2, [r7, #4]
 8005062:	6852      	ldr	r2, [r2, #4]
 8005064:	3a01      	subs	r2, #1
 8005066:	0112      	lsls	r2, r2, #4
 8005068:	430a      	orrs	r2, r1
 800506a:	4916      	ldr	r1, [pc, #88]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800506c:	4313      	orrs	r3, r2
 800506e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005070:	4b14      	ldr	r3, [pc, #80]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a13      	ldr	r2, [pc, #76]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005076:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800507a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800507c:	f7fd fa46 	bl	800250c <HAL_GetTick>
 8005080:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005082:	e009      	b.n	8005098 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005084:	f7fd fa42 	bl	800250c <HAL_GetTick>
 8005088:	4602      	mov	r2, r0
 800508a:	68bb      	ldr	r3, [r7, #8]
 800508c:	1ad3      	subs	r3, r2, r3
 800508e:	2b02      	cmp	r3, #2
 8005090:	d902      	bls.n	8005098 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005092:	2303      	movs	r3, #3
 8005094:	73fb      	strb	r3, [r7, #15]
          break;
 8005096:	e005      	b.n	80050a4 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005098:	4b0a      	ldr	r3, [pc, #40]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d0ef      	beq.n	8005084 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80050a4:	7bfb      	ldrb	r3, [r7, #15]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d106      	bne.n	80050b8 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80050aa:	4b06      	ldr	r3, [pc, #24]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050ac:	691a      	ldr	r2, [r3, #16]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	699b      	ldr	r3, [r3, #24]
 80050b2:	4904      	ldr	r1, [pc, #16]	@ (80050c4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80050b4:	4313      	orrs	r3, r2
 80050b6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80050b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ba:	4618      	mov	r0, r3
 80050bc:	3710      	adds	r7, #16
 80050be:	46bd      	mov	sp, r7
 80050c0:	bd80      	pop	{r7, pc}
 80050c2:	bf00      	nop
 80050c4:	40021000 	.word	0x40021000
 80050c8:	07ff800f 	.word	0x07ff800f
 80050cc:	ff9f800f 	.word	0xff9f800f
 80050d0:	f9ff800f 	.word	0xf9ff800f

080050d4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80050d4:	b580      	push	{r7, lr}
 80050d6:	b084      	sub	sp, #16
 80050d8:	af00      	add	r7, sp, #0
 80050da:	6078      	str	r0, [r7, #4]
 80050dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80050de:	2300      	movs	r3, #0
 80050e0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80050e2:	4b72      	ldr	r3, [pc, #456]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	f003 0303 	and.w	r3, r3, #3
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d00e      	beq.n	800510c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80050ee:	4b6f      	ldr	r3, [pc, #444]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80050f0:	68db      	ldr	r3, [r3, #12]
 80050f2:	f003 0203 	and.w	r2, r3, #3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d103      	bne.n	8005106 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
       ||
 8005102:	2b00      	cmp	r3, #0
 8005104:	d142      	bne.n	800518c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005106:	2301      	movs	r3, #1
 8005108:	73fb      	strb	r3, [r7, #15]
 800510a:	e03f      	b.n	800518c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2b03      	cmp	r3, #3
 8005112:	d018      	beq.n	8005146 <RCCEx_PLLSAI2_Config+0x72>
 8005114:	2b03      	cmp	r3, #3
 8005116:	d825      	bhi.n	8005164 <RCCEx_PLLSAI2_Config+0x90>
 8005118:	2b01      	cmp	r3, #1
 800511a:	d002      	beq.n	8005122 <RCCEx_PLLSAI2_Config+0x4e>
 800511c:	2b02      	cmp	r3, #2
 800511e:	d009      	beq.n	8005134 <RCCEx_PLLSAI2_Config+0x60>
 8005120:	e020      	b.n	8005164 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005122:	4b62      	ldr	r3, [pc, #392]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f003 0302 	and.w	r3, r3, #2
 800512a:	2b00      	cmp	r3, #0
 800512c:	d11d      	bne.n	800516a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005132:	e01a      	b.n	800516a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005134:	4b5d      	ldr	r3, [pc, #372]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800513c:	2b00      	cmp	r3, #0
 800513e:	d116      	bne.n	800516e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005144:	e013      	b.n	800516e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005146:	4b59      	ldr	r3, [pc, #356]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d10f      	bne.n	8005172 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005152:	4b56      	ldr	r3, [pc, #344]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800515a:	2b00      	cmp	r3, #0
 800515c:	d109      	bne.n	8005172 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800515e:	2301      	movs	r3, #1
 8005160:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005162:	e006      	b.n	8005172 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	73fb      	strb	r3, [r7, #15]
      break;
 8005168:	e004      	b.n	8005174 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800516a:	bf00      	nop
 800516c:	e002      	b.n	8005174 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800516e:	bf00      	nop
 8005170:	e000      	b.n	8005174 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005172:	bf00      	nop
    }

    if(status == HAL_OK)
 8005174:	7bfb      	ldrb	r3, [r7, #15]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d108      	bne.n	800518c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800517a:	4b4c      	ldr	r3, [pc, #304]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800517c:	68db      	ldr	r3, [r3, #12]
 800517e:	f023 0203 	bic.w	r2, r3, #3
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	4949      	ldr	r1, [pc, #292]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005188:	4313      	orrs	r3, r2
 800518a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800518c:	7bfb      	ldrb	r3, [r7, #15]
 800518e:	2b00      	cmp	r3, #0
 8005190:	f040 8086 	bne.w	80052a0 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005194:	4b45      	ldr	r3, [pc, #276]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	4a44      	ldr	r2, [pc, #272]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800519a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800519e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051a0:	f7fd f9b4 	bl	800250c <HAL_GetTick>
 80051a4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051a6:	e009      	b.n	80051bc <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80051a8:	f7fd f9b0 	bl	800250c <HAL_GetTick>
 80051ac:	4602      	mov	r2, r0
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	1ad3      	subs	r3, r2, r3
 80051b2:	2b02      	cmp	r3, #2
 80051b4:	d902      	bls.n	80051bc <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80051b6:	2303      	movs	r3, #3
 80051b8:	73fb      	strb	r3, [r7, #15]
        break;
 80051ba:	e005      	b.n	80051c8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80051bc:	4b3b      	ldr	r3, [pc, #236]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d1ef      	bne.n	80051a8 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80051c8:	7bfb      	ldrb	r3, [r7, #15]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d168      	bne.n	80052a0 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d113      	bne.n	80051fc <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80051d4:	4b35      	ldr	r3, [pc, #212]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80051d6:	695a      	ldr	r2, [r3, #20]
 80051d8:	4b35      	ldr	r3, [pc, #212]	@ (80052b0 <RCCEx_PLLSAI2_Config+0x1dc>)
 80051da:	4013      	ands	r3, r2
 80051dc:	687a      	ldr	r2, [r7, #4]
 80051de:	6892      	ldr	r2, [r2, #8]
 80051e0:	0211      	lsls	r1, r2, #8
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	68d2      	ldr	r2, [r2, #12]
 80051e6:	06d2      	lsls	r2, r2, #27
 80051e8:	4311      	orrs	r1, r2
 80051ea:	687a      	ldr	r2, [r7, #4]
 80051ec:	6852      	ldr	r2, [r2, #4]
 80051ee:	3a01      	subs	r2, #1
 80051f0:	0112      	lsls	r2, r2, #4
 80051f2:	430a      	orrs	r2, r1
 80051f4:	492d      	ldr	r1, [pc, #180]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 80051f6:	4313      	orrs	r3, r2
 80051f8:	614b      	str	r3, [r1, #20]
 80051fa:	e02d      	b.n	8005258 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	2b01      	cmp	r3, #1
 8005200:	d115      	bne.n	800522e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005202:	4b2a      	ldr	r3, [pc, #168]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005204:	695a      	ldr	r2, [r3, #20]
 8005206:	4b2b      	ldr	r3, [pc, #172]	@ (80052b4 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005208:	4013      	ands	r3, r2
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	6892      	ldr	r2, [r2, #8]
 800520e:	0211      	lsls	r1, r2, #8
 8005210:	687a      	ldr	r2, [r7, #4]
 8005212:	6912      	ldr	r2, [r2, #16]
 8005214:	0852      	lsrs	r2, r2, #1
 8005216:	3a01      	subs	r2, #1
 8005218:	0552      	lsls	r2, r2, #21
 800521a:	4311      	orrs	r1, r2
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	6852      	ldr	r2, [r2, #4]
 8005220:	3a01      	subs	r2, #1
 8005222:	0112      	lsls	r2, r2, #4
 8005224:	430a      	orrs	r2, r1
 8005226:	4921      	ldr	r1, [pc, #132]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005228:	4313      	orrs	r3, r2
 800522a:	614b      	str	r3, [r1, #20]
 800522c:	e014      	b.n	8005258 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800522e:	4b1f      	ldr	r3, [pc, #124]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005230:	695a      	ldr	r2, [r3, #20]
 8005232:	4b21      	ldr	r3, [pc, #132]	@ (80052b8 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005234:	4013      	ands	r3, r2
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	6892      	ldr	r2, [r2, #8]
 800523a:	0211      	lsls	r1, r2, #8
 800523c:	687a      	ldr	r2, [r7, #4]
 800523e:	6952      	ldr	r2, [r2, #20]
 8005240:	0852      	lsrs	r2, r2, #1
 8005242:	3a01      	subs	r2, #1
 8005244:	0652      	lsls	r2, r2, #25
 8005246:	4311      	orrs	r1, r2
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	6852      	ldr	r2, [r2, #4]
 800524c:	3a01      	subs	r2, #1
 800524e:	0112      	lsls	r2, r2, #4
 8005250:	430a      	orrs	r2, r1
 8005252:	4916      	ldr	r1, [pc, #88]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005254:	4313      	orrs	r3, r2
 8005256:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005258:	4b14      	ldr	r3, [pc, #80]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a13      	ldr	r2, [pc, #76]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800525e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005262:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005264:	f7fd f952 	bl	800250c <HAL_GetTick>
 8005268:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800526a:	e009      	b.n	8005280 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800526c:	f7fd f94e 	bl	800250c <HAL_GetTick>
 8005270:	4602      	mov	r2, r0
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	1ad3      	subs	r3, r2, r3
 8005276:	2b02      	cmp	r3, #2
 8005278:	d902      	bls.n	8005280 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800527a:	2303      	movs	r3, #3
 800527c:	73fb      	strb	r3, [r7, #15]
          break;
 800527e:	e005      	b.n	800528c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005280:	4b0a      	ldr	r3, [pc, #40]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005288:	2b00      	cmp	r3, #0
 800528a:	d0ef      	beq.n	800526c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800528c:	7bfb      	ldrb	r3, [r7, #15]
 800528e:	2b00      	cmp	r3, #0
 8005290:	d106      	bne.n	80052a0 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005292:	4b06      	ldr	r3, [pc, #24]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 8005294:	695a      	ldr	r2, [r3, #20]
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	699b      	ldr	r3, [r3, #24]
 800529a:	4904      	ldr	r1, [pc, #16]	@ (80052ac <RCCEx_PLLSAI2_Config+0x1d8>)
 800529c:	4313      	orrs	r3, r2
 800529e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80052a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80052a2:	4618      	mov	r0, r3
 80052a4:	3710      	adds	r7, #16
 80052a6:	46bd      	mov	sp, r7
 80052a8:	bd80      	pop	{r7, pc}
 80052aa:	bf00      	nop
 80052ac:	40021000 	.word	0x40021000
 80052b0:	07ff800f 	.word	0x07ff800f
 80052b4:	ff9f800f 	.word	0xff9f800f
 80052b8:	f9ff800f 	.word	0xf9ff800f

080052bc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d101      	bne.n	80052ce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e049      	b.n	8005362 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d106      	bne.n	80052e8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f7fc fb3a 	bl	800195c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2202      	movs	r2, #2
 80052ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	3304      	adds	r3, #4
 80052f8:	4619      	mov	r1, r3
 80052fa:	4610      	mov	r0, r2
 80052fc:	f000 fa9e 	bl	800583c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3708      	adds	r7, #8
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
	...

0800536c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800536c:	b480      	push	{r7}
 800536e:	b085      	sub	sp, #20
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800537a:	b2db      	uxtb	r3, r3
 800537c:	2b01      	cmp	r3, #1
 800537e:	d001      	beq.n	8005384 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005380:	2301      	movs	r3, #1
 8005382:	e04f      	b.n	8005424 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2202      	movs	r2, #2
 8005388:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	68da      	ldr	r2, [r3, #12]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f042 0201 	orr.w	r2, r2, #1
 800539a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a23      	ldr	r2, [pc, #140]	@ (8005430 <HAL_TIM_Base_Start_IT+0xc4>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d01d      	beq.n	80053e2 <HAL_TIM_Base_Start_IT+0x76>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80053ae:	d018      	beq.n	80053e2 <HAL_TIM_Base_Start_IT+0x76>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	4a1f      	ldr	r2, [pc, #124]	@ (8005434 <HAL_TIM_Base_Start_IT+0xc8>)
 80053b6:	4293      	cmp	r3, r2
 80053b8:	d013      	beq.n	80053e2 <HAL_TIM_Base_Start_IT+0x76>
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	4a1e      	ldr	r2, [pc, #120]	@ (8005438 <HAL_TIM_Base_Start_IT+0xcc>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	d00e      	beq.n	80053e2 <HAL_TIM_Base_Start_IT+0x76>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	4a1c      	ldr	r2, [pc, #112]	@ (800543c <HAL_TIM_Base_Start_IT+0xd0>)
 80053ca:	4293      	cmp	r3, r2
 80053cc:	d009      	beq.n	80053e2 <HAL_TIM_Base_Start_IT+0x76>
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	4a1b      	ldr	r2, [pc, #108]	@ (8005440 <HAL_TIM_Base_Start_IT+0xd4>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d004      	beq.n	80053e2 <HAL_TIM_Base_Start_IT+0x76>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4a19      	ldr	r2, [pc, #100]	@ (8005444 <HAL_TIM_Base_Start_IT+0xd8>)
 80053de:	4293      	cmp	r3, r2
 80053e0:	d115      	bne.n	800540e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	689a      	ldr	r2, [r3, #8]
 80053e8:	4b17      	ldr	r3, [pc, #92]	@ (8005448 <HAL_TIM_Base_Start_IT+0xdc>)
 80053ea:	4013      	ands	r3, r2
 80053ec:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2b06      	cmp	r3, #6
 80053f2:	d015      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0xb4>
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80053fa:	d011      	beq.n	8005420 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	681a      	ldr	r2, [r3, #0]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f042 0201 	orr.w	r2, r2, #1
 800540a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800540c:	e008      	b.n	8005420 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	f042 0201 	orr.w	r2, r2, #1
 800541c:	601a      	str	r2, [r3, #0]
 800541e:	e000      	b.n	8005422 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005420:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005422:	2300      	movs	r3, #0
}
 8005424:	4618      	mov	r0, r3
 8005426:	3714      	adds	r7, #20
 8005428:	46bd      	mov	sp, r7
 800542a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542e:	4770      	bx	lr
 8005430:	40012c00 	.word	0x40012c00
 8005434:	40000400 	.word	0x40000400
 8005438:	40000800 	.word	0x40000800
 800543c:	40000c00 	.word	0x40000c00
 8005440:	40013400 	.word	0x40013400
 8005444:	40014000 	.word	0x40014000
 8005448:	00010007 	.word	0x00010007

0800544c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800544c:	b580      	push	{r7, lr}
 800544e:	b084      	sub	sp, #16
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68db      	ldr	r3, [r3, #12]
 800545a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	691b      	ldr	r3, [r3, #16]
 8005462:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	f003 0302 	and.w	r3, r3, #2
 800546a:	2b00      	cmp	r3, #0
 800546c:	d020      	beq.n	80054b0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	f003 0302 	and.w	r3, r3, #2
 8005474:	2b00      	cmp	r3, #0
 8005476:	d01b      	beq.n	80054b0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f06f 0202 	mvn.w	r2, #2
 8005480:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	2201      	movs	r2, #1
 8005486:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	699b      	ldr	r3, [r3, #24]
 800548e:	f003 0303 	and.w	r3, r3, #3
 8005492:	2b00      	cmp	r3, #0
 8005494:	d003      	beq.n	800549e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 f9b2 	bl	8005800 <HAL_TIM_IC_CaptureCallback>
 800549c:	e005      	b.n	80054aa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800549e:	6878      	ldr	r0, [r7, #4]
 80054a0:	f000 f9a4 	bl	80057ec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a4:	6878      	ldr	r0, [r7, #4]
 80054a6:	f000 f9b5 	bl	8005814 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2200      	movs	r2, #0
 80054ae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80054b0:	68bb      	ldr	r3, [r7, #8]
 80054b2:	f003 0304 	and.w	r3, r3, #4
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d020      	beq.n	80054fc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	f003 0304 	and.w	r3, r3, #4
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d01b      	beq.n	80054fc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f06f 0204 	mvn.w	r2, #4
 80054cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2202      	movs	r2, #2
 80054d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	699b      	ldr	r3, [r3, #24]
 80054da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d003      	beq.n	80054ea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054e2:	6878      	ldr	r0, [r7, #4]
 80054e4:	f000 f98c 	bl	8005800 <HAL_TIM_IC_CaptureCallback>
 80054e8:	e005      	b.n	80054f6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ea:	6878      	ldr	r0, [r7, #4]
 80054ec:	f000 f97e 	bl	80057ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f0:	6878      	ldr	r0, [r7, #4]
 80054f2:	f000 f98f 	bl	8005814 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2200      	movs	r2, #0
 80054fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80054fc:	68bb      	ldr	r3, [r7, #8]
 80054fe:	f003 0308 	and.w	r3, r3, #8
 8005502:	2b00      	cmp	r3, #0
 8005504:	d020      	beq.n	8005548 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	f003 0308 	and.w	r3, r3, #8
 800550c:	2b00      	cmp	r3, #0
 800550e:	d01b      	beq.n	8005548 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	f06f 0208 	mvn.w	r2, #8
 8005518:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2204      	movs	r2, #4
 800551e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	69db      	ldr	r3, [r3, #28]
 8005526:	f003 0303 	and.w	r3, r3, #3
 800552a:	2b00      	cmp	r3, #0
 800552c:	d003      	beq.n	8005536 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f000 f966 	bl	8005800 <HAL_TIM_IC_CaptureCallback>
 8005534:	e005      	b.n	8005542 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005536:	6878      	ldr	r0, [r7, #4]
 8005538:	f000 f958 	bl	80057ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800553c:	6878      	ldr	r0, [r7, #4]
 800553e:	f000 f969 	bl	8005814 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	2200      	movs	r2, #0
 8005546:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	f003 0310 	and.w	r3, r3, #16
 800554e:	2b00      	cmp	r3, #0
 8005550:	d020      	beq.n	8005594 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f003 0310 	and.w	r3, r3, #16
 8005558:	2b00      	cmp	r3, #0
 800555a:	d01b      	beq.n	8005594 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f06f 0210 	mvn.w	r2, #16
 8005564:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2208      	movs	r2, #8
 800556a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	69db      	ldr	r3, [r3, #28]
 8005572:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005576:	2b00      	cmp	r3, #0
 8005578:	d003      	beq.n	8005582 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f000 f940 	bl	8005800 <HAL_TIM_IC_CaptureCallback>
 8005580:	e005      	b.n	800558e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005582:	6878      	ldr	r0, [r7, #4]
 8005584:	f000 f932 	bl	80057ec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005588:	6878      	ldr	r0, [r7, #4]
 800558a:	f000 f943 	bl	8005814 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005594:	68bb      	ldr	r3, [r7, #8]
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b00      	cmp	r3, #0
 800559c:	d00c      	beq.n	80055b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	f003 0301 	and.w	r3, r3, #1
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d007      	beq.n	80055b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	f06f 0201 	mvn.w	r2, #1
 80055b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f7fb fc88 	bl	8000ec8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d104      	bne.n	80055cc <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80055c2:	68bb      	ldr	r3, [r7, #8]
 80055c4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d00c      	beq.n	80055e6 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d007      	beq.n	80055e6 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80055de:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f000 fafd 	bl	8005be0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80055e6:	68bb      	ldr	r3, [r7, #8]
 80055e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00c      	beq.n	800560a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d007      	beq.n	800560a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005602:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f000 faf5 	bl	8005bf4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005610:	2b00      	cmp	r3, #0
 8005612:	d00c      	beq.n	800562e <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800561a:	2b00      	cmp	r3, #0
 800561c:	d007      	beq.n	800562e <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005626:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005628:	6878      	ldr	r0, [r7, #4]
 800562a:	f000 f8fd 	bl	8005828 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800562e:	68bb      	ldr	r3, [r7, #8]
 8005630:	f003 0320 	and.w	r3, r3, #32
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00c      	beq.n	8005652 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	f003 0320 	and.w	r3, r3, #32
 800563e:	2b00      	cmp	r3, #0
 8005640:	d007      	beq.n	8005652 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f06f 0220 	mvn.w	r2, #32
 800564a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 fabd 	bl	8005bcc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005652:	bf00      	nop
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800565a:	b580      	push	{r7, lr}
 800565c:	b084      	sub	sp, #16
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
 8005662:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005664:	2300      	movs	r3, #0
 8005666:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800566e:	2b01      	cmp	r3, #1
 8005670:	d101      	bne.n	8005676 <HAL_TIM_ConfigClockSource+0x1c>
 8005672:	2302      	movs	r3, #2
 8005674:	e0b6      	b.n	80057e4 <HAL_TIM_ConfigClockSource+0x18a>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2201      	movs	r2, #1
 800567a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2202      	movs	r2, #2
 8005682:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800568e:	68bb      	ldr	r3, [r7, #8]
 8005690:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005694:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005698:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800569a:	68bb      	ldr	r3, [r7, #8]
 800569c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056a0:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	68ba      	ldr	r2, [r7, #8]
 80056a8:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056aa:	683b      	ldr	r3, [r7, #0]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056b2:	d03e      	beq.n	8005732 <HAL_TIM_ConfigClockSource+0xd8>
 80056b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056b8:	f200 8087 	bhi.w	80057ca <HAL_TIM_ConfigClockSource+0x170>
 80056bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056c0:	f000 8086 	beq.w	80057d0 <HAL_TIM_ConfigClockSource+0x176>
 80056c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056c8:	d87f      	bhi.n	80057ca <HAL_TIM_ConfigClockSource+0x170>
 80056ca:	2b70      	cmp	r3, #112	@ 0x70
 80056cc:	d01a      	beq.n	8005704 <HAL_TIM_ConfigClockSource+0xaa>
 80056ce:	2b70      	cmp	r3, #112	@ 0x70
 80056d0:	d87b      	bhi.n	80057ca <HAL_TIM_ConfigClockSource+0x170>
 80056d2:	2b60      	cmp	r3, #96	@ 0x60
 80056d4:	d050      	beq.n	8005778 <HAL_TIM_ConfigClockSource+0x11e>
 80056d6:	2b60      	cmp	r3, #96	@ 0x60
 80056d8:	d877      	bhi.n	80057ca <HAL_TIM_ConfigClockSource+0x170>
 80056da:	2b50      	cmp	r3, #80	@ 0x50
 80056dc:	d03c      	beq.n	8005758 <HAL_TIM_ConfigClockSource+0xfe>
 80056de:	2b50      	cmp	r3, #80	@ 0x50
 80056e0:	d873      	bhi.n	80057ca <HAL_TIM_ConfigClockSource+0x170>
 80056e2:	2b40      	cmp	r3, #64	@ 0x40
 80056e4:	d058      	beq.n	8005798 <HAL_TIM_ConfigClockSource+0x13e>
 80056e6:	2b40      	cmp	r3, #64	@ 0x40
 80056e8:	d86f      	bhi.n	80057ca <HAL_TIM_ConfigClockSource+0x170>
 80056ea:	2b30      	cmp	r3, #48	@ 0x30
 80056ec:	d064      	beq.n	80057b8 <HAL_TIM_ConfigClockSource+0x15e>
 80056ee:	2b30      	cmp	r3, #48	@ 0x30
 80056f0:	d86b      	bhi.n	80057ca <HAL_TIM_ConfigClockSource+0x170>
 80056f2:	2b20      	cmp	r3, #32
 80056f4:	d060      	beq.n	80057b8 <HAL_TIM_ConfigClockSource+0x15e>
 80056f6:	2b20      	cmp	r3, #32
 80056f8:	d867      	bhi.n	80057ca <HAL_TIM_ConfigClockSource+0x170>
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d05c      	beq.n	80057b8 <HAL_TIM_ConfigClockSource+0x15e>
 80056fe:	2b10      	cmp	r3, #16
 8005700:	d05a      	beq.n	80057b8 <HAL_TIM_ConfigClockSource+0x15e>
 8005702:	e062      	b.n	80057ca <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005714:	f000 f9b2 	bl	8005a7c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	689b      	ldr	r3, [r3, #8]
 800571e:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005720:	68bb      	ldr	r3, [r7, #8]
 8005722:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005726:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	68ba      	ldr	r2, [r7, #8]
 800572e:	609a      	str	r2, [r3, #8]
      break;
 8005730:	e04f      	b.n	80057d2 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005742:	f000 f99b 	bl	8005a7c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	689a      	ldr	r2, [r3, #8]
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005754:	609a      	str	r2, [r3, #8]
      break;
 8005756:	e03c      	b.n	80057d2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800575c:	683b      	ldr	r3, [r7, #0]
 800575e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005764:	461a      	mov	r2, r3
 8005766:	f000 f90f 	bl	8005988 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	2150      	movs	r1, #80	@ 0x50
 8005770:	4618      	mov	r0, r3
 8005772:	f000 f968 	bl	8005a46 <TIM_ITRx_SetConfig>
      break;
 8005776:	e02c      	b.n	80057d2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005780:	683b      	ldr	r3, [r7, #0]
 8005782:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005784:	461a      	mov	r2, r3
 8005786:	f000 f92e 	bl	80059e6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	2160      	movs	r1, #96	@ 0x60
 8005790:	4618      	mov	r0, r3
 8005792:	f000 f958 	bl	8005a46 <TIM_ITRx_SetConfig>
      break;
 8005796:	e01c      	b.n	80057d2 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800579c:	683b      	ldr	r3, [r7, #0]
 800579e:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057a0:	683b      	ldr	r3, [r7, #0]
 80057a2:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057a4:	461a      	mov	r2, r3
 80057a6:	f000 f8ef 	bl	8005988 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	2140      	movs	r1, #64	@ 0x40
 80057b0:	4618      	mov	r0, r3
 80057b2:	f000 f948 	bl	8005a46 <TIM_ITRx_SetConfig>
      break;
 80057b6:	e00c      	b.n	80057d2 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	683b      	ldr	r3, [r7, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	4619      	mov	r1, r3
 80057c2:	4610      	mov	r0, r2
 80057c4:	f000 f93f 	bl	8005a46 <TIM_ITRx_SetConfig>
      break;
 80057c8:	e003      	b.n	80057d2 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80057ca:	2301      	movs	r3, #1
 80057cc:	73fb      	strb	r3, [r7, #15]
      break;
 80057ce:	e000      	b.n	80057d2 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80057d0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	2201      	movs	r2, #1
 80057d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80057e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80057e4:	4618      	mov	r0, r3
 80057e6:	3710      	adds	r7, #16
 80057e8:	46bd      	mov	sp, r7
 80057ea:	bd80      	pop	{r7, pc}

080057ec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
 80057f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057f4:	bf00      	nop
 80057f6:	370c      	adds	r7, #12
 80057f8:	46bd      	mov	sp, r7
 80057fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fe:	4770      	bx	lr

08005800 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005800:	b480      	push	{r7}
 8005802:	b083      	sub	sp, #12
 8005804:	af00      	add	r7, sp, #0
 8005806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005808:	bf00      	nop
 800580a:	370c      	adds	r7, #12
 800580c:	46bd      	mov	sp, r7
 800580e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005812:	4770      	bx	lr

08005814 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005814:	b480      	push	{r7}
 8005816:	b083      	sub	sp, #12
 8005818:	af00      	add	r7, sp, #0
 800581a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800581c:	bf00      	nop
 800581e:	370c      	adds	r7, #12
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005828:	b480      	push	{r7}
 800582a:	b083      	sub	sp, #12
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr

0800583c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800583c:	b480      	push	{r7}
 800583e:	b085      	sub	sp, #20
 8005840:	af00      	add	r7, sp, #0
 8005842:	6078      	str	r0, [r7, #4]
 8005844:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4a46      	ldr	r2, [pc, #280]	@ (8005968 <TIM_Base_SetConfig+0x12c>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d013      	beq.n	800587c <TIM_Base_SetConfig+0x40>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800585a:	d00f      	beq.n	800587c <TIM_Base_SetConfig+0x40>
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	4a43      	ldr	r2, [pc, #268]	@ (800596c <TIM_Base_SetConfig+0x130>)
 8005860:	4293      	cmp	r3, r2
 8005862:	d00b      	beq.n	800587c <TIM_Base_SetConfig+0x40>
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	4a42      	ldr	r2, [pc, #264]	@ (8005970 <TIM_Base_SetConfig+0x134>)
 8005868:	4293      	cmp	r3, r2
 800586a:	d007      	beq.n	800587c <TIM_Base_SetConfig+0x40>
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	4a41      	ldr	r2, [pc, #260]	@ (8005974 <TIM_Base_SetConfig+0x138>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d003      	beq.n	800587c <TIM_Base_SetConfig+0x40>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	4a40      	ldr	r2, [pc, #256]	@ (8005978 <TIM_Base_SetConfig+0x13c>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d108      	bne.n	800588e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005882:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005884:	683b      	ldr	r3, [r7, #0]
 8005886:	685b      	ldr	r3, [r3, #4]
 8005888:	68fa      	ldr	r2, [r7, #12]
 800588a:	4313      	orrs	r3, r2
 800588c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a35      	ldr	r2, [pc, #212]	@ (8005968 <TIM_Base_SetConfig+0x12c>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d01f      	beq.n	80058d6 <TIM_Base_SetConfig+0x9a>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800589c:	d01b      	beq.n	80058d6 <TIM_Base_SetConfig+0x9a>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a32      	ldr	r2, [pc, #200]	@ (800596c <TIM_Base_SetConfig+0x130>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d017      	beq.n	80058d6 <TIM_Base_SetConfig+0x9a>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a31      	ldr	r2, [pc, #196]	@ (8005970 <TIM_Base_SetConfig+0x134>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d013      	beq.n	80058d6 <TIM_Base_SetConfig+0x9a>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4a30      	ldr	r2, [pc, #192]	@ (8005974 <TIM_Base_SetConfig+0x138>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d00f      	beq.n	80058d6 <TIM_Base_SetConfig+0x9a>
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	4a2f      	ldr	r2, [pc, #188]	@ (8005978 <TIM_Base_SetConfig+0x13c>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d00b      	beq.n	80058d6 <TIM_Base_SetConfig+0x9a>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	4a2e      	ldr	r2, [pc, #184]	@ (800597c <TIM_Base_SetConfig+0x140>)
 80058c2:	4293      	cmp	r3, r2
 80058c4:	d007      	beq.n	80058d6 <TIM_Base_SetConfig+0x9a>
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a2d      	ldr	r2, [pc, #180]	@ (8005980 <TIM_Base_SetConfig+0x144>)
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d003      	beq.n	80058d6 <TIM_Base_SetConfig+0x9a>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	4a2c      	ldr	r2, [pc, #176]	@ (8005984 <TIM_Base_SetConfig+0x148>)
 80058d2:	4293      	cmp	r3, r2
 80058d4:	d108      	bne.n	80058e8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80058dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058de:	683b      	ldr	r3, [r7, #0]
 80058e0:	68db      	ldr	r3, [r3, #12]
 80058e2:	68fa      	ldr	r2, [r7, #12]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	695b      	ldr	r3, [r3, #20]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	689a      	ldr	r2, [r3, #8]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	681a      	ldr	r2, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	4a16      	ldr	r2, [pc, #88]	@ (8005968 <TIM_Base_SetConfig+0x12c>)
 8005910:	4293      	cmp	r3, r2
 8005912:	d00f      	beq.n	8005934 <TIM_Base_SetConfig+0xf8>
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	4a18      	ldr	r2, [pc, #96]	@ (8005978 <TIM_Base_SetConfig+0x13c>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d00b      	beq.n	8005934 <TIM_Base_SetConfig+0xf8>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	4a17      	ldr	r2, [pc, #92]	@ (800597c <TIM_Base_SetConfig+0x140>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d007      	beq.n	8005934 <TIM_Base_SetConfig+0xf8>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	4a16      	ldr	r2, [pc, #88]	@ (8005980 <TIM_Base_SetConfig+0x144>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d003      	beq.n	8005934 <TIM_Base_SetConfig+0xf8>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	4a15      	ldr	r2, [pc, #84]	@ (8005984 <TIM_Base_SetConfig+0x148>)
 8005930:	4293      	cmp	r3, r2
 8005932:	d103      	bne.n	800593c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005934:	683b      	ldr	r3, [r7, #0]
 8005936:	691a      	ldr	r2, [r3, #16]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	2201      	movs	r2, #1
 8005940:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	691b      	ldr	r3, [r3, #16]
 8005946:	f003 0301 	and.w	r3, r3, #1
 800594a:	2b01      	cmp	r3, #1
 800594c:	d105      	bne.n	800595a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	691b      	ldr	r3, [r3, #16]
 8005952:	f023 0201 	bic.w	r2, r3, #1
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	611a      	str	r2, [r3, #16]
  }
}
 800595a:	bf00      	nop
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	40012c00 	.word	0x40012c00
 800596c:	40000400 	.word	0x40000400
 8005970:	40000800 	.word	0x40000800
 8005974:	40000c00 	.word	0x40000c00
 8005978:	40013400 	.word	0x40013400
 800597c:	40014000 	.word	0x40014000
 8005980:	40014400 	.word	0x40014400
 8005984:	40014800 	.word	0x40014800

08005988 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005988:	b480      	push	{r7}
 800598a:	b087      	sub	sp, #28
 800598c:	af00      	add	r7, sp, #0
 800598e:	60f8      	str	r0, [r7, #12]
 8005990:	60b9      	str	r1, [r7, #8]
 8005992:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	6a1b      	ldr	r3, [r3, #32]
 8005998:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	6a1b      	ldr	r3, [r3, #32]
 800599e:	f023 0201 	bic.w	r2, r3, #1
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059a6:	68fb      	ldr	r3, [r7, #12]
 80059a8:	699b      	ldr	r3, [r3, #24]
 80059aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80059ac:	693b      	ldr	r3, [r7, #16]
 80059ae:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80059b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	011b      	lsls	r3, r3, #4
 80059b8:	693a      	ldr	r2, [r7, #16]
 80059ba:	4313      	orrs	r3, r2
 80059bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	f023 030a 	bic.w	r3, r3, #10
 80059c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80059c6:	697a      	ldr	r2, [r7, #20]
 80059c8:	68bb      	ldr	r3, [r7, #8]
 80059ca:	4313      	orrs	r3, r2
 80059cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	693a      	ldr	r2, [r7, #16]
 80059d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	697a      	ldr	r2, [r7, #20]
 80059d8:	621a      	str	r2, [r3, #32]
}
 80059da:	bf00      	nop
 80059dc:	371c      	adds	r7, #28
 80059de:	46bd      	mov	sp, r7
 80059e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e4:	4770      	bx	lr

080059e6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059e6:	b480      	push	{r7}
 80059e8:	b087      	sub	sp, #28
 80059ea:	af00      	add	r7, sp, #0
 80059ec:	60f8      	str	r0, [r7, #12]
 80059ee:	60b9      	str	r1, [r7, #8]
 80059f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	6a1b      	ldr	r3, [r3, #32]
 80059f6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	6a1b      	ldr	r3, [r3, #32]
 80059fc:	f023 0210 	bic.w	r2, r3, #16
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	699b      	ldr	r3, [r3, #24]
 8005a08:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005a10:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	031b      	lsls	r3, r3, #12
 8005a16:	693a      	ldr	r2, [r7, #16]
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005a22:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005a24:	68bb      	ldr	r3, [r7, #8]
 8005a26:	011b      	lsls	r3, r3, #4
 8005a28:	697a      	ldr	r2, [r7, #20]
 8005a2a:	4313      	orrs	r3, r2
 8005a2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	693a      	ldr	r2, [r7, #16]
 8005a32:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	697a      	ldr	r2, [r7, #20]
 8005a38:	621a      	str	r2, [r3, #32]
}
 8005a3a:	bf00      	nop
 8005a3c:	371c      	adds	r7, #28
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr

08005a46 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a46:	b480      	push	{r7}
 8005a48:	b085      	sub	sp, #20
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
 8005a4e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	689b      	ldr	r3, [r3, #8]
 8005a54:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005a5c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a5e:	683a      	ldr	r2, [r7, #0]
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	f043 0307 	orr.w	r3, r3, #7
 8005a68:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	68fa      	ldr	r2, [r7, #12]
 8005a6e:	609a      	str	r2, [r3, #8]
}
 8005a70:	bf00      	nop
 8005a72:	3714      	adds	r7, #20
 8005a74:	46bd      	mov	sp, r7
 8005a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7a:	4770      	bx	lr

08005a7c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a7c:	b480      	push	{r7}
 8005a7e:	b087      	sub	sp, #28
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	60f8      	str	r0, [r7, #12]
 8005a84:	60b9      	str	r1, [r7, #8]
 8005a86:	607a      	str	r2, [r7, #4]
 8005a88:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a96:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a98:	683b      	ldr	r3, [r7, #0]
 8005a9a:	021a      	lsls	r2, r3, #8
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	431a      	orrs	r2, r3
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	4313      	orrs	r3, r2
 8005aa4:	697a      	ldr	r2, [r7, #20]
 8005aa6:	4313      	orrs	r3, r2
 8005aa8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	697a      	ldr	r2, [r7, #20]
 8005aae:	609a      	str	r2, [r3, #8]
}
 8005ab0:	bf00      	nop
 8005ab2:	371c      	adds	r7, #28
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr

08005abc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b085      	sub	sp, #20
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
 8005ac4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d101      	bne.n	8005ad4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ad0:	2302      	movs	r3, #2
 8005ad2:	e068      	b.n	8005ba6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2202      	movs	r2, #2
 8005ae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	689b      	ldr	r3, [r3, #8]
 8005af2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a2e      	ldr	r2, [pc, #184]	@ (8005bb4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d004      	beq.n	8005b08 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a2d      	ldr	r2, [pc, #180]	@ (8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d108      	bne.n	8005b1a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005b0e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	68fa      	ldr	r2, [r7, #12]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005b20:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68fa      	ldr	r2, [r7, #12]
 8005b32:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a1e      	ldr	r2, [pc, #120]	@ (8005bb4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d01d      	beq.n	8005b7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b46:	d018      	beq.n	8005b7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a1b      	ldr	r2, [pc, #108]	@ (8005bbc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d013      	beq.n	8005b7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	4a1a      	ldr	r2, [pc, #104]	@ (8005bc0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d00e      	beq.n	8005b7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a18      	ldr	r2, [pc, #96]	@ (8005bc4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005b62:	4293      	cmp	r3, r2
 8005b64:	d009      	beq.n	8005b7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a13      	ldr	r2, [pc, #76]	@ (8005bb8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d004      	beq.n	8005b7a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	4a14      	ldr	r2, [pc, #80]	@ (8005bc8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d10c      	bne.n	8005b94 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b80:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	689b      	ldr	r3, [r3, #8]
 8005b86:	68ba      	ldr	r2, [r7, #8]
 8005b88:	4313      	orrs	r3, r2
 8005b8a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68ba      	ldr	r2, [r7, #8]
 8005b92:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2200      	movs	r2, #0
 8005ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ba4:	2300      	movs	r3, #0
}
 8005ba6:	4618      	mov	r0, r3
 8005ba8:	3714      	adds	r7, #20
 8005baa:	46bd      	mov	sp, r7
 8005bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb0:	4770      	bx	lr
 8005bb2:	bf00      	nop
 8005bb4:	40012c00 	.word	0x40012c00
 8005bb8:	40013400 	.word	0x40013400
 8005bbc:	40000400 	.word	0x40000400
 8005bc0:	40000800 	.word	0x40000800
 8005bc4:	40000c00 	.word	0x40000c00
 8005bc8:	40014000 	.word	0x40014000

08005bcc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005bcc:	b480      	push	{r7}
 8005bce:	b083      	sub	sp, #12
 8005bd0:	af00      	add	r7, sp, #0
 8005bd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005bd4:	bf00      	nop
 8005bd6:	370c      	adds	r7, #12
 8005bd8:	46bd      	mov	sp, r7
 8005bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bde:	4770      	bx	lr

08005be0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005be0:	b480      	push	{r7}
 8005be2:	b083      	sub	sp, #12
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005be8:	bf00      	nop
 8005bea:	370c      	adds	r7, #12
 8005bec:	46bd      	mov	sp, r7
 8005bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf2:	4770      	bx	lr

08005bf4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	b083      	sub	sp, #12
 8005bf8:	af00      	add	r7, sp, #0
 8005bfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005bfc:	bf00      	nop
 8005bfe:	370c      	adds	r7, #12
 8005c00:	46bd      	mov	sp, r7
 8005c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c06:	4770      	bx	lr

08005c08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005c08:	b580      	push	{r7, lr}
 8005c0a:	b082      	sub	sp, #8
 8005c0c:	af00      	add	r7, sp, #0
 8005c0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005c16:	2301      	movs	r3, #1
 8005c18:	e042      	b.n	8005ca0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d106      	bne.n	8005c32 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2200      	movs	r2, #0
 8005c28:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005c2c:	6878      	ldr	r0, [r7, #4]
 8005c2e:	f7fb feb9 	bl	80019a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2224      	movs	r2, #36	@ 0x24
 8005c36:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f022 0201 	bic.w	r2, r2, #1
 8005c48:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d002      	beq.n	8005c58 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005c52:	6878      	ldr	r0, [r7, #4]
 8005c54:	f000 fbb2 	bl	80063bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005c58:	6878      	ldr	r0, [r7, #4]
 8005c5a:	f000 f8b3 	bl	8005dc4 <UART_SetConfig>
 8005c5e:	4603      	mov	r3, r0
 8005c60:	2b01      	cmp	r3, #1
 8005c62:	d101      	bne.n	8005c68 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005c64:	2301      	movs	r3, #1
 8005c66:	e01b      	b.n	8005ca0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	685a      	ldr	r2, [r3, #4]
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c76:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	689a      	ldr	r2, [r3, #8]
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c86:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	681a      	ldr	r2, [r3, #0]
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f042 0201 	orr.w	r2, r2, #1
 8005c96:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c98:	6878      	ldr	r0, [r7, #4]
 8005c9a:	f000 fc31 	bl	8006500 <UART_CheckIdleState>
 8005c9e:	4603      	mov	r3, r0
}
 8005ca0:	4618      	mov	r0, r3
 8005ca2:	3708      	adds	r7, #8
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bd80      	pop	{r7, pc}

08005ca8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ca8:	b580      	push	{r7, lr}
 8005caa:	b08a      	sub	sp, #40	@ 0x28
 8005cac:	af02      	add	r7, sp, #8
 8005cae:	60f8      	str	r0, [r7, #12]
 8005cb0:	60b9      	str	r1, [r7, #8]
 8005cb2:	603b      	str	r3, [r7, #0]
 8005cb4:	4613      	mov	r3, r2
 8005cb6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005cbe:	2b20      	cmp	r3, #32
 8005cc0:	d17b      	bne.n	8005dba <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cc2:	68bb      	ldr	r3, [r7, #8]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d002      	beq.n	8005cce <HAL_UART_Transmit+0x26>
 8005cc8:	88fb      	ldrh	r3, [r7, #6]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d101      	bne.n	8005cd2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e074      	b.n	8005dbc <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	2221      	movs	r2, #33	@ 0x21
 8005cde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005ce2:	f7fc fc13 	bl	800250c <HAL_GetTick>
 8005ce6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	88fa      	ldrh	r2, [r7, #6]
 8005cec:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	88fa      	ldrh	r2, [r7, #6]
 8005cf4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	689b      	ldr	r3, [r3, #8]
 8005cfc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005d00:	d108      	bne.n	8005d14 <HAL_UART_Transmit+0x6c>
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	691b      	ldr	r3, [r3, #16]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d104      	bne.n	8005d14 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005d0e:	68bb      	ldr	r3, [r7, #8]
 8005d10:	61bb      	str	r3, [r7, #24]
 8005d12:	e003      	b.n	8005d1c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005d14:	68bb      	ldr	r3, [r7, #8]
 8005d16:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005d1c:	e030      	b.n	8005d80 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005d1e:	683b      	ldr	r3, [r7, #0]
 8005d20:	9300      	str	r3, [sp, #0]
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	2200      	movs	r2, #0
 8005d26:	2180      	movs	r1, #128	@ 0x80
 8005d28:	68f8      	ldr	r0, [r7, #12]
 8005d2a:	f000 fc93 	bl	8006654 <UART_WaitOnFlagUntilTimeout>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d005      	beq.n	8005d40 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	2220      	movs	r2, #32
 8005d38:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005d3c:	2303      	movs	r3, #3
 8005d3e:	e03d      	b.n	8005dbc <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005d40:	69fb      	ldr	r3, [r7, #28]
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d10b      	bne.n	8005d5e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005d46:	69bb      	ldr	r3, [r7, #24]
 8005d48:	881a      	ldrh	r2, [r3, #0]
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d52:	b292      	uxth	r2, r2
 8005d54:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005d56:	69bb      	ldr	r3, [r7, #24]
 8005d58:	3302      	adds	r3, #2
 8005d5a:	61bb      	str	r3, [r7, #24]
 8005d5c:	e007      	b.n	8005d6e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005d5e:	69fb      	ldr	r3, [r7, #28]
 8005d60:	781a      	ldrb	r2, [r3, #0]
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005d68:	69fb      	ldr	r3, [r7, #28]
 8005d6a:	3301      	adds	r3, #1
 8005d6c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	3b01      	subs	r3, #1
 8005d78:	b29a      	uxth	r2, r3
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005d80:	68fb      	ldr	r3, [r7, #12]
 8005d82:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d1c8      	bne.n	8005d1e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d8c:	683b      	ldr	r3, [r7, #0]
 8005d8e:	9300      	str	r3, [sp, #0]
 8005d90:	697b      	ldr	r3, [r7, #20]
 8005d92:	2200      	movs	r2, #0
 8005d94:	2140      	movs	r1, #64	@ 0x40
 8005d96:	68f8      	ldr	r0, [r7, #12]
 8005d98:	f000 fc5c 	bl	8006654 <UART_WaitOnFlagUntilTimeout>
 8005d9c:	4603      	mov	r3, r0
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d005      	beq.n	8005dae <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	2220      	movs	r2, #32
 8005da6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e006      	b.n	8005dbc <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	2220      	movs	r2, #32
 8005db2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005db6:	2300      	movs	r3, #0
 8005db8:	e000      	b.n	8005dbc <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005dba:	2302      	movs	r3, #2
  }
}
 8005dbc:	4618      	mov	r0, r3
 8005dbe:	3720      	adds	r7, #32
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}

08005dc4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005dc4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005dc8:	b08c      	sub	sp, #48	@ 0x30
 8005dca:	af00      	add	r7, sp, #0
 8005dcc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005dce:	2300      	movs	r3, #0
 8005dd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005dd4:	697b      	ldr	r3, [r7, #20]
 8005dd6:	689a      	ldr	r2, [r3, #8]
 8005dd8:	697b      	ldr	r3, [r7, #20]
 8005dda:	691b      	ldr	r3, [r3, #16]
 8005ddc:	431a      	orrs	r2, r3
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	695b      	ldr	r3, [r3, #20]
 8005de2:	431a      	orrs	r2, r3
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	69db      	ldr	r3, [r3, #28]
 8005de8:	4313      	orrs	r3, r2
 8005dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005dec:	697b      	ldr	r3, [r7, #20]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	4baa      	ldr	r3, [pc, #680]	@ (800609c <UART_SetConfig+0x2d8>)
 8005df4:	4013      	ands	r3, r2
 8005df6:	697a      	ldr	r2, [r7, #20]
 8005df8:	6812      	ldr	r2, [r2, #0]
 8005dfa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005dfc:	430b      	orrs	r3, r1
 8005dfe:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005e00:	697b      	ldr	r3, [r7, #20]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e0a:	697b      	ldr	r3, [r7, #20]
 8005e0c:	68da      	ldr	r2, [r3, #12]
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	430a      	orrs	r2, r1
 8005e14:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005e16:	697b      	ldr	r3, [r7, #20]
 8005e18:	699b      	ldr	r3, [r3, #24]
 8005e1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	4a9f      	ldr	r2, [pc, #636]	@ (80060a0 <UART_SetConfig+0x2dc>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d004      	beq.n	8005e30 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005e26:	697b      	ldr	r3, [r7, #20]
 8005e28:	6a1b      	ldr	r3, [r3, #32]
 8005e2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	689b      	ldr	r3, [r3, #8]
 8005e36:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005e3a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005e3e:	697a      	ldr	r2, [r7, #20]
 8005e40:	6812      	ldr	r2, [r2, #0]
 8005e42:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005e44:	430b      	orrs	r3, r1
 8005e46:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005e48:	697b      	ldr	r3, [r7, #20]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e4e:	f023 010f 	bic.w	r1, r3, #15
 8005e52:	697b      	ldr	r3, [r7, #20]
 8005e54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	430a      	orrs	r2, r1
 8005e5c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005e5e:	697b      	ldr	r3, [r7, #20]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	4a90      	ldr	r2, [pc, #576]	@ (80060a4 <UART_SetConfig+0x2e0>)
 8005e64:	4293      	cmp	r3, r2
 8005e66:	d125      	bne.n	8005eb4 <UART_SetConfig+0xf0>
 8005e68:	4b8f      	ldr	r3, [pc, #572]	@ (80060a8 <UART_SetConfig+0x2e4>)
 8005e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e6e:	f003 0303 	and.w	r3, r3, #3
 8005e72:	2b03      	cmp	r3, #3
 8005e74:	d81a      	bhi.n	8005eac <UART_SetConfig+0xe8>
 8005e76:	a201      	add	r2, pc, #4	@ (adr r2, 8005e7c <UART_SetConfig+0xb8>)
 8005e78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e7c:	08005e8d 	.word	0x08005e8d
 8005e80:	08005e9d 	.word	0x08005e9d
 8005e84:	08005e95 	.word	0x08005e95
 8005e88:	08005ea5 	.word	0x08005ea5
 8005e8c:	2301      	movs	r3, #1
 8005e8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e92:	e116      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005e94:	2302      	movs	r3, #2
 8005e96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e9a:	e112      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005e9c:	2304      	movs	r3, #4
 8005e9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ea2:	e10e      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005ea4:	2308      	movs	r3, #8
 8005ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eaa:	e10a      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005eac:	2310      	movs	r3, #16
 8005eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eb2:	e106      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005eb4:	697b      	ldr	r3, [r7, #20]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	4a7c      	ldr	r2, [pc, #496]	@ (80060ac <UART_SetConfig+0x2e8>)
 8005eba:	4293      	cmp	r3, r2
 8005ebc:	d138      	bne.n	8005f30 <UART_SetConfig+0x16c>
 8005ebe:	4b7a      	ldr	r3, [pc, #488]	@ (80060a8 <UART_SetConfig+0x2e4>)
 8005ec0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ec4:	f003 030c 	and.w	r3, r3, #12
 8005ec8:	2b0c      	cmp	r3, #12
 8005eca:	d82d      	bhi.n	8005f28 <UART_SetConfig+0x164>
 8005ecc:	a201      	add	r2, pc, #4	@ (adr r2, 8005ed4 <UART_SetConfig+0x110>)
 8005ece:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ed2:	bf00      	nop
 8005ed4:	08005f09 	.word	0x08005f09
 8005ed8:	08005f29 	.word	0x08005f29
 8005edc:	08005f29 	.word	0x08005f29
 8005ee0:	08005f29 	.word	0x08005f29
 8005ee4:	08005f19 	.word	0x08005f19
 8005ee8:	08005f29 	.word	0x08005f29
 8005eec:	08005f29 	.word	0x08005f29
 8005ef0:	08005f29 	.word	0x08005f29
 8005ef4:	08005f11 	.word	0x08005f11
 8005ef8:	08005f29 	.word	0x08005f29
 8005efc:	08005f29 	.word	0x08005f29
 8005f00:	08005f29 	.word	0x08005f29
 8005f04:	08005f21 	.word	0x08005f21
 8005f08:	2300      	movs	r3, #0
 8005f0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f0e:	e0d8      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005f10:	2302      	movs	r3, #2
 8005f12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f16:	e0d4      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005f18:	2304      	movs	r3, #4
 8005f1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f1e:	e0d0      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005f20:	2308      	movs	r3, #8
 8005f22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f26:	e0cc      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005f28:	2310      	movs	r3, #16
 8005f2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f2e:	e0c8      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a5e      	ldr	r2, [pc, #376]	@ (80060b0 <UART_SetConfig+0x2ec>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d125      	bne.n	8005f86 <UART_SetConfig+0x1c2>
 8005f3a:	4b5b      	ldr	r3, [pc, #364]	@ (80060a8 <UART_SetConfig+0x2e4>)
 8005f3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f40:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005f44:	2b30      	cmp	r3, #48	@ 0x30
 8005f46:	d016      	beq.n	8005f76 <UART_SetConfig+0x1b2>
 8005f48:	2b30      	cmp	r3, #48	@ 0x30
 8005f4a:	d818      	bhi.n	8005f7e <UART_SetConfig+0x1ba>
 8005f4c:	2b20      	cmp	r3, #32
 8005f4e:	d00a      	beq.n	8005f66 <UART_SetConfig+0x1a2>
 8005f50:	2b20      	cmp	r3, #32
 8005f52:	d814      	bhi.n	8005f7e <UART_SetConfig+0x1ba>
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d002      	beq.n	8005f5e <UART_SetConfig+0x19a>
 8005f58:	2b10      	cmp	r3, #16
 8005f5a:	d008      	beq.n	8005f6e <UART_SetConfig+0x1aa>
 8005f5c:	e00f      	b.n	8005f7e <UART_SetConfig+0x1ba>
 8005f5e:	2300      	movs	r3, #0
 8005f60:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f64:	e0ad      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005f66:	2302      	movs	r3, #2
 8005f68:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f6c:	e0a9      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005f6e:	2304      	movs	r3, #4
 8005f70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f74:	e0a5      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005f76:	2308      	movs	r3, #8
 8005f78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f7c:	e0a1      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005f7e:	2310      	movs	r3, #16
 8005f80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f84:	e09d      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005f86:	697b      	ldr	r3, [r7, #20]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	4a4a      	ldr	r2, [pc, #296]	@ (80060b4 <UART_SetConfig+0x2f0>)
 8005f8c:	4293      	cmp	r3, r2
 8005f8e:	d125      	bne.n	8005fdc <UART_SetConfig+0x218>
 8005f90:	4b45      	ldr	r3, [pc, #276]	@ (80060a8 <UART_SetConfig+0x2e4>)
 8005f92:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f96:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005f9a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f9c:	d016      	beq.n	8005fcc <UART_SetConfig+0x208>
 8005f9e:	2bc0      	cmp	r3, #192	@ 0xc0
 8005fa0:	d818      	bhi.n	8005fd4 <UART_SetConfig+0x210>
 8005fa2:	2b80      	cmp	r3, #128	@ 0x80
 8005fa4:	d00a      	beq.n	8005fbc <UART_SetConfig+0x1f8>
 8005fa6:	2b80      	cmp	r3, #128	@ 0x80
 8005fa8:	d814      	bhi.n	8005fd4 <UART_SetConfig+0x210>
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d002      	beq.n	8005fb4 <UART_SetConfig+0x1f0>
 8005fae:	2b40      	cmp	r3, #64	@ 0x40
 8005fb0:	d008      	beq.n	8005fc4 <UART_SetConfig+0x200>
 8005fb2:	e00f      	b.n	8005fd4 <UART_SetConfig+0x210>
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fba:	e082      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005fbc:	2302      	movs	r3, #2
 8005fbe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fc2:	e07e      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005fc4:	2304      	movs	r3, #4
 8005fc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fca:	e07a      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005fcc:	2308      	movs	r3, #8
 8005fce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fd2:	e076      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005fd4:	2310      	movs	r3, #16
 8005fd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fda:	e072      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8005fdc:	697b      	ldr	r3, [r7, #20]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	4a35      	ldr	r2, [pc, #212]	@ (80060b8 <UART_SetConfig+0x2f4>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d12a      	bne.n	800603c <UART_SetConfig+0x278>
 8005fe6:	4b30      	ldr	r3, [pc, #192]	@ (80060a8 <UART_SetConfig+0x2e4>)
 8005fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005ff0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ff4:	d01a      	beq.n	800602c <UART_SetConfig+0x268>
 8005ff6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ffa:	d81b      	bhi.n	8006034 <UART_SetConfig+0x270>
 8005ffc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006000:	d00c      	beq.n	800601c <UART_SetConfig+0x258>
 8006002:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006006:	d815      	bhi.n	8006034 <UART_SetConfig+0x270>
 8006008:	2b00      	cmp	r3, #0
 800600a:	d003      	beq.n	8006014 <UART_SetConfig+0x250>
 800600c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006010:	d008      	beq.n	8006024 <UART_SetConfig+0x260>
 8006012:	e00f      	b.n	8006034 <UART_SetConfig+0x270>
 8006014:	2300      	movs	r3, #0
 8006016:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800601a:	e052      	b.n	80060c2 <UART_SetConfig+0x2fe>
 800601c:	2302      	movs	r3, #2
 800601e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006022:	e04e      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8006024:	2304      	movs	r3, #4
 8006026:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800602a:	e04a      	b.n	80060c2 <UART_SetConfig+0x2fe>
 800602c:	2308      	movs	r3, #8
 800602e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006032:	e046      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8006034:	2310      	movs	r3, #16
 8006036:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800603a:	e042      	b.n	80060c2 <UART_SetConfig+0x2fe>
 800603c:	697b      	ldr	r3, [r7, #20]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a17      	ldr	r2, [pc, #92]	@ (80060a0 <UART_SetConfig+0x2dc>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d13a      	bne.n	80060bc <UART_SetConfig+0x2f8>
 8006046:	4b18      	ldr	r3, [pc, #96]	@ (80060a8 <UART_SetConfig+0x2e4>)
 8006048:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800604c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006050:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006054:	d01a      	beq.n	800608c <UART_SetConfig+0x2c8>
 8006056:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800605a:	d81b      	bhi.n	8006094 <UART_SetConfig+0x2d0>
 800605c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006060:	d00c      	beq.n	800607c <UART_SetConfig+0x2b8>
 8006062:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006066:	d815      	bhi.n	8006094 <UART_SetConfig+0x2d0>
 8006068:	2b00      	cmp	r3, #0
 800606a:	d003      	beq.n	8006074 <UART_SetConfig+0x2b0>
 800606c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006070:	d008      	beq.n	8006084 <UART_SetConfig+0x2c0>
 8006072:	e00f      	b.n	8006094 <UART_SetConfig+0x2d0>
 8006074:	2300      	movs	r3, #0
 8006076:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800607a:	e022      	b.n	80060c2 <UART_SetConfig+0x2fe>
 800607c:	2302      	movs	r3, #2
 800607e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006082:	e01e      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8006084:	2304      	movs	r3, #4
 8006086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800608a:	e01a      	b.n	80060c2 <UART_SetConfig+0x2fe>
 800608c:	2308      	movs	r3, #8
 800608e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006092:	e016      	b.n	80060c2 <UART_SetConfig+0x2fe>
 8006094:	2310      	movs	r3, #16
 8006096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800609a:	e012      	b.n	80060c2 <UART_SetConfig+0x2fe>
 800609c:	cfff69f3 	.word	0xcfff69f3
 80060a0:	40008000 	.word	0x40008000
 80060a4:	40013800 	.word	0x40013800
 80060a8:	40021000 	.word	0x40021000
 80060ac:	40004400 	.word	0x40004400
 80060b0:	40004800 	.word	0x40004800
 80060b4:	40004c00 	.word	0x40004c00
 80060b8:	40005000 	.word	0x40005000
 80060bc:	2310      	movs	r3, #16
 80060be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	4aae      	ldr	r2, [pc, #696]	@ (8006380 <UART_SetConfig+0x5bc>)
 80060c8:	4293      	cmp	r3, r2
 80060ca:	f040 8097 	bne.w	80061fc <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80060ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80060d2:	2b08      	cmp	r3, #8
 80060d4:	d823      	bhi.n	800611e <UART_SetConfig+0x35a>
 80060d6:	a201      	add	r2, pc, #4	@ (adr r2, 80060dc <UART_SetConfig+0x318>)
 80060d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060dc:	08006101 	.word	0x08006101
 80060e0:	0800611f 	.word	0x0800611f
 80060e4:	08006109 	.word	0x08006109
 80060e8:	0800611f 	.word	0x0800611f
 80060ec:	0800610f 	.word	0x0800610f
 80060f0:	0800611f 	.word	0x0800611f
 80060f4:	0800611f 	.word	0x0800611f
 80060f8:	0800611f 	.word	0x0800611f
 80060fc:	08006117 	.word	0x08006117
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006100:	f7fe fad8 	bl	80046b4 <HAL_RCC_GetPCLK1Freq>
 8006104:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006106:	e010      	b.n	800612a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006108:	4b9e      	ldr	r3, [pc, #632]	@ (8006384 <UART_SetConfig+0x5c0>)
 800610a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800610c:	e00d      	b.n	800612a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800610e:	f7fe fa39 	bl	8004584 <HAL_RCC_GetSysClockFreq>
 8006112:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006114:	e009      	b.n	800612a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006116:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800611a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800611c:	e005      	b.n	800612a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800611e:	2300      	movs	r3, #0
 8006120:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006122:	2301      	movs	r3, #1
 8006124:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006128:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800612a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800612c:	2b00      	cmp	r3, #0
 800612e:	f000 8130 	beq.w	8006392 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006136:	4a94      	ldr	r2, [pc, #592]	@ (8006388 <UART_SetConfig+0x5c4>)
 8006138:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800613c:	461a      	mov	r2, r3
 800613e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006140:	fbb3 f3f2 	udiv	r3, r3, r2
 8006144:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006146:	697b      	ldr	r3, [r7, #20]
 8006148:	685a      	ldr	r2, [r3, #4]
 800614a:	4613      	mov	r3, r2
 800614c:	005b      	lsls	r3, r3, #1
 800614e:	4413      	add	r3, r2
 8006150:	69ba      	ldr	r2, [r7, #24]
 8006152:	429a      	cmp	r2, r3
 8006154:	d305      	bcc.n	8006162 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006156:	697b      	ldr	r3, [r7, #20]
 8006158:	685b      	ldr	r3, [r3, #4]
 800615a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800615c:	69ba      	ldr	r2, [r7, #24]
 800615e:	429a      	cmp	r2, r3
 8006160:	d903      	bls.n	800616a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006162:	2301      	movs	r3, #1
 8006164:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006168:	e113      	b.n	8006392 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800616a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800616c:	2200      	movs	r2, #0
 800616e:	60bb      	str	r3, [r7, #8]
 8006170:	60fa      	str	r2, [r7, #12]
 8006172:	697b      	ldr	r3, [r7, #20]
 8006174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006176:	4a84      	ldr	r2, [pc, #528]	@ (8006388 <UART_SetConfig+0x5c4>)
 8006178:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800617c:	b29b      	uxth	r3, r3
 800617e:	2200      	movs	r2, #0
 8006180:	603b      	str	r3, [r7, #0]
 8006182:	607a      	str	r2, [r7, #4]
 8006184:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006188:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800618c:	f7fa fd24 	bl	8000bd8 <__aeabi_uldivmod>
 8006190:	4602      	mov	r2, r0
 8006192:	460b      	mov	r3, r1
 8006194:	4610      	mov	r0, r2
 8006196:	4619      	mov	r1, r3
 8006198:	f04f 0200 	mov.w	r2, #0
 800619c:	f04f 0300 	mov.w	r3, #0
 80061a0:	020b      	lsls	r3, r1, #8
 80061a2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80061a6:	0202      	lsls	r2, r0, #8
 80061a8:	6979      	ldr	r1, [r7, #20]
 80061aa:	6849      	ldr	r1, [r1, #4]
 80061ac:	0849      	lsrs	r1, r1, #1
 80061ae:	2000      	movs	r0, #0
 80061b0:	460c      	mov	r4, r1
 80061b2:	4605      	mov	r5, r0
 80061b4:	eb12 0804 	adds.w	r8, r2, r4
 80061b8:	eb43 0905 	adc.w	r9, r3, r5
 80061bc:	697b      	ldr	r3, [r7, #20]
 80061be:	685b      	ldr	r3, [r3, #4]
 80061c0:	2200      	movs	r2, #0
 80061c2:	469a      	mov	sl, r3
 80061c4:	4693      	mov	fp, r2
 80061c6:	4652      	mov	r2, sl
 80061c8:	465b      	mov	r3, fp
 80061ca:	4640      	mov	r0, r8
 80061cc:	4649      	mov	r1, r9
 80061ce:	f7fa fd03 	bl	8000bd8 <__aeabi_uldivmod>
 80061d2:	4602      	mov	r2, r0
 80061d4:	460b      	mov	r3, r1
 80061d6:	4613      	mov	r3, r2
 80061d8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80061da:	6a3b      	ldr	r3, [r7, #32]
 80061dc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80061e0:	d308      	bcc.n	80061f4 <UART_SetConfig+0x430>
 80061e2:	6a3b      	ldr	r3, [r7, #32]
 80061e4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80061e8:	d204      	bcs.n	80061f4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80061ea:	697b      	ldr	r3, [r7, #20]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	6a3a      	ldr	r2, [r7, #32]
 80061f0:	60da      	str	r2, [r3, #12]
 80061f2:	e0ce      	b.n	8006392 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80061f4:	2301      	movs	r3, #1
 80061f6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80061fa:	e0ca      	b.n	8006392 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80061fc:	697b      	ldr	r3, [r7, #20]
 80061fe:	69db      	ldr	r3, [r3, #28]
 8006200:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006204:	d166      	bne.n	80062d4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006206:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800620a:	2b08      	cmp	r3, #8
 800620c:	d827      	bhi.n	800625e <UART_SetConfig+0x49a>
 800620e:	a201      	add	r2, pc, #4	@ (adr r2, 8006214 <UART_SetConfig+0x450>)
 8006210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006214:	08006239 	.word	0x08006239
 8006218:	08006241 	.word	0x08006241
 800621c:	08006249 	.word	0x08006249
 8006220:	0800625f 	.word	0x0800625f
 8006224:	0800624f 	.word	0x0800624f
 8006228:	0800625f 	.word	0x0800625f
 800622c:	0800625f 	.word	0x0800625f
 8006230:	0800625f 	.word	0x0800625f
 8006234:	08006257 	.word	0x08006257
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006238:	f7fe fa3c 	bl	80046b4 <HAL_RCC_GetPCLK1Freq>
 800623c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800623e:	e014      	b.n	800626a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006240:	f7fe fa4e 	bl	80046e0 <HAL_RCC_GetPCLK2Freq>
 8006244:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006246:	e010      	b.n	800626a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006248:	4b4e      	ldr	r3, [pc, #312]	@ (8006384 <UART_SetConfig+0x5c0>)
 800624a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800624c:	e00d      	b.n	800626a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800624e:	f7fe f999 	bl	8004584 <HAL_RCC_GetSysClockFreq>
 8006252:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006254:	e009      	b.n	800626a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006256:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800625a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800625c:	e005      	b.n	800626a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800625e:	2300      	movs	r3, #0
 8006260:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006262:	2301      	movs	r3, #1
 8006264:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006268:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800626a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800626c:	2b00      	cmp	r3, #0
 800626e:	f000 8090 	beq.w	8006392 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006272:	697b      	ldr	r3, [r7, #20]
 8006274:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006276:	4a44      	ldr	r2, [pc, #272]	@ (8006388 <UART_SetConfig+0x5c4>)
 8006278:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800627c:	461a      	mov	r2, r3
 800627e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006280:	fbb3 f3f2 	udiv	r3, r3, r2
 8006284:	005a      	lsls	r2, r3, #1
 8006286:	697b      	ldr	r3, [r7, #20]
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	085b      	lsrs	r3, r3, #1
 800628c:	441a      	add	r2, r3
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	fbb2 f3f3 	udiv	r3, r2, r3
 8006296:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006298:	6a3b      	ldr	r3, [r7, #32]
 800629a:	2b0f      	cmp	r3, #15
 800629c:	d916      	bls.n	80062cc <UART_SetConfig+0x508>
 800629e:	6a3b      	ldr	r3, [r7, #32]
 80062a0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062a4:	d212      	bcs.n	80062cc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80062a6:	6a3b      	ldr	r3, [r7, #32]
 80062a8:	b29b      	uxth	r3, r3
 80062aa:	f023 030f 	bic.w	r3, r3, #15
 80062ae:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80062b0:	6a3b      	ldr	r3, [r7, #32]
 80062b2:	085b      	lsrs	r3, r3, #1
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	f003 0307 	and.w	r3, r3, #7
 80062ba:	b29a      	uxth	r2, r3
 80062bc:	8bfb      	ldrh	r3, [r7, #30]
 80062be:	4313      	orrs	r3, r2
 80062c0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80062c2:	697b      	ldr	r3, [r7, #20]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	8bfa      	ldrh	r2, [r7, #30]
 80062c8:	60da      	str	r2, [r3, #12]
 80062ca:	e062      	b.n	8006392 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80062cc:	2301      	movs	r3, #1
 80062ce:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80062d2:	e05e      	b.n	8006392 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80062d4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80062d8:	2b08      	cmp	r3, #8
 80062da:	d828      	bhi.n	800632e <UART_SetConfig+0x56a>
 80062dc:	a201      	add	r2, pc, #4	@ (adr r2, 80062e4 <UART_SetConfig+0x520>)
 80062de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062e2:	bf00      	nop
 80062e4:	08006309 	.word	0x08006309
 80062e8:	08006311 	.word	0x08006311
 80062ec:	08006319 	.word	0x08006319
 80062f0:	0800632f 	.word	0x0800632f
 80062f4:	0800631f 	.word	0x0800631f
 80062f8:	0800632f 	.word	0x0800632f
 80062fc:	0800632f 	.word	0x0800632f
 8006300:	0800632f 	.word	0x0800632f
 8006304:	08006327 	.word	0x08006327
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006308:	f7fe f9d4 	bl	80046b4 <HAL_RCC_GetPCLK1Freq>
 800630c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800630e:	e014      	b.n	800633a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006310:	f7fe f9e6 	bl	80046e0 <HAL_RCC_GetPCLK2Freq>
 8006314:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006316:	e010      	b.n	800633a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006318:	4b1a      	ldr	r3, [pc, #104]	@ (8006384 <UART_SetConfig+0x5c0>)
 800631a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800631c:	e00d      	b.n	800633a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800631e:	f7fe f931 	bl	8004584 <HAL_RCC_GetSysClockFreq>
 8006322:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8006324:	e009      	b.n	800633a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006326:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800632a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800632c:	e005      	b.n	800633a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800632e:	2300      	movs	r3, #0
 8006330:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8006332:	2301      	movs	r3, #1
 8006334:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006338:	bf00      	nop
    }

    if (pclk != 0U)
 800633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633c:	2b00      	cmp	r3, #0
 800633e:	d028      	beq.n	8006392 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006344:	4a10      	ldr	r2, [pc, #64]	@ (8006388 <UART_SetConfig+0x5c4>)
 8006346:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800634a:	461a      	mov	r2, r3
 800634c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800634e:	fbb3 f2f2 	udiv	r2, r3, r2
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	085b      	lsrs	r3, r3, #1
 8006358:	441a      	add	r2, r3
 800635a:	697b      	ldr	r3, [r7, #20]
 800635c:	685b      	ldr	r3, [r3, #4]
 800635e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006362:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006364:	6a3b      	ldr	r3, [r7, #32]
 8006366:	2b0f      	cmp	r3, #15
 8006368:	d910      	bls.n	800638c <UART_SetConfig+0x5c8>
 800636a:	6a3b      	ldr	r3, [r7, #32]
 800636c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006370:	d20c      	bcs.n	800638c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006372:	6a3b      	ldr	r3, [r7, #32]
 8006374:	b29a      	uxth	r2, r3
 8006376:	697b      	ldr	r3, [r7, #20]
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	60da      	str	r2, [r3, #12]
 800637c:	e009      	b.n	8006392 <UART_SetConfig+0x5ce>
 800637e:	bf00      	nop
 8006380:	40008000 	.word	0x40008000
 8006384:	00f42400 	.word	0x00f42400
 8006388:	08009760 	.word	0x08009760
      }
      else
      {
        ret = HAL_ERROR;
 800638c:	2301      	movs	r3, #1
 800638e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006392:	697b      	ldr	r3, [r7, #20]
 8006394:	2201      	movs	r2, #1
 8006396:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800639a:	697b      	ldr	r3, [r7, #20]
 800639c:	2201      	movs	r2, #1
 800639e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80063a2:	697b      	ldr	r3, [r7, #20]
 80063a4:	2200      	movs	r2, #0
 80063a6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	2200      	movs	r2, #0
 80063ac:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80063ae:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80063b2:	4618      	mov	r0, r3
 80063b4:	3730      	adds	r7, #48	@ 0x30
 80063b6:	46bd      	mov	sp, r7
 80063b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080063bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80063bc:	b480      	push	{r7}
 80063be:	b083      	sub	sp, #12
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063c8:	f003 0308 	and.w	r3, r3, #8
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d00a      	beq.n	80063e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	685b      	ldr	r3, [r3, #4]
 80063d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	430a      	orrs	r2, r1
 80063e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ea:	f003 0301 	and.w	r3, r3, #1
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d00a      	beq.n	8006408 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	685b      	ldr	r3, [r3, #4]
 80063f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	430a      	orrs	r2, r1
 8006406:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800640c:	f003 0302 	and.w	r3, r3, #2
 8006410:	2b00      	cmp	r3, #0
 8006412:	d00a      	beq.n	800642a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	685b      	ldr	r3, [r3, #4]
 800641a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	430a      	orrs	r2, r1
 8006428:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800642e:	f003 0304 	and.w	r3, r3, #4
 8006432:	2b00      	cmp	r3, #0
 8006434:	d00a      	beq.n	800644c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	685b      	ldr	r3, [r3, #4]
 800643c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	430a      	orrs	r2, r1
 800644a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006450:	f003 0310 	and.w	r3, r3, #16
 8006454:	2b00      	cmp	r3, #0
 8006456:	d00a      	beq.n	800646e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	430a      	orrs	r2, r1
 800646c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006472:	f003 0320 	and.w	r3, r3, #32
 8006476:	2b00      	cmp	r3, #0
 8006478:	d00a      	beq.n	8006490 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	689b      	ldr	r3, [r3, #8]
 8006480:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	430a      	orrs	r2, r1
 800648e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006494:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006498:	2b00      	cmp	r3, #0
 800649a:	d01a      	beq.n	80064d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	685b      	ldr	r3, [r3, #4]
 80064a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	430a      	orrs	r2, r1
 80064b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064ba:	d10a      	bne.n	80064d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	685b      	ldr	r3, [r3, #4]
 80064c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	430a      	orrs	r2, r1
 80064d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064da:	2b00      	cmp	r3, #0
 80064dc:	d00a      	beq.n	80064f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	685b      	ldr	r3, [r3, #4]
 80064e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	430a      	orrs	r2, r1
 80064f2:	605a      	str	r2, [r3, #4]
  }
}
 80064f4:	bf00      	nop
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b098      	sub	sp, #96	@ 0x60
 8006504:	af02      	add	r7, sp, #8
 8006506:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2200      	movs	r2, #0
 800650c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006510:	f7fb fffc 	bl	800250c <HAL_GetTick>
 8006514:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	f003 0308 	and.w	r3, r3, #8
 8006520:	2b08      	cmp	r3, #8
 8006522:	d12f      	bne.n	8006584 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006524:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006528:	9300      	str	r3, [sp, #0]
 800652a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800652c:	2200      	movs	r2, #0
 800652e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006532:	6878      	ldr	r0, [r7, #4]
 8006534:	f000 f88e 	bl	8006654 <UART_WaitOnFlagUntilTimeout>
 8006538:	4603      	mov	r3, r0
 800653a:	2b00      	cmp	r3, #0
 800653c:	d022      	beq.n	8006584 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006544:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006546:	e853 3f00 	ldrex	r3, [r3]
 800654a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800654c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800654e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006552:	653b      	str	r3, [r7, #80]	@ 0x50
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	461a      	mov	r2, r3
 800655a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800655c:	647b      	str	r3, [r7, #68]	@ 0x44
 800655e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006560:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006562:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006564:	e841 2300 	strex	r3, r2, [r1]
 8006568:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800656a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800656c:	2b00      	cmp	r3, #0
 800656e:	d1e6      	bne.n	800653e <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2220      	movs	r2, #32
 8006574:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	2200      	movs	r2, #0
 800657c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006580:	2303      	movs	r3, #3
 8006582:	e063      	b.n	800664c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 0304 	and.w	r3, r3, #4
 800658e:	2b04      	cmp	r3, #4
 8006590:	d149      	bne.n	8006626 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006592:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006596:	9300      	str	r3, [sp, #0]
 8006598:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800659a:	2200      	movs	r2, #0
 800659c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f000 f857 	bl	8006654 <UART_WaitOnFlagUntilTimeout>
 80065a6:	4603      	mov	r3, r0
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d03c      	beq.n	8006626 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80065b4:	e853 3f00 	ldrex	r3, [r3]
 80065b8:	623b      	str	r3, [r7, #32]
   return(result);
 80065ba:	6a3b      	ldr	r3, [r7, #32]
 80065bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	461a      	mov	r2, r3
 80065c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80065ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80065cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80065d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80065d2:	e841 2300 	strex	r3, r2, [r1]
 80065d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80065d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065da:	2b00      	cmp	r3, #0
 80065dc:	d1e6      	bne.n	80065ac <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3308      	adds	r3, #8
 80065e4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	e853 3f00 	ldrex	r3, [r3]
 80065ec:	60fb      	str	r3, [r7, #12]
   return(result);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	f023 0301 	bic.w	r3, r3, #1
 80065f4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	3308      	adds	r3, #8
 80065fc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80065fe:	61fa      	str	r2, [r7, #28]
 8006600:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006602:	69b9      	ldr	r1, [r7, #24]
 8006604:	69fa      	ldr	r2, [r7, #28]
 8006606:	e841 2300 	strex	r3, r2, [r1]
 800660a:	617b      	str	r3, [r7, #20]
   return(result);
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d1e5      	bne.n	80065de <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	2220      	movs	r2, #32
 8006616:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2200      	movs	r2, #0
 800661e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006622:	2303      	movs	r3, #3
 8006624:	e012      	b.n	800664c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2220      	movs	r2, #32
 800662a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	2220      	movs	r2, #32
 8006632:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	2200      	movs	r2, #0
 800663a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2200      	movs	r2, #0
 8006640:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800664a:	2300      	movs	r3, #0
}
 800664c:	4618      	mov	r0, r3
 800664e:	3758      	adds	r7, #88	@ 0x58
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b084      	sub	sp, #16
 8006658:	af00      	add	r7, sp, #0
 800665a:	60f8      	str	r0, [r7, #12]
 800665c:	60b9      	str	r1, [r7, #8]
 800665e:	603b      	str	r3, [r7, #0]
 8006660:	4613      	mov	r3, r2
 8006662:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006664:	e04f      	b.n	8006706 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006666:	69bb      	ldr	r3, [r7, #24]
 8006668:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800666c:	d04b      	beq.n	8006706 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800666e:	f7fb ff4d 	bl	800250c <HAL_GetTick>
 8006672:	4602      	mov	r2, r0
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	69ba      	ldr	r2, [r7, #24]
 800667a:	429a      	cmp	r2, r3
 800667c:	d302      	bcc.n	8006684 <UART_WaitOnFlagUntilTimeout+0x30>
 800667e:	69bb      	ldr	r3, [r7, #24]
 8006680:	2b00      	cmp	r3, #0
 8006682:	d101      	bne.n	8006688 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006684:	2303      	movs	r3, #3
 8006686:	e04e      	b.n	8006726 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	f003 0304 	and.w	r3, r3, #4
 8006692:	2b00      	cmp	r3, #0
 8006694:	d037      	beq.n	8006706 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	2b80      	cmp	r3, #128	@ 0x80
 800669a:	d034      	beq.n	8006706 <UART_WaitOnFlagUntilTimeout+0xb2>
 800669c:	68bb      	ldr	r3, [r7, #8]
 800669e:	2b40      	cmp	r3, #64	@ 0x40
 80066a0:	d031      	beq.n	8006706 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	69db      	ldr	r3, [r3, #28]
 80066a8:	f003 0308 	and.w	r3, r3, #8
 80066ac:	2b08      	cmp	r3, #8
 80066ae:	d110      	bne.n	80066d2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	2208      	movs	r2, #8
 80066b6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066b8:	68f8      	ldr	r0, [r7, #12]
 80066ba:	f000 f838 	bl	800672e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	2208      	movs	r2, #8
 80066c2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	2200      	movs	r2, #0
 80066ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80066ce:	2301      	movs	r3, #1
 80066d0:	e029      	b.n	8006726 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	69db      	ldr	r3, [r3, #28]
 80066d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066dc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80066e0:	d111      	bne.n	8006706 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80066ea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80066ec:	68f8      	ldr	r0, [r7, #12]
 80066ee:	f000 f81e 	bl	800672e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2220      	movs	r2, #32
 80066f6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006702:	2303      	movs	r3, #3
 8006704:	e00f      	b.n	8006726 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	69da      	ldr	r2, [r3, #28]
 800670c:	68bb      	ldr	r3, [r7, #8]
 800670e:	4013      	ands	r3, r2
 8006710:	68ba      	ldr	r2, [r7, #8]
 8006712:	429a      	cmp	r2, r3
 8006714:	bf0c      	ite	eq
 8006716:	2301      	moveq	r3, #1
 8006718:	2300      	movne	r3, #0
 800671a:	b2db      	uxtb	r3, r3
 800671c:	461a      	mov	r2, r3
 800671e:	79fb      	ldrb	r3, [r7, #7]
 8006720:	429a      	cmp	r2, r3
 8006722:	d0a0      	beq.n	8006666 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006724:	2300      	movs	r3, #0
}
 8006726:	4618      	mov	r0, r3
 8006728:	3710      	adds	r7, #16
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}

0800672e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800672e:	b480      	push	{r7}
 8006730:	b095      	sub	sp, #84	@ 0x54
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800673e:	e853 3f00 	ldrex	r3, [r3]
 8006742:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8006744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006746:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800674a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	461a      	mov	r2, r3
 8006752:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006754:	643b      	str	r3, [r7, #64]	@ 0x40
 8006756:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006758:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800675a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800675c:	e841 2300 	strex	r3, r2, [r1]
 8006760:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8006762:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006764:	2b00      	cmp	r3, #0
 8006766:	d1e6      	bne.n	8006736 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	3308      	adds	r3, #8
 800676e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006770:	6a3b      	ldr	r3, [r7, #32]
 8006772:	e853 3f00 	ldrex	r3, [r3]
 8006776:	61fb      	str	r3, [r7, #28]
   return(result);
 8006778:	69fb      	ldr	r3, [r7, #28]
 800677a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800677e:	f023 0301 	bic.w	r3, r3, #1
 8006782:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	3308      	adds	r3, #8
 800678a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800678c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800678e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006790:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8006792:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006794:	e841 2300 	strex	r3, r2, [r1]
 8006798:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800679a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800679c:	2b00      	cmp	r3, #0
 800679e:	d1e3      	bne.n	8006768 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d118      	bne.n	80067da <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	e853 3f00 	ldrex	r3, [r3]
 80067b4:	60bb      	str	r3, [r7, #8]
   return(result);
 80067b6:	68bb      	ldr	r3, [r7, #8]
 80067b8:	f023 0310 	bic.w	r3, r3, #16
 80067bc:	647b      	str	r3, [r7, #68]	@ 0x44
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	461a      	mov	r2, r3
 80067c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80067c6:	61bb      	str	r3, [r7, #24]
 80067c8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067ca:	6979      	ldr	r1, [r7, #20]
 80067cc:	69ba      	ldr	r2, [r7, #24]
 80067ce:	e841 2300 	strex	r3, r2, [r1]
 80067d2:	613b      	str	r3, [r7, #16]
   return(result);
 80067d4:	693b      	ldr	r3, [r7, #16]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d1e6      	bne.n	80067a8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2220      	movs	r2, #32
 80067de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	2200      	movs	r2, #0
 80067e6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80067ee:	bf00      	nop
 80067f0:	3754      	adds	r7, #84	@ 0x54
 80067f2:	46bd      	mov	sp, r7
 80067f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067f8:	4770      	bx	lr

080067fa <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80067fa:	b480      	push	{r7}
 80067fc:	b085      	sub	sp, #20
 80067fe:	af00      	add	r7, sp, #0
 8006800:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006808:	2b01      	cmp	r3, #1
 800680a:	d101      	bne.n	8006810 <HAL_UARTEx_DisableFifoMode+0x16>
 800680c:	2302      	movs	r3, #2
 800680e:	e027      	b.n	8006860 <HAL_UARTEx_DisableFifoMode+0x66>
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2224      	movs	r2, #36	@ 0x24
 800681c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	681a      	ldr	r2, [r3, #0]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f022 0201 	bic.w	r2, r2, #1
 8006836:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800683e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2200      	movs	r2, #0
 8006844:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	68fa      	ldr	r2, [r7, #12]
 800684c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	2220      	movs	r2, #32
 8006852:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	2200      	movs	r2, #0
 800685a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800685e:	2300      	movs	r3, #0
}
 8006860:	4618      	mov	r0, r3
 8006862:	3714      	adds	r7, #20
 8006864:	46bd      	mov	sp, r7
 8006866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800686a:	4770      	bx	lr

0800686c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	6078      	str	r0, [r7, #4]
 8006874:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800687c:	2b01      	cmp	r3, #1
 800687e:	d101      	bne.n	8006884 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006880:	2302      	movs	r3, #2
 8006882:	e02d      	b.n	80068e0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2224      	movs	r2, #36	@ 0x24
 8006890:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	681a      	ldr	r2, [r3, #0]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f022 0201 	bic.w	r2, r2, #1
 80068aa:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	683a      	ldr	r2, [r7, #0]
 80068bc:	430a      	orrs	r2, r1
 80068be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80068c0:	6878      	ldr	r0, [r7, #4]
 80068c2:	f000 f84f 	bl	8006964 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	68fa      	ldr	r2, [r7, #12]
 80068cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2220      	movs	r2, #32
 80068d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068de:	2300      	movs	r3, #0
}
 80068e0:	4618      	mov	r0, r3
 80068e2:	3710      	adds	r7, #16
 80068e4:	46bd      	mov	sp, r7
 80068e6:	bd80      	pop	{r7, pc}

080068e8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b084      	sub	sp, #16
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
 80068f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d101      	bne.n	8006900 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80068fc:	2302      	movs	r3, #2
 80068fe:	e02d      	b.n	800695c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2224      	movs	r2, #36	@ 0x24
 800690c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	681a      	ldr	r2, [r3, #0]
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	f022 0201 	bic.w	r2, r2, #1
 8006926:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	689b      	ldr	r3, [r3, #8]
 800692e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	683a      	ldr	r2, [r7, #0]
 8006938:	430a      	orrs	r2, r1
 800693a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800693c:	6878      	ldr	r0, [r7, #4]
 800693e:	f000 f811 	bl	8006964 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	68fa      	ldr	r2, [r7, #12]
 8006948:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	2220      	movs	r2, #32
 800694e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2200      	movs	r2, #0
 8006956:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800695a:	2300      	movs	r3, #0
}
 800695c:	4618      	mov	r0, r3
 800695e:	3710      	adds	r7, #16
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}

08006964 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006964:	b480      	push	{r7}
 8006966:	b085      	sub	sp, #20
 8006968:	af00      	add	r7, sp, #0
 800696a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006970:	2b00      	cmp	r3, #0
 8006972:	d108      	bne.n	8006986 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2201      	movs	r2, #1
 8006978:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2201      	movs	r2, #1
 8006980:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006984:	e031      	b.n	80069ea <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006986:	2308      	movs	r3, #8
 8006988:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800698a:	2308      	movs	r3, #8
 800698c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	0e5b      	lsrs	r3, r3, #25
 8006996:	b2db      	uxtb	r3, r3
 8006998:	f003 0307 	and.w	r3, r3, #7
 800699c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	689b      	ldr	r3, [r3, #8]
 80069a4:	0f5b      	lsrs	r3, r3, #29
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	f003 0307 	and.w	r3, r3, #7
 80069ac:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069ae:	7bbb      	ldrb	r3, [r7, #14]
 80069b0:	7b3a      	ldrb	r2, [r7, #12]
 80069b2:	4911      	ldr	r1, [pc, #68]	@ (80069f8 <UARTEx_SetNbDataToProcess+0x94>)
 80069b4:	5c8a      	ldrb	r2, [r1, r2]
 80069b6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80069ba:	7b3a      	ldrb	r2, [r7, #12]
 80069bc:	490f      	ldr	r1, [pc, #60]	@ (80069fc <UARTEx_SetNbDataToProcess+0x98>)
 80069be:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80069c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80069c4:	b29a      	uxth	r2, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80069cc:	7bfb      	ldrb	r3, [r7, #15]
 80069ce:	7b7a      	ldrb	r2, [r7, #13]
 80069d0:	4909      	ldr	r1, [pc, #36]	@ (80069f8 <UARTEx_SetNbDataToProcess+0x94>)
 80069d2:	5c8a      	ldrb	r2, [r1, r2]
 80069d4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80069d8:	7b7a      	ldrb	r2, [r7, #13]
 80069da:	4908      	ldr	r1, [pc, #32]	@ (80069fc <UARTEx_SetNbDataToProcess+0x98>)
 80069dc:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80069de:	fb93 f3f2 	sdiv	r3, r3, r2
 80069e2:	b29a      	uxth	r2, r3
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80069ea:	bf00      	nop
 80069ec:	3714      	adds	r7, #20
 80069ee:	46bd      	mov	sp, r7
 80069f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f4:	4770      	bx	lr
 80069f6:	bf00      	nop
 80069f8:	08009778 	.word	0x08009778
 80069fc:	08009780 	.word	0x08009780

08006a00 <__cvt>:
 8006a00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006a04:	ec57 6b10 	vmov	r6, r7, d0
 8006a08:	2f00      	cmp	r7, #0
 8006a0a:	460c      	mov	r4, r1
 8006a0c:	4619      	mov	r1, r3
 8006a0e:	463b      	mov	r3, r7
 8006a10:	bfbb      	ittet	lt
 8006a12:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006a16:	461f      	movlt	r7, r3
 8006a18:	2300      	movge	r3, #0
 8006a1a:	232d      	movlt	r3, #45	@ 0x2d
 8006a1c:	700b      	strb	r3, [r1, #0]
 8006a1e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a20:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006a24:	4691      	mov	r9, r2
 8006a26:	f023 0820 	bic.w	r8, r3, #32
 8006a2a:	bfbc      	itt	lt
 8006a2c:	4632      	movlt	r2, r6
 8006a2e:	4616      	movlt	r6, r2
 8006a30:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006a34:	d005      	beq.n	8006a42 <__cvt+0x42>
 8006a36:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006a3a:	d100      	bne.n	8006a3e <__cvt+0x3e>
 8006a3c:	3401      	adds	r4, #1
 8006a3e:	2102      	movs	r1, #2
 8006a40:	e000      	b.n	8006a44 <__cvt+0x44>
 8006a42:	2103      	movs	r1, #3
 8006a44:	ab03      	add	r3, sp, #12
 8006a46:	9301      	str	r3, [sp, #4]
 8006a48:	ab02      	add	r3, sp, #8
 8006a4a:	9300      	str	r3, [sp, #0]
 8006a4c:	ec47 6b10 	vmov	d0, r6, r7
 8006a50:	4653      	mov	r3, sl
 8006a52:	4622      	mov	r2, r4
 8006a54:	f000 fde0 	bl	8007618 <_dtoa_r>
 8006a58:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006a5c:	4605      	mov	r5, r0
 8006a5e:	d119      	bne.n	8006a94 <__cvt+0x94>
 8006a60:	f019 0f01 	tst.w	r9, #1
 8006a64:	d00e      	beq.n	8006a84 <__cvt+0x84>
 8006a66:	eb00 0904 	add.w	r9, r0, r4
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	4630      	mov	r0, r6
 8006a70:	4639      	mov	r1, r7
 8006a72:	f7fa f841 	bl	8000af8 <__aeabi_dcmpeq>
 8006a76:	b108      	cbz	r0, 8006a7c <__cvt+0x7c>
 8006a78:	f8cd 900c 	str.w	r9, [sp, #12]
 8006a7c:	2230      	movs	r2, #48	@ 0x30
 8006a7e:	9b03      	ldr	r3, [sp, #12]
 8006a80:	454b      	cmp	r3, r9
 8006a82:	d31e      	bcc.n	8006ac2 <__cvt+0xc2>
 8006a84:	9b03      	ldr	r3, [sp, #12]
 8006a86:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a88:	1b5b      	subs	r3, r3, r5
 8006a8a:	4628      	mov	r0, r5
 8006a8c:	6013      	str	r3, [r2, #0]
 8006a8e:	b004      	add	sp, #16
 8006a90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a94:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006a98:	eb00 0904 	add.w	r9, r0, r4
 8006a9c:	d1e5      	bne.n	8006a6a <__cvt+0x6a>
 8006a9e:	7803      	ldrb	r3, [r0, #0]
 8006aa0:	2b30      	cmp	r3, #48	@ 0x30
 8006aa2:	d10a      	bne.n	8006aba <__cvt+0xba>
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	4630      	mov	r0, r6
 8006aaa:	4639      	mov	r1, r7
 8006aac:	f7fa f824 	bl	8000af8 <__aeabi_dcmpeq>
 8006ab0:	b918      	cbnz	r0, 8006aba <__cvt+0xba>
 8006ab2:	f1c4 0401 	rsb	r4, r4, #1
 8006ab6:	f8ca 4000 	str.w	r4, [sl]
 8006aba:	f8da 3000 	ldr.w	r3, [sl]
 8006abe:	4499      	add	r9, r3
 8006ac0:	e7d3      	b.n	8006a6a <__cvt+0x6a>
 8006ac2:	1c59      	adds	r1, r3, #1
 8006ac4:	9103      	str	r1, [sp, #12]
 8006ac6:	701a      	strb	r2, [r3, #0]
 8006ac8:	e7d9      	b.n	8006a7e <__cvt+0x7e>

08006aca <__exponent>:
 8006aca:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006acc:	2900      	cmp	r1, #0
 8006ace:	bfba      	itte	lt
 8006ad0:	4249      	neglt	r1, r1
 8006ad2:	232d      	movlt	r3, #45	@ 0x2d
 8006ad4:	232b      	movge	r3, #43	@ 0x2b
 8006ad6:	2909      	cmp	r1, #9
 8006ad8:	7002      	strb	r2, [r0, #0]
 8006ada:	7043      	strb	r3, [r0, #1]
 8006adc:	dd29      	ble.n	8006b32 <__exponent+0x68>
 8006ade:	f10d 0307 	add.w	r3, sp, #7
 8006ae2:	461d      	mov	r5, r3
 8006ae4:	270a      	movs	r7, #10
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	fbb1 f6f7 	udiv	r6, r1, r7
 8006aec:	fb07 1416 	mls	r4, r7, r6, r1
 8006af0:	3430      	adds	r4, #48	@ 0x30
 8006af2:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006af6:	460c      	mov	r4, r1
 8006af8:	2c63      	cmp	r4, #99	@ 0x63
 8006afa:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8006afe:	4631      	mov	r1, r6
 8006b00:	dcf1      	bgt.n	8006ae6 <__exponent+0x1c>
 8006b02:	3130      	adds	r1, #48	@ 0x30
 8006b04:	1e94      	subs	r4, r2, #2
 8006b06:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006b0a:	1c41      	adds	r1, r0, #1
 8006b0c:	4623      	mov	r3, r4
 8006b0e:	42ab      	cmp	r3, r5
 8006b10:	d30a      	bcc.n	8006b28 <__exponent+0x5e>
 8006b12:	f10d 0309 	add.w	r3, sp, #9
 8006b16:	1a9b      	subs	r3, r3, r2
 8006b18:	42ac      	cmp	r4, r5
 8006b1a:	bf88      	it	hi
 8006b1c:	2300      	movhi	r3, #0
 8006b1e:	3302      	adds	r3, #2
 8006b20:	4403      	add	r3, r0
 8006b22:	1a18      	subs	r0, r3, r0
 8006b24:	b003      	add	sp, #12
 8006b26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006b28:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006b2c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006b30:	e7ed      	b.n	8006b0e <__exponent+0x44>
 8006b32:	2330      	movs	r3, #48	@ 0x30
 8006b34:	3130      	adds	r1, #48	@ 0x30
 8006b36:	7083      	strb	r3, [r0, #2]
 8006b38:	70c1      	strb	r1, [r0, #3]
 8006b3a:	1d03      	adds	r3, r0, #4
 8006b3c:	e7f1      	b.n	8006b22 <__exponent+0x58>
	...

08006b40 <_printf_float>:
 8006b40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b44:	b08d      	sub	sp, #52	@ 0x34
 8006b46:	460c      	mov	r4, r1
 8006b48:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006b4c:	4616      	mov	r6, r2
 8006b4e:	461f      	mov	r7, r3
 8006b50:	4605      	mov	r5, r0
 8006b52:	f000 fc97 	bl	8007484 <_localeconv_r>
 8006b56:	6803      	ldr	r3, [r0, #0]
 8006b58:	9304      	str	r3, [sp, #16]
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	f7f9 fba0 	bl	80002a0 <strlen>
 8006b60:	2300      	movs	r3, #0
 8006b62:	930a      	str	r3, [sp, #40]	@ 0x28
 8006b64:	f8d8 3000 	ldr.w	r3, [r8]
 8006b68:	9005      	str	r0, [sp, #20]
 8006b6a:	3307      	adds	r3, #7
 8006b6c:	f023 0307 	bic.w	r3, r3, #7
 8006b70:	f103 0208 	add.w	r2, r3, #8
 8006b74:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006b78:	f8d4 b000 	ldr.w	fp, [r4]
 8006b7c:	f8c8 2000 	str.w	r2, [r8]
 8006b80:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b84:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006b88:	9307      	str	r3, [sp, #28]
 8006b8a:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b8e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006b92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b96:	4b9c      	ldr	r3, [pc, #624]	@ (8006e08 <_printf_float+0x2c8>)
 8006b98:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006b9c:	f7f9 ffde 	bl	8000b5c <__aeabi_dcmpun>
 8006ba0:	bb70      	cbnz	r0, 8006c00 <_printf_float+0xc0>
 8006ba2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ba6:	4b98      	ldr	r3, [pc, #608]	@ (8006e08 <_printf_float+0x2c8>)
 8006ba8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006bac:	f7f9 ffb8 	bl	8000b20 <__aeabi_dcmple>
 8006bb0:	bb30      	cbnz	r0, 8006c00 <_printf_float+0xc0>
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	2300      	movs	r3, #0
 8006bb6:	4640      	mov	r0, r8
 8006bb8:	4649      	mov	r1, r9
 8006bba:	f7f9 ffa7 	bl	8000b0c <__aeabi_dcmplt>
 8006bbe:	b110      	cbz	r0, 8006bc6 <_printf_float+0x86>
 8006bc0:	232d      	movs	r3, #45	@ 0x2d
 8006bc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006bc6:	4a91      	ldr	r2, [pc, #580]	@ (8006e0c <_printf_float+0x2cc>)
 8006bc8:	4b91      	ldr	r3, [pc, #580]	@ (8006e10 <_printf_float+0x2d0>)
 8006bca:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006bce:	bf94      	ite	ls
 8006bd0:	4690      	movls	r8, r2
 8006bd2:	4698      	movhi	r8, r3
 8006bd4:	2303      	movs	r3, #3
 8006bd6:	6123      	str	r3, [r4, #16]
 8006bd8:	f02b 0304 	bic.w	r3, fp, #4
 8006bdc:	6023      	str	r3, [r4, #0]
 8006bde:	f04f 0900 	mov.w	r9, #0
 8006be2:	9700      	str	r7, [sp, #0]
 8006be4:	4633      	mov	r3, r6
 8006be6:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006be8:	4621      	mov	r1, r4
 8006bea:	4628      	mov	r0, r5
 8006bec:	f000 f9d2 	bl	8006f94 <_printf_common>
 8006bf0:	3001      	adds	r0, #1
 8006bf2:	f040 808d 	bne.w	8006d10 <_printf_float+0x1d0>
 8006bf6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006bfa:	b00d      	add	sp, #52	@ 0x34
 8006bfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c00:	4642      	mov	r2, r8
 8006c02:	464b      	mov	r3, r9
 8006c04:	4640      	mov	r0, r8
 8006c06:	4649      	mov	r1, r9
 8006c08:	f7f9 ffa8 	bl	8000b5c <__aeabi_dcmpun>
 8006c0c:	b140      	cbz	r0, 8006c20 <_printf_float+0xe0>
 8006c0e:	464b      	mov	r3, r9
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	bfbc      	itt	lt
 8006c14:	232d      	movlt	r3, #45	@ 0x2d
 8006c16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006c1a:	4a7e      	ldr	r2, [pc, #504]	@ (8006e14 <_printf_float+0x2d4>)
 8006c1c:	4b7e      	ldr	r3, [pc, #504]	@ (8006e18 <_printf_float+0x2d8>)
 8006c1e:	e7d4      	b.n	8006bca <_printf_float+0x8a>
 8006c20:	6863      	ldr	r3, [r4, #4]
 8006c22:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006c26:	9206      	str	r2, [sp, #24]
 8006c28:	1c5a      	adds	r2, r3, #1
 8006c2a:	d13b      	bne.n	8006ca4 <_printf_float+0x164>
 8006c2c:	2306      	movs	r3, #6
 8006c2e:	6063      	str	r3, [r4, #4]
 8006c30:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006c34:	2300      	movs	r3, #0
 8006c36:	6022      	str	r2, [r4, #0]
 8006c38:	9303      	str	r3, [sp, #12]
 8006c3a:	ab0a      	add	r3, sp, #40	@ 0x28
 8006c3c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006c40:	ab09      	add	r3, sp, #36	@ 0x24
 8006c42:	9300      	str	r3, [sp, #0]
 8006c44:	6861      	ldr	r1, [r4, #4]
 8006c46:	ec49 8b10 	vmov	d0, r8, r9
 8006c4a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006c4e:	4628      	mov	r0, r5
 8006c50:	f7ff fed6 	bl	8006a00 <__cvt>
 8006c54:	9b06      	ldr	r3, [sp, #24]
 8006c56:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006c58:	2b47      	cmp	r3, #71	@ 0x47
 8006c5a:	4680      	mov	r8, r0
 8006c5c:	d129      	bne.n	8006cb2 <_printf_float+0x172>
 8006c5e:	1cc8      	adds	r0, r1, #3
 8006c60:	db02      	blt.n	8006c68 <_printf_float+0x128>
 8006c62:	6863      	ldr	r3, [r4, #4]
 8006c64:	4299      	cmp	r1, r3
 8006c66:	dd41      	ble.n	8006cec <_printf_float+0x1ac>
 8006c68:	f1aa 0a02 	sub.w	sl, sl, #2
 8006c6c:	fa5f fa8a 	uxtb.w	sl, sl
 8006c70:	3901      	subs	r1, #1
 8006c72:	4652      	mov	r2, sl
 8006c74:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006c78:	9109      	str	r1, [sp, #36]	@ 0x24
 8006c7a:	f7ff ff26 	bl	8006aca <__exponent>
 8006c7e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c80:	1813      	adds	r3, r2, r0
 8006c82:	2a01      	cmp	r2, #1
 8006c84:	4681      	mov	r9, r0
 8006c86:	6123      	str	r3, [r4, #16]
 8006c88:	dc02      	bgt.n	8006c90 <_printf_float+0x150>
 8006c8a:	6822      	ldr	r2, [r4, #0]
 8006c8c:	07d2      	lsls	r2, r2, #31
 8006c8e:	d501      	bpl.n	8006c94 <_printf_float+0x154>
 8006c90:	3301      	adds	r3, #1
 8006c92:	6123      	str	r3, [r4, #16]
 8006c94:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d0a2      	beq.n	8006be2 <_printf_float+0xa2>
 8006c9c:	232d      	movs	r3, #45	@ 0x2d
 8006c9e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ca2:	e79e      	b.n	8006be2 <_printf_float+0xa2>
 8006ca4:	9a06      	ldr	r2, [sp, #24]
 8006ca6:	2a47      	cmp	r2, #71	@ 0x47
 8006ca8:	d1c2      	bne.n	8006c30 <_printf_float+0xf0>
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d1c0      	bne.n	8006c30 <_printf_float+0xf0>
 8006cae:	2301      	movs	r3, #1
 8006cb0:	e7bd      	b.n	8006c2e <_printf_float+0xee>
 8006cb2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006cb6:	d9db      	bls.n	8006c70 <_printf_float+0x130>
 8006cb8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006cbc:	d118      	bne.n	8006cf0 <_printf_float+0x1b0>
 8006cbe:	2900      	cmp	r1, #0
 8006cc0:	6863      	ldr	r3, [r4, #4]
 8006cc2:	dd0b      	ble.n	8006cdc <_printf_float+0x19c>
 8006cc4:	6121      	str	r1, [r4, #16]
 8006cc6:	b913      	cbnz	r3, 8006cce <_printf_float+0x18e>
 8006cc8:	6822      	ldr	r2, [r4, #0]
 8006cca:	07d0      	lsls	r0, r2, #31
 8006ccc:	d502      	bpl.n	8006cd4 <_printf_float+0x194>
 8006cce:	3301      	adds	r3, #1
 8006cd0:	440b      	add	r3, r1
 8006cd2:	6123      	str	r3, [r4, #16]
 8006cd4:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006cd6:	f04f 0900 	mov.w	r9, #0
 8006cda:	e7db      	b.n	8006c94 <_printf_float+0x154>
 8006cdc:	b913      	cbnz	r3, 8006ce4 <_printf_float+0x1a4>
 8006cde:	6822      	ldr	r2, [r4, #0]
 8006ce0:	07d2      	lsls	r2, r2, #31
 8006ce2:	d501      	bpl.n	8006ce8 <_printf_float+0x1a8>
 8006ce4:	3302      	adds	r3, #2
 8006ce6:	e7f4      	b.n	8006cd2 <_printf_float+0x192>
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e7f2      	b.n	8006cd2 <_printf_float+0x192>
 8006cec:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006cf0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006cf2:	4299      	cmp	r1, r3
 8006cf4:	db05      	blt.n	8006d02 <_printf_float+0x1c2>
 8006cf6:	6823      	ldr	r3, [r4, #0]
 8006cf8:	6121      	str	r1, [r4, #16]
 8006cfa:	07d8      	lsls	r0, r3, #31
 8006cfc:	d5ea      	bpl.n	8006cd4 <_printf_float+0x194>
 8006cfe:	1c4b      	adds	r3, r1, #1
 8006d00:	e7e7      	b.n	8006cd2 <_printf_float+0x192>
 8006d02:	2900      	cmp	r1, #0
 8006d04:	bfd4      	ite	le
 8006d06:	f1c1 0202 	rsble	r2, r1, #2
 8006d0a:	2201      	movgt	r2, #1
 8006d0c:	4413      	add	r3, r2
 8006d0e:	e7e0      	b.n	8006cd2 <_printf_float+0x192>
 8006d10:	6823      	ldr	r3, [r4, #0]
 8006d12:	055a      	lsls	r2, r3, #21
 8006d14:	d407      	bmi.n	8006d26 <_printf_float+0x1e6>
 8006d16:	6923      	ldr	r3, [r4, #16]
 8006d18:	4642      	mov	r2, r8
 8006d1a:	4631      	mov	r1, r6
 8006d1c:	4628      	mov	r0, r5
 8006d1e:	47b8      	blx	r7
 8006d20:	3001      	adds	r0, #1
 8006d22:	d12b      	bne.n	8006d7c <_printf_float+0x23c>
 8006d24:	e767      	b.n	8006bf6 <_printf_float+0xb6>
 8006d26:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006d2a:	f240 80dd 	bls.w	8006ee8 <_printf_float+0x3a8>
 8006d2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006d32:	2200      	movs	r2, #0
 8006d34:	2300      	movs	r3, #0
 8006d36:	f7f9 fedf 	bl	8000af8 <__aeabi_dcmpeq>
 8006d3a:	2800      	cmp	r0, #0
 8006d3c:	d033      	beq.n	8006da6 <_printf_float+0x266>
 8006d3e:	4a37      	ldr	r2, [pc, #220]	@ (8006e1c <_printf_float+0x2dc>)
 8006d40:	2301      	movs	r3, #1
 8006d42:	4631      	mov	r1, r6
 8006d44:	4628      	mov	r0, r5
 8006d46:	47b8      	blx	r7
 8006d48:	3001      	adds	r0, #1
 8006d4a:	f43f af54 	beq.w	8006bf6 <_printf_float+0xb6>
 8006d4e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8006d52:	4543      	cmp	r3, r8
 8006d54:	db02      	blt.n	8006d5c <_printf_float+0x21c>
 8006d56:	6823      	ldr	r3, [r4, #0]
 8006d58:	07d8      	lsls	r0, r3, #31
 8006d5a:	d50f      	bpl.n	8006d7c <_printf_float+0x23c>
 8006d5c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d60:	4631      	mov	r1, r6
 8006d62:	4628      	mov	r0, r5
 8006d64:	47b8      	blx	r7
 8006d66:	3001      	adds	r0, #1
 8006d68:	f43f af45 	beq.w	8006bf6 <_printf_float+0xb6>
 8006d6c:	f04f 0900 	mov.w	r9, #0
 8006d70:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8006d74:	f104 0a1a 	add.w	sl, r4, #26
 8006d78:	45c8      	cmp	r8, r9
 8006d7a:	dc09      	bgt.n	8006d90 <_printf_float+0x250>
 8006d7c:	6823      	ldr	r3, [r4, #0]
 8006d7e:	079b      	lsls	r3, r3, #30
 8006d80:	f100 8103 	bmi.w	8006f8a <_printf_float+0x44a>
 8006d84:	68e0      	ldr	r0, [r4, #12]
 8006d86:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006d88:	4298      	cmp	r0, r3
 8006d8a:	bfb8      	it	lt
 8006d8c:	4618      	movlt	r0, r3
 8006d8e:	e734      	b.n	8006bfa <_printf_float+0xba>
 8006d90:	2301      	movs	r3, #1
 8006d92:	4652      	mov	r2, sl
 8006d94:	4631      	mov	r1, r6
 8006d96:	4628      	mov	r0, r5
 8006d98:	47b8      	blx	r7
 8006d9a:	3001      	adds	r0, #1
 8006d9c:	f43f af2b 	beq.w	8006bf6 <_printf_float+0xb6>
 8006da0:	f109 0901 	add.w	r9, r9, #1
 8006da4:	e7e8      	b.n	8006d78 <_printf_float+0x238>
 8006da6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	dc39      	bgt.n	8006e20 <_printf_float+0x2e0>
 8006dac:	4a1b      	ldr	r2, [pc, #108]	@ (8006e1c <_printf_float+0x2dc>)
 8006dae:	2301      	movs	r3, #1
 8006db0:	4631      	mov	r1, r6
 8006db2:	4628      	mov	r0, r5
 8006db4:	47b8      	blx	r7
 8006db6:	3001      	adds	r0, #1
 8006db8:	f43f af1d 	beq.w	8006bf6 <_printf_float+0xb6>
 8006dbc:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006dc0:	ea59 0303 	orrs.w	r3, r9, r3
 8006dc4:	d102      	bne.n	8006dcc <_printf_float+0x28c>
 8006dc6:	6823      	ldr	r3, [r4, #0]
 8006dc8:	07d9      	lsls	r1, r3, #31
 8006dca:	d5d7      	bpl.n	8006d7c <_printf_float+0x23c>
 8006dcc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006dd0:	4631      	mov	r1, r6
 8006dd2:	4628      	mov	r0, r5
 8006dd4:	47b8      	blx	r7
 8006dd6:	3001      	adds	r0, #1
 8006dd8:	f43f af0d 	beq.w	8006bf6 <_printf_float+0xb6>
 8006ddc:	f04f 0a00 	mov.w	sl, #0
 8006de0:	f104 0b1a 	add.w	fp, r4, #26
 8006de4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006de6:	425b      	negs	r3, r3
 8006de8:	4553      	cmp	r3, sl
 8006dea:	dc01      	bgt.n	8006df0 <_printf_float+0x2b0>
 8006dec:	464b      	mov	r3, r9
 8006dee:	e793      	b.n	8006d18 <_printf_float+0x1d8>
 8006df0:	2301      	movs	r3, #1
 8006df2:	465a      	mov	r2, fp
 8006df4:	4631      	mov	r1, r6
 8006df6:	4628      	mov	r0, r5
 8006df8:	47b8      	blx	r7
 8006dfa:	3001      	adds	r0, #1
 8006dfc:	f43f aefb 	beq.w	8006bf6 <_printf_float+0xb6>
 8006e00:	f10a 0a01 	add.w	sl, sl, #1
 8006e04:	e7ee      	b.n	8006de4 <_printf_float+0x2a4>
 8006e06:	bf00      	nop
 8006e08:	7fefffff 	.word	0x7fefffff
 8006e0c:	08009788 	.word	0x08009788
 8006e10:	0800978c 	.word	0x0800978c
 8006e14:	08009790 	.word	0x08009790
 8006e18:	08009794 	.word	0x08009794
 8006e1c:	08009798 	.word	0x08009798
 8006e20:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e22:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006e26:	4553      	cmp	r3, sl
 8006e28:	bfa8      	it	ge
 8006e2a:	4653      	movge	r3, sl
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	4699      	mov	r9, r3
 8006e30:	dc36      	bgt.n	8006ea0 <_printf_float+0x360>
 8006e32:	f04f 0b00 	mov.w	fp, #0
 8006e36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e3a:	f104 021a 	add.w	r2, r4, #26
 8006e3e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006e40:	9306      	str	r3, [sp, #24]
 8006e42:	eba3 0309 	sub.w	r3, r3, r9
 8006e46:	455b      	cmp	r3, fp
 8006e48:	dc31      	bgt.n	8006eae <_printf_float+0x36e>
 8006e4a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e4c:	459a      	cmp	sl, r3
 8006e4e:	dc3a      	bgt.n	8006ec6 <_printf_float+0x386>
 8006e50:	6823      	ldr	r3, [r4, #0]
 8006e52:	07da      	lsls	r2, r3, #31
 8006e54:	d437      	bmi.n	8006ec6 <_printf_float+0x386>
 8006e56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e58:	ebaa 0903 	sub.w	r9, sl, r3
 8006e5c:	9b06      	ldr	r3, [sp, #24]
 8006e5e:	ebaa 0303 	sub.w	r3, sl, r3
 8006e62:	4599      	cmp	r9, r3
 8006e64:	bfa8      	it	ge
 8006e66:	4699      	movge	r9, r3
 8006e68:	f1b9 0f00 	cmp.w	r9, #0
 8006e6c:	dc33      	bgt.n	8006ed6 <_printf_float+0x396>
 8006e6e:	f04f 0800 	mov.w	r8, #0
 8006e72:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e76:	f104 0b1a 	add.w	fp, r4, #26
 8006e7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e7c:	ebaa 0303 	sub.w	r3, sl, r3
 8006e80:	eba3 0309 	sub.w	r3, r3, r9
 8006e84:	4543      	cmp	r3, r8
 8006e86:	f77f af79 	ble.w	8006d7c <_printf_float+0x23c>
 8006e8a:	2301      	movs	r3, #1
 8006e8c:	465a      	mov	r2, fp
 8006e8e:	4631      	mov	r1, r6
 8006e90:	4628      	mov	r0, r5
 8006e92:	47b8      	blx	r7
 8006e94:	3001      	adds	r0, #1
 8006e96:	f43f aeae 	beq.w	8006bf6 <_printf_float+0xb6>
 8006e9a:	f108 0801 	add.w	r8, r8, #1
 8006e9e:	e7ec      	b.n	8006e7a <_printf_float+0x33a>
 8006ea0:	4642      	mov	r2, r8
 8006ea2:	4631      	mov	r1, r6
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	47b8      	blx	r7
 8006ea8:	3001      	adds	r0, #1
 8006eaa:	d1c2      	bne.n	8006e32 <_printf_float+0x2f2>
 8006eac:	e6a3      	b.n	8006bf6 <_printf_float+0xb6>
 8006eae:	2301      	movs	r3, #1
 8006eb0:	4631      	mov	r1, r6
 8006eb2:	4628      	mov	r0, r5
 8006eb4:	9206      	str	r2, [sp, #24]
 8006eb6:	47b8      	blx	r7
 8006eb8:	3001      	adds	r0, #1
 8006eba:	f43f ae9c 	beq.w	8006bf6 <_printf_float+0xb6>
 8006ebe:	9a06      	ldr	r2, [sp, #24]
 8006ec0:	f10b 0b01 	add.w	fp, fp, #1
 8006ec4:	e7bb      	b.n	8006e3e <_printf_float+0x2fe>
 8006ec6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006eca:	4631      	mov	r1, r6
 8006ecc:	4628      	mov	r0, r5
 8006ece:	47b8      	blx	r7
 8006ed0:	3001      	adds	r0, #1
 8006ed2:	d1c0      	bne.n	8006e56 <_printf_float+0x316>
 8006ed4:	e68f      	b.n	8006bf6 <_printf_float+0xb6>
 8006ed6:	9a06      	ldr	r2, [sp, #24]
 8006ed8:	464b      	mov	r3, r9
 8006eda:	4442      	add	r2, r8
 8006edc:	4631      	mov	r1, r6
 8006ede:	4628      	mov	r0, r5
 8006ee0:	47b8      	blx	r7
 8006ee2:	3001      	adds	r0, #1
 8006ee4:	d1c3      	bne.n	8006e6e <_printf_float+0x32e>
 8006ee6:	e686      	b.n	8006bf6 <_printf_float+0xb6>
 8006ee8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006eec:	f1ba 0f01 	cmp.w	sl, #1
 8006ef0:	dc01      	bgt.n	8006ef6 <_printf_float+0x3b6>
 8006ef2:	07db      	lsls	r3, r3, #31
 8006ef4:	d536      	bpl.n	8006f64 <_printf_float+0x424>
 8006ef6:	2301      	movs	r3, #1
 8006ef8:	4642      	mov	r2, r8
 8006efa:	4631      	mov	r1, r6
 8006efc:	4628      	mov	r0, r5
 8006efe:	47b8      	blx	r7
 8006f00:	3001      	adds	r0, #1
 8006f02:	f43f ae78 	beq.w	8006bf6 <_printf_float+0xb6>
 8006f06:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006f0a:	4631      	mov	r1, r6
 8006f0c:	4628      	mov	r0, r5
 8006f0e:	47b8      	blx	r7
 8006f10:	3001      	adds	r0, #1
 8006f12:	f43f ae70 	beq.w	8006bf6 <_printf_float+0xb6>
 8006f16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8006f22:	f7f9 fde9 	bl	8000af8 <__aeabi_dcmpeq>
 8006f26:	b9c0      	cbnz	r0, 8006f5a <_printf_float+0x41a>
 8006f28:	4653      	mov	r3, sl
 8006f2a:	f108 0201 	add.w	r2, r8, #1
 8006f2e:	4631      	mov	r1, r6
 8006f30:	4628      	mov	r0, r5
 8006f32:	47b8      	blx	r7
 8006f34:	3001      	adds	r0, #1
 8006f36:	d10c      	bne.n	8006f52 <_printf_float+0x412>
 8006f38:	e65d      	b.n	8006bf6 <_printf_float+0xb6>
 8006f3a:	2301      	movs	r3, #1
 8006f3c:	465a      	mov	r2, fp
 8006f3e:	4631      	mov	r1, r6
 8006f40:	4628      	mov	r0, r5
 8006f42:	47b8      	blx	r7
 8006f44:	3001      	adds	r0, #1
 8006f46:	f43f ae56 	beq.w	8006bf6 <_printf_float+0xb6>
 8006f4a:	f108 0801 	add.w	r8, r8, #1
 8006f4e:	45d0      	cmp	r8, sl
 8006f50:	dbf3      	blt.n	8006f3a <_printf_float+0x3fa>
 8006f52:	464b      	mov	r3, r9
 8006f54:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006f58:	e6df      	b.n	8006d1a <_printf_float+0x1da>
 8006f5a:	f04f 0800 	mov.w	r8, #0
 8006f5e:	f104 0b1a 	add.w	fp, r4, #26
 8006f62:	e7f4      	b.n	8006f4e <_printf_float+0x40e>
 8006f64:	2301      	movs	r3, #1
 8006f66:	4642      	mov	r2, r8
 8006f68:	e7e1      	b.n	8006f2e <_printf_float+0x3ee>
 8006f6a:	2301      	movs	r3, #1
 8006f6c:	464a      	mov	r2, r9
 8006f6e:	4631      	mov	r1, r6
 8006f70:	4628      	mov	r0, r5
 8006f72:	47b8      	blx	r7
 8006f74:	3001      	adds	r0, #1
 8006f76:	f43f ae3e 	beq.w	8006bf6 <_printf_float+0xb6>
 8006f7a:	f108 0801 	add.w	r8, r8, #1
 8006f7e:	68e3      	ldr	r3, [r4, #12]
 8006f80:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006f82:	1a5b      	subs	r3, r3, r1
 8006f84:	4543      	cmp	r3, r8
 8006f86:	dcf0      	bgt.n	8006f6a <_printf_float+0x42a>
 8006f88:	e6fc      	b.n	8006d84 <_printf_float+0x244>
 8006f8a:	f04f 0800 	mov.w	r8, #0
 8006f8e:	f104 0919 	add.w	r9, r4, #25
 8006f92:	e7f4      	b.n	8006f7e <_printf_float+0x43e>

08006f94 <_printf_common>:
 8006f94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f98:	4616      	mov	r6, r2
 8006f9a:	4698      	mov	r8, r3
 8006f9c:	688a      	ldr	r2, [r1, #8]
 8006f9e:	690b      	ldr	r3, [r1, #16]
 8006fa0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006fa4:	4293      	cmp	r3, r2
 8006fa6:	bfb8      	it	lt
 8006fa8:	4613      	movlt	r3, r2
 8006faa:	6033      	str	r3, [r6, #0]
 8006fac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006fb0:	4607      	mov	r7, r0
 8006fb2:	460c      	mov	r4, r1
 8006fb4:	b10a      	cbz	r2, 8006fba <_printf_common+0x26>
 8006fb6:	3301      	adds	r3, #1
 8006fb8:	6033      	str	r3, [r6, #0]
 8006fba:	6823      	ldr	r3, [r4, #0]
 8006fbc:	0699      	lsls	r1, r3, #26
 8006fbe:	bf42      	ittt	mi
 8006fc0:	6833      	ldrmi	r3, [r6, #0]
 8006fc2:	3302      	addmi	r3, #2
 8006fc4:	6033      	strmi	r3, [r6, #0]
 8006fc6:	6825      	ldr	r5, [r4, #0]
 8006fc8:	f015 0506 	ands.w	r5, r5, #6
 8006fcc:	d106      	bne.n	8006fdc <_printf_common+0x48>
 8006fce:	f104 0a19 	add.w	sl, r4, #25
 8006fd2:	68e3      	ldr	r3, [r4, #12]
 8006fd4:	6832      	ldr	r2, [r6, #0]
 8006fd6:	1a9b      	subs	r3, r3, r2
 8006fd8:	42ab      	cmp	r3, r5
 8006fda:	dc26      	bgt.n	800702a <_printf_common+0x96>
 8006fdc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006fe0:	6822      	ldr	r2, [r4, #0]
 8006fe2:	3b00      	subs	r3, #0
 8006fe4:	bf18      	it	ne
 8006fe6:	2301      	movne	r3, #1
 8006fe8:	0692      	lsls	r2, r2, #26
 8006fea:	d42b      	bmi.n	8007044 <_printf_common+0xb0>
 8006fec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006ff0:	4641      	mov	r1, r8
 8006ff2:	4638      	mov	r0, r7
 8006ff4:	47c8      	blx	r9
 8006ff6:	3001      	adds	r0, #1
 8006ff8:	d01e      	beq.n	8007038 <_printf_common+0xa4>
 8006ffa:	6823      	ldr	r3, [r4, #0]
 8006ffc:	6922      	ldr	r2, [r4, #16]
 8006ffe:	f003 0306 	and.w	r3, r3, #6
 8007002:	2b04      	cmp	r3, #4
 8007004:	bf02      	ittt	eq
 8007006:	68e5      	ldreq	r5, [r4, #12]
 8007008:	6833      	ldreq	r3, [r6, #0]
 800700a:	1aed      	subeq	r5, r5, r3
 800700c:	68a3      	ldr	r3, [r4, #8]
 800700e:	bf0c      	ite	eq
 8007010:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007014:	2500      	movne	r5, #0
 8007016:	4293      	cmp	r3, r2
 8007018:	bfc4      	itt	gt
 800701a:	1a9b      	subgt	r3, r3, r2
 800701c:	18ed      	addgt	r5, r5, r3
 800701e:	2600      	movs	r6, #0
 8007020:	341a      	adds	r4, #26
 8007022:	42b5      	cmp	r5, r6
 8007024:	d11a      	bne.n	800705c <_printf_common+0xc8>
 8007026:	2000      	movs	r0, #0
 8007028:	e008      	b.n	800703c <_printf_common+0xa8>
 800702a:	2301      	movs	r3, #1
 800702c:	4652      	mov	r2, sl
 800702e:	4641      	mov	r1, r8
 8007030:	4638      	mov	r0, r7
 8007032:	47c8      	blx	r9
 8007034:	3001      	adds	r0, #1
 8007036:	d103      	bne.n	8007040 <_printf_common+0xac>
 8007038:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800703c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007040:	3501      	adds	r5, #1
 8007042:	e7c6      	b.n	8006fd2 <_printf_common+0x3e>
 8007044:	18e1      	adds	r1, r4, r3
 8007046:	1c5a      	adds	r2, r3, #1
 8007048:	2030      	movs	r0, #48	@ 0x30
 800704a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800704e:	4422      	add	r2, r4
 8007050:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007054:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007058:	3302      	adds	r3, #2
 800705a:	e7c7      	b.n	8006fec <_printf_common+0x58>
 800705c:	2301      	movs	r3, #1
 800705e:	4622      	mov	r2, r4
 8007060:	4641      	mov	r1, r8
 8007062:	4638      	mov	r0, r7
 8007064:	47c8      	blx	r9
 8007066:	3001      	adds	r0, #1
 8007068:	d0e6      	beq.n	8007038 <_printf_common+0xa4>
 800706a:	3601      	adds	r6, #1
 800706c:	e7d9      	b.n	8007022 <_printf_common+0x8e>
	...

08007070 <_printf_i>:
 8007070:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007074:	7e0f      	ldrb	r7, [r1, #24]
 8007076:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007078:	2f78      	cmp	r7, #120	@ 0x78
 800707a:	4691      	mov	r9, r2
 800707c:	4680      	mov	r8, r0
 800707e:	460c      	mov	r4, r1
 8007080:	469a      	mov	sl, r3
 8007082:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007086:	d807      	bhi.n	8007098 <_printf_i+0x28>
 8007088:	2f62      	cmp	r7, #98	@ 0x62
 800708a:	d80a      	bhi.n	80070a2 <_printf_i+0x32>
 800708c:	2f00      	cmp	r7, #0
 800708e:	f000 80d2 	beq.w	8007236 <_printf_i+0x1c6>
 8007092:	2f58      	cmp	r7, #88	@ 0x58
 8007094:	f000 80b9 	beq.w	800720a <_printf_i+0x19a>
 8007098:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800709c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80070a0:	e03a      	b.n	8007118 <_printf_i+0xa8>
 80070a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80070a6:	2b15      	cmp	r3, #21
 80070a8:	d8f6      	bhi.n	8007098 <_printf_i+0x28>
 80070aa:	a101      	add	r1, pc, #4	@ (adr r1, 80070b0 <_printf_i+0x40>)
 80070ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80070b0:	08007109 	.word	0x08007109
 80070b4:	0800711d 	.word	0x0800711d
 80070b8:	08007099 	.word	0x08007099
 80070bc:	08007099 	.word	0x08007099
 80070c0:	08007099 	.word	0x08007099
 80070c4:	08007099 	.word	0x08007099
 80070c8:	0800711d 	.word	0x0800711d
 80070cc:	08007099 	.word	0x08007099
 80070d0:	08007099 	.word	0x08007099
 80070d4:	08007099 	.word	0x08007099
 80070d8:	08007099 	.word	0x08007099
 80070dc:	0800721d 	.word	0x0800721d
 80070e0:	08007147 	.word	0x08007147
 80070e4:	080071d7 	.word	0x080071d7
 80070e8:	08007099 	.word	0x08007099
 80070ec:	08007099 	.word	0x08007099
 80070f0:	0800723f 	.word	0x0800723f
 80070f4:	08007099 	.word	0x08007099
 80070f8:	08007147 	.word	0x08007147
 80070fc:	08007099 	.word	0x08007099
 8007100:	08007099 	.word	0x08007099
 8007104:	080071df 	.word	0x080071df
 8007108:	6833      	ldr	r3, [r6, #0]
 800710a:	1d1a      	adds	r2, r3, #4
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	6032      	str	r2, [r6, #0]
 8007110:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007114:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007118:	2301      	movs	r3, #1
 800711a:	e09d      	b.n	8007258 <_printf_i+0x1e8>
 800711c:	6833      	ldr	r3, [r6, #0]
 800711e:	6820      	ldr	r0, [r4, #0]
 8007120:	1d19      	adds	r1, r3, #4
 8007122:	6031      	str	r1, [r6, #0]
 8007124:	0606      	lsls	r6, r0, #24
 8007126:	d501      	bpl.n	800712c <_printf_i+0xbc>
 8007128:	681d      	ldr	r5, [r3, #0]
 800712a:	e003      	b.n	8007134 <_printf_i+0xc4>
 800712c:	0645      	lsls	r5, r0, #25
 800712e:	d5fb      	bpl.n	8007128 <_printf_i+0xb8>
 8007130:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007134:	2d00      	cmp	r5, #0
 8007136:	da03      	bge.n	8007140 <_printf_i+0xd0>
 8007138:	232d      	movs	r3, #45	@ 0x2d
 800713a:	426d      	negs	r5, r5
 800713c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007140:	4859      	ldr	r0, [pc, #356]	@ (80072a8 <_printf_i+0x238>)
 8007142:	230a      	movs	r3, #10
 8007144:	e011      	b.n	800716a <_printf_i+0xfa>
 8007146:	6821      	ldr	r1, [r4, #0]
 8007148:	6833      	ldr	r3, [r6, #0]
 800714a:	0608      	lsls	r0, r1, #24
 800714c:	f853 5b04 	ldr.w	r5, [r3], #4
 8007150:	d402      	bmi.n	8007158 <_printf_i+0xe8>
 8007152:	0649      	lsls	r1, r1, #25
 8007154:	bf48      	it	mi
 8007156:	b2ad      	uxthmi	r5, r5
 8007158:	2f6f      	cmp	r7, #111	@ 0x6f
 800715a:	4853      	ldr	r0, [pc, #332]	@ (80072a8 <_printf_i+0x238>)
 800715c:	6033      	str	r3, [r6, #0]
 800715e:	bf14      	ite	ne
 8007160:	230a      	movne	r3, #10
 8007162:	2308      	moveq	r3, #8
 8007164:	2100      	movs	r1, #0
 8007166:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800716a:	6866      	ldr	r6, [r4, #4]
 800716c:	60a6      	str	r6, [r4, #8]
 800716e:	2e00      	cmp	r6, #0
 8007170:	bfa2      	ittt	ge
 8007172:	6821      	ldrge	r1, [r4, #0]
 8007174:	f021 0104 	bicge.w	r1, r1, #4
 8007178:	6021      	strge	r1, [r4, #0]
 800717a:	b90d      	cbnz	r5, 8007180 <_printf_i+0x110>
 800717c:	2e00      	cmp	r6, #0
 800717e:	d04b      	beq.n	8007218 <_printf_i+0x1a8>
 8007180:	4616      	mov	r6, r2
 8007182:	fbb5 f1f3 	udiv	r1, r5, r3
 8007186:	fb03 5711 	mls	r7, r3, r1, r5
 800718a:	5dc7      	ldrb	r7, [r0, r7]
 800718c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007190:	462f      	mov	r7, r5
 8007192:	42bb      	cmp	r3, r7
 8007194:	460d      	mov	r5, r1
 8007196:	d9f4      	bls.n	8007182 <_printf_i+0x112>
 8007198:	2b08      	cmp	r3, #8
 800719a:	d10b      	bne.n	80071b4 <_printf_i+0x144>
 800719c:	6823      	ldr	r3, [r4, #0]
 800719e:	07df      	lsls	r7, r3, #31
 80071a0:	d508      	bpl.n	80071b4 <_printf_i+0x144>
 80071a2:	6923      	ldr	r3, [r4, #16]
 80071a4:	6861      	ldr	r1, [r4, #4]
 80071a6:	4299      	cmp	r1, r3
 80071a8:	bfde      	ittt	le
 80071aa:	2330      	movle	r3, #48	@ 0x30
 80071ac:	f806 3c01 	strble.w	r3, [r6, #-1]
 80071b0:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 80071b4:	1b92      	subs	r2, r2, r6
 80071b6:	6122      	str	r2, [r4, #16]
 80071b8:	f8cd a000 	str.w	sl, [sp]
 80071bc:	464b      	mov	r3, r9
 80071be:	aa03      	add	r2, sp, #12
 80071c0:	4621      	mov	r1, r4
 80071c2:	4640      	mov	r0, r8
 80071c4:	f7ff fee6 	bl	8006f94 <_printf_common>
 80071c8:	3001      	adds	r0, #1
 80071ca:	d14a      	bne.n	8007262 <_printf_i+0x1f2>
 80071cc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071d0:	b004      	add	sp, #16
 80071d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071d6:	6823      	ldr	r3, [r4, #0]
 80071d8:	f043 0320 	orr.w	r3, r3, #32
 80071dc:	6023      	str	r3, [r4, #0]
 80071de:	4833      	ldr	r0, [pc, #204]	@ (80072ac <_printf_i+0x23c>)
 80071e0:	2778      	movs	r7, #120	@ 0x78
 80071e2:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80071e6:	6823      	ldr	r3, [r4, #0]
 80071e8:	6831      	ldr	r1, [r6, #0]
 80071ea:	061f      	lsls	r7, r3, #24
 80071ec:	f851 5b04 	ldr.w	r5, [r1], #4
 80071f0:	d402      	bmi.n	80071f8 <_printf_i+0x188>
 80071f2:	065f      	lsls	r7, r3, #25
 80071f4:	bf48      	it	mi
 80071f6:	b2ad      	uxthmi	r5, r5
 80071f8:	6031      	str	r1, [r6, #0]
 80071fa:	07d9      	lsls	r1, r3, #31
 80071fc:	bf44      	itt	mi
 80071fe:	f043 0320 	orrmi.w	r3, r3, #32
 8007202:	6023      	strmi	r3, [r4, #0]
 8007204:	b11d      	cbz	r5, 800720e <_printf_i+0x19e>
 8007206:	2310      	movs	r3, #16
 8007208:	e7ac      	b.n	8007164 <_printf_i+0xf4>
 800720a:	4827      	ldr	r0, [pc, #156]	@ (80072a8 <_printf_i+0x238>)
 800720c:	e7e9      	b.n	80071e2 <_printf_i+0x172>
 800720e:	6823      	ldr	r3, [r4, #0]
 8007210:	f023 0320 	bic.w	r3, r3, #32
 8007214:	6023      	str	r3, [r4, #0]
 8007216:	e7f6      	b.n	8007206 <_printf_i+0x196>
 8007218:	4616      	mov	r6, r2
 800721a:	e7bd      	b.n	8007198 <_printf_i+0x128>
 800721c:	6833      	ldr	r3, [r6, #0]
 800721e:	6825      	ldr	r5, [r4, #0]
 8007220:	6961      	ldr	r1, [r4, #20]
 8007222:	1d18      	adds	r0, r3, #4
 8007224:	6030      	str	r0, [r6, #0]
 8007226:	062e      	lsls	r6, r5, #24
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	d501      	bpl.n	8007230 <_printf_i+0x1c0>
 800722c:	6019      	str	r1, [r3, #0]
 800722e:	e002      	b.n	8007236 <_printf_i+0x1c6>
 8007230:	0668      	lsls	r0, r5, #25
 8007232:	d5fb      	bpl.n	800722c <_printf_i+0x1bc>
 8007234:	8019      	strh	r1, [r3, #0]
 8007236:	2300      	movs	r3, #0
 8007238:	6123      	str	r3, [r4, #16]
 800723a:	4616      	mov	r6, r2
 800723c:	e7bc      	b.n	80071b8 <_printf_i+0x148>
 800723e:	6833      	ldr	r3, [r6, #0]
 8007240:	1d1a      	adds	r2, r3, #4
 8007242:	6032      	str	r2, [r6, #0]
 8007244:	681e      	ldr	r6, [r3, #0]
 8007246:	6862      	ldr	r2, [r4, #4]
 8007248:	2100      	movs	r1, #0
 800724a:	4630      	mov	r0, r6
 800724c:	f7f8 ffd8 	bl	8000200 <memchr>
 8007250:	b108      	cbz	r0, 8007256 <_printf_i+0x1e6>
 8007252:	1b80      	subs	r0, r0, r6
 8007254:	6060      	str	r0, [r4, #4]
 8007256:	6863      	ldr	r3, [r4, #4]
 8007258:	6123      	str	r3, [r4, #16]
 800725a:	2300      	movs	r3, #0
 800725c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007260:	e7aa      	b.n	80071b8 <_printf_i+0x148>
 8007262:	6923      	ldr	r3, [r4, #16]
 8007264:	4632      	mov	r2, r6
 8007266:	4649      	mov	r1, r9
 8007268:	4640      	mov	r0, r8
 800726a:	47d0      	blx	sl
 800726c:	3001      	adds	r0, #1
 800726e:	d0ad      	beq.n	80071cc <_printf_i+0x15c>
 8007270:	6823      	ldr	r3, [r4, #0]
 8007272:	079b      	lsls	r3, r3, #30
 8007274:	d413      	bmi.n	800729e <_printf_i+0x22e>
 8007276:	68e0      	ldr	r0, [r4, #12]
 8007278:	9b03      	ldr	r3, [sp, #12]
 800727a:	4298      	cmp	r0, r3
 800727c:	bfb8      	it	lt
 800727e:	4618      	movlt	r0, r3
 8007280:	e7a6      	b.n	80071d0 <_printf_i+0x160>
 8007282:	2301      	movs	r3, #1
 8007284:	4632      	mov	r2, r6
 8007286:	4649      	mov	r1, r9
 8007288:	4640      	mov	r0, r8
 800728a:	47d0      	blx	sl
 800728c:	3001      	adds	r0, #1
 800728e:	d09d      	beq.n	80071cc <_printf_i+0x15c>
 8007290:	3501      	adds	r5, #1
 8007292:	68e3      	ldr	r3, [r4, #12]
 8007294:	9903      	ldr	r1, [sp, #12]
 8007296:	1a5b      	subs	r3, r3, r1
 8007298:	42ab      	cmp	r3, r5
 800729a:	dcf2      	bgt.n	8007282 <_printf_i+0x212>
 800729c:	e7eb      	b.n	8007276 <_printf_i+0x206>
 800729e:	2500      	movs	r5, #0
 80072a0:	f104 0619 	add.w	r6, r4, #25
 80072a4:	e7f5      	b.n	8007292 <_printf_i+0x222>
 80072a6:	bf00      	nop
 80072a8:	0800979a 	.word	0x0800979a
 80072ac:	080097ab 	.word	0x080097ab

080072b0 <siprintf>:
 80072b0:	b40e      	push	{r1, r2, r3}
 80072b2:	b500      	push	{lr}
 80072b4:	b09c      	sub	sp, #112	@ 0x70
 80072b6:	ab1d      	add	r3, sp, #116	@ 0x74
 80072b8:	9002      	str	r0, [sp, #8]
 80072ba:	9006      	str	r0, [sp, #24]
 80072bc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80072c0:	4809      	ldr	r0, [pc, #36]	@ (80072e8 <siprintf+0x38>)
 80072c2:	9107      	str	r1, [sp, #28]
 80072c4:	9104      	str	r1, [sp, #16]
 80072c6:	4909      	ldr	r1, [pc, #36]	@ (80072ec <siprintf+0x3c>)
 80072c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80072cc:	9105      	str	r1, [sp, #20]
 80072ce:	6800      	ldr	r0, [r0, #0]
 80072d0:	9301      	str	r3, [sp, #4]
 80072d2:	a902      	add	r1, sp, #8
 80072d4:	f000 ffc0 	bl	8008258 <_svfiprintf_r>
 80072d8:	9b02      	ldr	r3, [sp, #8]
 80072da:	2200      	movs	r2, #0
 80072dc:	701a      	strb	r2, [r3, #0]
 80072de:	b01c      	add	sp, #112	@ 0x70
 80072e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80072e4:	b003      	add	sp, #12
 80072e6:	4770      	bx	lr
 80072e8:	20000098 	.word	0x20000098
 80072ec:	ffff0208 	.word	0xffff0208

080072f0 <std>:
 80072f0:	2300      	movs	r3, #0
 80072f2:	b510      	push	{r4, lr}
 80072f4:	4604      	mov	r4, r0
 80072f6:	e9c0 3300 	strd	r3, r3, [r0]
 80072fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80072fe:	6083      	str	r3, [r0, #8]
 8007300:	8181      	strh	r1, [r0, #12]
 8007302:	6643      	str	r3, [r0, #100]	@ 0x64
 8007304:	81c2      	strh	r2, [r0, #14]
 8007306:	6183      	str	r3, [r0, #24]
 8007308:	4619      	mov	r1, r3
 800730a:	2208      	movs	r2, #8
 800730c:	305c      	adds	r0, #92	@ 0x5c
 800730e:	f000 f8b1 	bl	8007474 <memset>
 8007312:	4b0d      	ldr	r3, [pc, #52]	@ (8007348 <std+0x58>)
 8007314:	6263      	str	r3, [r4, #36]	@ 0x24
 8007316:	4b0d      	ldr	r3, [pc, #52]	@ (800734c <std+0x5c>)
 8007318:	62a3      	str	r3, [r4, #40]	@ 0x28
 800731a:	4b0d      	ldr	r3, [pc, #52]	@ (8007350 <std+0x60>)
 800731c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800731e:	4b0d      	ldr	r3, [pc, #52]	@ (8007354 <std+0x64>)
 8007320:	6323      	str	r3, [r4, #48]	@ 0x30
 8007322:	4b0d      	ldr	r3, [pc, #52]	@ (8007358 <std+0x68>)
 8007324:	6224      	str	r4, [r4, #32]
 8007326:	429c      	cmp	r4, r3
 8007328:	d006      	beq.n	8007338 <std+0x48>
 800732a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800732e:	4294      	cmp	r4, r2
 8007330:	d002      	beq.n	8007338 <std+0x48>
 8007332:	33d0      	adds	r3, #208	@ 0xd0
 8007334:	429c      	cmp	r4, r3
 8007336:	d105      	bne.n	8007344 <std+0x54>
 8007338:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800733c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007340:	f000 b8ce 	b.w	80074e0 <__retarget_lock_init_recursive>
 8007344:	bd10      	pop	{r4, pc}
 8007346:	bf00      	nop
 8007348:	08008e19 	.word	0x08008e19
 800734c:	08008e3b 	.word	0x08008e3b
 8007350:	08008e73 	.word	0x08008e73
 8007354:	08008e97 	.word	0x08008e97
 8007358:	20000484 	.word	0x20000484

0800735c <stdio_exit_handler>:
 800735c:	4a02      	ldr	r2, [pc, #8]	@ (8007368 <stdio_exit_handler+0xc>)
 800735e:	4903      	ldr	r1, [pc, #12]	@ (800736c <stdio_exit_handler+0x10>)
 8007360:	4803      	ldr	r0, [pc, #12]	@ (8007370 <stdio_exit_handler+0x14>)
 8007362:	f000 b869 	b.w	8007438 <_fwalk_sglue>
 8007366:	bf00      	nop
 8007368:	2000008c 	.word	0x2000008c
 800736c:	080086ad 	.word	0x080086ad
 8007370:	2000009c 	.word	0x2000009c

08007374 <cleanup_stdio>:
 8007374:	6841      	ldr	r1, [r0, #4]
 8007376:	4b0c      	ldr	r3, [pc, #48]	@ (80073a8 <cleanup_stdio+0x34>)
 8007378:	4299      	cmp	r1, r3
 800737a:	b510      	push	{r4, lr}
 800737c:	4604      	mov	r4, r0
 800737e:	d001      	beq.n	8007384 <cleanup_stdio+0x10>
 8007380:	f001 f994 	bl	80086ac <_fflush_r>
 8007384:	68a1      	ldr	r1, [r4, #8]
 8007386:	4b09      	ldr	r3, [pc, #36]	@ (80073ac <cleanup_stdio+0x38>)
 8007388:	4299      	cmp	r1, r3
 800738a:	d002      	beq.n	8007392 <cleanup_stdio+0x1e>
 800738c:	4620      	mov	r0, r4
 800738e:	f001 f98d 	bl	80086ac <_fflush_r>
 8007392:	68e1      	ldr	r1, [r4, #12]
 8007394:	4b06      	ldr	r3, [pc, #24]	@ (80073b0 <cleanup_stdio+0x3c>)
 8007396:	4299      	cmp	r1, r3
 8007398:	d004      	beq.n	80073a4 <cleanup_stdio+0x30>
 800739a:	4620      	mov	r0, r4
 800739c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073a0:	f001 b984 	b.w	80086ac <_fflush_r>
 80073a4:	bd10      	pop	{r4, pc}
 80073a6:	bf00      	nop
 80073a8:	20000484 	.word	0x20000484
 80073ac:	200004ec 	.word	0x200004ec
 80073b0:	20000554 	.word	0x20000554

080073b4 <global_stdio_init.part.0>:
 80073b4:	b510      	push	{r4, lr}
 80073b6:	4b0b      	ldr	r3, [pc, #44]	@ (80073e4 <global_stdio_init.part.0+0x30>)
 80073b8:	4c0b      	ldr	r4, [pc, #44]	@ (80073e8 <global_stdio_init.part.0+0x34>)
 80073ba:	4a0c      	ldr	r2, [pc, #48]	@ (80073ec <global_stdio_init.part.0+0x38>)
 80073bc:	601a      	str	r2, [r3, #0]
 80073be:	4620      	mov	r0, r4
 80073c0:	2200      	movs	r2, #0
 80073c2:	2104      	movs	r1, #4
 80073c4:	f7ff ff94 	bl	80072f0 <std>
 80073c8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80073cc:	2201      	movs	r2, #1
 80073ce:	2109      	movs	r1, #9
 80073d0:	f7ff ff8e 	bl	80072f0 <std>
 80073d4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80073d8:	2202      	movs	r2, #2
 80073da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80073de:	2112      	movs	r1, #18
 80073e0:	f7ff bf86 	b.w	80072f0 <std>
 80073e4:	200005bc 	.word	0x200005bc
 80073e8:	20000484 	.word	0x20000484
 80073ec:	0800735d 	.word	0x0800735d

080073f0 <__sfp_lock_acquire>:
 80073f0:	4801      	ldr	r0, [pc, #4]	@ (80073f8 <__sfp_lock_acquire+0x8>)
 80073f2:	f000 b876 	b.w	80074e2 <__retarget_lock_acquire_recursive>
 80073f6:	bf00      	nop
 80073f8:	200005c1 	.word	0x200005c1

080073fc <__sfp_lock_release>:
 80073fc:	4801      	ldr	r0, [pc, #4]	@ (8007404 <__sfp_lock_release+0x8>)
 80073fe:	f000 b871 	b.w	80074e4 <__retarget_lock_release_recursive>
 8007402:	bf00      	nop
 8007404:	200005c1 	.word	0x200005c1

08007408 <__sinit>:
 8007408:	b510      	push	{r4, lr}
 800740a:	4604      	mov	r4, r0
 800740c:	f7ff fff0 	bl	80073f0 <__sfp_lock_acquire>
 8007410:	6a23      	ldr	r3, [r4, #32]
 8007412:	b11b      	cbz	r3, 800741c <__sinit+0x14>
 8007414:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007418:	f7ff bff0 	b.w	80073fc <__sfp_lock_release>
 800741c:	4b04      	ldr	r3, [pc, #16]	@ (8007430 <__sinit+0x28>)
 800741e:	6223      	str	r3, [r4, #32]
 8007420:	4b04      	ldr	r3, [pc, #16]	@ (8007434 <__sinit+0x2c>)
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	2b00      	cmp	r3, #0
 8007426:	d1f5      	bne.n	8007414 <__sinit+0xc>
 8007428:	f7ff ffc4 	bl	80073b4 <global_stdio_init.part.0>
 800742c:	e7f2      	b.n	8007414 <__sinit+0xc>
 800742e:	bf00      	nop
 8007430:	08007375 	.word	0x08007375
 8007434:	200005bc 	.word	0x200005bc

08007438 <_fwalk_sglue>:
 8007438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800743c:	4607      	mov	r7, r0
 800743e:	4688      	mov	r8, r1
 8007440:	4614      	mov	r4, r2
 8007442:	2600      	movs	r6, #0
 8007444:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007448:	f1b9 0901 	subs.w	r9, r9, #1
 800744c:	d505      	bpl.n	800745a <_fwalk_sglue+0x22>
 800744e:	6824      	ldr	r4, [r4, #0]
 8007450:	2c00      	cmp	r4, #0
 8007452:	d1f7      	bne.n	8007444 <_fwalk_sglue+0xc>
 8007454:	4630      	mov	r0, r6
 8007456:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800745a:	89ab      	ldrh	r3, [r5, #12]
 800745c:	2b01      	cmp	r3, #1
 800745e:	d907      	bls.n	8007470 <_fwalk_sglue+0x38>
 8007460:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007464:	3301      	adds	r3, #1
 8007466:	d003      	beq.n	8007470 <_fwalk_sglue+0x38>
 8007468:	4629      	mov	r1, r5
 800746a:	4638      	mov	r0, r7
 800746c:	47c0      	blx	r8
 800746e:	4306      	orrs	r6, r0
 8007470:	3568      	adds	r5, #104	@ 0x68
 8007472:	e7e9      	b.n	8007448 <_fwalk_sglue+0x10>

08007474 <memset>:
 8007474:	4402      	add	r2, r0
 8007476:	4603      	mov	r3, r0
 8007478:	4293      	cmp	r3, r2
 800747a:	d100      	bne.n	800747e <memset+0xa>
 800747c:	4770      	bx	lr
 800747e:	f803 1b01 	strb.w	r1, [r3], #1
 8007482:	e7f9      	b.n	8007478 <memset+0x4>

08007484 <_localeconv_r>:
 8007484:	4800      	ldr	r0, [pc, #0]	@ (8007488 <_localeconv_r+0x4>)
 8007486:	4770      	bx	lr
 8007488:	200001d8 	.word	0x200001d8

0800748c <__errno>:
 800748c:	4b01      	ldr	r3, [pc, #4]	@ (8007494 <__errno+0x8>)
 800748e:	6818      	ldr	r0, [r3, #0]
 8007490:	4770      	bx	lr
 8007492:	bf00      	nop
 8007494:	20000098 	.word	0x20000098

08007498 <__libc_init_array>:
 8007498:	b570      	push	{r4, r5, r6, lr}
 800749a:	4d0d      	ldr	r5, [pc, #52]	@ (80074d0 <__libc_init_array+0x38>)
 800749c:	4c0d      	ldr	r4, [pc, #52]	@ (80074d4 <__libc_init_array+0x3c>)
 800749e:	1b64      	subs	r4, r4, r5
 80074a0:	10a4      	asrs	r4, r4, #2
 80074a2:	2600      	movs	r6, #0
 80074a4:	42a6      	cmp	r6, r4
 80074a6:	d109      	bne.n	80074bc <__libc_init_array+0x24>
 80074a8:	4d0b      	ldr	r5, [pc, #44]	@ (80074d8 <__libc_init_array+0x40>)
 80074aa:	4c0c      	ldr	r4, [pc, #48]	@ (80074dc <__libc_init_array+0x44>)
 80074ac:	f002 f8f0 	bl	8009690 <_init>
 80074b0:	1b64      	subs	r4, r4, r5
 80074b2:	10a4      	asrs	r4, r4, #2
 80074b4:	2600      	movs	r6, #0
 80074b6:	42a6      	cmp	r6, r4
 80074b8:	d105      	bne.n	80074c6 <__libc_init_array+0x2e>
 80074ba:	bd70      	pop	{r4, r5, r6, pc}
 80074bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80074c0:	4798      	blx	r3
 80074c2:	3601      	adds	r6, #1
 80074c4:	e7ee      	b.n	80074a4 <__libc_init_array+0xc>
 80074c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80074ca:	4798      	blx	r3
 80074cc:	3601      	adds	r6, #1
 80074ce:	e7f2      	b.n	80074b6 <__libc_init_array+0x1e>
 80074d0:	08009b00 	.word	0x08009b00
 80074d4:	08009b00 	.word	0x08009b00
 80074d8:	08009b00 	.word	0x08009b00
 80074dc:	08009b04 	.word	0x08009b04

080074e0 <__retarget_lock_init_recursive>:
 80074e0:	4770      	bx	lr

080074e2 <__retarget_lock_acquire_recursive>:
 80074e2:	4770      	bx	lr

080074e4 <__retarget_lock_release_recursive>:
 80074e4:	4770      	bx	lr

080074e6 <memcpy>:
 80074e6:	440a      	add	r2, r1
 80074e8:	4291      	cmp	r1, r2
 80074ea:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80074ee:	d100      	bne.n	80074f2 <memcpy+0xc>
 80074f0:	4770      	bx	lr
 80074f2:	b510      	push	{r4, lr}
 80074f4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80074f8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80074fc:	4291      	cmp	r1, r2
 80074fe:	d1f9      	bne.n	80074f4 <memcpy+0xe>
 8007500:	bd10      	pop	{r4, pc}

08007502 <quorem>:
 8007502:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007506:	6903      	ldr	r3, [r0, #16]
 8007508:	690c      	ldr	r4, [r1, #16]
 800750a:	42a3      	cmp	r3, r4
 800750c:	4607      	mov	r7, r0
 800750e:	db7e      	blt.n	800760e <quorem+0x10c>
 8007510:	3c01      	subs	r4, #1
 8007512:	f101 0814 	add.w	r8, r1, #20
 8007516:	00a3      	lsls	r3, r4, #2
 8007518:	f100 0514 	add.w	r5, r0, #20
 800751c:	9300      	str	r3, [sp, #0]
 800751e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007522:	9301      	str	r3, [sp, #4]
 8007524:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007528:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800752c:	3301      	adds	r3, #1
 800752e:	429a      	cmp	r2, r3
 8007530:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007534:	fbb2 f6f3 	udiv	r6, r2, r3
 8007538:	d32e      	bcc.n	8007598 <quorem+0x96>
 800753a:	f04f 0a00 	mov.w	sl, #0
 800753e:	46c4      	mov	ip, r8
 8007540:	46ae      	mov	lr, r5
 8007542:	46d3      	mov	fp, sl
 8007544:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007548:	b298      	uxth	r0, r3
 800754a:	fb06 a000 	mla	r0, r6, r0, sl
 800754e:	0c02      	lsrs	r2, r0, #16
 8007550:	0c1b      	lsrs	r3, r3, #16
 8007552:	fb06 2303 	mla	r3, r6, r3, r2
 8007556:	f8de 2000 	ldr.w	r2, [lr]
 800755a:	b280      	uxth	r0, r0
 800755c:	b292      	uxth	r2, r2
 800755e:	1a12      	subs	r2, r2, r0
 8007560:	445a      	add	r2, fp
 8007562:	f8de 0000 	ldr.w	r0, [lr]
 8007566:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800756a:	b29b      	uxth	r3, r3
 800756c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007570:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007574:	b292      	uxth	r2, r2
 8007576:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800757a:	45e1      	cmp	r9, ip
 800757c:	f84e 2b04 	str.w	r2, [lr], #4
 8007580:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007584:	d2de      	bcs.n	8007544 <quorem+0x42>
 8007586:	9b00      	ldr	r3, [sp, #0]
 8007588:	58eb      	ldr	r3, [r5, r3]
 800758a:	b92b      	cbnz	r3, 8007598 <quorem+0x96>
 800758c:	9b01      	ldr	r3, [sp, #4]
 800758e:	3b04      	subs	r3, #4
 8007590:	429d      	cmp	r5, r3
 8007592:	461a      	mov	r2, r3
 8007594:	d32f      	bcc.n	80075f6 <quorem+0xf4>
 8007596:	613c      	str	r4, [r7, #16]
 8007598:	4638      	mov	r0, r7
 800759a:	f001 fb35 	bl	8008c08 <__mcmp>
 800759e:	2800      	cmp	r0, #0
 80075a0:	db25      	blt.n	80075ee <quorem+0xec>
 80075a2:	4629      	mov	r1, r5
 80075a4:	2000      	movs	r0, #0
 80075a6:	f858 2b04 	ldr.w	r2, [r8], #4
 80075aa:	f8d1 c000 	ldr.w	ip, [r1]
 80075ae:	fa1f fe82 	uxth.w	lr, r2
 80075b2:	fa1f f38c 	uxth.w	r3, ip
 80075b6:	eba3 030e 	sub.w	r3, r3, lr
 80075ba:	4403      	add	r3, r0
 80075bc:	0c12      	lsrs	r2, r2, #16
 80075be:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80075c2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80075c6:	b29b      	uxth	r3, r3
 80075c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075cc:	45c1      	cmp	r9, r8
 80075ce:	f841 3b04 	str.w	r3, [r1], #4
 80075d2:	ea4f 4022 	mov.w	r0, r2, asr #16
 80075d6:	d2e6      	bcs.n	80075a6 <quorem+0xa4>
 80075d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80075dc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80075e0:	b922      	cbnz	r2, 80075ec <quorem+0xea>
 80075e2:	3b04      	subs	r3, #4
 80075e4:	429d      	cmp	r5, r3
 80075e6:	461a      	mov	r2, r3
 80075e8:	d30b      	bcc.n	8007602 <quorem+0x100>
 80075ea:	613c      	str	r4, [r7, #16]
 80075ec:	3601      	adds	r6, #1
 80075ee:	4630      	mov	r0, r6
 80075f0:	b003      	add	sp, #12
 80075f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075f6:	6812      	ldr	r2, [r2, #0]
 80075f8:	3b04      	subs	r3, #4
 80075fa:	2a00      	cmp	r2, #0
 80075fc:	d1cb      	bne.n	8007596 <quorem+0x94>
 80075fe:	3c01      	subs	r4, #1
 8007600:	e7c6      	b.n	8007590 <quorem+0x8e>
 8007602:	6812      	ldr	r2, [r2, #0]
 8007604:	3b04      	subs	r3, #4
 8007606:	2a00      	cmp	r2, #0
 8007608:	d1ef      	bne.n	80075ea <quorem+0xe8>
 800760a:	3c01      	subs	r4, #1
 800760c:	e7ea      	b.n	80075e4 <quorem+0xe2>
 800760e:	2000      	movs	r0, #0
 8007610:	e7ee      	b.n	80075f0 <quorem+0xee>
 8007612:	0000      	movs	r0, r0
 8007614:	0000      	movs	r0, r0
	...

08007618 <_dtoa_r>:
 8007618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800761c:	69c7      	ldr	r7, [r0, #28]
 800761e:	b099      	sub	sp, #100	@ 0x64
 8007620:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007624:	ec55 4b10 	vmov	r4, r5, d0
 8007628:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800762a:	9109      	str	r1, [sp, #36]	@ 0x24
 800762c:	4683      	mov	fp, r0
 800762e:	920e      	str	r2, [sp, #56]	@ 0x38
 8007630:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007632:	b97f      	cbnz	r7, 8007654 <_dtoa_r+0x3c>
 8007634:	2010      	movs	r0, #16
 8007636:	f000 ff0b 	bl	8008450 <malloc>
 800763a:	4602      	mov	r2, r0
 800763c:	f8cb 001c 	str.w	r0, [fp, #28]
 8007640:	b920      	cbnz	r0, 800764c <_dtoa_r+0x34>
 8007642:	4ba7      	ldr	r3, [pc, #668]	@ (80078e0 <_dtoa_r+0x2c8>)
 8007644:	21ef      	movs	r1, #239	@ 0xef
 8007646:	48a7      	ldr	r0, [pc, #668]	@ (80078e4 <_dtoa_r+0x2cc>)
 8007648:	f001 fcc8 	bl	8008fdc <__assert_func>
 800764c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007650:	6007      	str	r7, [r0, #0]
 8007652:	60c7      	str	r7, [r0, #12]
 8007654:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007658:	6819      	ldr	r1, [r3, #0]
 800765a:	b159      	cbz	r1, 8007674 <_dtoa_r+0x5c>
 800765c:	685a      	ldr	r2, [r3, #4]
 800765e:	604a      	str	r2, [r1, #4]
 8007660:	2301      	movs	r3, #1
 8007662:	4093      	lsls	r3, r2
 8007664:	608b      	str	r3, [r1, #8]
 8007666:	4658      	mov	r0, fp
 8007668:	f001 f894 	bl	8008794 <_Bfree>
 800766c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007670:	2200      	movs	r2, #0
 8007672:	601a      	str	r2, [r3, #0]
 8007674:	1e2b      	subs	r3, r5, #0
 8007676:	bfb9      	ittee	lt
 8007678:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800767c:	9303      	strlt	r3, [sp, #12]
 800767e:	2300      	movge	r3, #0
 8007680:	6033      	strge	r3, [r6, #0]
 8007682:	9f03      	ldr	r7, [sp, #12]
 8007684:	4b98      	ldr	r3, [pc, #608]	@ (80078e8 <_dtoa_r+0x2d0>)
 8007686:	bfbc      	itt	lt
 8007688:	2201      	movlt	r2, #1
 800768a:	6032      	strlt	r2, [r6, #0]
 800768c:	43bb      	bics	r3, r7
 800768e:	d112      	bne.n	80076b6 <_dtoa_r+0x9e>
 8007690:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8007692:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007696:	6013      	str	r3, [r2, #0]
 8007698:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800769c:	4323      	orrs	r3, r4
 800769e:	f000 854d 	beq.w	800813c <_dtoa_r+0xb24>
 80076a2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80076a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80078fc <_dtoa_r+0x2e4>
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	f000 854f 	beq.w	800814c <_dtoa_r+0xb34>
 80076ae:	f10a 0303 	add.w	r3, sl, #3
 80076b2:	f000 bd49 	b.w	8008148 <_dtoa_r+0xb30>
 80076b6:	ed9d 7b02 	vldr	d7, [sp, #8]
 80076ba:	2200      	movs	r2, #0
 80076bc:	ec51 0b17 	vmov	r0, r1, d7
 80076c0:	2300      	movs	r3, #0
 80076c2:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 80076c6:	f7f9 fa17 	bl	8000af8 <__aeabi_dcmpeq>
 80076ca:	4680      	mov	r8, r0
 80076cc:	b158      	cbz	r0, 80076e6 <_dtoa_r+0xce>
 80076ce:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80076d0:	2301      	movs	r3, #1
 80076d2:	6013      	str	r3, [r2, #0]
 80076d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80076d6:	b113      	cbz	r3, 80076de <_dtoa_r+0xc6>
 80076d8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80076da:	4b84      	ldr	r3, [pc, #528]	@ (80078ec <_dtoa_r+0x2d4>)
 80076dc:	6013      	str	r3, [r2, #0]
 80076de:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8007900 <_dtoa_r+0x2e8>
 80076e2:	f000 bd33 	b.w	800814c <_dtoa_r+0xb34>
 80076e6:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 80076ea:	aa16      	add	r2, sp, #88	@ 0x58
 80076ec:	a917      	add	r1, sp, #92	@ 0x5c
 80076ee:	4658      	mov	r0, fp
 80076f0:	f001 fb3a 	bl	8008d68 <__d2b>
 80076f4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80076f8:	4681      	mov	r9, r0
 80076fa:	2e00      	cmp	r6, #0
 80076fc:	d077      	beq.n	80077ee <_dtoa_r+0x1d6>
 80076fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007700:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8007704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007708:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800770c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8007710:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8007714:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8007718:	4619      	mov	r1, r3
 800771a:	2200      	movs	r2, #0
 800771c:	4b74      	ldr	r3, [pc, #464]	@ (80078f0 <_dtoa_r+0x2d8>)
 800771e:	f7f8 fdcb 	bl	80002b8 <__aeabi_dsub>
 8007722:	a369      	add	r3, pc, #420	@ (adr r3, 80078c8 <_dtoa_r+0x2b0>)
 8007724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007728:	f7f8 ff7e 	bl	8000628 <__aeabi_dmul>
 800772c:	a368      	add	r3, pc, #416	@ (adr r3, 80078d0 <_dtoa_r+0x2b8>)
 800772e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007732:	f7f8 fdc3 	bl	80002bc <__adddf3>
 8007736:	4604      	mov	r4, r0
 8007738:	4630      	mov	r0, r6
 800773a:	460d      	mov	r5, r1
 800773c:	f7f8 ff0a 	bl	8000554 <__aeabi_i2d>
 8007740:	a365      	add	r3, pc, #404	@ (adr r3, 80078d8 <_dtoa_r+0x2c0>)
 8007742:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007746:	f7f8 ff6f 	bl	8000628 <__aeabi_dmul>
 800774a:	4602      	mov	r2, r0
 800774c:	460b      	mov	r3, r1
 800774e:	4620      	mov	r0, r4
 8007750:	4629      	mov	r1, r5
 8007752:	f7f8 fdb3 	bl	80002bc <__adddf3>
 8007756:	4604      	mov	r4, r0
 8007758:	460d      	mov	r5, r1
 800775a:	f7f9 fa15 	bl	8000b88 <__aeabi_d2iz>
 800775e:	2200      	movs	r2, #0
 8007760:	4607      	mov	r7, r0
 8007762:	2300      	movs	r3, #0
 8007764:	4620      	mov	r0, r4
 8007766:	4629      	mov	r1, r5
 8007768:	f7f9 f9d0 	bl	8000b0c <__aeabi_dcmplt>
 800776c:	b140      	cbz	r0, 8007780 <_dtoa_r+0x168>
 800776e:	4638      	mov	r0, r7
 8007770:	f7f8 fef0 	bl	8000554 <__aeabi_i2d>
 8007774:	4622      	mov	r2, r4
 8007776:	462b      	mov	r3, r5
 8007778:	f7f9 f9be 	bl	8000af8 <__aeabi_dcmpeq>
 800777c:	b900      	cbnz	r0, 8007780 <_dtoa_r+0x168>
 800777e:	3f01      	subs	r7, #1
 8007780:	2f16      	cmp	r7, #22
 8007782:	d851      	bhi.n	8007828 <_dtoa_r+0x210>
 8007784:	4b5b      	ldr	r3, [pc, #364]	@ (80078f4 <_dtoa_r+0x2dc>)
 8007786:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800778a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007792:	f7f9 f9bb 	bl	8000b0c <__aeabi_dcmplt>
 8007796:	2800      	cmp	r0, #0
 8007798:	d048      	beq.n	800782c <_dtoa_r+0x214>
 800779a:	3f01      	subs	r7, #1
 800779c:	2300      	movs	r3, #0
 800779e:	9312      	str	r3, [sp, #72]	@ 0x48
 80077a0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80077a2:	1b9b      	subs	r3, r3, r6
 80077a4:	1e5a      	subs	r2, r3, #1
 80077a6:	bf44      	itt	mi
 80077a8:	f1c3 0801 	rsbmi	r8, r3, #1
 80077ac:	2300      	movmi	r3, #0
 80077ae:	9208      	str	r2, [sp, #32]
 80077b0:	bf54      	ite	pl
 80077b2:	f04f 0800 	movpl.w	r8, #0
 80077b6:	9308      	strmi	r3, [sp, #32]
 80077b8:	2f00      	cmp	r7, #0
 80077ba:	db39      	blt.n	8007830 <_dtoa_r+0x218>
 80077bc:	9b08      	ldr	r3, [sp, #32]
 80077be:	970f      	str	r7, [sp, #60]	@ 0x3c
 80077c0:	443b      	add	r3, r7
 80077c2:	9308      	str	r3, [sp, #32]
 80077c4:	2300      	movs	r3, #0
 80077c6:	930a      	str	r3, [sp, #40]	@ 0x28
 80077c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077ca:	2b09      	cmp	r3, #9
 80077cc:	d864      	bhi.n	8007898 <_dtoa_r+0x280>
 80077ce:	2b05      	cmp	r3, #5
 80077d0:	bfc4      	itt	gt
 80077d2:	3b04      	subgt	r3, #4
 80077d4:	9309      	strgt	r3, [sp, #36]	@ 0x24
 80077d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80077d8:	f1a3 0302 	sub.w	r3, r3, #2
 80077dc:	bfcc      	ite	gt
 80077de:	2400      	movgt	r4, #0
 80077e0:	2401      	movle	r4, #1
 80077e2:	2b03      	cmp	r3, #3
 80077e4:	d863      	bhi.n	80078ae <_dtoa_r+0x296>
 80077e6:	e8df f003 	tbb	[pc, r3]
 80077ea:	372a      	.short	0x372a
 80077ec:	5535      	.short	0x5535
 80077ee:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 80077f2:	441e      	add	r6, r3
 80077f4:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80077f8:	2b20      	cmp	r3, #32
 80077fa:	bfc1      	itttt	gt
 80077fc:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007800:	409f      	lslgt	r7, r3
 8007802:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007806:	fa24 f303 	lsrgt.w	r3, r4, r3
 800780a:	bfd6      	itet	le
 800780c:	f1c3 0320 	rsble	r3, r3, #32
 8007810:	ea47 0003 	orrgt.w	r0, r7, r3
 8007814:	fa04 f003 	lslle.w	r0, r4, r3
 8007818:	f7f8 fe8c 	bl	8000534 <__aeabi_ui2d>
 800781c:	2201      	movs	r2, #1
 800781e:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007822:	3e01      	subs	r6, #1
 8007824:	9214      	str	r2, [sp, #80]	@ 0x50
 8007826:	e777      	b.n	8007718 <_dtoa_r+0x100>
 8007828:	2301      	movs	r3, #1
 800782a:	e7b8      	b.n	800779e <_dtoa_r+0x186>
 800782c:	9012      	str	r0, [sp, #72]	@ 0x48
 800782e:	e7b7      	b.n	80077a0 <_dtoa_r+0x188>
 8007830:	427b      	negs	r3, r7
 8007832:	930a      	str	r3, [sp, #40]	@ 0x28
 8007834:	2300      	movs	r3, #0
 8007836:	eba8 0807 	sub.w	r8, r8, r7
 800783a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800783c:	e7c4      	b.n	80077c8 <_dtoa_r+0x1b0>
 800783e:	2300      	movs	r3, #0
 8007840:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007842:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007844:	2b00      	cmp	r3, #0
 8007846:	dc35      	bgt.n	80078b4 <_dtoa_r+0x29c>
 8007848:	2301      	movs	r3, #1
 800784a:	9300      	str	r3, [sp, #0]
 800784c:	9307      	str	r3, [sp, #28]
 800784e:	461a      	mov	r2, r3
 8007850:	920e      	str	r2, [sp, #56]	@ 0x38
 8007852:	e00b      	b.n	800786c <_dtoa_r+0x254>
 8007854:	2301      	movs	r3, #1
 8007856:	e7f3      	b.n	8007840 <_dtoa_r+0x228>
 8007858:	2300      	movs	r3, #0
 800785a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800785c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800785e:	18fb      	adds	r3, r7, r3
 8007860:	9300      	str	r3, [sp, #0]
 8007862:	3301      	adds	r3, #1
 8007864:	2b01      	cmp	r3, #1
 8007866:	9307      	str	r3, [sp, #28]
 8007868:	bfb8      	it	lt
 800786a:	2301      	movlt	r3, #1
 800786c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8007870:	2100      	movs	r1, #0
 8007872:	2204      	movs	r2, #4
 8007874:	f102 0514 	add.w	r5, r2, #20
 8007878:	429d      	cmp	r5, r3
 800787a:	d91f      	bls.n	80078bc <_dtoa_r+0x2a4>
 800787c:	6041      	str	r1, [r0, #4]
 800787e:	4658      	mov	r0, fp
 8007880:	f000 ff48 	bl	8008714 <_Balloc>
 8007884:	4682      	mov	sl, r0
 8007886:	2800      	cmp	r0, #0
 8007888:	d13c      	bne.n	8007904 <_dtoa_r+0x2ec>
 800788a:	4b1b      	ldr	r3, [pc, #108]	@ (80078f8 <_dtoa_r+0x2e0>)
 800788c:	4602      	mov	r2, r0
 800788e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007892:	e6d8      	b.n	8007646 <_dtoa_r+0x2e>
 8007894:	2301      	movs	r3, #1
 8007896:	e7e0      	b.n	800785a <_dtoa_r+0x242>
 8007898:	2401      	movs	r4, #1
 800789a:	2300      	movs	r3, #0
 800789c:	9309      	str	r3, [sp, #36]	@ 0x24
 800789e:	940b      	str	r4, [sp, #44]	@ 0x2c
 80078a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80078a4:	9300      	str	r3, [sp, #0]
 80078a6:	9307      	str	r3, [sp, #28]
 80078a8:	2200      	movs	r2, #0
 80078aa:	2312      	movs	r3, #18
 80078ac:	e7d0      	b.n	8007850 <_dtoa_r+0x238>
 80078ae:	2301      	movs	r3, #1
 80078b0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80078b2:	e7f5      	b.n	80078a0 <_dtoa_r+0x288>
 80078b4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80078b6:	9300      	str	r3, [sp, #0]
 80078b8:	9307      	str	r3, [sp, #28]
 80078ba:	e7d7      	b.n	800786c <_dtoa_r+0x254>
 80078bc:	3101      	adds	r1, #1
 80078be:	0052      	lsls	r2, r2, #1
 80078c0:	e7d8      	b.n	8007874 <_dtoa_r+0x25c>
 80078c2:	bf00      	nop
 80078c4:	f3af 8000 	nop.w
 80078c8:	636f4361 	.word	0x636f4361
 80078cc:	3fd287a7 	.word	0x3fd287a7
 80078d0:	8b60c8b3 	.word	0x8b60c8b3
 80078d4:	3fc68a28 	.word	0x3fc68a28
 80078d8:	509f79fb 	.word	0x509f79fb
 80078dc:	3fd34413 	.word	0x3fd34413
 80078e0:	080097c9 	.word	0x080097c9
 80078e4:	080097e0 	.word	0x080097e0
 80078e8:	7ff00000 	.word	0x7ff00000
 80078ec:	08009799 	.word	0x08009799
 80078f0:	3ff80000 	.word	0x3ff80000
 80078f4:	080098e8 	.word	0x080098e8
 80078f8:	08009838 	.word	0x08009838
 80078fc:	080097c5 	.word	0x080097c5
 8007900:	08009798 	.word	0x08009798
 8007904:	f8db 301c 	ldr.w	r3, [fp, #28]
 8007908:	6018      	str	r0, [r3, #0]
 800790a:	9b07      	ldr	r3, [sp, #28]
 800790c:	2b0e      	cmp	r3, #14
 800790e:	f200 80a4 	bhi.w	8007a5a <_dtoa_r+0x442>
 8007912:	2c00      	cmp	r4, #0
 8007914:	f000 80a1 	beq.w	8007a5a <_dtoa_r+0x442>
 8007918:	2f00      	cmp	r7, #0
 800791a:	dd33      	ble.n	8007984 <_dtoa_r+0x36c>
 800791c:	4bad      	ldr	r3, [pc, #692]	@ (8007bd4 <_dtoa_r+0x5bc>)
 800791e:	f007 020f 	and.w	r2, r7, #15
 8007922:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007926:	ed93 7b00 	vldr	d7, [r3]
 800792a:	05f8      	lsls	r0, r7, #23
 800792c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8007930:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007934:	d516      	bpl.n	8007964 <_dtoa_r+0x34c>
 8007936:	4ba8      	ldr	r3, [pc, #672]	@ (8007bd8 <_dtoa_r+0x5c0>)
 8007938:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800793c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007940:	f7f8 ff9c 	bl	800087c <__aeabi_ddiv>
 8007944:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007948:	f004 040f 	and.w	r4, r4, #15
 800794c:	2603      	movs	r6, #3
 800794e:	4da2      	ldr	r5, [pc, #648]	@ (8007bd8 <_dtoa_r+0x5c0>)
 8007950:	b954      	cbnz	r4, 8007968 <_dtoa_r+0x350>
 8007952:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007956:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800795a:	f7f8 ff8f 	bl	800087c <__aeabi_ddiv>
 800795e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007962:	e028      	b.n	80079b6 <_dtoa_r+0x39e>
 8007964:	2602      	movs	r6, #2
 8007966:	e7f2      	b.n	800794e <_dtoa_r+0x336>
 8007968:	07e1      	lsls	r1, r4, #31
 800796a:	d508      	bpl.n	800797e <_dtoa_r+0x366>
 800796c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007970:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007974:	f7f8 fe58 	bl	8000628 <__aeabi_dmul>
 8007978:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800797c:	3601      	adds	r6, #1
 800797e:	1064      	asrs	r4, r4, #1
 8007980:	3508      	adds	r5, #8
 8007982:	e7e5      	b.n	8007950 <_dtoa_r+0x338>
 8007984:	f000 80d2 	beq.w	8007b2c <_dtoa_r+0x514>
 8007988:	427c      	negs	r4, r7
 800798a:	4b92      	ldr	r3, [pc, #584]	@ (8007bd4 <_dtoa_r+0x5bc>)
 800798c:	4d92      	ldr	r5, [pc, #584]	@ (8007bd8 <_dtoa_r+0x5c0>)
 800798e:	f004 020f 	and.w	r2, r4, #15
 8007992:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007996:	e9d3 2300 	ldrd	r2, r3, [r3]
 800799a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800799e:	f7f8 fe43 	bl	8000628 <__aeabi_dmul>
 80079a2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079a6:	1124      	asrs	r4, r4, #4
 80079a8:	2300      	movs	r3, #0
 80079aa:	2602      	movs	r6, #2
 80079ac:	2c00      	cmp	r4, #0
 80079ae:	f040 80b2 	bne.w	8007b16 <_dtoa_r+0x4fe>
 80079b2:	2b00      	cmp	r3, #0
 80079b4:	d1d3      	bne.n	800795e <_dtoa_r+0x346>
 80079b6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80079b8:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 80079bc:	2b00      	cmp	r3, #0
 80079be:	f000 80b7 	beq.w	8007b30 <_dtoa_r+0x518>
 80079c2:	4b86      	ldr	r3, [pc, #536]	@ (8007bdc <_dtoa_r+0x5c4>)
 80079c4:	2200      	movs	r2, #0
 80079c6:	4620      	mov	r0, r4
 80079c8:	4629      	mov	r1, r5
 80079ca:	f7f9 f89f 	bl	8000b0c <__aeabi_dcmplt>
 80079ce:	2800      	cmp	r0, #0
 80079d0:	f000 80ae 	beq.w	8007b30 <_dtoa_r+0x518>
 80079d4:	9b07      	ldr	r3, [sp, #28]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	f000 80aa 	beq.w	8007b30 <_dtoa_r+0x518>
 80079dc:	9b00      	ldr	r3, [sp, #0]
 80079de:	2b00      	cmp	r3, #0
 80079e0:	dd37      	ble.n	8007a52 <_dtoa_r+0x43a>
 80079e2:	1e7b      	subs	r3, r7, #1
 80079e4:	9304      	str	r3, [sp, #16]
 80079e6:	4620      	mov	r0, r4
 80079e8:	4b7d      	ldr	r3, [pc, #500]	@ (8007be0 <_dtoa_r+0x5c8>)
 80079ea:	2200      	movs	r2, #0
 80079ec:	4629      	mov	r1, r5
 80079ee:	f7f8 fe1b 	bl	8000628 <__aeabi_dmul>
 80079f2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80079f6:	9c00      	ldr	r4, [sp, #0]
 80079f8:	3601      	adds	r6, #1
 80079fa:	4630      	mov	r0, r6
 80079fc:	f7f8 fdaa 	bl	8000554 <__aeabi_i2d>
 8007a00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a04:	f7f8 fe10 	bl	8000628 <__aeabi_dmul>
 8007a08:	4b76      	ldr	r3, [pc, #472]	@ (8007be4 <_dtoa_r+0x5cc>)
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f7f8 fc56 	bl	80002bc <__adddf3>
 8007a10:	4605      	mov	r5, r0
 8007a12:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007a16:	2c00      	cmp	r4, #0
 8007a18:	f040 808d 	bne.w	8007b36 <_dtoa_r+0x51e>
 8007a1c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a20:	4b71      	ldr	r3, [pc, #452]	@ (8007be8 <_dtoa_r+0x5d0>)
 8007a22:	2200      	movs	r2, #0
 8007a24:	f7f8 fc48 	bl	80002b8 <__aeabi_dsub>
 8007a28:	4602      	mov	r2, r0
 8007a2a:	460b      	mov	r3, r1
 8007a2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007a30:	462a      	mov	r2, r5
 8007a32:	4633      	mov	r3, r6
 8007a34:	f7f9 f888 	bl	8000b48 <__aeabi_dcmpgt>
 8007a38:	2800      	cmp	r0, #0
 8007a3a:	f040 828b 	bne.w	8007f54 <_dtoa_r+0x93c>
 8007a3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007a42:	462a      	mov	r2, r5
 8007a44:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007a48:	f7f9 f860 	bl	8000b0c <__aeabi_dcmplt>
 8007a4c:	2800      	cmp	r0, #0
 8007a4e:	f040 8128 	bne.w	8007ca2 <_dtoa_r+0x68a>
 8007a52:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007a56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8007a5a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	f2c0 815a 	blt.w	8007d16 <_dtoa_r+0x6fe>
 8007a62:	2f0e      	cmp	r7, #14
 8007a64:	f300 8157 	bgt.w	8007d16 <_dtoa_r+0x6fe>
 8007a68:	4b5a      	ldr	r3, [pc, #360]	@ (8007bd4 <_dtoa_r+0x5bc>)
 8007a6a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a6e:	ed93 7b00 	vldr	d7, [r3]
 8007a72:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	ed8d 7b00 	vstr	d7, [sp]
 8007a7a:	da03      	bge.n	8007a84 <_dtoa_r+0x46c>
 8007a7c:	9b07      	ldr	r3, [sp, #28]
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	f340 8101 	ble.w	8007c86 <_dtoa_r+0x66e>
 8007a84:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8007a88:	4656      	mov	r6, sl
 8007a8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a8e:	4620      	mov	r0, r4
 8007a90:	4629      	mov	r1, r5
 8007a92:	f7f8 fef3 	bl	800087c <__aeabi_ddiv>
 8007a96:	f7f9 f877 	bl	8000b88 <__aeabi_d2iz>
 8007a9a:	4680      	mov	r8, r0
 8007a9c:	f7f8 fd5a 	bl	8000554 <__aeabi_i2d>
 8007aa0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007aa4:	f7f8 fdc0 	bl	8000628 <__aeabi_dmul>
 8007aa8:	4602      	mov	r2, r0
 8007aaa:	460b      	mov	r3, r1
 8007aac:	4620      	mov	r0, r4
 8007aae:	4629      	mov	r1, r5
 8007ab0:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007ab4:	f7f8 fc00 	bl	80002b8 <__aeabi_dsub>
 8007ab8:	f806 4b01 	strb.w	r4, [r6], #1
 8007abc:	9d07      	ldr	r5, [sp, #28]
 8007abe:	eba6 040a 	sub.w	r4, r6, sl
 8007ac2:	42a5      	cmp	r5, r4
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	460b      	mov	r3, r1
 8007ac8:	f040 8117 	bne.w	8007cfa <_dtoa_r+0x6e2>
 8007acc:	f7f8 fbf6 	bl	80002bc <__adddf3>
 8007ad0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ad4:	4604      	mov	r4, r0
 8007ad6:	460d      	mov	r5, r1
 8007ad8:	f7f9 f836 	bl	8000b48 <__aeabi_dcmpgt>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	f040 80f9 	bne.w	8007cd4 <_dtoa_r+0x6bc>
 8007ae2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ae6:	4620      	mov	r0, r4
 8007ae8:	4629      	mov	r1, r5
 8007aea:	f7f9 f805 	bl	8000af8 <__aeabi_dcmpeq>
 8007aee:	b118      	cbz	r0, 8007af8 <_dtoa_r+0x4e0>
 8007af0:	f018 0f01 	tst.w	r8, #1
 8007af4:	f040 80ee 	bne.w	8007cd4 <_dtoa_r+0x6bc>
 8007af8:	4649      	mov	r1, r9
 8007afa:	4658      	mov	r0, fp
 8007afc:	f000 fe4a 	bl	8008794 <_Bfree>
 8007b00:	2300      	movs	r3, #0
 8007b02:	7033      	strb	r3, [r6, #0]
 8007b04:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8007b06:	3701      	adds	r7, #1
 8007b08:	601f      	str	r7, [r3, #0]
 8007b0a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	f000 831d 	beq.w	800814c <_dtoa_r+0xb34>
 8007b12:	601e      	str	r6, [r3, #0]
 8007b14:	e31a      	b.n	800814c <_dtoa_r+0xb34>
 8007b16:	07e2      	lsls	r2, r4, #31
 8007b18:	d505      	bpl.n	8007b26 <_dtoa_r+0x50e>
 8007b1a:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007b1e:	f7f8 fd83 	bl	8000628 <__aeabi_dmul>
 8007b22:	3601      	adds	r6, #1
 8007b24:	2301      	movs	r3, #1
 8007b26:	1064      	asrs	r4, r4, #1
 8007b28:	3508      	adds	r5, #8
 8007b2a:	e73f      	b.n	80079ac <_dtoa_r+0x394>
 8007b2c:	2602      	movs	r6, #2
 8007b2e:	e742      	b.n	80079b6 <_dtoa_r+0x39e>
 8007b30:	9c07      	ldr	r4, [sp, #28]
 8007b32:	9704      	str	r7, [sp, #16]
 8007b34:	e761      	b.n	80079fa <_dtoa_r+0x3e2>
 8007b36:	4b27      	ldr	r3, [pc, #156]	@ (8007bd4 <_dtoa_r+0x5bc>)
 8007b38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007b3a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007b3e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007b42:	4454      	add	r4, sl
 8007b44:	2900      	cmp	r1, #0
 8007b46:	d053      	beq.n	8007bf0 <_dtoa_r+0x5d8>
 8007b48:	4928      	ldr	r1, [pc, #160]	@ (8007bec <_dtoa_r+0x5d4>)
 8007b4a:	2000      	movs	r0, #0
 8007b4c:	f7f8 fe96 	bl	800087c <__aeabi_ddiv>
 8007b50:	4633      	mov	r3, r6
 8007b52:	462a      	mov	r2, r5
 8007b54:	f7f8 fbb0 	bl	80002b8 <__aeabi_dsub>
 8007b58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007b5c:	4656      	mov	r6, sl
 8007b5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b62:	f7f9 f811 	bl	8000b88 <__aeabi_d2iz>
 8007b66:	4605      	mov	r5, r0
 8007b68:	f7f8 fcf4 	bl	8000554 <__aeabi_i2d>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	460b      	mov	r3, r1
 8007b70:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b74:	f7f8 fba0 	bl	80002b8 <__aeabi_dsub>
 8007b78:	3530      	adds	r5, #48	@ 0x30
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	460b      	mov	r3, r1
 8007b7e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007b82:	f806 5b01 	strb.w	r5, [r6], #1
 8007b86:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007b8a:	f7f8 ffbf 	bl	8000b0c <__aeabi_dcmplt>
 8007b8e:	2800      	cmp	r0, #0
 8007b90:	d171      	bne.n	8007c76 <_dtoa_r+0x65e>
 8007b92:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b96:	4911      	ldr	r1, [pc, #68]	@ (8007bdc <_dtoa_r+0x5c4>)
 8007b98:	2000      	movs	r0, #0
 8007b9a:	f7f8 fb8d 	bl	80002b8 <__aeabi_dsub>
 8007b9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007ba2:	f7f8 ffb3 	bl	8000b0c <__aeabi_dcmplt>
 8007ba6:	2800      	cmp	r0, #0
 8007ba8:	f040 8095 	bne.w	8007cd6 <_dtoa_r+0x6be>
 8007bac:	42a6      	cmp	r6, r4
 8007bae:	f43f af50 	beq.w	8007a52 <_dtoa_r+0x43a>
 8007bb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8007be0 <_dtoa_r+0x5c8>)
 8007bb8:	2200      	movs	r2, #0
 8007bba:	f7f8 fd35 	bl	8000628 <__aeabi_dmul>
 8007bbe:	4b08      	ldr	r3, [pc, #32]	@ (8007be0 <_dtoa_r+0x5c8>)
 8007bc0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bca:	f7f8 fd2d 	bl	8000628 <__aeabi_dmul>
 8007bce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bd2:	e7c4      	b.n	8007b5e <_dtoa_r+0x546>
 8007bd4:	080098e8 	.word	0x080098e8
 8007bd8:	080098c0 	.word	0x080098c0
 8007bdc:	3ff00000 	.word	0x3ff00000
 8007be0:	40240000 	.word	0x40240000
 8007be4:	401c0000 	.word	0x401c0000
 8007be8:	40140000 	.word	0x40140000
 8007bec:	3fe00000 	.word	0x3fe00000
 8007bf0:	4631      	mov	r1, r6
 8007bf2:	4628      	mov	r0, r5
 8007bf4:	f7f8 fd18 	bl	8000628 <__aeabi_dmul>
 8007bf8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007bfc:	9415      	str	r4, [sp, #84]	@ 0x54
 8007bfe:	4656      	mov	r6, sl
 8007c00:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c04:	f7f8 ffc0 	bl	8000b88 <__aeabi_d2iz>
 8007c08:	4605      	mov	r5, r0
 8007c0a:	f7f8 fca3 	bl	8000554 <__aeabi_i2d>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	460b      	mov	r3, r1
 8007c12:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c16:	f7f8 fb4f 	bl	80002b8 <__aeabi_dsub>
 8007c1a:	3530      	adds	r5, #48	@ 0x30
 8007c1c:	f806 5b01 	strb.w	r5, [r6], #1
 8007c20:	4602      	mov	r2, r0
 8007c22:	460b      	mov	r3, r1
 8007c24:	42a6      	cmp	r6, r4
 8007c26:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007c2a:	f04f 0200 	mov.w	r2, #0
 8007c2e:	d124      	bne.n	8007c7a <_dtoa_r+0x662>
 8007c30:	4bac      	ldr	r3, [pc, #688]	@ (8007ee4 <_dtoa_r+0x8cc>)
 8007c32:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007c36:	f7f8 fb41 	bl	80002bc <__adddf3>
 8007c3a:	4602      	mov	r2, r0
 8007c3c:	460b      	mov	r3, r1
 8007c3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c42:	f7f8 ff81 	bl	8000b48 <__aeabi_dcmpgt>
 8007c46:	2800      	cmp	r0, #0
 8007c48:	d145      	bne.n	8007cd6 <_dtoa_r+0x6be>
 8007c4a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c4e:	49a5      	ldr	r1, [pc, #660]	@ (8007ee4 <_dtoa_r+0x8cc>)
 8007c50:	2000      	movs	r0, #0
 8007c52:	f7f8 fb31 	bl	80002b8 <__aeabi_dsub>
 8007c56:	4602      	mov	r2, r0
 8007c58:	460b      	mov	r3, r1
 8007c5a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c5e:	f7f8 ff55 	bl	8000b0c <__aeabi_dcmplt>
 8007c62:	2800      	cmp	r0, #0
 8007c64:	f43f aef5 	beq.w	8007a52 <_dtoa_r+0x43a>
 8007c68:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 8007c6a:	1e73      	subs	r3, r6, #1
 8007c6c:	9315      	str	r3, [sp, #84]	@ 0x54
 8007c6e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007c72:	2b30      	cmp	r3, #48	@ 0x30
 8007c74:	d0f8      	beq.n	8007c68 <_dtoa_r+0x650>
 8007c76:	9f04      	ldr	r7, [sp, #16]
 8007c78:	e73e      	b.n	8007af8 <_dtoa_r+0x4e0>
 8007c7a:	4b9b      	ldr	r3, [pc, #620]	@ (8007ee8 <_dtoa_r+0x8d0>)
 8007c7c:	f7f8 fcd4 	bl	8000628 <__aeabi_dmul>
 8007c80:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c84:	e7bc      	b.n	8007c00 <_dtoa_r+0x5e8>
 8007c86:	d10c      	bne.n	8007ca2 <_dtoa_r+0x68a>
 8007c88:	4b98      	ldr	r3, [pc, #608]	@ (8007eec <_dtoa_r+0x8d4>)
 8007c8a:	2200      	movs	r2, #0
 8007c8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c90:	f7f8 fcca 	bl	8000628 <__aeabi_dmul>
 8007c94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c98:	f7f8 ff4c 	bl	8000b34 <__aeabi_dcmpge>
 8007c9c:	2800      	cmp	r0, #0
 8007c9e:	f000 8157 	beq.w	8007f50 <_dtoa_r+0x938>
 8007ca2:	2400      	movs	r4, #0
 8007ca4:	4625      	mov	r5, r4
 8007ca6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007ca8:	43db      	mvns	r3, r3
 8007caa:	9304      	str	r3, [sp, #16]
 8007cac:	4656      	mov	r6, sl
 8007cae:	2700      	movs	r7, #0
 8007cb0:	4621      	mov	r1, r4
 8007cb2:	4658      	mov	r0, fp
 8007cb4:	f000 fd6e 	bl	8008794 <_Bfree>
 8007cb8:	2d00      	cmp	r5, #0
 8007cba:	d0dc      	beq.n	8007c76 <_dtoa_r+0x65e>
 8007cbc:	b12f      	cbz	r7, 8007cca <_dtoa_r+0x6b2>
 8007cbe:	42af      	cmp	r7, r5
 8007cc0:	d003      	beq.n	8007cca <_dtoa_r+0x6b2>
 8007cc2:	4639      	mov	r1, r7
 8007cc4:	4658      	mov	r0, fp
 8007cc6:	f000 fd65 	bl	8008794 <_Bfree>
 8007cca:	4629      	mov	r1, r5
 8007ccc:	4658      	mov	r0, fp
 8007cce:	f000 fd61 	bl	8008794 <_Bfree>
 8007cd2:	e7d0      	b.n	8007c76 <_dtoa_r+0x65e>
 8007cd4:	9704      	str	r7, [sp, #16]
 8007cd6:	4633      	mov	r3, r6
 8007cd8:	461e      	mov	r6, r3
 8007cda:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cde:	2a39      	cmp	r2, #57	@ 0x39
 8007ce0:	d107      	bne.n	8007cf2 <_dtoa_r+0x6da>
 8007ce2:	459a      	cmp	sl, r3
 8007ce4:	d1f8      	bne.n	8007cd8 <_dtoa_r+0x6c0>
 8007ce6:	9a04      	ldr	r2, [sp, #16]
 8007ce8:	3201      	adds	r2, #1
 8007cea:	9204      	str	r2, [sp, #16]
 8007cec:	2230      	movs	r2, #48	@ 0x30
 8007cee:	f88a 2000 	strb.w	r2, [sl]
 8007cf2:	781a      	ldrb	r2, [r3, #0]
 8007cf4:	3201      	adds	r2, #1
 8007cf6:	701a      	strb	r2, [r3, #0]
 8007cf8:	e7bd      	b.n	8007c76 <_dtoa_r+0x65e>
 8007cfa:	4b7b      	ldr	r3, [pc, #492]	@ (8007ee8 <_dtoa_r+0x8d0>)
 8007cfc:	2200      	movs	r2, #0
 8007cfe:	f7f8 fc93 	bl	8000628 <__aeabi_dmul>
 8007d02:	2200      	movs	r2, #0
 8007d04:	2300      	movs	r3, #0
 8007d06:	4604      	mov	r4, r0
 8007d08:	460d      	mov	r5, r1
 8007d0a:	f7f8 fef5 	bl	8000af8 <__aeabi_dcmpeq>
 8007d0e:	2800      	cmp	r0, #0
 8007d10:	f43f aebb 	beq.w	8007a8a <_dtoa_r+0x472>
 8007d14:	e6f0      	b.n	8007af8 <_dtoa_r+0x4e0>
 8007d16:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007d18:	2a00      	cmp	r2, #0
 8007d1a:	f000 80db 	beq.w	8007ed4 <_dtoa_r+0x8bc>
 8007d1e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d20:	2a01      	cmp	r2, #1
 8007d22:	f300 80bf 	bgt.w	8007ea4 <_dtoa_r+0x88c>
 8007d26:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007d28:	2a00      	cmp	r2, #0
 8007d2a:	f000 80b7 	beq.w	8007e9c <_dtoa_r+0x884>
 8007d2e:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007d32:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007d34:	4646      	mov	r6, r8
 8007d36:	9a08      	ldr	r2, [sp, #32]
 8007d38:	2101      	movs	r1, #1
 8007d3a:	441a      	add	r2, r3
 8007d3c:	4658      	mov	r0, fp
 8007d3e:	4498      	add	r8, r3
 8007d40:	9208      	str	r2, [sp, #32]
 8007d42:	f000 fddb 	bl	80088fc <__i2b>
 8007d46:	4605      	mov	r5, r0
 8007d48:	b15e      	cbz	r6, 8007d62 <_dtoa_r+0x74a>
 8007d4a:	9b08      	ldr	r3, [sp, #32]
 8007d4c:	2b00      	cmp	r3, #0
 8007d4e:	dd08      	ble.n	8007d62 <_dtoa_r+0x74a>
 8007d50:	42b3      	cmp	r3, r6
 8007d52:	9a08      	ldr	r2, [sp, #32]
 8007d54:	bfa8      	it	ge
 8007d56:	4633      	movge	r3, r6
 8007d58:	eba8 0803 	sub.w	r8, r8, r3
 8007d5c:	1af6      	subs	r6, r6, r3
 8007d5e:	1ad3      	subs	r3, r2, r3
 8007d60:	9308      	str	r3, [sp, #32]
 8007d62:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d64:	b1f3      	cbz	r3, 8007da4 <_dtoa_r+0x78c>
 8007d66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	f000 80b7 	beq.w	8007edc <_dtoa_r+0x8c4>
 8007d6e:	b18c      	cbz	r4, 8007d94 <_dtoa_r+0x77c>
 8007d70:	4629      	mov	r1, r5
 8007d72:	4622      	mov	r2, r4
 8007d74:	4658      	mov	r0, fp
 8007d76:	f000 fe81 	bl	8008a7c <__pow5mult>
 8007d7a:	464a      	mov	r2, r9
 8007d7c:	4601      	mov	r1, r0
 8007d7e:	4605      	mov	r5, r0
 8007d80:	4658      	mov	r0, fp
 8007d82:	f000 fdd1 	bl	8008928 <__multiply>
 8007d86:	4649      	mov	r1, r9
 8007d88:	9004      	str	r0, [sp, #16]
 8007d8a:	4658      	mov	r0, fp
 8007d8c:	f000 fd02 	bl	8008794 <_Bfree>
 8007d90:	9b04      	ldr	r3, [sp, #16]
 8007d92:	4699      	mov	r9, r3
 8007d94:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007d96:	1b1a      	subs	r2, r3, r4
 8007d98:	d004      	beq.n	8007da4 <_dtoa_r+0x78c>
 8007d9a:	4649      	mov	r1, r9
 8007d9c:	4658      	mov	r0, fp
 8007d9e:	f000 fe6d 	bl	8008a7c <__pow5mult>
 8007da2:	4681      	mov	r9, r0
 8007da4:	2101      	movs	r1, #1
 8007da6:	4658      	mov	r0, fp
 8007da8:	f000 fda8 	bl	80088fc <__i2b>
 8007dac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dae:	4604      	mov	r4, r0
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	f000 81cf 	beq.w	8008154 <_dtoa_r+0xb3c>
 8007db6:	461a      	mov	r2, r3
 8007db8:	4601      	mov	r1, r0
 8007dba:	4658      	mov	r0, fp
 8007dbc:	f000 fe5e 	bl	8008a7c <__pow5mult>
 8007dc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007dc2:	2b01      	cmp	r3, #1
 8007dc4:	4604      	mov	r4, r0
 8007dc6:	f300 8095 	bgt.w	8007ef4 <_dtoa_r+0x8dc>
 8007dca:	9b02      	ldr	r3, [sp, #8]
 8007dcc:	2b00      	cmp	r3, #0
 8007dce:	f040 8087 	bne.w	8007ee0 <_dtoa_r+0x8c8>
 8007dd2:	9b03      	ldr	r3, [sp, #12]
 8007dd4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	f040 8089 	bne.w	8007ef0 <_dtoa_r+0x8d8>
 8007dde:	9b03      	ldr	r3, [sp, #12]
 8007de0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007de4:	0d1b      	lsrs	r3, r3, #20
 8007de6:	051b      	lsls	r3, r3, #20
 8007de8:	b12b      	cbz	r3, 8007df6 <_dtoa_r+0x7de>
 8007dea:	9b08      	ldr	r3, [sp, #32]
 8007dec:	3301      	adds	r3, #1
 8007dee:	9308      	str	r3, [sp, #32]
 8007df0:	f108 0801 	add.w	r8, r8, #1
 8007df4:	2301      	movs	r3, #1
 8007df6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007df8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	f000 81b0 	beq.w	8008160 <_dtoa_r+0xb48>
 8007e00:	6923      	ldr	r3, [r4, #16]
 8007e02:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007e06:	6918      	ldr	r0, [r3, #16]
 8007e08:	f000 fd2c 	bl	8008864 <__hi0bits>
 8007e0c:	f1c0 0020 	rsb	r0, r0, #32
 8007e10:	9b08      	ldr	r3, [sp, #32]
 8007e12:	4418      	add	r0, r3
 8007e14:	f010 001f 	ands.w	r0, r0, #31
 8007e18:	d077      	beq.n	8007f0a <_dtoa_r+0x8f2>
 8007e1a:	f1c0 0320 	rsb	r3, r0, #32
 8007e1e:	2b04      	cmp	r3, #4
 8007e20:	dd6b      	ble.n	8007efa <_dtoa_r+0x8e2>
 8007e22:	9b08      	ldr	r3, [sp, #32]
 8007e24:	f1c0 001c 	rsb	r0, r0, #28
 8007e28:	4403      	add	r3, r0
 8007e2a:	4480      	add	r8, r0
 8007e2c:	4406      	add	r6, r0
 8007e2e:	9308      	str	r3, [sp, #32]
 8007e30:	f1b8 0f00 	cmp.w	r8, #0
 8007e34:	dd05      	ble.n	8007e42 <_dtoa_r+0x82a>
 8007e36:	4649      	mov	r1, r9
 8007e38:	4642      	mov	r2, r8
 8007e3a:	4658      	mov	r0, fp
 8007e3c:	f000 fe78 	bl	8008b30 <__lshift>
 8007e40:	4681      	mov	r9, r0
 8007e42:	9b08      	ldr	r3, [sp, #32]
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	dd05      	ble.n	8007e54 <_dtoa_r+0x83c>
 8007e48:	4621      	mov	r1, r4
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	4658      	mov	r0, fp
 8007e4e:	f000 fe6f 	bl	8008b30 <__lshift>
 8007e52:	4604      	mov	r4, r0
 8007e54:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d059      	beq.n	8007f0e <_dtoa_r+0x8f6>
 8007e5a:	4621      	mov	r1, r4
 8007e5c:	4648      	mov	r0, r9
 8007e5e:	f000 fed3 	bl	8008c08 <__mcmp>
 8007e62:	2800      	cmp	r0, #0
 8007e64:	da53      	bge.n	8007f0e <_dtoa_r+0x8f6>
 8007e66:	1e7b      	subs	r3, r7, #1
 8007e68:	9304      	str	r3, [sp, #16]
 8007e6a:	4649      	mov	r1, r9
 8007e6c:	2300      	movs	r3, #0
 8007e6e:	220a      	movs	r2, #10
 8007e70:	4658      	mov	r0, fp
 8007e72:	f000 fcb1 	bl	80087d8 <__multadd>
 8007e76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007e78:	4681      	mov	r9, r0
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	f000 8172 	beq.w	8008164 <_dtoa_r+0xb4c>
 8007e80:	2300      	movs	r3, #0
 8007e82:	4629      	mov	r1, r5
 8007e84:	220a      	movs	r2, #10
 8007e86:	4658      	mov	r0, fp
 8007e88:	f000 fca6 	bl	80087d8 <__multadd>
 8007e8c:	9b00      	ldr	r3, [sp, #0]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	4605      	mov	r5, r0
 8007e92:	dc67      	bgt.n	8007f64 <_dtoa_r+0x94c>
 8007e94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e96:	2b02      	cmp	r3, #2
 8007e98:	dc41      	bgt.n	8007f1e <_dtoa_r+0x906>
 8007e9a:	e063      	b.n	8007f64 <_dtoa_r+0x94c>
 8007e9c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8007e9e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007ea2:	e746      	b.n	8007d32 <_dtoa_r+0x71a>
 8007ea4:	9b07      	ldr	r3, [sp, #28]
 8007ea6:	1e5c      	subs	r4, r3, #1
 8007ea8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007eaa:	42a3      	cmp	r3, r4
 8007eac:	bfbf      	itttt	lt
 8007eae:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8007eb0:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8007eb2:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8007eb4:	1ae3      	sublt	r3, r4, r3
 8007eb6:	bfb4      	ite	lt
 8007eb8:	18d2      	addlt	r2, r2, r3
 8007eba:	1b1c      	subge	r4, r3, r4
 8007ebc:	9b07      	ldr	r3, [sp, #28]
 8007ebe:	bfbc      	itt	lt
 8007ec0:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8007ec2:	2400      	movlt	r4, #0
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	bfb5      	itete	lt
 8007ec8:	eba8 0603 	sublt.w	r6, r8, r3
 8007ecc:	9b07      	ldrge	r3, [sp, #28]
 8007ece:	2300      	movlt	r3, #0
 8007ed0:	4646      	movge	r6, r8
 8007ed2:	e730      	b.n	8007d36 <_dtoa_r+0x71e>
 8007ed4:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007ed6:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007ed8:	4646      	mov	r6, r8
 8007eda:	e735      	b.n	8007d48 <_dtoa_r+0x730>
 8007edc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007ede:	e75c      	b.n	8007d9a <_dtoa_r+0x782>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	e788      	b.n	8007df6 <_dtoa_r+0x7de>
 8007ee4:	3fe00000 	.word	0x3fe00000
 8007ee8:	40240000 	.word	0x40240000
 8007eec:	40140000 	.word	0x40140000
 8007ef0:	9b02      	ldr	r3, [sp, #8]
 8007ef2:	e780      	b.n	8007df6 <_dtoa_r+0x7de>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ef8:	e782      	b.n	8007e00 <_dtoa_r+0x7e8>
 8007efa:	d099      	beq.n	8007e30 <_dtoa_r+0x818>
 8007efc:	9a08      	ldr	r2, [sp, #32]
 8007efe:	331c      	adds	r3, #28
 8007f00:	441a      	add	r2, r3
 8007f02:	4498      	add	r8, r3
 8007f04:	441e      	add	r6, r3
 8007f06:	9208      	str	r2, [sp, #32]
 8007f08:	e792      	b.n	8007e30 <_dtoa_r+0x818>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	e7f6      	b.n	8007efc <_dtoa_r+0x8e4>
 8007f0e:	9b07      	ldr	r3, [sp, #28]
 8007f10:	9704      	str	r7, [sp, #16]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	dc20      	bgt.n	8007f58 <_dtoa_r+0x940>
 8007f16:	9300      	str	r3, [sp, #0]
 8007f18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007f1a:	2b02      	cmp	r3, #2
 8007f1c:	dd1e      	ble.n	8007f5c <_dtoa_r+0x944>
 8007f1e:	9b00      	ldr	r3, [sp, #0]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f47f aec0 	bne.w	8007ca6 <_dtoa_r+0x68e>
 8007f26:	4621      	mov	r1, r4
 8007f28:	2205      	movs	r2, #5
 8007f2a:	4658      	mov	r0, fp
 8007f2c:	f000 fc54 	bl	80087d8 <__multadd>
 8007f30:	4601      	mov	r1, r0
 8007f32:	4604      	mov	r4, r0
 8007f34:	4648      	mov	r0, r9
 8007f36:	f000 fe67 	bl	8008c08 <__mcmp>
 8007f3a:	2800      	cmp	r0, #0
 8007f3c:	f77f aeb3 	ble.w	8007ca6 <_dtoa_r+0x68e>
 8007f40:	4656      	mov	r6, sl
 8007f42:	2331      	movs	r3, #49	@ 0x31
 8007f44:	f806 3b01 	strb.w	r3, [r6], #1
 8007f48:	9b04      	ldr	r3, [sp, #16]
 8007f4a:	3301      	adds	r3, #1
 8007f4c:	9304      	str	r3, [sp, #16]
 8007f4e:	e6ae      	b.n	8007cae <_dtoa_r+0x696>
 8007f50:	9c07      	ldr	r4, [sp, #28]
 8007f52:	9704      	str	r7, [sp, #16]
 8007f54:	4625      	mov	r5, r4
 8007f56:	e7f3      	b.n	8007f40 <_dtoa_r+0x928>
 8007f58:	9b07      	ldr	r3, [sp, #28]
 8007f5a:	9300      	str	r3, [sp, #0]
 8007f5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	f000 8104 	beq.w	800816c <_dtoa_r+0xb54>
 8007f64:	2e00      	cmp	r6, #0
 8007f66:	dd05      	ble.n	8007f74 <_dtoa_r+0x95c>
 8007f68:	4629      	mov	r1, r5
 8007f6a:	4632      	mov	r2, r6
 8007f6c:	4658      	mov	r0, fp
 8007f6e:	f000 fddf 	bl	8008b30 <__lshift>
 8007f72:	4605      	mov	r5, r0
 8007f74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d05a      	beq.n	8008030 <_dtoa_r+0xa18>
 8007f7a:	6869      	ldr	r1, [r5, #4]
 8007f7c:	4658      	mov	r0, fp
 8007f7e:	f000 fbc9 	bl	8008714 <_Balloc>
 8007f82:	4606      	mov	r6, r0
 8007f84:	b928      	cbnz	r0, 8007f92 <_dtoa_r+0x97a>
 8007f86:	4b84      	ldr	r3, [pc, #528]	@ (8008198 <_dtoa_r+0xb80>)
 8007f88:	4602      	mov	r2, r0
 8007f8a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007f8e:	f7ff bb5a 	b.w	8007646 <_dtoa_r+0x2e>
 8007f92:	692a      	ldr	r2, [r5, #16]
 8007f94:	3202      	adds	r2, #2
 8007f96:	0092      	lsls	r2, r2, #2
 8007f98:	f105 010c 	add.w	r1, r5, #12
 8007f9c:	300c      	adds	r0, #12
 8007f9e:	f7ff faa2 	bl	80074e6 <memcpy>
 8007fa2:	2201      	movs	r2, #1
 8007fa4:	4631      	mov	r1, r6
 8007fa6:	4658      	mov	r0, fp
 8007fa8:	f000 fdc2 	bl	8008b30 <__lshift>
 8007fac:	f10a 0301 	add.w	r3, sl, #1
 8007fb0:	9307      	str	r3, [sp, #28]
 8007fb2:	9b00      	ldr	r3, [sp, #0]
 8007fb4:	4453      	add	r3, sl
 8007fb6:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007fb8:	9b02      	ldr	r3, [sp, #8]
 8007fba:	f003 0301 	and.w	r3, r3, #1
 8007fbe:	462f      	mov	r7, r5
 8007fc0:	930a      	str	r3, [sp, #40]	@ 0x28
 8007fc2:	4605      	mov	r5, r0
 8007fc4:	9b07      	ldr	r3, [sp, #28]
 8007fc6:	4621      	mov	r1, r4
 8007fc8:	3b01      	subs	r3, #1
 8007fca:	4648      	mov	r0, r9
 8007fcc:	9300      	str	r3, [sp, #0]
 8007fce:	f7ff fa98 	bl	8007502 <quorem>
 8007fd2:	4639      	mov	r1, r7
 8007fd4:	9002      	str	r0, [sp, #8]
 8007fd6:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007fda:	4648      	mov	r0, r9
 8007fdc:	f000 fe14 	bl	8008c08 <__mcmp>
 8007fe0:	462a      	mov	r2, r5
 8007fe2:	9008      	str	r0, [sp, #32]
 8007fe4:	4621      	mov	r1, r4
 8007fe6:	4658      	mov	r0, fp
 8007fe8:	f000 fe2a 	bl	8008c40 <__mdiff>
 8007fec:	68c2      	ldr	r2, [r0, #12]
 8007fee:	4606      	mov	r6, r0
 8007ff0:	bb02      	cbnz	r2, 8008034 <_dtoa_r+0xa1c>
 8007ff2:	4601      	mov	r1, r0
 8007ff4:	4648      	mov	r0, r9
 8007ff6:	f000 fe07 	bl	8008c08 <__mcmp>
 8007ffa:	4602      	mov	r2, r0
 8007ffc:	4631      	mov	r1, r6
 8007ffe:	4658      	mov	r0, fp
 8008000:	920e      	str	r2, [sp, #56]	@ 0x38
 8008002:	f000 fbc7 	bl	8008794 <_Bfree>
 8008006:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008008:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800800a:	9e07      	ldr	r6, [sp, #28]
 800800c:	ea43 0102 	orr.w	r1, r3, r2
 8008010:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008012:	4319      	orrs	r1, r3
 8008014:	d110      	bne.n	8008038 <_dtoa_r+0xa20>
 8008016:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800801a:	d029      	beq.n	8008070 <_dtoa_r+0xa58>
 800801c:	9b08      	ldr	r3, [sp, #32]
 800801e:	2b00      	cmp	r3, #0
 8008020:	dd02      	ble.n	8008028 <_dtoa_r+0xa10>
 8008022:	9b02      	ldr	r3, [sp, #8]
 8008024:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8008028:	9b00      	ldr	r3, [sp, #0]
 800802a:	f883 8000 	strb.w	r8, [r3]
 800802e:	e63f      	b.n	8007cb0 <_dtoa_r+0x698>
 8008030:	4628      	mov	r0, r5
 8008032:	e7bb      	b.n	8007fac <_dtoa_r+0x994>
 8008034:	2201      	movs	r2, #1
 8008036:	e7e1      	b.n	8007ffc <_dtoa_r+0x9e4>
 8008038:	9b08      	ldr	r3, [sp, #32]
 800803a:	2b00      	cmp	r3, #0
 800803c:	db04      	blt.n	8008048 <_dtoa_r+0xa30>
 800803e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008040:	430b      	orrs	r3, r1
 8008042:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008044:	430b      	orrs	r3, r1
 8008046:	d120      	bne.n	800808a <_dtoa_r+0xa72>
 8008048:	2a00      	cmp	r2, #0
 800804a:	dded      	ble.n	8008028 <_dtoa_r+0xa10>
 800804c:	4649      	mov	r1, r9
 800804e:	2201      	movs	r2, #1
 8008050:	4658      	mov	r0, fp
 8008052:	f000 fd6d 	bl	8008b30 <__lshift>
 8008056:	4621      	mov	r1, r4
 8008058:	4681      	mov	r9, r0
 800805a:	f000 fdd5 	bl	8008c08 <__mcmp>
 800805e:	2800      	cmp	r0, #0
 8008060:	dc03      	bgt.n	800806a <_dtoa_r+0xa52>
 8008062:	d1e1      	bne.n	8008028 <_dtoa_r+0xa10>
 8008064:	f018 0f01 	tst.w	r8, #1
 8008068:	d0de      	beq.n	8008028 <_dtoa_r+0xa10>
 800806a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800806e:	d1d8      	bne.n	8008022 <_dtoa_r+0xa0a>
 8008070:	9a00      	ldr	r2, [sp, #0]
 8008072:	2339      	movs	r3, #57	@ 0x39
 8008074:	7013      	strb	r3, [r2, #0]
 8008076:	4633      	mov	r3, r6
 8008078:	461e      	mov	r6, r3
 800807a:	3b01      	subs	r3, #1
 800807c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008080:	2a39      	cmp	r2, #57	@ 0x39
 8008082:	d052      	beq.n	800812a <_dtoa_r+0xb12>
 8008084:	3201      	adds	r2, #1
 8008086:	701a      	strb	r2, [r3, #0]
 8008088:	e612      	b.n	8007cb0 <_dtoa_r+0x698>
 800808a:	2a00      	cmp	r2, #0
 800808c:	dd07      	ble.n	800809e <_dtoa_r+0xa86>
 800808e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8008092:	d0ed      	beq.n	8008070 <_dtoa_r+0xa58>
 8008094:	9a00      	ldr	r2, [sp, #0]
 8008096:	f108 0301 	add.w	r3, r8, #1
 800809a:	7013      	strb	r3, [r2, #0]
 800809c:	e608      	b.n	8007cb0 <_dtoa_r+0x698>
 800809e:	9b07      	ldr	r3, [sp, #28]
 80080a0:	9a07      	ldr	r2, [sp, #28]
 80080a2:	f803 8c01 	strb.w	r8, [r3, #-1]
 80080a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d028      	beq.n	80080fe <_dtoa_r+0xae6>
 80080ac:	4649      	mov	r1, r9
 80080ae:	2300      	movs	r3, #0
 80080b0:	220a      	movs	r2, #10
 80080b2:	4658      	mov	r0, fp
 80080b4:	f000 fb90 	bl	80087d8 <__multadd>
 80080b8:	42af      	cmp	r7, r5
 80080ba:	4681      	mov	r9, r0
 80080bc:	f04f 0300 	mov.w	r3, #0
 80080c0:	f04f 020a 	mov.w	r2, #10
 80080c4:	4639      	mov	r1, r7
 80080c6:	4658      	mov	r0, fp
 80080c8:	d107      	bne.n	80080da <_dtoa_r+0xac2>
 80080ca:	f000 fb85 	bl	80087d8 <__multadd>
 80080ce:	4607      	mov	r7, r0
 80080d0:	4605      	mov	r5, r0
 80080d2:	9b07      	ldr	r3, [sp, #28]
 80080d4:	3301      	adds	r3, #1
 80080d6:	9307      	str	r3, [sp, #28]
 80080d8:	e774      	b.n	8007fc4 <_dtoa_r+0x9ac>
 80080da:	f000 fb7d 	bl	80087d8 <__multadd>
 80080de:	4629      	mov	r1, r5
 80080e0:	4607      	mov	r7, r0
 80080e2:	2300      	movs	r3, #0
 80080e4:	220a      	movs	r2, #10
 80080e6:	4658      	mov	r0, fp
 80080e8:	f000 fb76 	bl	80087d8 <__multadd>
 80080ec:	4605      	mov	r5, r0
 80080ee:	e7f0      	b.n	80080d2 <_dtoa_r+0xaba>
 80080f0:	9b00      	ldr	r3, [sp, #0]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	bfcc      	ite	gt
 80080f6:	461e      	movgt	r6, r3
 80080f8:	2601      	movle	r6, #1
 80080fa:	4456      	add	r6, sl
 80080fc:	2700      	movs	r7, #0
 80080fe:	4649      	mov	r1, r9
 8008100:	2201      	movs	r2, #1
 8008102:	4658      	mov	r0, fp
 8008104:	f000 fd14 	bl	8008b30 <__lshift>
 8008108:	4621      	mov	r1, r4
 800810a:	4681      	mov	r9, r0
 800810c:	f000 fd7c 	bl	8008c08 <__mcmp>
 8008110:	2800      	cmp	r0, #0
 8008112:	dcb0      	bgt.n	8008076 <_dtoa_r+0xa5e>
 8008114:	d102      	bne.n	800811c <_dtoa_r+0xb04>
 8008116:	f018 0f01 	tst.w	r8, #1
 800811a:	d1ac      	bne.n	8008076 <_dtoa_r+0xa5e>
 800811c:	4633      	mov	r3, r6
 800811e:	461e      	mov	r6, r3
 8008120:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008124:	2a30      	cmp	r2, #48	@ 0x30
 8008126:	d0fa      	beq.n	800811e <_dtoa_r+0xb06>
 8008128:	e5c2      	b.n	8007cb0 <_dtoa_r+0x698>
 800812a:	459a      	cmp	sl, r3
 800812c:	d1a4      	bne.n	8008078 <_dtoa_r+0xa60>
 800812e:	9b04      	ldr	r3, [sp, #16]
 8008130:	3301      	adds	r3, #1
 8008132:	9304      	str	r3, [sp, #16]
 8008134:	2331      	movs	r3, #49	@ 0x31
 8008136:	f88a 3000 	strb.w	r3, [sl]
 800813a:	e5b9      	b.n	8007cb0 <_dtoa_r+0x698>
 800813c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800813e:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800819c <_dtoa_r+0xb84>
 8008142:	b11b      	cbz	r3, 800814c <_dtoa_r+0xb34>
 8008144:	f10a 0308 	add.w	r3, sl, #8
 8008148:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800814a:	6013      	str	r3, [r2, #0]
 800814c:	4650      	mov	r0, sl
 800814e:	b019      	add	sp, #100	@ 0x64
 8008150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008156:	2b01      	cmp	r3, #1
 8008158:	f77f ae37 	ble.w	8007dca <_dtoa_r+0x7b2>
 800815c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800815e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008160:	2001      	movs	r0, #1
 8008162:	e655      	b.n	8007e10 <_dtoa_r+0x7f8>
 8008164:	9b00      	ldr	r3, [sp, #0]
 8008166:	2b00      	cmp	r3, #0
 8008168:	f77f aed6 	ble.w	8007f18 <_dtoa_r+0x900>
 800816c:	4656      	mov	r6, sl
 800816e:	4621      	mov	r1, r4
 8008170:	4648      	mov	r0, r9
 8008172:	f7ff f9c6 	bl	8007502 <quorem>
 8008176:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800817a:	f806 8b01 	strb.w	r8, [r6], #1
 800817e:	9b00      	ldr	r3, [sp, #0]
 8008180:	eba6 020a 	sub.w	r2, r6, sl
 8008184:	4293      	cmp	r3, r2
 8008186:	ddb3      	ble.n	80080f0 <_dtoa_r+0xad8>
 8008188:	4649      	mov	r1, r9
 800818a:	2300      	movs	r3, #0
 800818c:	220a      	movs	r2, #10
 800818e:	4658      	mov	r0, fp
 8008190:	f000 fb22 	bl	80087d8 <__multadd>
 8008194:	4681      	mov	r9, r0
 8008196:	e7ea      	b.n	800816e <_dtoa_r+0xb56>
 8008198:	08009838 	.word	0x08009838
 800819c:	080097bc 	.word	0x080097bc

080081a0 <__ssputs_r>:
 80081a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80081a4:	688e      	ldr	r6, [r1, #8]
 80081a6:	461f      	mov	r7, r3
 80081a8:	42be      	cmp	r6, r7
 80081aa:	680b      	ldr	r3, [r1, #0]
 80081ac:	4682      	mov	sl, r0
 80081ae:	460c      	mov	r4, r1
 80081b0:	4690      	mov	r8, r2
 80081b2:	d82d      	bhi.n	8008210 <__ssputs_r+0x70>
 80081b4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80081b8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80081bc:	d026      	beq.n	800820c <__ssputs_r+0x6c>
 80081be:	6965      	ldr	r5, [r4, #20]
 80081c0:	6909      	ldr	r1, [r1, #16]
 80081c2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80081c6:	eba3 0901 	sub.w	r9, r3, r1
 80081ca:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80081ce:	1c7b      	adds	r3, r7, #1
 80081d0:	444b      	add	r3, r9
 80081d2:	106d      	asrs	r5, r5, #1
 80081d4:	429d      	cmp	r5, r3
 80081d6:	bf38      	it	cc
 80081d8:	461d      	movcc	r5, r3
 80081da:	0553      	lsls	r3, r2, #21
 80081dc:	d527      	bpl.n	800822e <__ssputs_r+0x8e>
 80081de:	4629      	mov	r1, r5
 80081e0:	f000 f960 	bl	80084a4 <_malloc_r>
 80081e4:	4606      	mov	r6, r0
 80081e6:	b360      	cbz	r0, 8008242 <__ssputs_r+0xa2>
 80081e8:	6921      	ldr	r1, [r4, #16]
 80081ea:	464a      	mov	r2, r9
 80081ec:	f7ff f97b 	bl	80074e6 <memcpy>
 80081f0:	89a3      	ldrh	r3, [r4, #12]
 80081f2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80081f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081fa:	81a3      	strh	r3, [r4, #12]
 80081fc:	6126      	str	r6, [r4, #16]
 80081fe:	6165      	str	r5, [r4, #20]
 8008200:	444e      	add	r6, r9
 8008202:	eba5 0509 	sub.w	r5, r5, r9
 8008206:	6026      	str	r6, [r4, #0]
 8008208:	60a5      	str	r5, [r4, #8]
 800820a:	463e      	mov	r6, r7
 800820c:	42be      	cmp	r6, r7
 800820e:	d900      	bls.n	8008212 <__ssputs_r+0x72>
 8008210:	463e      	mov	r6, r7
 8008212:	6820      	ldr	r0, [r4, #0]
 8008214:	4632      	mov	r2, r6
 8008216:	4641      	mov	r1, r8
 8008218:	f000 fe6f 	bl	8008efa <memmove>
 800821c:	68a3      	ldr	r3, [r4, #8]
 800821e:	1b9b      	subs	r3, r3, r6
 8008220:	60a3      	str	r3, [r4, #8]
 8008222:	6823      	ldr	r3, [r4, #0]
 8008224:	4433      	add	r3, r6
 8008226:	6023      	str	r3, [r4, #0]
 8008228:	2000      	movs	r0, #0
 800822a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800822e:	462a      	mov	r2, r5
 8008230:	f000 fe35 	bl	8008e9e <_realloc_r>
 8008234:	4606      	mov	r6, r0
 8008236:	2800      	cmp	r0, #0
 8008238:	d1e0      	bne.n	80081fc <__ssputs_r+0x5c>
 800823a:	6921      	ldr	r1, [r4, #16]
 800823c:	4650      	mov	r0, sl
 800823e:	f000 feff 	bl	8009040 <_free_r>
 8008242:	230c      	movs	r3, #12
 8008244:	f8ca 3000 	str.w	r3, [sl]
 8008248:	89a3      	ldrh	r3, [r4, #12]
 800824a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800824e:	81a3      	strh	r3, [r4, #12]
 8008250:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008254:	e7e9      	b.n	800822a <__ssputs_r+0x8a>
	...

08008258 <_svfiprintf_r>:
 8008258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800825c:	4698      	mov	r8, r3
 800825e:	898b      	ldrh	r3, [r1, #12]
 8008260:	061b      	lsls	r3, r3, #24
 8008262:	b09d      	sub	sp, #116	@ 0x74
 8008264:	4607      	mov	r7, r0
 8008266:	460d      	mov	r5, r1
 8008268:	4614      	mov	r4, r2
 800826a:	d510      	bpl.n	800828e <_svfiprintf_r+0x36>
 800826c:	690b      	ldr	r3, [r1, #16]
 800826e:	b973      	cbnz	r3, 800828e <_svfiprintf_r+0x36>
 8008270:	2140      	movs	r1, #64	@ 0x40
 8008272:	f000 f917 	bl	80084a4 <_malloc_r>
 8008276:	6028      	str	r0, [r5, #0]
 8008278:	6128      	str	r0, [r5, #16]
 800827a:	b930      	cbnz	r0, 800828a <_svfiprintf_r+0x32>
 800827c:	230c      	movs	r3, #12
 800827e:	603b      	str	r3, [r7, #0]
 8008280:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008284:	b01d      	add	sp, #116	@ 0x74
 8008286:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800828a:	2340      	movs	r3, #64	@ 0x40
 800828c:	616b      	str	r3, [r5, #20]
 800828e:	2300      	movs	r3, #0
 8008290:	9309      	str	r3, [sp, #36]	@ 0x24
 8008292:	2320      	movs	r3, #32
 8008294:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008298:	f8cd 800c 	str.w	r8, [sp, #12]
 800829c:	2330      	movs	r3, #48	@ 0x30
 800829e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800843c <_svfiprintf_r+0x1e4>
 80082a2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80082a6:	f04f 0901 	mov.w	r9, #1
 80082aa:	4623      	mov	r3, r4
 80082ac:	469a      	mov	sl, r3
 80082ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082b2:	b10a      	cbz	r2, 80082b8 <_svfiprintf_r+0x60>
 80082b4:	2a25      	cmp	r2, #37	@ 0x25
 80082b6:	d1f9      	bne.n	80082ac <_svfiprintf_r+0x54>
 80082b8:	ebba 0b04 	subs.w	fp, sl, r4
 80082bc:	d00b      	beq.n	80082d6 <_svfiprintf_r+0x7e>
 80082be:	465b      	mov	r3, fp
 80082c0:	4622      	mov	r2, r4
 80082c2:	4629      	mov	r1, r5
 80082c4:	4638      	mov	r0, r7
 80082c6:	f7ff ff6b 	bl	80081a0 <__ssputs_r>
 80082ca:	3001      	adds	r0, #1
 80082cc:	f000 80a7 	beq.w	800841e <_svfiprintf_r+0x1c6>
 80082d0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80082d2:	445a      	add	r2, fp
 80082d4:	9209      	str	r2, [sp, #36]	@ 0x24
 80082d6:	f89a 3000 	ldrb.w	r3, [sl]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	f000 809f 	beq.w	800841e <_svfiprintf_r+0x1c6>
 80082e0:	2300      	movs	r3, #0
 80082e2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80082e6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80082ea:	f10a 0a01 	add.w	sl, sl, #1
 80082ee:	9304      	str	r3, [sp, #16]
 80082f0:	9307      	str	r3, [sp, #28]
 80082f2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80082f6:	931a      	str	r3, [sp, #104]	@ 0x68
 80082f8:	4654      	mov	r4, sl
 80082fa:	2205      	movs	r2, #5
 80082fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008300:	484e      	ldr	r0, [pc, #312]	@ (800843c <_svfiprintf_r+0x1e4>)
 8008302:	f7f7 ff7d 	bl	8000200 <memchr>
 8008306:	9a04      	ldr	r2, [sp, #16]
 8008308:	b9d8      	cbnz	r0, 8008342 <_svfiprintf_r+0xea>
 800830a:	06d0      	lsls	r0, r2, #27
 800830c:	bf44      	itt	mi
 800830e:	2320      	movmi	r3, #32
 8008310:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008314:	0711      	lsls	r1, r2, #28
 8008316:	bf44      	itt	mi
 8008318:	232b      	movmi	r3, #43	@ 0x2b
 800831a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800831e:	f89a 3000 	ldrb.w	r3, [sl]
 8008322:	2b2a      	cmp	r3, #42	@ 0x2a
 8008324:	d015      	beq.n	8008352 <_svfiprintf_r+0xfa>
 8008326:	9a07      	ldr	r2, [sp, #28]
 8008328:	4654      	mov	r4, sl
 800832a:	2000      	movs	r0, #0
 800832c:	f04f 0c0a 	mov.w	ip, #10
 8008330:	4621      	mov	r1, r4
 8008332:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008336:	3b30      	subs	r3, #48	@ 0x30
 8008338:	2b09      	cmp	r3, #9
 800833a:	d94b      	bls.n	80083d4 <_svfiprintf_r+0x17c>
 800833c:	b1b0      	cbz	r0, 800836c <_svfiprintf_r+0x114>
 800833e:	9207      	str	r2, [sp, #28]
 8008340:	e014      	b.n	800836c <_svfiprintf_r+0x114>
 8008342:	eba0 0308 	sub.w	r3, r0, r8
 8008346:	fa09 f303 	lsl.w	r3, r9, r3
 800834a:	4313      	orrs	r3, r2
 800834c:	9304      	str	r3, [sp, #16]
 800834e:	46a2      	mov	sl, r4
 8008350:	e7d2      	b.n	80082f8 <_svfiprintf_r+0xa0>
 8008352:	9b03      	ldr	r3, [sp, #12]
 8008354:	1d19      	adds	r1, r3, #4
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	9103      	str	r1, [sp, #12]
 800835a:	2b00      	cmp	r3, #0
 800835c:	bfbb      	ittet	lt
 800835e:	425b      	neglt	r3, r3
 8008360:	f042 0202 	orrlt.w	r2, r2, #2
 8008364:	9307      	strge	r3, [sp, #28]
 8008366:	9307      	strlt	r3, [sp, #28]
 8008368:	bfb8      	it	lt
 800836a:	9204      	strlt	r2, [sp, #16]
 800836c:	7823      	ldrb	r3, [r4, #0]
 800836e:	2b2e      	cmp	r3, #46	@ 0x2e
 8008370:	d10a      	bne.n	8008388 <_svfiprintf_r+0x130>
 8008372:	7863      	ldrb	r3, [r4, #1]
 8008374:	2b2a      	cmp	r3, #42	@ 0x2a
 8008376:	d132      	bne.n	80083de <_svfiprintf_r+0x186>
 8008378:	9b03      	ldr	r3, [sp, #12]
 800837a:	1d1a      	adds	r2, r3, #4
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	9203      	str	r2, [sp, #12]
 8008380:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008384:	3402      	adds	r4, #2
 8008386:	9305      	str	r3, [sp, #20]
 8008388:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800844c <_svfiprintf_r+0x1f4>
 800838c:	7821      	ldrb	r1, [r4, #0]
 800838e:	2203      	movs	r2, #3
 8008390:	4650      	mov	r0, sl
 8008392:	f7f7 ff35 	bl	8000200 <memchr>
 8008396:	b138      	cbz	r0, 80083a8 <_svfiprintf_r+0x150>
 8008398:	9b04      	ldr	r3, [sp, #16]
 800839a:	eba0 000a 	sub.w	r0, r0, sl
 800839e:	2240      	movs	r2, #64	@ 0x40
 80083a0:	4082      	lsls	r2, r0
 80083a2:	4313      	orrs	r3, r2
 80083a4:	3401      	adds	r4, #1
 80083a6:	9304      	str	r3, [sp, #16]
 80083a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083ac:	4824      	ldr	r0, [pc, #144]	@ (8008440 <_svfiprintf_r+0x1e8>)
 80083ae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80083b2:	2206      	movs	r2, #6
 80083b4:	f7f7 ff24 	bl	8000200 <memchr>
 80083b8:	2800      	cmp	r0, #0
 80083ba:	d036      	beq.n	800842a <_svfiprintf_r+0x1d2>
 80083bc:	4b21      	ldr	r3, [pc, #132]	@ (8008444 <_svfiprintf_r+0x1ec>)
 80083be:	bb1b      	cbnz	r3, 8008408 <_svfiprintf_r+0x1b0>
 80083c0:	9b03      	ldr	r3, [sp, #12]
 80083c2:	3307      	adds	r3, #7
 80083c4:	f023 0307 	bic.w	r3, r3, #7
 80083c8:	3308      	adds	r3, #8
 80083ca:	9303      	str	r3, [sp, #12]
 80083cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80083ce:	4433      	add	r3, r6
 80083d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80083d2:	e76a      	b.n	80082aa <_svfiprintf_r+0x52>
 80083d4:	fb0c 3202 	mla	r2, ip, r2, r3
 80083d8:	460c      	mov	r4, r1
 80083da:	2001      	movs	r0, #1
 80083dc:	e7a8      	b.n	8008330 <_svfiprintf_r+0xd8>
 80083de:	2300      	movs	r3, #0
 80083e0:	3401      	adds	r4, #1
 80083e2:	9305      	str	r3, [sp, #20]
 80083e4:	4619      	mov	r1, r3
 80083e6:	f04f 0c0a 	mov.w	ip, #10
 80083ea:	4620      	mov	r0, r4
 80083ec:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083f0:	3a30      	subs	r2, #48	@ 0x30
 80083f2:	2a09      	cmp	r2, #9
 80083f4:	d903      	bls.n	80083fe <_svfiprintf_r+0x1a6>
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d0c6      	beq.n	8008388 <_svfiprintf_r+0x130>
 80083fa:	9105      	str	r1, [sp, #20]
 80083fc:	e7c4      	b.n	8008388 <_svfiprintf_r+0x130>
 80083fe:	fb0c 2101 	mla	r1, ip, r1, r2
 8008402:	4604      	mov	r4, r0
 8008404:	2301      	movs	r3, #1
 8008406:	e7f0      	b.n	80083ea <_svfiprintf_r+0x192>
 8008408:	ab03      	add	r3, sp, #12
 800840a:	9300      	str	r3, [sp, #0]
 800840c:	462a      	mov	r2, r5
 800840e:	4b0e      	ldr	r3, [pc, #56]	@ (8008448 <_svfiprintf_r+0x1f0>)
 8008410:	a904      	add	r1, sp, #16
 8008412:	4638      	mov	r0, r7
 8008414:	f7fe fb94 	bl	8006b40 <_printf_float>
 8008418:	1c42      	adds	r2, r0, #1
 800841a:	4606      	mov	r6, r0
 800841c:	d1d6      	bne.n	80083cc <_svfiprintf_r+0x174>
 800841e:	89ab      	ldrh	r3, [r5, #12]
 8008420:	065b      	lsls	r3, r3, #25
 8008422:	f53f af2d 	bmi.w	8008280 <_svfiprintf_r+0x28>
 8008426:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008428:	e72c      	b.n	8008284 <_svfiprintf_r+0x2c>
 800842a:	ab03      	add	r3, sp, #12
 800842c:	9300      	str	r3, [sp, #0]
 800842e:	462a      	mov	r2, r5
 8008430:	4b05      	ldr	r3, [pc, #20]	@ (8008448 <_svfiprintf_r+0x1f0>)
 8008432:	a904      	add	r1, sp, #16
 8008434:	4638      	mov	r0, r7
 8008436:	f7fe fe1b 	bl	8007070 <_printf_i>
 800843a:	e7ed      	b.n	8008418 <_svfiprintf_r+0x1c0>
 800843c:	08009849 	.word	0x08009849
 8008440:	08009853 	.word	0x08009853
 8008444:	08006b41 	.word	0x08006b41
 8008448:	080081a1 	.word	0x080081a1
 800844c:	0800984f 	.word	0x0800984f

08008450 <malloc>:
 8008450:	4b02      	ldr	r3, [pc, #8]	@ (800845c <malloc+0xc>)
 8008452:	4601      	mov	r1, r0
 8008454:	6818      	ldr	r0, [r3, #0]
 8008456:	f000 b825 	b.w	80084a4 <_malloc_r>
 800845a:	bf00      	nop
 800845c:	20000098 	.word	0x20000098

08008460 <sbrk_aligned>:
 8008460:	b570      	push	{r4, r5, r6, lr}
 8008462:	4e0f      	ldr	r6, [pc, #60]	@ (80084a0 <sbrk_aligned+0x40>)
 8008464:	460c      	mov	r4, r1
 8008466:	6831      	ldr	r1, [r6, #0]
 8008468:	4605      	mov	r5, r0
 800846a:	b911      	cbnz	r1, 8008472 <sbrk_aligned+0x12>
 800846c:	f000 fd94 	bl	8008f98 <_sbrk_r>
 8008470:	6030      	str	r0, [r6, #0]
 8008472:	4621      	mov	r1, r4
 8008474:	4628      	mov	r0, r5
 8008476:	f000 fd8f 	bl	8008f98 <_sbrk_r>
 800847a:	1c43      	adds	r3, r0, #1
 800847c:	d103      	bne.n	8008486 <sbrk_aligned+0x26>
 800847e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008482:	4620      	mov	r0, r4
 8008484:	bd70      	pop	{r4, r5, r6, pc}
 8008486:	1cc4      	adds	r4, r0, #3
 8008488:	f024 0403 	bic.w	r4, r4, #3
 800848c:	42a0      	cmp	r0, r4
 800848e:	d0f8      	beq.n	8008482 <sbrk_aligned+0x22>
 8008490:	1a21      	subs	r1, r4, r0
 8008492:	4628      	mov	r0, r5
 8008494:	f000 fd80 	bl	8008f98 <_sbrk_r>
 8008498:	3001      	adds	r0, #1
 800849a:	d1f2      	bne.n	8008482 <sbrk_aligned+0x22>
 800849c:	e7ef      	b.n	800847e <sbrk_aligned+0x1e>
 800849e:	bf00      	nop
 80084a0:	200005c4 	.word	0x200005c4

080084a4 <_malloc_r>:
 80084a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084a8:	1ccd      	adds	r5, r1, #3
 80084aa:	f025 0503 	bic.w	r5, r5, #3
 80084ae:	3508      	adds	r5, #8
 80084b0:	2d0c      	cmp	r5, #12
 80084b2:	bf38      	it	cc
 80084b4:	250c      	movcc	r5, #12
 80084b6:	2d00      	cmp	r5, #0
 80084b8:	4606      	mov	r6, r0
 80084ba:	db01      	blt.n	80084c0 <_malloc_r+0x1c>
 80084bc:	42a9      	cmp	r1, r5
 80084be:	d904      	bls.n	80084ca <_malloc_r+0x26>
 80084c0:	230c      	movs	r3, #12
 80084c2:	6033      	str	r3, [r6, #0]
 80084c4:	2000      	movs	r0, #0
 80084c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80084ca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80085a0 <_malloc_r+0xfc>
 80084ce:	f000 f915 	bl	80086fc <__malloc_lock>
 80084d2:	f8d8 3000 	ldr.w	r3, [r8]
 80084d6:	461c      	mov	r4, r3
 80084d8:	bb44      	cbnz	r4, 800852c <_malloc_r+0x88>
 80084da:	4629      	mov	r1, r5
 80084dc:	4630      	mov	r0, r6
 80084de:	f7ff ffbf 	bl	8008460 <sbrk_aligned>
 80084e2:	1c43      	adds	r3, r0, #1
 80084e4:	4604      	mov	r4, r0
 80084e6:	d158      	bne.n	800859a <_malloc_r+0xf6>
 80084e8:	f8d8 4000 	ldr.w	r4, [r8]
 80084ec:	4627      	mov	r7, r4
 80084ee:	2f00      	cmp	r7, #0
 80084f0:	d143      	bne.n	800857a <_malloc_r+0xd6>
 80084f2:	2c00      	cmp	r4, #0
 80084f4:	d04b      	beq.n	800858e <_malloc_r+0xea>
 80084f6:	6823      	ldr	r3, [r4, #0]
 80084f8:	4639      	mov	r1, r7
 80084fa:	4630      	mov	r0, r6
 80084fc:	eb04 0903 	add.w	r9, r4, r3
 8008500:	f000 fd4a 	bl	8008f98 <_sbrk_r>
 8008504:	4581      	cmp	r9, r0
 8008506:	d142      	bne.n	800858e <_malloc_r+0xea>
 8008508:	6821      	ldr	r1, [r4, #0]
 800850a:	1a6d      	subs	r5, r5, r1
 800850c:	4629      	mov	r1, r5
 800850e:	4630      	mov	r0, r6
 8008510:	f7ff ffa6 	bl	8008460 <sbrk_aligned>
 8008514:	3001      	adds	r0, #1
 8008516:	d03a      	beq.n	800858e <_malloc_r+0xea>
 8008518:	6823      	ldr	r3, [r4, #0]
 800851a:	442b      	add	r3, r5
 800851c:	6023      	str	r3, [r4, #0]
 800851e:	f8d8 3000 	ldr.w	r3, [r8]
 8008522:	685a      	ldr	r2, [r3, #4]
 8008524:	bb62      	cbnz	r2, 8008580 <_malloc_r+0xdc>
 8008526:	f8c8 7000 	str.w	r7, [r8]
 800852a:	e00f      	b.n	800854c <_malloc_r+0xa8>
 800852c:	6822      	ldr	r2, [r4, #0]
 800852e:	1b52      	subs	r2, r2, r5
 8008530:	d420      	bmi.n	8008574 <_malloc_r+0xd0>
 8008532:	2a0b      	cmp	r2, #11
 8008534:	d917      	bls.n	8008566 <_malloc_r+0xc2>
 8008536:	1961      	adds	r1, r4, r5
 8008538:	42a3      	cmp	r3, r4
 800853a:	6025      	str	r5, [r4, #0]
 800853c:	bf18      	it	ne
 800853e:	6059      	strne	r1, [r3, #4]
 8008540:	6863      	ldr	r3, [r4, #4]
 8008542:	bf08      	it	eq
 8008544:	f8c8 1000 	streq.w	r1, [r8]
 8008548:	5162      	str	r2, [r4, r5]
 800854a:	604b      	str	r3, [r1, #4]
 800854c:	4630      	mov	r0, r6
 800854e:	f000 f8db 	bl	8008708 <__malloc_unlock>
 8008552:	f104 000b 	add.w	r0, r4, #11
 8008556:	1d23      	adds	r3, r4, #4
 8008558:	f020 0007 	bic.w	r0, r0, #7
 800855c:	1ac2      	subs	r2, r0, r3
 800855e:	bf1c      	itt	ne
 8008560:	1a1b      	subne	r3, r3, r0
 8008562:	50a3      	strne	r3, [r4, r2]
 8008564:	e7af      	b.n	80084c6 <_malloc_r+0x22>
 8008566:	6862      	ldr	r2, [r4, #4]
 8008568:	42a3      	cmp	r3, r4
 800856a:	bf0c      	ite	eq
 800856c:	f8c8 2000 	streq.w	r2, [r8]
 8008570:	605a      	strne	r2, [r3, #4]
 8008572:	e7eb      	b.n	800854c <_malloc_r+0xa8>
 8008574:	4623      	mov	r3, r4
 8008576:	6864      	ldr	r4, [r4, #4]
 8008578:	e7ae      	b.n	80084d8 <_malloc_r+0x34>
 800857a:	463c      	mov	r4, r7
 800857c:	687f      	ldr	r7, [r7, #4]
 800857e:	e7b6      	b.n	80084ee <_malloc_r+0x4a>
 8008580:	461a      	mov	r2, r3
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	42a3      	cmp	r3, r4
 8008586:	d1fb      	bne.n	8008580 <_malloc_r+0xdc>
 8008588:	2300      	movs	r3, #0
 800858a:	6053      	str	r3, [r2, #4]
 800858c:	e7de      	b.n	800854c <_malloc_r+0xa8>
 800858e:	230c      	movs	r3, #12
 8008590:	6033      	str	r3, [r6, #0]
 8008592:	4630      	mov	r0, r6
 8008594:	f000 f8b8 	bl	8008708 <__malloc_unlock>
 8008598:	e794      	b.n	80084c4 <_malloc_r+0x20>
 800859a:	6005      	str	r5, [r0, #0]
 800859c:	e7d6      	b.n	800854c <_malloc_r+0xa8>
 800859e:	bf00      	nop
 80085a0:	200005c8 	.word	0x200005c8

080085a4 <__sflush_r>:
 80085a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80085a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085ac:	0716      	lsls	r6, r2, #28
 80085ae:	4605      	mov	r5, r0
 80085b0:	460c      	mov	r4, r1
 80085b2:	d454      	bmi.n	800865e <__sflush_r+0xba>
 80085b4:	684b      	ldr	r3, [r1, #4]
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	dc02      	bgt.n	80085c0 <__sflush_r+0x1c>
 80085ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80085bc:	2b00      	cmp	r3, #0
 80085be:	dd48      	ble.n	8008652 <__sflush_r+0xae>
 80085c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80085c2:	2e00      	cmp	r6, #0
 80085c4:	d045      	beq.n	8008652 <__sflush_r+0xae>
 80085c6:	2300      	movs	r3, #0
 80085c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80085cc:	682f      	ldr	r7, [r5, #0]
 80085ce:	6a21      	ldr	r1, [r4, #32]
 80085d0:	602b      	str	r3, [r5, #0]
 80085d2:	d030      	beq.n	8008636 <__sflush_r+0x92>
 80085d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80085d6:	89a3      	ldrh	r3, [r4, #12]
 80085d8:	0759      	lsls	r1, r3, #29
 80085da:	d505      	bpl.n	80085e8 <__sflush_r+0x44>
 80085dc:	6863      	ldr	r3, [r4, #4]
 80085de:	1ad2      	subs	r2, r2, r3
 80085e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80085e2:	b10b      	cbz	r3, 80085e8 <__sflush_r+0x44>
 80085e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80085e6:	1ad2      	subs	r2, r2, r3
 80085e8:	2300      	movs	r3, #0
 80085ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80085ec:	6a21      	ldr	r1, [r4, #32]
 80085ee:	4628      	mov	r0, r5
 80085f0:	47b0      	blx	r6
 80085f2:	1c43      	adds	r3, r0, #1
 80085f4:	89a3      	ldrh	r3, [r4, #12]
 80085f6:	d106      	bne.n	8008606 <__sflush_r+0x62>
 80085f8:	6829      	ldr	r1, [r5, #0]
 80085fa:	291d      	cmp	r1, #29
 80085fc:	d82b      	bhi.n	8008656 <__sflush_r+0xb2>
 80085fe:	4a2a      	ldr	r2, [pc, #168]	@ (80086a8 <__sflush_r+0x104>)
 8008600:	410a      	asrs	r2, r1
 8008602:	07d6      	lsls	r6, r2, #31
 8008604:	d427      	bmi.n	8008656 <__sflush_r+0xb2>
 8008606:	2200      	movs	r2, #0
 8008608:	6062      	str	r2, [r4, #4]
 800860a:	04d9      	lsls	r1, r3, #19
 800860c:	6922      	ldr	r2, [r4, #16]
 800860e:	6022      	str	r2, [r4, #0]
 8008610:	d504      	bpl.n	800861c <__sflush_r+0x78>
 8008612:	1c42      	adds	r2, r0, #1
 8008614:	d101      	bne.n	800861a <__sflush_r+0x76>
 8008616:	682b      	ldr	r3, [r5, #0]
 8008618:	b903      	cbnz	r3, 800861c <__sflush_r+0x78>
 800861a:	6560      	str	r0, [r4, #84]	@ 0x54
 800861c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800861e:	602f      	str	r7, [r5, #0]
 8008620:	b1b9      	cbz	r1, 8008652 <__sflush_r+0xae>
 8008622:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008626:	4299      	cmp	r1, r3
 8008628:	d002      	beq.n	8008630 <__sflush_r+0x8c>
 800862a:	4628      	mov	r0, r5
 800862c:	f000 fd08 	bl	8009040 <_free_r>
 8008630:	2300      	movs	r3, #0
 8008632:	6363      	str	r3, [r4, #52]	@ 0x34
 8008634:	e00d      	b.n	8008652 <__sflush_r+0xae>
 8008636:	2301      	movs	r3, #1
 8008638:	4628      	mov	r0, r5
 800863a:	47b0      	blx	r6
 800863c:	4602      	mov	r2, r0
 800863e:	1c50      	adds	r0, r2, #1
 8008640:	d1c9      	bne.n	80085d6 <__sflush_r+0x32>
 8008642:	682b      	ldr	r3, [r5, #0]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d0c6      	beq.n	80085d6 <__sflush_r+0x32>
 8008648:	2b1d      	cmp	r3, #29
 800864a:	d001      	beq.n	8008650 <__sflush_r+0xac>
 800864c:	2b16      	cmp	r3, #22
 800864e:	d11e      	bne.n	800868e <__sflush_r+0xea>
 8008650:	602f      	str	r7, [r5, #0]
 8008652:	2000      	movs	r0, #0
 8008654:	e022      	b.n	800869c <__sflush_r+0xf8>
 8008656:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800865a:	b21b      	sxth	r3, r3
 800865c:	e01b      	b.n	8008696 <__sflush_r+0xf2>
 800865e:	690f      	ldr	r7, [r1, #16]
 8008660:	2f00      	cmp	r7, #0
 8008662:	d0f6      	beq.n	8008652 <__sflush_r+0xae>
 8008664:	0793      	lsls	r3, r2, #30
 8008666:	680e      	ldr	r6, [r1, #0]
 8008668:	bf08      	it	eq
 800866a:	694b      	ldreq	r3, [r1, #20]
 800866c:	600f      	str	r7, [r1, #0]
 800866e:	bf18      	it	ne
 8008670:	2300      	movne	r3, #0
 8008672:	eba6 0807 	sub.w	r8, r6, r7
 8008676:	608b      	str	r3, [r1, #8]
 8008678:	f1b8 0f00 	cmp.w	r8, #0
 800867c:	dde9      	ble.n	8008652 <__sflush_r+0xae>
 800867e:	6a21      	ldr	r1, [r4, #32]
 8008680:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008682:	4643      	mov	r3, r8
 8008684:	463a      	mov	r2, r7
 8008686:	4628      	mov	r0, r5
 8008688:	47b0      	blx	r6
 800868a:	2800      	cmp	r0, #0
 800868c:	dc08      	bgt.n	80086a0 <__sflush_r+0xfc>
 800868e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008692:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008696:	81a3      	strh	r3, [r4, #12]
 8008698:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800869c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80086a0:	4407      	add	r7, r0
 80086a2:	eba8 0800 	sub.w	r8, r8, r0
 80086a6:	e7e7      	b.n	8008678 <__sflush_r+0xd4>
 80086a8:	dfbffffe 	.word	0xdfbffffe

080086ac <_fflush_r>:
 80086ac:	b538      	push	{r3, r4, r5, lr}
 80086ae:	690b      	ldr	r3, [r1, #16]
 80086b0:	4605      	mov	r5, r0
 80086b2:	460c      	mov	r4, r1
 80086b4:	b913      	cbnz	r3, 80086bc <_fflush_r+0x10>
 80086b6:	2500      	movs	r5, #0
 80086b8:	4628      	mov	r0, r5
 80086ba:	bd38      	pop	{r3, r4, r5, pc}
 80086bc:	b118      	cbz	r0, 80086c6 <_fflush_r+0x1a>
 80086be:	6a03      	ldr	r3, [r0, #32]
 80086c0:	b90b      	cbnz	r3, 80086c6 <_fflush_r+0x1a>
 80086c2:	f7fe fea1 	bl	8007408 <__sinit>
 80086c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80086ca:	2b00      	cmp	r3, #0
 80086cc:	d0f3      	beq.n	80086b6 <_fflush_r+0xa>
 80086ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80086d0:	07d0      	lsls	r0, r2, #31
 80086d2:	d404      	bmi.n	80086de <_fflush_r+0x32>
 80086d4:	0599      	lsls	r1, r3, #22
 80086d6:	d402      	bmi.n	80086de <_fflush_r+0x32>
 80086d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086da:	f7fe ff02 	bl	80074e2 <__retarget_lock_acquire_recursive>
 80086de:	4628      	mov	r0, r5
 80086e0:	4621      	mov	r1, r4
 80086e2:	f7ff ff5f 	bl	80085a4 <__sflush_r>
 80086e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80086e8:	07da      	lsls	r2, r3, #31
 80086ea:	4605      	mov	r5, r0
 80086ec:	d4e4      	bmi.n	80086b8 <_fflush_r+0xc>
 80086ee:	89a3      	ldrh	r3, [r4, #12]
 80086f0:	059b      	lsls	r3, r3, #22
 80086f2:	d4e1      	bmi.n	80086b8 <_fflush_r+0xc>
 80086f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80086f6:	f7fe fef5 	bl	80074e4 <__retarget_lock_release_recursive>
 80086fa:	e7dd      	b.n	80086b8 <_fflush_r+0xc>

080086fc <__malloc_lock>:
 80086fc:	4801      	ldr	r0, [pc, #4]	@ (8008704 <__malloc_lock+0x8>)
 80086fe:	f7fe bef0 	b.w	80074e2 <__retarget_lock_acquire_recursive>
 8008702:	bf00      	nop
 8008704:	200005c0 	.word	0x200005c0

08008708 <__malloc_unlock>:
 8008708:	4801      	ldr	r0, [pc, #4]	@ (8008710 <__malloc_unlock+0x8>)
 800870a:	f7fe beeb 	b.w	80074e4 <__retarget_lock_release_recursive>
 800870e:	bf00      	nop
 8008710:	200005c0 	.word	0x200005c0

08008714 <_Balloc>:
 8008714:	b570      	push	{r4, r5, r6, lr}
 8008716:	69c6      	ldr	r6, [r0, #28]
 8008718:	4604      	mov	r4, r0
 800871a:	460d      	mov	r5, r1
 800871c:	b976      	cbnz	r6, 800873c <_Balloc+0x28>
 800871e:	2010      	movs	r0, #16
 8008720:	f7ff fe96 	bl	8008450 <malloc>
 8008724:	4602      	mov	r2, r0
 8008726:	61e0      	str	r0, [r4, #28]
 8008728:	b920      	cbnz	r0, 8008734 <_Balloc+0x20>
 800872a:	4b18      	ldr	r3, [pc, #96]	@ (800878c <_Balloc+0x78>)
 800872c:	4818      	ldr	r0, [pc, #96]	@ (8008790 <_Balloc+0x7c>)
 800872e:	216b      	movs	r1, #107	@ 0x6b
 8008730:	f000 fc54 	bl	8008fdc <__assert_func>
 8008734:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008738:	6006      	str	r6, [r0, #0]
 800873a:	60c6      	str	r6, [r0, #12]
 800873c:	69e6      	ldr	r6, [r4, #28]
 800873e:	68f3      	ldr	r3, [r6, #12]
 8008740:	b183      	cbz	r3, 8008764 <_Balloc+0x50>
 8008742:	69e3      	ldr	r3, [r4, #28]
 8008744:	68db      	ldr	r3, [r3, #12]
 8008746:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800874a:	b9b8      	cbnz	r0, 800877c <_Balloc+0x68>
 800874c:	2101      	movs	r1, #1
 800874e:	fa01 f605 	lsl.w	r6, r1, r5
 8008752:	1d72      	adds	r2, r6, #5
 8008754:	0092      	lsls	r2, r2, #2
 8008756:	4620      	mov	r0, r4
 8008758:	f000 fc5e 	bl	8009018 <_calloc_r>
 800875c:	b160      	cbz	r0, 8008778 <_Balloc+0x64>
 800875e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008762:	e00e      	b.n	8008782 <_Balloc+0x6e>
 8008764:	2221      	movs	r2, #33	@ 0x21
 8008766:	2104      	movs	r1, #4
 8008768:	4620      	mov	r0, r4
 800876a:	f000 fc55 	bl	8009018 <_calloc_r>
 800876e:	69e3      	ldr	r3, [r4, #28]
 8008770:	60f0      	str	r0, [r6, #12]
 8008772:	68db      	ldr	r3, [r3, #12]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d1e4      	bne.n	8008742 <_Balloc+0x2e>
 8008778:	2000      	movs	r0, #0
 800877a:	bd70      	pop	{r4, r5, r6, pc}
 800877c:	6802      	ldr	r2, [r0, #0]
 800877e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008782:	2300      	movs	r3, #0
 8008784:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008788:	e7f7      	b.n	800877a <_Balloc+0x66>
 800878a:	bf00      	nop
 800878c:	080097c9 	.word	0x080097c9
 8008790:	0800985a 	.word	0x0800985a

08008794 <_Bfree>:
 8008794:	b570      	push	{r4, r5, r6, lr}
 8008796:	69c6      	ldr	r6, [r0, #28]
 8008798:	4605      	mov	r5, r0
 800879a:	460c      	mov	r4, r1
 800879c:	b976      	cbnz	r6, 80087bc <_Bfree+0x28>
 800879e:	2010      	movs	r0, #16
 80087a0:	f7ff fe56 	bl	8008450 <malloc>
 80087a4:	4602      	mov	r2, r0
 80087a6:	61e8      	str	r0, [r5, #28]
 80087a8:	b920      	cbnz	r0, 80087b4 <_Bfree+0x20>
 80087aa:	4b09      	ldr	r3, [pc, #36]	@ (80087d0 <_Bfree+0x3c>)
 80087ac:	4809      	ldr	r0, [pc, #36]	@ (80087d4 <_Bfree+0x40>)
 80087ae:	218f      	movs	r1, #143	@ 0x8f
 80087b0:	f000 fc14 	bl	8008fdc <__assert_func>
 80087b4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80087b8:	6006      	str	r6, [r0, #0]
 80087ba:	60c6      	str	r6, [r0, #12]
 80087bc:	b13c      	cbz	r4, 80087ce <_Bfree+0x3a>
 80087be:	69eb      	ldr	r3, [r5, #28]
 80087c0:	6862      	ldr	r2, [r4, #4]
 80087c2:	68db      	ldr	r3, [r3, #12]
 80087c4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80087c8:	6021      	str	r1, [r4, #0]
 80087ca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80087ce:	bd70      	pop	{r4, r5, r6, pc}
 80087d0:	080097c9 	.word	0x080097c9
 80087d4:	0800985a 	.word	0x0800985a

080087d8 <__multadd>:
 80087d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80087dc:	690d      	ldr	r5, [r1, #16]
 80087de:	4607      	mov	r7, r0
 80087e0:	460c      	mov	r4, r1
 80087e2:	461e      	mov	r6, r3
 80087e4:	f101 0c14 	add.w	ip, r1, #20
 80087e8:	2000      	movs	r0, #0
 80087ea:	f8dc 3000 	ldr.w	r3, [ip]
 80087ee:	b299      	uxth	r1, r3
 80087f0:	fb02 6101 	mla	r1, r2, r1, r6
 80087f4:	0c1e      	lsrs	r6, r3, #16
 80087f6:	0c0b      	lsrs	r3, r1, #16
 80087f8:	fb02 3306 	mla	r3, r2, r6, r3
 80087fc:	b289      	uxth	r1, r1
 80087fe:	3001      	adds	r0, #1
 8008800:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008804:	4285      	cmp	r5, r0
 8008806:	f84c 1b04 	str.w	r1, [ip], #4
 800880a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800880e:	dcec      	bgt.n	80087ea <__multadd+0x12>
 8008810:	b30e      	cbz	r6, 8008856 <__multadd+0x7e>
 8008812:	68a3      	ldr	r3, [r4, #8]
 8008814:	42ab      	cmp	r3, r5
 8008816:	dc19      	bgt.n	800884c <__multadd+0x74>
 8008818:	6861      	ldr	r1, [r4, #4]
 800881a:	4638      	mov	r0, r7
 800881c:	3101      	adds	r1, #1
 800881e:	f7ff ff79 	bl	8008714 <_Balloc>
 8008822:	4680      	mov	r8, r0
 8008824:	b928      	cbnz	r0, 8008832 <__multadd+0x5a>
 8008826:	4602      	mov	r2, r0
 8008828:	4b0c      	ldr	r3, [pc, #48]	@ (800885c <__multadd+0x84>)
 800882a:	480d      	ldr	r0, [pc, #52]	@ (8008860 <__multadd+0x88>)
 800882c:	21ba      	movs	r1, #186	@ 0xba
 800882e:	f000 fbd5 	bl	8008fdc <__assert_func>
 8008832:	6922      	ldr	r2, [r4, #16]
 8008834:	3202      	adds	r2, #2
 8008836:	f104 010c 	add.w	r1, r4, #12
 800883a:	0092      	lsls	r2, r2, #2
 800883c:	300c      	adds	r0, #12
 800883e:	f7fe fe52 	bl	80074e6 <memcpy>
 8008842:	4621      	mov	r1, r4
 8008844:	4638      	mov	r0, r7
 8008846:	f7ff ffa5 	bl	8008794 <_Bfree>
 800884a:	4644      	mov	r4, r8
 800884c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008850:	3501      	adds	r5, #1
 8008852:	615e      	str	r6, [r3, #20]
 8008854:	6125      	str	r5, [r4, #16]
 8008856:	4620      	mov	r0, r4
 8008858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800885c:	08009838 	.word	0x08009838
 8008860:	0800985a 	.word	0x0800985a

08008864 <__hi0bits>:
 8008864:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008868:	4603      	mov	r3, r0
 800886a:	bf36      	itet	cc
 800886c:	0403      	lslcc	r3, r0, #16
 800886e:	2000      	movcs	r0, #0
 8008870:	2010      	movcc	r0, #16
 8008872:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008876:	bf3c      	itt	cc
 8008878:	021b      	lslcc	r3, r3, #8
 800887a:	3008      	addcc	r0, #8
 800887c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008880:	bf3c      	itt	cc
 8008882:	011b      	lslcc	r3, r3, #4
 8008884:	3004      	addcc	r0, #4
 8008886:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800888a:	bf3c      	itt	cc
 800888c:	009b      	lslcc	r3, r3, #2
 800888e:	3002      	addcc	r0, #2
 8008890:	2b00      	cmp	r3, #0
 8008892:	db05      	blt.n	80088a0 <__hi0bits+0x3c>
 8008894:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8008898:	f100 0001 	add.w	r0, r0, #1
 800889c:	bf08      	it	eq
 800889e:	2020      	moveq	r0, #32
 80088a0:	4770      	bx	lr

080088a2 <__lo0bits>:
 80088a2:	6803      	ldr	r3, [r0, #0]
 80088a4:	4602      	mov	r2, r0
 80088a6:	f013 0007 	ands.w	r0, r3, #7
 80088aa:	d00b      	beq.n	80088c4 <__lo0bits+0x22>
 80088ac:	07d9      	lsls	r1, r3, #31
 80088ae:	d421      	bmi.n	80088f4 <__lo0bits+0x52>
 80088b0:	0798      	lsls	r0, r3, #30
 80088b2:	bf49      	itett	mi
 80088b4:	085b      	lsrmi	r3, r3, #1
 80088b6:	089b      	lsrpl	r3, r3, #2
 80088b8:	2001      	movmi	r0, #1
 80088ba:	6013      	strmi	r3, [r2, #0]
 80088bc:	bf5c      	itt	pl
 80088be:	6013      	strpl	r3, [r2, #0]
 80088c0:	2002      	movpl	r0, #2
 80088c2:	4770      	bx	lr
 80088c4:	b299      	uxth	r1, r3
 80088c6:	b909      	cbnz	r1, 80088cc <__lo0bits+0x2a>
 80088c8:	0c1b      	lsrs	r3, r3, #16
 80088ca:	2010      	movs	r0, #16
 80088cc:	b2d9      	uxtb	r1, r3
 80088ce:	b909      	cbnz	r1, 80088d4 <__lo0bits+0x32>
 80088d0:	3008      	adds	r0, #8
 80088d2:	0a1b      	lsrs	r3, r3, #8
 80088d4:	0719      	lsls	r1, r3, #28
 80088d6:	bf04      	itt	eq
 80088d8:	091b      	lsreq	r3, r3, #4
 80088da:	3004      	addeq	r0, #4
 80088dc:	0799      	lsls	r1, r3, #30
 80088de:	bf04      	itt	eq
 80088e0:	089b      	lsreq	r3, r3, #2
 80088e2:	3002      	addeq	r0, #2
 80088e4:	07d9      	lsls	r1, r3, #31
 80088e6:	d403      	bmi.n	80088f0 <__lo0bits+0x4e>
 80088e8:	085b      	lsrs	r3, r3, #1
 80088ea:	f100 0001 	add.w	r0, r0, #1
 80088ee:	d003      	beq.n	80088f8 <__lo0bits+0x56>
 80088f0:	6013      	str	r3, [r2, #0]
 80088f2:	4770      	bx	lr
 80088f4:	2000      	movs	r0, #0
 80088f6:	4770      	bx	lr
 80088f8:	2020      	movs	r0, #32
 80088fa:	4770      	bx	lr

080088fc <__i2b>:
 80088fc:	b510      	push	{r4, lr}
 80088fe:	460c      	mov	r4, r1
 8008900:	2101      	movs	r1, #1
 8008902:	f7ff ff07 	bl	8008714 <_Balloc>
 8008906:	4602      	mov	r2, r0
 8008908:	b928      	cbnz	r0, 8008916 <__i2b+0x1a>
 800890a:	4b05      	ldr	r3, [pc, #20]	@ (8008920 <__i2b+0x24>)
 800890c:	4805      	ldr	r0, [pc, #20]	@ (8008924 <__i2b+0x28>)
 800890e:	f240 1145 	movw	r1, #325	@ 0x145
 8008912:	f000 fb63 	bl	8008fdc <__assert_func>
 8008916:	2301      	movs	r3, #1
 8008918:	6144      	str	r4, [r0, #20]
 800891a:	6103      	str	r3, [r0, #16]
 800891c:	bd10      	pop	{r4, pc}
 800891e:	bf00      	nop
 8008920:	08009838 	.word	0x08009838
 8008924:	0800985a 	.word	0x0800985a

08008928 <__multiply>:
 8008928:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800892c:	4614      	mov	r4, r2
 800892e:	690a      	ldr	r2, [r1, #16]
 8008930:	6923      	ldr	r3, [r4, #16]
 8008932:	429a      	cmp	r2, r3
 8008934:	bfa8      	it	ge
 8008936:	4623      	movge	r3, r4
 8008938:	460f      	mov	r7, r1
 800893a:	bfa4      	itt	ge
 800893c:	460c      	movge	r4, r1
 800893e:	461f      	movge	r7, r3
 8008940:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008944:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8008948:	68a3      	ldr	r3, [r4, #8]
 800894a:	6861      	ldr	r1, [r4, #4]
 800894c:	eb0a 0609 	add.w	r6, sl, r9
 8008950:	42b3      	cmp	r3, r6
 8008952:	b085      	sub	sp, #20
 8008954:	bfb8      	it	lt
 8008956:	3101      	addlt	r1, #1
 8008958:	f7ff fedc 	bl	8008714 <_Balloc>
 800895c:	b930      	cbnz	r0, 800896c <__multiply+0x44>
 800895e:	4602      	mov	r2, r0
 8008960:	4b44      	ldr	r3, [pc, #272]	@ (8008a74 <__multiply+0x14c>)
 8008962:	4845      	ldr	r0, [pc, #276]	@ (8008a78 <__multiply+0x150>)
 8008964:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008968:	f000 fb38 	bl	8008fdc <__assert_func>
 800896c:	f100 0514 	add.w	r5, r0, #20
 8008970:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008974:	462b      	mov	r3, r5
 8008976:	2200      	movs	r2, #0
 8008978:	4543      	cmp	r3, r8
 800897a:	d321      	bcc.n	80089c0 <__multiply+0x98>
 800897c:	f107 0114 	add.w	r1, r7, #20
 8008980:	f104 0214 	add.w	r2, r4, #20
 8008984:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8008988:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800898c:	9302      	str	r3, [sp, #8]
 800898e:	1b13      	subs	r3, r2, r4
 8008990:	3b15      	subs	r3, #21
 8008992:	f023 0303 	bic.w	r3, r3, #3
 8008996:	3304      	adds	r3, #4
 8008998:	f104 0715 	add.w	r7, r4, #21
 800899c:	42ba      	cmp	r2, r7
 800899e:	bf38      	it	cc
 80089a0:	2304      	movcc	r3, #4
 80089a2:	9301      	str	r3, [sp, #4]
 80089a4:	9b02      	ldr	r3, [sp, #8]
 80089a6:	9103      	str	r1, [sp, #12]
 80089a8:	428b      	cmp	r3, r1
 80089aa:	d80c      	bhi.n	80089c6 <__multiply+0x9e>
 80089ac:	2e00      	cmp	r6, #0
 80089ae:	dd03      	ble.n	80089b8 <__multiply+0x90>
 80089b0:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80089b4:	2b00      	cmp	r3, #0
 80089b6:	d05b      	beq.n	8008a70 <__multiply+0x148>
 80089b8:	6106      	str	r6, [r0, #16]
 80089ba:	b005      	add	sp, #20
 80089bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c0:	f843 2b04 	str.w	r2, [r3], #4
 80089c4:	e7d8      	b.n	8008978 <__multiply+0x50>
 80089c6:	f8b1 a000 	ldrh.w	sl, [r1]
 80089ca:	f1ba 0f00 	cmp.w	sl, #0
 80089ce:	d024      	beq.n	8008a1a <__multiply+0xf2>
 80089d0:	f104 0e14 	add.w	lr, r4, #20
 80089d4:	46a9      	mov	r9, r5
 80089d6:	f04f 0c00 	mov.w	ip, #0
 80089da:	f85e 7b04 	ldr.w	r7, [lr], #4
 80089de:	f8d9 3000 	ldr.w	r3, [r9]
 80089e2:	fa1f fb87 	uxth.w	fp, r7
 80089e6:	b29b      	uxth	r3, r3
 80089e8:	fb0a 330b 	mla	r3, sl, fp, r3
 80089ec:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80089f0:	f8d9 7000 	ldr.w	r7, [r9]
 80089f4:	4463      	add	r3, ip
 80089f6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80089fa:	fb0a c70b 	mla	r7, sl, fp, ip
 80089fe:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8008a02:	b29b      	uxth	r3, r3
 8008a04:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008a08:	4572      	cmp	r2, lr
 8008a0a:	f849 3b04 	str.w	r3, [r9], #4
 8008a0e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8008a12:	d8e2      	bhi.n	80089da <__multiply+0xb2>
 8008a14:	9b01      	ldr	r3, [sp, #4]
 8008a16:	f845 c003 	str.w	ip, [r5, r3]
 8008a1a:	9b03      	ldr	r3, [sp, #12]
 8008a1c:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008a20:	3104      	adds	r1, #4
 8008a22:	f1b9 0f00 	cmp.w	r9, #0
 8008a26:	d021      	beq.n	8008a6c <__multiply+0x144>
 8008a28:	682b      	ldr	r3, [r5, #0]
 8008a2a:	f104 0c14 	add.w	ip, r4, #20
 8008a2e:	46ae      	mov	lr, r5
 8008a30:	f04f 0a00 	mov.w	sl, #0
 8008a34:	f8bc b000 	ldrh.w	fp, [ip]
 8008a38:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8008a3c:	fb09 770b 	mla	r7, r9, fp, r7
 8008a40:	4457      	add	r7, sl
 8008a42:	b29b      	uxth	r3, r3
 8008a44:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8008a48:	f84e 3b04 	str.w	r3, [lr], #4
 8008a4c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008a50:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008a54:	f8be 3000 	ldrh.w	r3, [lr]
 8008a58:	fb09 330a 	mla	r3, r9, sl, r3
 8008a5c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8008a60:	4562      	cmp	r2, ip
 8008a62:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008a66:	d8e5      	bhi.n	8008a34 <__multiply+0x10c>
 8008a68:	9f01      	ldr	r7, [sp, #4]
 8008a6a:	51eb      	str	r3, [r5, r7]
 8008a6c:	3504      	adds	r5, #4
 8008a6e:	e799      	b.n	80089a4 <__multiply+0x7c>
 8008a70:	3e01      	subs	r6, #1
 8008a72:	e79b      	b.n	80089ac <__multiply+0x84>
 8008a74:	08009838 	.word	0x08009838
 8008a78:	0800985a 	.word	0x0800985a

08008a7c <__pow5mult>:
 8008a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a80:	4615      	mov	r5, r2
 8008a82:	f012 0203 	ands.w	r2, r2, #3
 8008a86:	4607      	mov	r7, r0
 8008a88:	460e      	mov	r6, r1
 8008a8a:	d007      	beq.n	8008a9c <__pow5mult+0x20>
 8008a8c:	4c25      	ldr	r4, [pc, #148]	@ (8008b24 <__pow5mult+0xa8>)
 8008a8e:	3a01      	subs	r2, #1
 8008a90:	2300      	movs	r3, #0
 8008a92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008a96:	f7ff fe9f 	bl	80087d8 <__multadd>
 8008a9a:	4606      	mov	r6, r0
 8008a9c:	10ad      	asrs	r5, r5, #2
 8008a9e:	d03d      	beq.n	8008b1c <__pow5mult+0xa0>
 8008aa0:	69fc      	ldr	r4, [r7, #28]
 8008aa2:	b97c      	cbnz	r4, 8008ac4 <__pow5mult+0x48>
 8008aa4:	2010      	movs	r0, #16
 8008aa6:	f7ff fcd3 	bl	8008450 <malloc>
 8008aaa:	4602      	mov	r2, r0
 8008aac:	61f8      	str	r0, [r7, #28]
 8008aae:	b928      	cbnz	r0, 8008abc <__pow5mult+0x40>
 8008ab0:	4b1d      	ldr	r3, [pc, #116]	@ (8008b28 <__pow5mult+0xac>)
 8008ab2:	481e      	ldr	r0, [pc, #120]	@ (8008b2c <__pow5mult+0xb0>)
 8008ab4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008ab8:	f000 fa90 	bl	8008fdc <__assert_func>
 8008abc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008ac0:	6004      	str	r4, [r0, #0]
 8008ac2:	60c4      	str	r4, [r0, #12]
 8008ac4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008ac8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008acc:	b94c      	cbnz	r4, 8008ae2 <__pow5mult+0x66>
 8008ace:	f240 2171 	movw	r1, #625	@ 0x271
 8008ad2:	4638      	mov	r0, r7
 8008ad4:	f7ff ff12 	bl	80088fc <__i2b>
 8008ad8:	2300      	movs	r3, #0
 8008ada:	f8c8 0008 	str.w	r0, [r8, #8]
 8008ade:	4604      	mov	r4, r0
 8008ae0:	6003      	str	r3, [r0, #0]
 8008ae2:	f04f 0900 	mov.w	r9, #0
 8008ae6:	07eb      	lsls	r3, r5, #31
 8008ae8:	d50a      	bpl.n	8008b00 <__pow5mult+0x84>
 8008aea:	4631      	mov	r1, r6
 8008aec:	4622      	mov	r2, r4
 8008aee:	4638      	mov	r0, r7
 8008af0:	f7ff ff1a 	bl	8008928 <__multiply>
 8008af4:	4631      	mov	r1, r6
 8008af6:	4680      	mov	r8, r0
 8008af8:	4638      	mov	r0, r7
 8008afa:	f7ff fe4b 	bl	8008794 <_Bfree>
 8008afe:	4646      	mov	r6, r8
 8008b00:	106d      	asrs	r5, r5, #1
 8008b02:	d00b      	beq.n	8008b1c <__pow5mult+0xa0>
 8008b04:	6820      	ldr	r0, [r4, #0]
 8008b06:	b938      	cbnz	r0, 8008b18 <__pow5mult+0x9c>
 8008b08:	4622      	mov	r2, r4
 8008b0a:	4621      	mov	r1, r4
 8008b0c:	4638      	mov	r0, r7
 8008b0e:	f7ff ff0b 	bl	8008928 <__multiply>
 8008b12:	6020      	str	r0, [r4, #0]
 8008b14:	f8c0 9000 	str.w	r9, [r0]
 8008b18:	4604      	mov	r4, r0
 8008b1a:	e7e4      	b.n	8008ae6 <__pow5mult+0x6a>
 8008b1c:	4630      	mov	r0, r6
 8008b1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b22:	bf00      	nop
 8008b24:	080098b4 	.word	0x080098b4
 8008b28:	080097c9 	.word	0x080097c9
 8008b2c:	0800985a 	.word	0x0800985a

08008b30 <__lshift>:
 8008b30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b34:	460c      	mov	r4, r1
 8008b36:	6849      	ldr	r1, [r1, #4]
 8008b38:	6923      	ldr	r3, [r4, #16]
 8008b3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008b3e:	68a3      	ldr	r3, [r4, #8]
 8008b40:	4607      	mov	r7, r0
 8008b42:	4691      	mov	r9, r2
 8008b44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008b48:	f108 0601 	add.w	r6, r8, #1
 8008b4c:	42b3      	cmp	r3, r6
 8008b4e:	db0b      	blt.n	8008b68 <__lshift+0x38>
 8008b50:	4638      	mov	r0, r7
 8008b52:	f7ff fddf 	bl	8008714 <_Balloc>
 8008b56:	4605      	mov	r5, r0
 8008b58:	b948      	cbnz	r0, 8008b6e <__lshift+0x3e>
 8008b5a:	4602      	mov	r2, r0
 8008b5c:	4b28      	ldr	r3, [pc, #160]	@ (8008c00 <__lshift+0xd0>)
 8008b5e:	4829      	ldr	r0, [pc, #164]	@ (8008c04 <__lshift+0xd4>)
 8008b60:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008b64:	f000 fa3a 	bl	8008fdc <__assert_func>
 8008b68:	3101      	adds	r1, #1
 8008b6a:	005b      	lsls	r3, r3, #1
 8008b6c:	e7ee      	b.n	8008b4c <__lshift+0x1c>
 8008b6e:	2300      	movs	r3, #0
 8008b70:	f100 0114 	add.w	r1, r0, #20
 8008b74:	f100 0210 	add.w	r2, r0, #16
 8008b78:	4618      	mov	r0, r3
 8008b7a:	4553      	cmp	r3, sl
 8008b7c:	db33      	blt.n	8008be6 <__lshift+0xb6>
 8008b7e:	6920      	ldr	r0, [r4, #16]
 8008b80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b84:	f104 0314 	add.w	r3, r4, #20
 8008b88:	f019 091f 	ands.w	r9, r9, #31
 8008b8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008b90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008b94:	d02b      	beq.n	8008bee <__lshift+0xbe>
 8008b96:	f1c9 0e20 	rsb	lr, r9, #32
 8008b9a:	468a      	mov	sl, r1
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	6818      	ldr	r0, [r3, #0]
 8008ba0:	fa00 f009 	lsl.w	r0, r0, r9
 8008ba4:	4310      	orrs	r0, r2
 8008ba6:	f84a 0b04 	str.w	r0, [sl], #4
 8008baa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bae:	459c      	cmp	ip, r3
 8008bb0:	fa22 f20e 	lsr.w	r2, r2, lr
 8008bb4:	d8f3      	bhi.n	8008b9e <__lshift+0x6e>
 8008bb6:	ebac 0304 	sub.w	r3, ip, r4
 8008bba:	3b15      	subs	r3, #21
 8008bbc:	f023 0303 	bic.w	r3, r3, #3
 8008bc0:	3304      	adds	r3, #4
 8008bc2:	f104 0015 	add.w	r0, r4, #21
 8008bc6:	4584      	cmp	ip, r0
 8008bc8:	bf38      	it	cc
 8008bca:	2304      	movcc	r3, #4
 8008bcc:	50ca      	str	r2, [r1, r3]
 8008bce:	b10a      	cbz	r2, 8008bd4 <__lshift+0xa4>
 8008bd0:	f108 0602 	add.w	r6, r8, #2
 8008bd4:	3e01      	subs	r6, #1
 8008bd6:	4638      	mov	r0, r7
 8008bd8:	612e      	str	r6, [r5, #16]
 8008bda:	4621      	mov	r1, r4
 8008bdc:	f7ff fdda 	bl	8008794 <_Bfree>
 8008be0:	4628      	mov	r0, r5
 8008be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be6:	f842 0f04 	str.w	r0, [r2, #4]!
 8008bea:	3301      	adds	r3, #1
 8008bec:	e7c5      	b.n	8008b7a <__lshift+0x4a>
 8008bee:	3904      	subs	r1, #4
 8008bf0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bf4:	f841 2f04 	str.w	r2, [r1, #4]!
 8008bf8:	459c      	cmp	ip, r3
 8008bfa:	d8f9      	bhi.n	8008bf0 <__lshift+0xc0>
 8008bfc:	e7ea      	b.n	8008bd4 <__lshift+0xa4>
 8008bfe:	bf00      	nop
 8008c00:	08009838 	.word	0x08009838
 8008c04:	0800985a 	.word	0x0800985a

08008c08 <__mcmp>:
 8008c08:	690a      	ldr	r2, [r1, #16]
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	6900      	ldr	r0, [r0, #16]
 8008c0e:	1a80      	subs	r0, r0, r2
 8008c10:	b530      	push	{r4, r5, lr}
 8008c12:	d10e      	bne.n	8008c32 <__mcmp+0x2a>
 8008c14:	3314      	adds	r3, #20
 8008c16:	3114      	adds	r1, #20
 8008c18:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008c1c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008c20:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008c24:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008c28:	4295      	cmp	r5, r2
 8008c2a:	d003      	beq.n	8008c34 <__mcmp+0x2c>
 8008c2c:	d205      	bcs.n	8008c3a <__mcmp+0x32>
 8008c2e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c32:	bd30      	pop	{r4, r5, pc}
 8008c34:	42a3      	cmp	r3, r4
 8008c36:	d3f3      	bcc.n	8008c20 <__mcmp+0x18>
 8008c38:	e7fb      	b.n	8008c32 <__mcmp+0x2a>
 8008c3a:	2001      	movs	r0, #1
 8008c3c:	e7f9      	b.n	8008c32 <__mcmp+0x2a>
	...

08008c40 <__mdiff>:
 8008c40:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c44:	4689      	mov	r9, r1
 8008c46:	4606      	mov	r6, r0
 8008c48:	4611      	mov	r1, r2
 8008c4a:	4648      	mov	r0, r9
 8008c4c:	4614      	mov	r4, r2
 8008c4e:	f7ff ffdb 	bl	8008c08 <__mcmp>
 8008c52:	1e05      	subs	r5, r0, #0
 8008c54:	d112      	bne.n	8008c7c <__mdiff+0x3c>
 8008c56:	4629      	mov	r1, r5
 8008c58:	4630      	mov	r0, r6
 8008c5a:	f7ff fd5b 	bl	8008714 <_Balloc>
 8008c5e:	4602      	mov	r2, r0
 8008c60:	b928      	cbnz	r0, 8008c6e <__mdiff+0x2e>
 8008c62:	4b3f      	ldr	r3, [pc, #252]	@ (8008d60 <__mdiff+0x120>)
 8008c64:	f240 2137 	movw	r1, #567	@ 0x237
 8008c68:	483e      	ldr	r0, [pc, #248]	@ (8008d64 <__mdiff+0x124>)
 8008c6a:	f000 f9b7 	bl	8008fdc <__assert_func>
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008c74:	4610      	mov	r0, r2
 8008c76:	b003      	add	sp, #12
 8008c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c7c:	bfbc      	itt	lt
 8008c7e:	464b      	movlt	r3, r9
 8008c80:	46a1      	movlt	r9, r4
 8008c82:	4630      	mov	r0, r6
 8008c84:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008c88:	bfba      	itte	lt
 8008c8a:	461c      	movlt	r4, r3
 8008c8c:	2501      	movlt	r5, #1
 8008c8e:	2500      	movge	r5, #0
 8008c90:	f7ff fd40 	bl	8008714 <_Balloc>
 8008c94:	4602      	mov	r2, r0
 8008c96:	b918      	cbnz	r0, 8008ca0 <__mdiff+0x60>
 8008c98:	4b31      	ldr	r3, [pc, #196]	@ (8008d60 <__mdiff+0x120>)
 8008c9a:	f240 2145 	movw	r1, #581	@ 0x245
 8008c9e:	e7e3      	b.n	8008c68 <__mdiff+0x28>
 8008ca0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008ca4:	6926      	ldr	r6, [r4, #16]
 8008ca6:	60c5      	str	r5, [r0, #12]
 8008ca8:	f109 0310 	add.w	r3, r9, #16
 8008cac:	f109 0514 	add.w	r5, r9, #20
 8008cb0:	f104 0e14 	add.w	lr, r4, #20
 8008cb4:	f100 0b14 	add.w	fp, r0, #20
 8008cb8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008cbc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008cc0:	9301      	str	r3, [sp, #4]
 8008cc2:	46d9      	mov	r9, fp
 8008cc4:	f04f 0c00 	mov.w	ip, #0
 8008cc8:	9b01      	ldr	r3, [sp, #4]
 8008cca:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008cce:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008cd2:	9301      	str	r3, [sp, #4]
 8008cd4:	fa1f f38a 	uxth.w	r3, sl
 8008cd8:	4619      	mov	r1, r3
 8008cda:	b283      	uxth	r3, r0
 8008cdc:	1acb      	subs	r3, r1, r3
 8008cde:	0c00      	lsrs	r0, r0, #16
 8008ce0:	4463      	add	r3, ip
 8008ce2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008ce6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008cea:	b29b      	uxth	r3, r3
 8008cec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008cf0:	4576      	cmp	r6, lr
 8008cf2:	f849 3b04 	str.w	r3, [r9], #4
 8008cf6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008cfa:	d8e5      	bhi.n	8008cc8 <__mdiff+0x88>
 8008cfc:	1b33      	subs	r3, r6, r4
 8008cfe:	3b15      	subs	r3, #21
 8008d00:	f023 0303 	bic.w	r3, r3, #3
 8008d04:	3415      	adds	r4, #21
 8008d06:	3304      	adds	r3, #4
 8008d08:	42a6      	cmp	r6, r4
 8008d0a:	bf38      	it	cc
 8008d0c:	2304      	movcc	r3, #4
 8008d0e:	441d      	add	r5, r3
 8008d10:	445b      	add	r3, fp
 8008d12:	461e      	mov	r6, r3
 8008d14:	462c      	mov	r4, r5
 8008d16:	4544      	cmp	r4, r8
 8008d18:	d30e      	bcc.n	8008d38 <__mdiff+0xf8>
 8008d1a:	f108 0103 	add.w	r1, r8, #3
 8008d1e:	1b49      	subs	r1, r1, r5
 8008d20:	f021 0103 	bic.w	r1, r1, #3
 8008d24:	3d03      	subs	r5, #3
 8008d26:	45a8      	cmp	r8, r5
 8008d28:	bf38      	it	cc
 8008d2a:	2100      	movcc	r1, #0
 8008d2c:	440b      	add	r3, r1
 8008d2e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008d32:	b191      	cbz	r1, 8008d5a <__mdiff+0x11a>
 8008d34:	6117      	str	r7, [r2, #16]
 8008d36:	e79d      	b.n	8008c74 <__mdiff+0x34>
 8008d38:	f854 1b04 	ldr.w	r1, [r4], #4
 8008d3c:	46e6      	mov	lr, ip
 8008d3e:	0c08      	lsrs	r0, r1, #16
 8008d40:	fa1c fc81 	uxtah	ip, ip, r1
 8008d44:	4471      	add	r1, lr
 8008d46:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008d4a:	b289      	uxth	r1, r1
 8008d4c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008d50:	f846 1b04 	str.w	r1, [r6], #4
 8008d54:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008d58:	e7dd      	b.n	8008d16 <__mdiff+0xd6>
 8008d5a:	3f01      	subs	r7, #1
 8008d5c:	e7e7      	b.n	8008d2e <__mdiff+0xee>
 8008d5e:	bf00      	nop
 8008d60:	08009838 	.word	0x08009838
 8008d64:	0800985a 	.word	0x0800985a

08008d68 <__d2b>:
 8008d68:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008d6c:	460f      	mov	r7, r1
 8008d6e:	2101      	movs	r1, #1
 8008d70:	ec59 8b10 	vmov	r8, r9, d0
 8008d74:	4616      	mov	r6, r2
 8008d76:	f7ff fccd 	bl	8008714 <_Balloc>
 8008d7a:	4604      	mov	r4, r0
 8008d7c:	b930      	cbnz	r0, 8008d8c <__d2b+0x24>
 8008d7e:	4602      	mov	r2, r0
 8008d80:	4b23      	ldr	r3, [pc, #140]	@ (8008e10 <__d2b+0xa8>)
 8008d82:	4824      	ldr	r0, [pc, #144]	@ (8008e14 <__d2b+0xac>)
 8008d84:	f240 310f 	movw	r1, #783	@ 0x30f
 8008d88:	f000 f928 	bl	8008fdc <__assert_func>
 8008d8c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008d90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008d94:	b10d      	cbz	r5, 8008d9a <__d2b+0x32>
 8008d96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008d9a:	9301      	str	r3, [sp, #4]
 8008d9c:	f1b8 0300 	subs.w	r3, r8, #0
 8008da0:	d023      	beq.n	8008dea <__d2b+0x82>
 8008da2:	4668      	mov	r0, sp
 8008da4:	9300      	str	r3, [sp, #0]
 8008da6:	f7ff fd7c 	bl	80088a2 <__lo0bits>
 8008daa:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008dae:	b1d0      	cbz	r0, 8008de6 <__d2b+0x7e>
 8008db0:	f1c0 0320 	rsb	r3, r0, #32
 8008db4:	fa02 f303 	lsl.w	r3, r2, r3
 8008db8:	430b      	orrs	r3, r1
 8008dba:	40c2      	lsrs	r2, r0
 8008dbc:	6163      	str	r3, [r4, #20]
 8008dbe:	9201      	str	r2, [sp, #4]
 8008dc0:	9b01      	ldr	r3, [sp, #4]
 8008dc2:	61a3      	str	r3, [r4, #24]
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	bf0c      	ite	eq
 8008dc8:	2201      	moveq	r2, #1
 8008dca:	2202      	movne	r2, #2
 8008dcc:	6122      	str	r2, [r4, #16]
 8008dce:	b1a5      	cbz	r5, 8008dfa <__d2b+0x92>
 8008dd0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008dd4:	4405      	add	r5, r0
 8008dd6:	603d      	str	r5, [r7, #0]
 8008dd8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008ddc:	6030      	str	r0, [r6, #0]
 8008dde:	4620      	mov	r0, r4
 8008de0:	b003      	add	sp, #12
 8008de2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008de6:	6161      	str	r1, [r4, #20]
 8008de8:	e7ea      	b.n	8008dc0 <__d2b+0x58>
 8008dea:	a801      	add	r0, sp, #4
 8008dec:	f7ff fd59 	bl	80088a2 <__lo0bits>
 8008df0:	9b01      	ldr	r3, [sp, #4]
 8008df2:	6163      	str	r3, [r4, #20]
 8008df4:	3020      	adds	r0, #32
 8008df6:	2201      	movs	r2, #1
 8008df8:	e7e8      	b.n	8008dcc <__d2b+0x64>
 8008dfa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008dfe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008e02:	6038      	str	r0, [r7, #0]
 8008e04:	6918      	ldr	r0, [r3, #16]
 8008e06:	f7ff fd2d 	bl	8008864 <__hi0bits>
 8008e0a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008e0e:	e7e5      	b.n	8008ddc <__d2b+0x74>
 8008e10:	08009838 	.word	0x08009838
 8008e14:	0800985a 	.word	0x0800985a

08008e18 <__sread>:
 8008e18:	b510      	push	{r4, lr}
 8008e1a:	460c      	mov	r4, r1
 8008e1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e20:	f000 f8a8 	bl	8008f74 <_read_r>
 8008e24:	2800      	cmp	r0, #0
 8008e26:	bfab      	itete	ge
 8008e28:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008e2a:	89a3      	ldrhlt	r3, [r4, #12]
 8008e2c:	181b      	addge	r3, r3, r0
 8008e2e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8008e32:	bfac      	ite	ge
 8008e34:	6563      	strge	r3, [r4, #84]	@ 0x54
 8008e36:	81a3      	strhlt	r3, [r4, #12]
 8008e38:	bd10      	pop	{r4, pc}

08008e3a <__swrite>:
 8008e3a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e3e:	461f      	mov	r7, r3
 8008e40:	898b      	ldrh	r3, [r1, #12]
 8008e42:	05db      	lsls	r3, r3, #23
 8008e44:	4605      	mov	r5, r0
 8008e46:	460c      	mov	r4, r1
 8008e48:	4616      	mov	r6, r2
 8008e4a:	d505      	bpl.n	8008e58 <__swrite+0x1e>
 8008e4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e50:	2302      	movs	r3, #2
 8008e52:	2200      	movs	r2, #0
 8008e54:	f000 f87c 	bl	8008f50 <_lseek_r>
 8008e58:	89a3      	ldrh	r3, [r4, #12]
 8008e5a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e5e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008e62:	81a3      	strh	r3, [r4, #12]
 8008e64:	4632      	mov	r2, r6
 8008e66:	463b      	mov	r3, r7
 8008e68:	4628      	mov	r0, r5
 8008e6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e6e:	f000 b8a3 	b.w	8008fb8 <_write_r>

08008e72 <__sseek>:
 8008e72:	b510      	push	{r4, lr}
 8008e74:	460c      	mov	r4, r1
 8008e76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e7a:	f000 f869 	bl	8008f50 <_lseek_r>
 8008e7e:	1c43      	adds	r3, r0, #1
 8008e80:	89a3      	ldrh	r3, [r4, #12]
 8008e82:	bf15      	itete	ne
 8008e84:	6560      	strne	r0, [r4, #84]	@ 0x54
 8008e86:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008e8a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008e8e:	81a3      	strheq	r3, [r4, #12]
 8008e90:	bf18      	it	ne
 8008e92:	81a3      	strhne	r3, [r4, #12]
 8008e94:	bd10      	pop	{r4, pc}

08008e96 <__sclose>:
 8008e96:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e9a:	f000 b849 	b.w	8008f30 <_close_r>

08008e9e <_realloc_r>:
 8008e9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ea2:	4680      	mov	r8, r0
 8008ea4:	4615      	mov	r5, r2
 8008ea6:	460c      	mov	r4, r1
 8008ea8:	b921      	cbnz	r1, 8008eb4 <_realloc_r+0x16>
 8008eaa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008eae:	4611      	mov	r1, r2
 8008eb0:	f7ff baf8 	b.w	80084a4 <_malloc_r>
 8008eb4:	b92a      	cbnz	r2, 8008ec2 <_realloc_r+0x24>
 8008eb6:	f000 f8c3 	bl	8009040 <_free_r>
 8008eba:	2400      	movs	r4, #0
 8008ebc:	4620      	mov	r0, r4
 8008ebe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008ec2:	f000 f919 	bl	80090f8 <_malloc_usable_size_r>
 8008ec6:	4285      	cmp	r5, r0
 8008ec8:	4606      	mov	r6, r0
 8008eca:	d802      	bhi.n	8008ed2 <_realloc_r+0x34>
 8008ecc:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8008ed0:	d8f4      	bhi.n	8008ebc <_realloc_r+0x1e>
 8008ed2:	4629      	mov	r1, r5
 8008ed4:	4640      	mov	r0, r8
 8008ed6:	f7ff fae5 	bl	80084a4 <_malloc_r>
 8008eda:	4607      	mov	r7, r0
 8008edc:	2800      	cmp	r0, #0
 8008ede:	d0ec      	beq.n	8008eba <_realloc_r+0x1c>
 8008ee0:	42b5      	cmp	r5, r6
 8008ee2:	462a      	mov	r2, r5
 8008ee4:	4621      	mov	r1, r4
 8008ee6:	bf28      	it	cs
 8008ee8:	4632      	movcs	r2, r6
 8008eea:	f7fe fafc 	bl	80074e6 <memcpy>
 8008eee:	4621      	mov	r1, r4
 8008ef0:	4640      	mov	r0, r8
 8008ef2:	f000 f8a5 	bl	8009040 <_free_r>
 8008ef6:	463c      	mov	r4, r7
 8008ef8:	e7e0      	b.n	8008ebc <_realloc_r+0x1e>

08008efa <memmove>:
 8008efa:	4288      	cmp	r0, r1
 8008efc:	b510      	push	{r4, lr}
 8008efe:	eb01 0402 	add.w	r4, r1, r2
 8008f02:	d902      	bls.n	8008f0a <memmove+0x10>
 8008f04:	4284      	cmp	r4, r0
 8008f06:	4623      	mov	r3, r4
 8008f08:	d807      	bhi.n	8008f1a <memmove+0x20>
 8008f0a:	1e43      	subs	r3, r0, #1
 8008f0c:	42a1      	cmp	r1, r4
 8008f0e:	d008      	beq.n	8008f22 <memmove+0x28>
 8008f10:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008f14:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008f18:	e7f8      	b.n	8008f0c <memmove+0x12>
 8008f1a:	4402      	add	r2, r0
 8008f1c:	4601      	mov	r1, r0
 8008f1e:	428a      	cmp	r2, r1
 8008f20:	d100      	bne.n	8008f24 <memmove+0x2a>
 8008f22:	bd10      	pop	{r4, pc}
 8008f24:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008f28:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008f2c:	e7f7      	b.n	8008f1e <memmove+0x24>
	...

08008f30 <_close_r>:
 8008f30:	b538      	push	{r3, r4, r5, lr}
 8008f32:	4d06      	ldr	r5, [pc, #24]	@ (8008f4c <_close_r+0x1c>)
 8008f34:	2300      	movs	r3, #0
 8008f36:	4604      	mov	r4, r0
 8008f38:	4608      	mov	r0, r1
 8008f3a:	602b      	str	r3, [r5, #0]
 8008f3c:	f7f8 fe2e 	bl	8001b9c <_close>
 8008f40:	1c43      	adds	r3, r0, #1
 8008f42:	d102      	bne.n	8008f4a <_close_r+0x1a>
 8008f44:	682b      	ldr	r3, [r5, #0]
 8008f46:	b103      	cbz	r3, 8008f4a <_close_r+0x1a>
 8008f48:	6023      	str	r3, [r4, #0]
 8008f4a:	bd38      	pop	{r3, r4, r5, pc}
 8008f4c:	200005cc 	.word	0x200005cc

08008f50 <_lseek_r>:
 8008f50:	b538      	push	{r3, r4, r5, lr}
 8008f52:	4d07      	ldr	r5, [pc, #28]	@ (8008f70 <_lseek_r+0x20>)
 8008f54:	4604      	mov	r4, r0
 8008f56:	4608      	mov	r0, r1
 8008f58:	4611      	mov	r1, r2
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	602a      	str	r2, [r5, #0]
 8008f5e:	461a      	mov	r2, r3
 8008f60:	f7f8 fe43 	bl	8001bea <_lseek>
 8008f64:	1c43      	adds	r3, r0, #1
 8008f66:	d102      	bne.n	8008f6e <_lseek_r+0x1e>
 8008f68:	682b      	ldr	r3, [r5, #0]
 8008f6a:	b103      	cbz	r3, 8008f6e <_lseek_r+0x1e>
 8008f6c:	6023      	str	r3, [r4, #0]
 8008f6e:	bd38      	pop	{r3, r4, r5, pc}
 8008f70:	200005cc 	.word	0x200005cc

08008f74 <_read_r>:
 8008f74:	b538      	push	{r3, r4, r5, lr}
 8008f76:	4d07      	ldr	r5, [pc, #28]	@ (8008f94 <_read_r+0x20>)
 8008f78:	4604      	mov	r4, r0
 8008f7a:	4608      	mov	r0, r1
 8008f7c:	4611      	mov	r1, r2
 8008f7e:	2200      	movs	r2, #0
 8008f80:	602a      	str	r2, [r5, #0]
 8008f82:	461a      	mov	r2, r3
 8008f84:	f7f8 fdd1 	bl	8001b2a <_read>
 8008f88:	1c43      	adds	r3, r0, #1
 8008f8a:	d102      	bne.n	8008f92 <_read_r+0x1e>
 8008f8c:	682b      	ldr	r3, [r5, #0]
 8008f8e:	b103      	cbz	r3, 8008f92 <_read_r+0x1e>
 8008f90:	6023      	str	r3, [r4, #0]
 8008f92:	bd38      	pop	{r3, r4, r5, pc}
 8008f94:	200005cc 	.word	0x200005cc

08008f98 <_sbrk_r>:
 8008f98:	b538      	push	{r3, r4, r5, lr}
 8008f9a:	4d06      	ldr	r5, [pc, #24]	@ (8008fb4 <_sbrk_r+0x1c>)
 8008f9c:	2300      	movs	r3, #0
 8008f9e:	4604      	mov	r4, r0
 8008fa0:	4608      	mov	r0, r1
 8008fa2:	602b      	str	r3, [r5, #0]
 8008fa4:	f7f8 fe2e 	bl	8001c04 <_sbrk>
 8008fa8:	1c43      	adds	r3, r0, #1
 8008faa:	d102      	bne.n	8008fb2 <_sbrk_r+0x1a>
 8008fac:	682b      	ldr	r3, [r5, #0]
 8008fae:	b103      	cbz	r3, 8008fb2 <_sbrk_r+0x1a>
 8008fb0:	6023      	str	r3, [r4, #0]
 8008fb2:	bd38      	pop	{r3, r4, r5, pc}
 8008fb4:	200005cc 	.word	0x200005cc

08008fb8 <_write_r>:
 8008fb8:	b538      	push	{r3, r4, r5, lr}
 8008fba:	4d07      	ldr	r5, [pc, #28]	@ (8008fd8 <_write_r+0x20>)
 8008fbc:	4604      	mov	r4, r0
 8008fbe:	4608      	mov	r0, r1
 8008fc0:	4611      	mov	r1, r2
 8008fc2:	2200      	movs	r2, #0
 8008fc4:	602a      	str	r2, [r5, #0]
 8008fc6:	461a      	mov	r2, r3
 8008fc8:	f7f8 fdcc 	bl	8001b64 <_write>
 8008fcc:	1c43      	adds	r3, r0, #1
 8008fce:	d102      	bne.n	8008fd6 <_write_r+0x1e>
 8008fd0:	682b      	ldr	r3, [r5, #0]
 8008fd2:	b103      	cbz	r3, 8008fd6 <_write_r+0x1e>
 8008fd4:	6023      	str	r3, [r4, #0]
 8008fd6:	bd38      	pop	{r3, r4, r5, pc}
 8008fd8:	200005cc 	.word	0x200005cc

08008fdc <__assert_func>:
 8008fdc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008fde:	4614      	mov	r4, r2
 8008fe0:	461a      	mov	r2, r3
 8008fe2:	4b09      	ldr	r3, [pc, #36]	@ (8009008 <__assert_func+0x2c>)
 8008fe4:	681b      	ldr	r3, [r3, #0]
 8008fe6:	4605      	mov	r5, r0
 8008fe8:	68d8      	ldr	r0, [r3, #12]
 8008fea:	b954      	cbnz	r4, 8009002 <__assert_func+0x26>
 8008fec:	4b07      	ldr	r3, [pc, #28]	@ (800900c <__assert_func+0x30>)
 8008fee:	461c      	mov	r4, r3
 8008ff0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ff4:	9100      	str	r1, [sp, #0]
 8008ff6:	462b      	mov	r3, r5
 8008ff8:	4905      	ldr	r1, [pc, #20]	@ (8009010 <__assert_func+0x34>)
 8008ffa:	f000 f885 	bl	8009108 <fiprintf>
 8008ffe:	f000 f8a2 	bl	8009146 <abort>
 8009002:	4b04      	ldr	r3, [pc, #16]	@ (8009014 <__assert_func+0x38>)
 8009004:	e7f4      	b.n	8008ff0 <__assert_func+0x14>
 8009006:	bf00      	nop
 8009008:	20000098 	.word	0x20000098
 800900c:	08009af6 	.word	0x08009af6
 8009010:	08009ac8 	.word	0x08009ac8
 8009014:	08009abb 	.word	0x08009abb

08009018 <_calloc_r>:
 8009018:	b570      	push	{r4, r5, r6, lr}
 800901a:	fba1 5402 	umull	r5, r4, r1, r2
 800901e:	b93c      	cbnz	r4, 8009030 <_calloc_r+0x18>
 8009020:	4629      	mov	r1, r5
 8009022:	f7ff fa3f 	bl	80084a4 <_malloc_r>
 8009026:	4606      	mov	r6, r0
 8009028:	b928      	cbnz	r0, 8009036 <_calloc_r+0x1e>
 800902a:	2600      	movs	r6, #0
 800902c:	4630      	mov	r0, r6
 800902e:	bd70      	pop	{r4, r5, r6, pc}
 8009030:	220c      	movs	r2, #12
 8009032:	6002      	str	r2, [r0, #0]
 8009034:	e7f9      	b.n	800902a <_calloc_r+0x12>
 8009036:	462a      	mov	r2, r5
 8009038:	4621      	mov	r1, r4
 800903a:	f7fe fa1b 	bl	8007474 <memset>
 800903e:	e7f5      	b.n	800902c <_calloc_r+0x14>

08009040 <_free_r>:
 8009040:	b538      	push	{r3, r4, r5, lr}
 8009042:	4605      	mov	r5, r0
 8009044:	2900      	cmp	r1, #0
 8009046:	d041      	beq.n	80090cc <_free_r+0x8c>
 8009048:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800904c:	1f0c      	subs	r4, r1, #4
 800904e:	2b00      	cmp	r3, #0
 8009050:	bfb8      	it	lt
 8009052:	18e4      	addlt	r4, r4, r3
 8009054:	f7ff fb52 	bl	80086fc <__malloc_lock>
 8009058:	4a1d      	ldr	r2, [pc, #116]	@ (80090d0 <_free_r+0x90>)
 800905a:	6813      	ldr	r3, [r2, #0]
 800905c:	b933      	cbnz	r3, 800906c <_free_r+0x2c>
 800905e:	6063      	str	r3, [r4, #4]
 8009060:	6014      	str	r4, [r2, #0]
 8009062:	4628      	mov	r0, r5
 8009064:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009068:	f7ff bb4e 	b.w	8008708 <__malloc_unlock>
 800906c:	42a3      	cmp	r3, r4
 800906e:	d908      	bls.n	8009082 <_free_r+0x42>
 8009070:	6820      	ldr	r0, [r4, #0]
 8009072:	1821      	adds	r1, r4, r0
 8009074:	428b      	cmp	r3, r1
 8009076:	bf01      	itttt	eq
 8009078:	6819      	ldreq	r1, [r3, #0]
 800907a:	685b      	ldreq	r3, [r3, #4]
 800907c:	1809      	addeq	r1, r1, r0
 800907e:	6021      	streq	r1, [r4, #0]
 8009080:	e7ed      	b.n	800905e <_free_r+0x1e>
 8009082:	461a      	mov	r2, r3
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	b10b      	cbz	r3, 800908c <_free_r+0x4c>
 8009088:	42a3      	cmp	r3, r4
 800908a:	d9fa      	bls.n	8009082 <_free_r+0x42>
 800908c:	6811      	ldr	r1, [r2, #0]
 800908e:	1850      	adds	r0, r2, r1
 8009090:	42a0      	cmp	r0, r4
 8009092:	d10b      	bne.n	80090ac <_free_r+0x6c>
 8009094:	6820      	ldr	r0, [r4, #0]
 8009096:	4401      	add	r1, r0
 8009098:	1850      	adds	r0, r2, r1
 800909a:	4283      	cmp	r3, r0
 800909c:	6011      	str	r1, [r2, #0]
 800909e:	d1e0      	bne.n	8009062 <_free_r+0x22>
 80090a0:	6818      	ldr	r0, [r3, #0]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	6053      	str	r3, [r2, #4]
 80090a6:	4408      	add	r0, r1
 80090a8:	6010      	str	r0, [r2, #0]
 80090aa:	e7da      	b.n	8009062 <_free_r+0x22>
 80090ac:	d902      	bls.n	80090b4 <_free_r+0x74>
 80090ae:	230c      	movs	r3, #12
 80090b0:	602b      	str	r3, [r5, #0]
 80090b2:	e7d6      	b.n	8009062 <_free_r+0x22>
 80090b4:	6820      	ldr	r0, [r4, #0]
 80090b6:	1821      	adds	r1, r4, r0
 80090b8:	428b      	cmp	r3, r1
 80090ba:	bf04      	itt	eq
 80090bc:	6819      	ldreq	r1, [r3, #0]
 80090be:	685b      	ldreq	r3, [r3, #4]
 80090c0:	6063      	str	r3, [r4, #4]
 80090c2:	bf04      	itt	eq
 80090c4:	1809      	addeq	r1, r1, r0
 80090c6:	6021      	streq	r1, [r4, #0]
 80090c8:	6054      	str	r4, [r2, #4]
 80090ca:	e7ca      	b.n	8009062 <_free_r+0x22>
 80090cc:	bd38      	pop	{r3, r4, r5, pc}
 80090ce:	bf00      	nop
 80090d0:	200005c8 	.word	0x200005c8

080090d4 <__ascii_mbtowc>:
 80090d4:	b082      	sub	sp, #8
 80090d6:	b901      	cbnz	r1, 80090da <__ascii_mbtowc+0x6>
 80090d8:	a901      	add	r1, sp, #4
 80090da:	b142      	cbz	r2, 80090ee <__ascii_mbtowc+0x1a>
 80090dc:	b14b      	cbz	r3, 80090f2 <__ascii_mbtowc+0x1e>
 80090de:	7813      	ldrb	r3, [r2, #0]
 80090e0:	600b      	str	r3, [r1, #0]
 80090e2:	7812      	ldrb	r2, [r2, #0]
 80090e4:	1e10      	subs	r0, r2, #0
 80090e6:	bf18      	it	ne
 80090e8:	2001      	movne	r0, #1
 80090ea:	b002      	add	sp, #8
 80090ec:	4770      	bx	lr
 80090ee:	4610      	mov	r0, r2
 80090f0:	e7fb      	b.n	80090ea <__ascii_mbtowc+0x16>
 80090f2:	f06f 0001 	mvn.w	r0, #1
 80090f6:	e7f8      	b.n	80090ea <__ascii_mbtowc+0x16>

080090f8 <_malloc_usable_size_r>:
 80090f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80090fc:	1f18      	subs	r0, r3, #4
 80090fe:	2b00      	cmp	r3, #0
 8009100:	bfbc      	itt	lt
 8009102:	580b      	ldrlt	r3, [r1, r0]
 8009104:	18c0      	addlt	r0, r0, r3
 8009106:	4770      	bx	lr

08009108 <fiprintf>:
 8009108:	b40e      	push	{r1, r2, r3}
 800910a:	b503      	push	{r0, r1, lr}
 800910c:	4601      	mov	r1, r0
 800910e:	ab03      	add	r3, sp, #12
 8009110:	4805      	ldr	r0, [pc, #20]	@ (8009128 <fiprintf+0x20>)
 8009112:	f853 2b04 	ldr.w	r2, [r3], #4
 8009116:	6800      	ldr	r0, [r0, #0]
 8009118:	9301      	str	r3, [sp, #4]
 800911a:	f000 f845 	bl	80091a8 <_vfiprintf_r>
 800911e:	b002      	add	sp, #8
 8009120:	f85d eb04 	ldr.w	lr, [sp], #4
 8009124:	b003      	add	sp, #12
 8009126:	4770      	bx	lr
 8009128:	20000098 	.word	0x20000098

0800912c <__ascii_wctomb>:
 800912c:	4603      	mov	r3, r0
 800912e:	4608      	mov	r0, r1
 8009130:	b141      	cbz	r1, 8009144 <__ascii_wctomb+0x18>
 8009132:	2aff      	cmp	r2, #255	@ 0xff
 8009134:	d904      	bls.n	8009140 <__ascii_wctomb+0x14>
 8009136:	228a      	movs	r2, #138	@ 0x8a
 8009138:	601a      	str	r2, [r3, #0]
 800913a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800913e:	4770      	bx	lr
 8009140:	700a      	strb	r2, [r1, #0]
 8009142:	2001      	movs	r0, #1
 8009144:	4770      	bx	lr

08009146 <abort>:
 8009146:	b508      	push	{r3, lr}
 8009148:	2006      	movs	r0, #6
 800914a:	f000 fa85 	bl	8009658 <raise>
 800914e:	2001      	movs	r0, #1
 8009150:	f7f8 fce0 	bl	8001b14 <_exit>

08009154 <__sfputc_r>:
 8009154:	6893      	ldr	r3, [r2, #8]
 8009156:	3b01      	subs	r3, #1
 8009158:	2b00      	cmp	r3, #0
 800915a:	b410      	push	{r4}
 800915c:	6093      	str	r3, [r2, #8]
 800915e:	da08      	bge.n	8009172 <__sfputc_r+0x1e>
 8009160:	6994      	ldr	r4, [r2, #24]
 8009162:	42a3      	cmp	r3, r4
 8009164:	db01      	blt.n	800916a <__sfputc_r+0x16>
 8009166:	290a      	cmp	r1, #10
 8009168:	d103      	bne.n	8009172 <__sfputc_r+0x1e>
 800916a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800916e:	f000 b933 	b.w	80093d8 <__swbuf_r>
 8009172:	6813      	ldr	r3, [r2, #0]
 8009174:	1c58      	adds	r0, r3, #1
 8009176:	6010      	str	r0, [r2, #0]
 8009178:	7019      	strb	r1, [r3, #0]
 800917a:	4608      	mov	r0, r1
 800917c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009180:	4770      	bx	lr

08009182 <__sfputs_r>:
 8009182:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009184:	4606      	mov	r6, r0
 8009186:	460f      	mov	r7, r1
 8009188:	4614      	mov	r4, r2
 800918a:	18d5      	adds	r5, r2, r3
 800918c:	42ac      	cmp	r4, r5
 800918e:	d101      	bne.n	8009194 <__sfputs_r+0x12>
 8009190:	2000      	movs	r0, #0
 8009192:	e007      	b.n	80091a4 <__sfputs_r+0x22>
 8009194:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009198:	463a      	mov	r2, r7
 800919a:	4630      	mov	r0, r6
 800919c:	f7ff ffda 	bl	8009154 <__sfputc_r>
 80091a0:	1c43      	adds	r3, r0, #1
 80091a2:	d1f3      	bne.n	800918c <__sfputs_r+0xa>
 80091a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080091a8 <_vfiprintf_r>:
 80091a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091ac:	460d      	mov	r5, r1
 80091ae:	b09d      	sub	sp, #116	@ 0x74
 80091b0:	4614      	mov	r4, r2
 80091b2:	4698      	mov	r8, r3
 80091b4:	4606      	mov	r6, r0
 80091b6:	b118      	cbz	r0, 80091c0 <_vfiprintf_r+0x18>
 80091b8:	6a03      	ldr	r3, [r0, #32]
 80091ba:	b90b      	cbnz	r3, 80091c0 <_vfiprintf_r+0x18>
 80091bc:	f7fe f924 	bl	8007408 <__sinit>
 80091c0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091c2:	07d9      	lsls	r1, r3, #31
 80091c4:	d405      	bmi.n	80091d2 <_vfiprintf_r+0x2a>
 80091c6:	89ab      	ldrh	r3, [r5, #12]
 80091c8:	059a      	lsls	r2, r3, #22
 80091ca:	d402      	bmi.n	80091d2 <_vfiprintf_r+0x2a>
 80091cc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091ce:	f7fe f988 	bl	80074e2 <__retarget_lock_acquire_recursive>
 80091d2:	89ab      	ldrh	r3, [r5, #12]
 80091d4:	071b      	lsls	r3, r3, #28
 80091d6:	d501      	bpl.n	80091dc <_vfiprintf_r+0x34>
 80091d8:	692b      	ldr	r3, [r5, #16]
 80091da:	b99b      	cbnz	r3, 8009204 <_vfiprintf_r+0x5c>
 80091dc:	4629      	mov	r1, r5
 80091de:	4630      	mov	r0, r6
 80091e0:	f000 f938 	bl	8009454 <__swsetup_r>
 80091e4:	b170      	cbz	r0, 8009204 <_vfiprintf_r+0x5c>
 80091e6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80091e8:	07dc      	lsls	r4, r3, #31
 80091ea:	d504      	bpl.n	80091f6 <_vfiprintf_r+0x4e>
 80091ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091f0:	b01d      	add	sp, #116	@ 0x74
 80091f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091f6:	89ab      	ldrh	r3, [r5, #12]
 80091f8:	0598      	lsls	r0, r3, #22
 80091fa:	d4f7      	bmi.n	80091ec <_vfiprintf_r+0x44>
 80091fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80091fe:	f7fe f971 	bl	80074e4 <__retarget_lock_release_recursive>
 8009202:	e7f3      	b.n	80091ec <_vfiprintf_r+0x44>
 8009204:	2300      	movs	r3, #0
 8009206:	9309      	str	r3, [sp, #36]	@ 0x24
 8009208:	2320      	movs	r3, #32
 800920a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800920e:	f8cd 800c 	str.w	r8, [sp, #12]
 8009212:	2330      	movs	r3, #48	@ 0x30
 8009214:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80093c4 <_vfiprintf_r+0x21c>
 8009218:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800921c:	f04f 0901 	mov.w	r9, #1
 8009220:	4623      	mov	r3, r4
 8009222:	469a      	mov	sl, r3
 8009224:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009228:	b10a      	cbz	r2, 800922e <_vfiprintf_r+0x86>
 800922a:	2a25      	cmp	r2, #37	@ 0x25
 800922c:	d1f9      	bne.n	8009222 <_vfiprintf_r+0x7a>
 800922e:	ebba 0b04 	subs.w	fp, sl, r4
 8009232:	d00b      	beq.n	800924c <_vfiprintf_r+0xa4>
 8009234:	465b      	mov	r3, fp
 8009236:	4622      	mov	r2, r4
 8009238:	4629      	mov	r1, r5
 800923a:	4630      	mov	r0, r6
 800923c:	f7ff ffa1 	bl	8009182 <__sfputs_r>
 8009240:	3001      	adds	r0, #1
 8009242:	f000 80a7 	beq.w	8009394 <_vfiprintf_r+0x1ec>
 8009246:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009248:	445a      	add	r2, fp
 800924a:	9209      	str	r2, [sp, #36]	@ 0x24
 800924c:	f89a 3000 	ldrb.w	r3, [sl]
 8009250:	2b00      	cmp	r3, #0
 8009252:	f000 809f 	beq.w	8009394 <_vfiprintf_r+0x1ec>
 8009256:	2300      	movs	r3, #0
 8009258:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800925c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009260:	f10a 0a01 	add.w	sl, sl, #1
 8009264:	9304      	str	r3, [sp, #16]
 8009266:	9307      	str	r3, [sp, #28]
 8009268:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800926c:	931a      	str	r3, [sp, #104]	@ 0x68
 800926e:	4654      	mov	r4, sl
 8009270:	2205      	movs	r2, #5
 8009272:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009276:	4853      	ldr	r0, [pc, #332]	@ (80093c4 <_vfiprintf_r+0x21c>)
 8009278:	f7f6 ffc2 	bl	8000200 <memchr>
 800927c:	9a04      	ldr	r2, [sp, #16]
 800927e:	b9d8      	cbnz	r0, 80092b8 <_vfiprintf_r+0x110>
 8009280:	06d1      	lsls	r1, r2, #27
 8009282:	bf44      	itt	mi
 8009284:	2320      	movmi	r3, #32
 8009286:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800928a:	0713      	lsls	r3, r2, #28
 800928c:	bf44      	itt	mi
 800928e:	232b      	movmi	r3, #43	@ 0x2b
 8009290:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009294:	f89a 3000 	ldrb.w	r3, [sl]
 8009298:	2b2a      	cmp	r3, #42	@ 0x2a
 800929a:	d015      	beq.n	80092c8 <_vfiprintf_r+0x120>
 800929c:	9a07      	ldr	r2, [sp, #28]
 800929e:	4654      	mov	r4, sl
 80092a0:	2000      	movs	r0, #0
 80092a2:	f04f 0c0a 	mov.w	ip, #10
 80092a6:	4621      	mov	r1, r4
 80092a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092ac:	3b30      	subs	r3, #48	@ 0x30
 80092ae:	2b09      	cmp	r3, #9
 80092b0:	d94b      	bls.n	800934a <_vfiprintf_r+0x1a2>
 80092b2:	b1b0      	cbz	r0, 80092e2 <_vfiprintf_r+0x13a>
 80092b4:	9207      	str	r2, [sp, #28]
 80092b6:	e014      	b.n	80092e2 <_vfiprintf_r+0x13a>
 80092b8:	eba0 0308 	sub.w	r3, r0, r8
 80092bc:	fa09 f303 	lsl.w	r3, r9, r3
 80092c0:	4313      	orrs	r3, r2
 80092c2:	9304      	str	r3, [sp, #16]
 80092c4:	46a2      	mov	sl, r4
 80092c6:	e7d2      	b.n	800926e <_vfiprintf_r+0xc6>
 80092c8:	9b03      	ldr	r3, [sp, #12]
 80092ca:	1d19      	adds	r1, r3, #4
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	9103      	str	r1, [sp, #12]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	bfbb      	ittet	lt
 80092d4:	425b      	neglt	r3, r3
 80092d6:	f042 0202 	orrlt.w	r2, r2, #2
 80092da:	9307      	strge	r3, [sp, #28]
 80092dc:	9307      	strlt	r3, [sp, #28]
 80092de:	bfb8      	it	lt
 80092e0:	9204      	strlt	r2, [sp, #16]
 80092e2:	7823      	ldrb	r3, [r4, #0]
 80092e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80092e6:	d10a      	bne.n	80092fe <_vfiprintf_r+0x156>
 80092e8:	7863      	ldrb	r3, [r4, #1]
 80092ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80092ec:	d132      	bne.n	8009354 <_vfiprintf_r+0x1ac>
 80092ee:	9b03      	ldr	r3, [sp, #12]
 80092f0:	1d1a      	adds	r2, r3, #4
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	9203      	str	r2, [sp, #12]
 80092f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80092fa:	3402      	adds	r4, #2
 80092fc:	9305      	str	r3, [sp, #20]
 80092fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80093d4 <_vfiprintf_r+0x22c>
 8009302:	7821      	ldrb	r1, [r4, #0]
 8009304:	2203      	movs	r2, #3
 8009306:	4650      	mov	r0, sl
 8009308:	f7f6 ff7a 	bl	8000200 <memchr>
 800930c:	b138      	cbz	r0, 800931e <_vfiprintf_r+0x176>
 800930e:	9b04      	ldr	r3, [sp, #16]
 8009310:	eba0 000a 	sub.w	r0, r0, sl
 8009314:	2240      	movs	r2, #64	@ 0x40
 8009316:	4082      	lsls	r2, r0
 8009318:	4313      	orrs	r3, r2
 800931a:	3401      	adds	r4, #1
 800931c:	9304      	str	r3, [sp, #16]
 800931e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009322:	4829      	ldr	r0, [pc, #164]	@ (80093c8 <_vfiprintf_r+0x220>)
 8009324:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009328:	2206      	movs	r2, #6
 800932a:	f7f6 ff69 	bl	8000200 <memchr>
 800932e:	2800      	cmp	r0, #0
 8009330:	d03f      	beq.n	80093b2 <_vfiprintf_r+0x20a>
 8009332:	4b26      	ldr	r3, [pc, #152]	@ (80093cc <_vfiprintf_r+0x224>)
 8009334:	bb1b      	cbnz	r3, 800937e <_vfiprintf_r+0x1d6>
 8009336:	9b03      	ldr	r3, [sp, #12]
 8009338:	3307      	adds	r3, #7
 800933a:	f023 0307 	bic.w	r3, r3, #7
 800933e:	3308      	adds	r3, #8
 8009340:	9303      	str	r3, [sp, #12]
 8009342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009344:	443b      	add	r3, r7
 8009346:	9309      	str	r3, [sp, #36]	@ 0x24
 8009348:	e76a      	b.n	8009220 <_vfiprintf_r+0x78>
 800934a:	fb0c 3202 	mla	r2, ip, r2, r3
 800934e:	460c      	mov	r4, r1
 8009350:	2001      	movs	r0, #1
 8009352:	e7a8      	b.n	80092a6 <_vfiprintf_r+0xfe>
 8009354:	2300      	movs	r3, #0
 8009356:	3401      	adds	r4, #1
 8009358:	9305      	str	r3, [sp, #20]
 800935a:	4619      	mov	r1, r3
 800935c:	f04f 0c0a 	mov.w	ip, #10
 8009360:	4620      	mov	r0, r4
 8009362:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009366:	3a30      	subs	r2, #48	@ 0x30
 8009368:	2a09      	cmp	r2, #9
 800936a:	d903      	bls.n	8009374 <_vfiprintf_r+0x1cc>
 800936c:	2b00      	cmp	r3, #0
 800936e:	d0c6      	beq.n	80092fe <_vfiprintf_r+0x156>
 8009370:	9105      	str	r1, [sp, #20]
 8009372:	e7c4      	b.n	80092fe <_vfiprintf_r+0x156>
 8009374:	fb0c 2101 	mla	r1, ip, r1, r2
 8009378:	4604      	mov	r4, r0
 800937a:	2301      	movs	r3, #1
 800937c:	e7f0      	b.n	8009360 <_vfiprintf_r+0x1b8>
 800937e:	ab03      	add	r3, sp, #12
 8009380:	9300      	str	r3, [sp, #0]
 8009382:	462a      	mov	r2, r5
 8009384:	4b12      	ldr	r3, [pc, #72]	@ (80093d0 <_vfiprintf_r+0x228>)
 8009386:	a904      	add	r1, sp, #16
 8009388:	4630      	mov	r0, r6
 800938a:	f7fd fbd9 	bl	8006b40 <_printf_float>
 800938e:	4607      	mov	r7, r0
 8009390:	1c78      	adds	r0, r7, #1
 8009392:	d1d6      	bne.n	8009342 <_vfiprintf_r+0x19a>
 8009394:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8009396:	07d9      	lsls	r1, r3, #31
 8009398:	d405      	bmi.n	80093a6 <_vfiprintf_r+0x1fe>
 800939a:	89ab      	ldrh	r3, [r5, #12]
 800939c:	059a      	lsls	r2, r3, #22
 800939e:	d402      	bmi.n	80093a6 <_vfiprintf_r+0x1fe>
 80093a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80093a2:	f7fe f89f 	bl	80074e4 <__retarget_lock_release_recursive>
 80093a6:	89ab      	ldrh	r3, [r5, #12]
 80093a8:	065b      	lsls	r3, r3, #25
 80093aa:	f53f af1f 	bmi.w	80091ec <_vfiprintf_r+0x44>
 80093ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80093b0:	e71e      	b.n	80091f0 <_vfiprintf_r+0x48>
 80093b2:	ab03      	add	r3, sp, #12
 80093b4:	9300      	str	r3, [sp, #0]
 80093b6:	462a      	mov	r2, r5
 80093b8:	4b05      	ldr	r3, [pc, #20]	@ (80093d0 <_vfiprintf_r+0x228>)
 80093ba:	a904      	add	r1, sp, #16
 80093bc:	4630      	mov	r0, r6
 80093be:	f7fd fe57 	bl	8007070 <_printf_i>
 80093c2:	e7e4      	b.n	800938e <_vfiprintf_r+0x1e6>
 80093c4:	08009849 	.word	0x08009849
 80093c8:	08009853 	.word	0x08009853
 80093cc:	08006b41 	.word	0x08006b41
 80093d0:	08009183 	.word	0x08009183
 80093d4:	0800984f 	.word	0x0800984f

080093d8 <__swbuf_r>:
 80093d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093da:	460e      	mov	r6, r1
 80093dc:	4614      	mov	r4, r2
 80093de:	4605      	mov	r5, r0
 80093e0:	b118      	cbz	r0, 80093ea <__swbuf_r+0x12>
 80093e2:	6a03      	ldr	r3, [r0, #32]
 80093e4:	b90b      	cbnz	r3, 80093ea <__swbuf_r+0x12>
 80093e6:	f7fe f80f 	bl	8007408 <__sinit>
 80093ea:	69a3      	ldr	r3, [r4, #24]
 80093ec:	60a3      	str	r3, [r4, #8]
 80093ee:	89a3      	ldrh	r3, [r4, #12]
 80093f0:	071a      	lsls	r2, r3, #28
 80093f2:	d501      	bpl.n	80093f8 <__swbuf_r+0x20>
 80093f4:	6923      	ldr	r3, [r4, #16]
 80093f6:	b943      	cbnz	r3, 800940a <__swbuf_r+0x32>
 80093f8:	4621      	mov	r1, r4
 80093fa:	4628      	mov	r0, r5
 80093fc:	f000 f82a 	bl	8009454 <__swsetup_r>
 8009400:	b118      	cbz	r0, 800940a <__swbuf_r+0x32>
 8009402:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8009406:	4638      	mov	r0, r7
 8009408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800940a:	6823      	ldr	r3, [r4, #0]
 800940c:	6922      	ldr	r2, [r4, #16]
 800940e:	1a98      	subs	r0, r3, r2
 8009410:	6963      	ldr	r3, [r4, #20]
 8009412:	b2f6      	uxtb	r6, r6
 8009414:	4283      	cmp	r3, r0
 8009416:	4637      	mov	r7, r6
 8009418:	dc05      	bgt.n	8009426 <__swbuf_r+0x4e>
 800941a:	4621      	mov	r1, r4
 800941c:	4628      	mov	r0, r5
 800941e:	f7ff f945 	bl	80086ac <_fflush_r>
 8009422:	2800      	cmp	r0, #0
 8009424:	d1ed      	bne.n	8009402 <__swbuf_r+0x2a>
 8009426:	68a3      	ldr	r3, [r4, #8]
 8009428:	3b01      	subs	r3, #1
 800942a:	60a3      	str	r3, [r4, #8]
 800942c:	6823      	ldr	r3, [r4, #0]
 800942e:	1c5a      	adds	r2, r3, #1
 8009430:	6022      	str	r2, [r4, #0]
 8009432:	701e      	strb	r6, [r3, #0]
 8009434:	6962      	ldr	r2, [r4, #20]
 8009436:	1c43      	adds	r3, r0, #1
 8009438:	429a      	cmp	r2, r3
 800943a:	d004      	beq.n	8009446 <__swbuf_r+0x6e>
 800943c:	89a3      	ldrh	r3, [r4, #12]
 800943e:	07db      	lsls	r3, r3, #31
 8009440:	d5e1      	bpl.n	8009406 <__swbuf_r+0x2e>
 8009442:	2e0a      	cmp	r6, #10
 8009444:	d1df      	bne.n	8009406 <__swbuf_r+0x2e>
 8009446:	4621      	mov	r1, r4
 8009448:	4628      	mov	r0, r5
 800944a:	f7ff f92f 	bl	80086ac <_fflush_r>
 800944e:	2800      	cmp	r0, #0
 8009450:	d0d9      	beq.n	8009406 <__swbuf_r+0x2e>
 8009452:	e7d6      	b.n	8009402 <__swbuf_r+0x2a>

08009454 <__swsetup_r>:
 8009454:	b538      	push	{r3, r4, r5, lr}
 8009456:	4b29      	ldr	r3, [pc, #164]	@ (80094fc <__swsetup_r+0xa8>)
 8009458:	4605      	mov	r5, r0
 800945a:	6818      	ldr	r0, [r3, #0]
 800945c:	460c      	mov	r4, r1
 800945e:	b118      	cbz	r0, 8009468 <__swsetup_r+0x14>
 8009460:	6a03      	ldr	r3, [r0, #32]
 8009462:	b90b      	cbnz	r3, 8009468 <__swsetup_r+0x14>
 8009464:	f7fd ffd0 	bl	8007408 <__sinit>
 8009468:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800946c:	0719      	lsls	r1, r3, #28
 800946e:	d422      	bmi.n	80094b6 <__swsetup_r+0x62>
 8009470:	06da      	lsls	r2, r3, #27
 8009472:	d407      	bmi.n	8009484 <__swsetup_r+0x30>
 8009474:	2209      	movs	r2, #9
 8009476:	602a      	str	r2, [r5, #0]
 8009478:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800947c:	81a3      	strh	r3, [r4, #12]
 800947e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8009482:	e033      	b.n	80094ec <__swsetup_r+0x98>
 8009484:	0758      	lsls	r0, r3, #29
 8009486:	d512      	bpl.n	80094ae <__swsetup_r+0x5a>
 8009488:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800948a:	b141      	cbz	r1, 800949e <__swsetup_r+0x4a>
 800948c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009490:	4299      	cmp	r1, r3
 8009492:	d002      	beq.n	800949a <__swsetup_r+0x46>
 8009494:	4628      	mov	r0, r5
 8009496:	f7ff fdd3 	bl	8009040 <_free_r>
 800949a:	2300      	movs	r3, #0
 800949c:	6363      	str	r3, [r4, #52]	@ 0x34
 800949e:	89a3      	ldrh	r3, [r4, #12]
 80094a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80094a4:	81a3      	strh	r3, [r4, #12]
 80094a6:	2300      	movs	r3, #0
 80094a8:	6063      	str	r3, [r4, #4]
 80094aa:	6923      	ldr	r3, [r4, #16]
 80094ac:	6023      	str	r3, [r4, #0]
 80094ae:	89a3      	ldrh	r3, [r4, #12]
 80094b0:	f043 0308 	orr.w	r3, r3, #8
 80094b4:	81a3      	strh	r3, [r4, #12]
 80094b6:	6923      	ldr	r3, [r4, #16]
 80094b8:	b94b      	cbnz	r3, 80094ce <__swsetup_r+0x7a>
 80094ba:	89a3      	ldrh	r3, [r4, #12]
 80094bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80094c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80094c4:	d003      	beq.n	80094ce <__swsetup_r+0x7a>
 80094c6:	4621      	mov	r1, r4
 80094c8:	4628      	mov	r0, r5
 80094ca:	f000 f83f 	bl	800954c <__smakebuf_r>
 80094ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094d2:	f013 0201 	ands.w	r2, r3, #1
 80094d6:	d00a      	beq.n	80094ee <__swsetup_r+0x9a>
 80094d8:	2200      	movs	r2, #0
 80094da:	60a2      	str	r2, [r4, #8]
 80094dc:	6962      	ldr	r2, [r4, #20]
 80094de:	4252      	negs	r2, r2
 80094e0:	61a2      	str	r2, [r4, #24]
 80094e2:	6922      	ldr	r2, [r4, #16]
 80094e4:	b942      	cbnz	r2, 80094f8 <__swsetup_r+0xa4>
 80094e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80094ea:	d1c5      	bne.n	8009478 <__swsetup_r+0x24>
 80094ec:	bd38      	pop	{r3, r4, r5, pc}
 80094ee:	0799      	lsls	r1, r3, #30
 80094f0:	bf58      	it	pl
 80094f2:	6962      	ldrpl	r2, [r4, #20]
 80094f4:	60a2      	str	r2, [r4, #8]
 80094f6:	e7f4      	b.n	80094e2 <__swsetup_r+0x8e>
 80094f8:	2000      	movs	r0, #0
 80094fa:	e7f7      	b.n	80094ec <__swsetup_r+0x98>
 80094fc:	20000098 	.word	0x20000098

08009500 <__swhatbuf_r>:
 8009500:	b570      	push	{r4, r5, r6, lr}
 8009502:	460c      	mov	r4, r1
 8009504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009508:	2900      	cmp	r1, #0
 800950a:	b096      	sub	sp, #88	@ 0x58
 800950c:	4615      	mov	r5, r2
 800950e:	461e      	mov	r6, r3
 8009510:	da0d      	bge.n	800952e <__swhatbuf_r+0x2e>
 8009512:	89a3      	ldrh	r3, [r4, #12]
 8009514:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8009518:	f04f 0100 	mov.w	r1, #0
 800951c:	bf14      	ite	ne
 800951e:	2340      	movne	r3, #64	@ 0x40
 8009520:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8009524:	2000      	movs	r0, #0
 8009526:	6031      	str	r1, [r6, #0]
 8009528:	602b      	str	r3, [r5, #0]
 800952a:	b016      	add	sp, #88	@ 0x58
 800952c:	bd70      	pop	{r4, r5, r6, pc}
 800952e:	466a      	mov	r2, sp
 8009530:	f000 f848 	bl	80095c4 <_fstat_r>
 8009534:	2800      	cmp	r0, #0
 8009536:	dbec      	blt.n	8009512 <__swhatbuf_r+0x12>
 8009538:	9901      	ldr	r1, [sp, #4]
 800953a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800953e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8009542:	4259      	negs	r1, r3
 8009544:	4159      	adcs	r1, r3
 8009546:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800954a:	e7eb      	b.n	8009524 <__swhatbuf_r+0x24>

0800954c <__smakebuf_r>:
 800954c:	898b      	ldrh	r3, [r1, #12]
 800954e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009550:	079d      	lsls	r5, r3, #30
 8009552:	4606      	mov	r6, r0
 8009554:	460c      	mov	r4, r1
 8009556:	d507      	bpl.n	8009568 <__smakebuf_r+0x1c>
 8009558:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800955c:	6023      	str	r3, [r4, #0]
 800955e:	6123      	str	r3, [r4, #16]
 8009560:	2301      	movs	r3, #1
 8009562:	6163      	str	r3, [r4, #20]
 8009564:	b003      	add	sp, #12
 8009566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009568:	ab01      	add	r3, sp, #4
 800956a:	466a      	mov	r2, sp
 800956c:	f7ff ffc8 	bl	8009500 <__swhatbuf_r>
 8009570:	9f00      	ldr	r7, [sp, #0]
 8009572:	4605      	mov	r5, r0
 8009574:	4639      	mov	r1, r7
 8009576:	4630      	mov	r0, r6
 8009578:	f7fe ff94 	bl	80084a4 <_malloc_r>
 800957c:	b948      	cbnz	r0, 8009592 <__smakebuf_r+0x46>
 800957e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009582:	059a      	lsls	r2, r3, #22
 8009584:	d4ee      	bmi.n	8009564 <__smakebuf_r+0x18>
 8009586:	f023 0303 	bic.w	r3, r3, #3
 800958a:	f043 0302 	orr.w	r3, r3, #2
 800958e:	81a3      	strh	r3, [r4, #12]
 8009590:	e7e2      	b.n	8009558 <__smakebuf_r+0xc>
 8009592:	89a3      	ldrh	r3, [r4, #12]
 8009594:	6020      	str	r0, [r4, #0]
 8009596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800959a:	81a3      	strh	r3, [r4, #12]
 800959c:	9b01      	ldr	r3, [sp, #4]
 800959e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80095a2:	b15b      	cbz	r3, 80095bc <__smakebuf_r+0x70>
 80095a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095a8:	4630      	mov	r0, r6
 80095aa:	f000 f81d 	bl	80095e8 <_isatty_r>
 80095ae:	b128      	cbz	r0, 80095bc <__smakebuf_r+0x70>
 80095b0:	89a3      	ldrh	r3, [r4, #12]
 80095b2:	f023 0303 	bic.w	r3, r3, #3
 80095b6:	f043 0301 	orr.w	r3, r3, #1
 80095ba:	81a3      	strh	r3, [r4, #12]
 80095bc:	89a3      	ldrh	r3, [r4, #12]
 80095be:	431d      	orrs	r5, r3
 80095c0:	81a5      	strh	r5, [r4, #12]
 80095c2:	e7cf      	b.n	8009564 <__smakebuf_r+0x18>

080095c4 <_fstat_r>:
 80095c4:	b538      	push	{r3, r4, r5, lr}
 80095c6:	4d07      	ldr	r5, [pc, #28]	@ (80095e4 <_fstat_r+0x20>)
 80095c8:	2300      	movs	r3, #0
 80095ca:	4604      	mov	r4, r0
 80095cc:	4608      	mov	r0, r1
 80095ce:	4611      	mov	r1, r2
 80095d0:	602b      	str	r3, [r5, #0]
 80095d2:	f7f8 faef 	bl	8001bb4 <_fstat>
 80095d6:	1c43      	adds	r3, r0, #1
 80095d8:	d102      	bne.n	80095e0 <_fstat_r+0x1c>
 80095da:	682b      	ldr	r3, [r5, #0]
 80095dc:	b103      	cbz	r3, 80095e0 <_fstat_r+0x1c>
 80095de:	6023      	str	r3, [r4, #0]
 80095e0:	bd38      	pop	{r3, r4, r5, pc}
 80095e2:	bf00      	nop
 80095e4:	200005cc 	.word	0x200005cc

080095e8 <_isatty_r>:
 80095e8:	b538      	push	{r3, r4, r5, lr}
 80095ea:	4d06      	ldr	r5, [pc, #24]	@ (8009604 <_isatty_r+0x1c>)
 80095ec:	2300      	movs	r3, #0
 80095ee:	4604      	mov	r4, r0
 80095f0:	4608      	mov	r0, r1
 80095f2:	602b      	str	r3, [r5, #0]
 80095f4:	f7f8 faee 	bl	8001bd4 <_isatty>
 80095f8:	1c43      	adds	r3, r0, #1
 80095fa:	d102      	bne.n	8009602 <_isatty_r+0x1a>
 80095fc:	682b      	ldr	r3, [r5, #0]
 80095fe:	b103      	cbz	r3, 8009602 <_isatty_r+0x1a>
 8009600:	6023      	str	r3, [r4, #0]
 8009602:	bd38      	pop	{r3, r4, r5, pc}
 8009604:	200005cc 	.word	0x200005cc

08009608 <_raise_r>:
 8009608:	291f      	cmp	r1, #31
 800960a:	b538      	push	{r3, r4, r5, lr}
 800960c:	4605      	mov	r5, r0
 800960e:	460c      	mov	r4, r1
 8009610:	d904      	bls.n	800961c <_raise_r+0x14>
 8009612:	2316      	movs	r3, #22
 8009614:	6003      	str	r3, [r0, #0]
 8009616:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800961a:	bd38      	pop	{r3, r4, r5, pc}
 800961c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800961e:	b112      	cbz	r2, 8009626 <_raise_r+0x1e>
 8009620:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009624:	b94b      	cbnz	r3, 800963a <_raise_r+0x32>
 8009626:	4628      	mov	r0, r5
 8009628:	f000 f830 	bl	800968c <_getpid_r>
 800962c:	4622      	mov	r2, r4
 800962e:	4601      	mov	r1, r0
 8009630:	4628      	mov	r0, r5
 8009632:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009636:	f000 b817 	b.w	8009668 <_kill_r>
 800963a:	2b01      	cmp	r3, #1
 800963c:	d00a      	beq.n	8009654 <_raise_r+0x4c>
 800963e:	1c59      	adds	r1, r3, #1
 8009640:	d103      	bne.n	800964a <_raise_r+0x42>
 8009642:	2316      	movs	r3, #22
 8009644:	6003      	str	r3, [r0, #0]
 8009646:	2001      	movs	r0, #1
 8009648:	e7e7      	b.n	800961a <_raise_r+0x12>
 800964a:	2100      	movs	r1, #0
 800964c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8009650:	4620      	mov	r0, r4
 8009652:	4798      	blx	r3
 8009654:	2000      	movs	r0, #0
 8009656:	e7e0      	b.n	800961a <_raise_r+0x12>

08009658 <raise>:
 8009658:	4b02      	ldr	r3, [pc, #8]	@ (8009664 <raise+0xc>)
 800965a:	4601      	mov	r1, r0
 800965c:	6818      	ldr	r0, [r3, #0]
 800965e:	f7ff bfd3 	b.w	8009608 <_raise_r>
 8009662:	bf00      	nop
 8009664:	20000098 	.word	0x20000098

08009668 <_kill_r>:
 8009668:	b538      	push	{r3, r4, r5, lr}
 800966a:	4d07      	ldr	r5, [pc, #28]	@ (8009688 <_kill_r+0x20>)
 800966c:	2300      	movs	r3, #0
 800966e:	4604      	mov	r4, r0
 8009670:	4608      	mov	r0, r1
 8009672:	4611      	mov	r1, r2
 8009674:	602b      	str	r3, [r5, #0]
 8009676:	f7f8 fa3d 	bl	8001af4 <_kill>
 800967a:	1c43      	adds	r3, r0, #1
 800967c:	d102      	bne.n	8009684 <_kill_r+0x1c>
 800967e:	682b      	ldr	r3, [r5, #0]
 8009680:	b103      	cbz	r3, 8009684 <_kill_r+0x1c>
 8009682:	6023      	str	r3, [r4, #0]
 8009684:	bd38      	pop	{r3, r4, r5, pc}
 8009686:	bf00      	nop
 8009688:	200005cc 	.word	0x200005cc

0800968c <_getpid_r>:
 800968c:	f7f8 ba2a 	b.w	8001ae4 <_getpid>

08009690 <_init>:
 8009690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009692:	bf00      	nop
 8009694:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009696:	bc08      	pop	{r3}
 8009698:	469e      	mov	lr, r3
 800969a:	4770      	bx	lr

0800969c <_fini>:
 800969c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800969e:	bf00      	nop
 80096a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80096a2:	bc08      	pop	{r3}
 80096a4:	469e      	mov	lr, r3
 80096a6:	4770      	bx	lr
