 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:04:48 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[63]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.31       0.31 f
  U490/Y (NBUFFX4_RVT)                     0.20       0.51 f
  U714/Y (XOR2X1_RVT)                      0.30       0.81 r
  U715/Y (NOR2X0_RVT)                      0.16       0.97 f
  U726/Y (OAI21X1_RVT)                     0.22       1.20 r
  U727/Y (AOI21X1_RVT)                     0.13       1.33 f
  U735/Y (OAI21X1_RVT)                     0.23       1.56 r
  U774/Y (AOI21X1_RVT)                     0.17       1.73 f
  U806/Y (OAI21X1_RVT)                     0.23       1.96 r
  U907/Y (AO21X1_RVT)                      0.15       2.11 r
  U1399/CO (FADDX1_RVT)                    0.18       2.29 r
  U1405/CO (FADDX1_RVT)                    0.18       2.47 r
  U1411/CO (FADDX1_RVT)                    0.18       2.65 r
  U1417/CO (FADDX1_RVT)                    0.18       2.83 r
  U1423/CO (FADDX1_RVT)                    0.18       3.02 r
  U1429/CO (FADDX1_RVT)                    0.18       3.20 r
  U1435/CO (FADDX1_RVT)                    0.18       3.38 r
  U1441/CO (FADDX1_RVT)                    0.18       3.56 r
  U1447/CO (FADDX1_RVT)                    0.18       3.75 r
  U1453/CO (FADDX1_RVT)                    0.18       3.93 r
  U1459/CO (FADDX1_RVT)                    0.18       4.11 r
  U1470/CO (FADDX1_RVT)                    0.17       4.28 r
  U1473/Y (XOR2X1_RVT)                     0.23       4.52 f
  U1474/Y (NAND2X0_RVT)                    0.09       4.61 r
  U1478/Y (NAND4X0_RVT)                    0.09       4.70 f
  Delay3_out1_reg[63]/D (DFFX1_RVT)        0.00       4.70 f
  data arrival time                                   4.70

  clock clk (rise edge)                    5.50       5.50
  clock network delay (ideal)              0.00       5.50
  Delay3_out1_reg[63]/CLK (DFFX1_RVT)      0.00       5.50 r
  library setup time                      -0.16       5.34
  data required time                                  5.34
  -----------------------------------------------------------
  data required time                                  5.34
  data arrival time                                  -4.70
  -----------------------------------------------------------
  slack (MET)                                         0.64


1
