\hypertarget{classhex__7seg}{}\section{hex\+\_\+7seg Entity Reference}
\label{classhex__7seg}\index{hex\+\_\+7seg@{hex\+\_\+7seg}}


Inheritance diagram for hex\+\_\+7seg\+:
% FIG 0
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classhex__7seg_ae4f03c286607f3181e16b9aa12d0c6d4}{I\+E\+E\+E} 
\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classhex__7seg_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classhex__7seg_a98682ef7de2714e5bab788a2e2ff1b7f}{R\+S\+T}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classhex__7seg_ab5d0ea9e968d49d94da9db07a979d402}{C\+L\+K}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classhex__7seg_a6f660c38e0ae1047bcd9cb0ee0f6a6c4}{E\+O\+R}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classhex__7seg_a339491269b71d7ffbcc64dfc623eedb6}{Q}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
\hyperlink{classhex__7seg_a5bb18a11f9b29c18aee30a1b45131980}{S}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\hypertarget{classhex__7seg_ab5d0ea9e968d49d94da9db07a979d402}{}\index{hex\+\_\+7seg@{hex\+\_\+7seg}!C\+L\+K@{C\+L\+K}}
\index{C\+L\+K@{C\+L\+K}!hex\+\_\+7seg@{hex\+\_\+7seg}}
\subsubsection[{C\+L\+K}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+L\+K} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classhex__7seg_ab5d0ea9e968d49d94da9db07a979d402}
\hypertarget{classhex__7seg_a6f660c38e0ae1047bcd9cb0ee0f6a6c4}{}\index{hex\+\_\+7seg@{hex\+\_\+7seg}!E\+O\+R@{E\+O\+R}}
\index{E\+O\+R@{E\+O\+R}!hex\+\_\+7seg@{hex\+\_\+7seg}}
\subsubsection[{E\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf E\+O\+R} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classhex__7seg_a6f660c38e0ae1047bcd9cb0ee0f6a6c4}
\hypertarget{classhex__7seg_ae4f03c286607f3181e16b9aa12d0c6d4}{}\index{hex\+\_\+7seg@{hex\+\_\+7seg}!I\+E\+E\+E@{I\+E\+E\+E}}
\index{I\+E\+E\+E@{I\+E\+E\+E}!hex\+\_\+7seg@{hex\+\_\+7seg}}
\subsubsection[{I\+E\+E\+E}]{\setlength{\rightskip}{0pt plus 5cm}{\bf I\+E\+E\+E}\hspace{0.3cm}{\ttfamily [Library]}}\label{classhex__7seg_ae4f03c286607f3181e16b9aa12d0c6d4}
\hypertarget{classhex__7seg_a339491269b71d7ffbcc64dfc623eedb6}{}\index{hex\+\_\+7seg@{hex\+\_\+7seg}!Q@{Q}}
\index{Q@{Q}!hex\+\_\+7seg@{hex\+\_\+7seg}}
\subsubsection[{Q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Q} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classhex__7seg_a339491269b71d7ffbcc64dfc623eedb6}
\hypertarget{classhex__7seg_a98682ef7de2714e5bab788a2e2ff1b7f}{}\index{hex\+\_\+7seg@{hex\+\_\+7seg}!R\+S\+T@{R\+S\+T}}
\index{R\+S\+T@{R\+S\+T}!hex\+\_\+7seg@{hex\+\_\+7seg}}
\subsubsection[{R\+S\+T}]{\setlength{\rightskip}{0pt plus 5cm}{\bf R\+S\+T} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classhex__7seg_a98682ef7de2714e5bab788a2e2ff1b7f}
\hypertarget{classhex__7seg_a5bb18a11f9b29c18aee30a1b45131980}{}\index{hex\+\_\+7seg@{hex\+\_\+7seg}!S@{S}}
\index{S@{S}!hex\+\_\+7seg@{hex\+\_\+7seg}}
\subsubsection[{S}]{\setlength{\rightskip}{0pt plus 5cm}{\bf S} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{6} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\label{classhex__7seg_a5bb18a11f9b29c18aee30a1b45131980}
\hypertarget{classhex__7seg_acd03516902501cd1c7296a98e22c6fcb}{}\index{hex\+\_\+7seg@{hex\+\_\+7seg}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!hex\+\_\+7seg@{hex\+\_\+7seg}}
\subsubsection[{std\+\_\+logic\+\_\+1164}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\label{classhex__7seg_acd03516902501cd1c7296a98e22c6fcb}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
R\+S232\+Read/\hyperlink{hex__7seg_8vhd}{hex\+\_\+7seg.\+vhd}\end{DoxyCompactItemize}
