{"vcs1":{"timestamp_begin":1739191408.920243178, "rt":0.25, "ut":0.11, "st":0.11}}
{"vcselab":{"timestamp_begin":1739191409.246221518, "rt":0.25, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739191409.558882495, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739191408.696525742}
{"VCS_COMP_START_TIME": 1739191408.696525742}
{"VCS_COMP_END_TIME": 1739191409.775327766}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150348}}
