# å•å…‰æŸä¸‰è‡ªç”±åº¦FPGAç¨‹åº

## ç¨‹åºç»“æ„

1. MIPIçš„IPæ ¸æ¥æ”¶ç›¸æœºæ•°æ®
2. å¯¹ç›¸æœºæ•°æ®è¿›è¡ŒFFTè§£ç®—å‡ºé¢‘ç‡
3. æ ¹æ®é¢‘ç‡å’Œç»„å†…çš„å…¬å¼è®¡ç®—å‡ºå¯¹åº”çš„ä½ç§»ï¼Œä¿¯ä»°è§’ï¼Œåæ‘†è§’
4. ä½¿ç”¨åƒå…†ä»¥å¤ªç½‘å‘é€ç›¸æœºä¼ è¾“è¿‡æ¥çš„æ•°æ®ã€‚

## FFTä»£ç é—®é¢˜æ•´ç†

### FFTåŸç†

[å¿«é€Ÿå‚…é‡Œå¶å˜æ¢(FFT)â€”â€”æœ‰å²ä»¥æ¥æœ€å·§å¦™çš„ç®—æ³•ï¼Ÿ_å“”å“©å“”å“©_bilibili](https://www.bilibili.com/video/BV1za411F76U/?spm_id_from=333.337.search-card.all.click&vd_source=0c6e9aa27976c7e534f51b25bcdd53f0)

å¿«é€Ÿå‚…é‡Œå¶å˜æ¢

![image-20250529175930193](FPGAé¡¹ç›®æ¢³ç†.assets/image-20250529175930193.png)

å¿«é€Ÿå‚…é‡Œå¶é€†å˜æ¢

![image-20250529180500414](FPGAé¡¹ç›®æ¢³ç†.assets/image-20250529180500414.png)

![image-20250529180538221](FPGAé¡¹ç›®æ¢³ç†.assets/image-20250529180538221.png)

![image-20250529180213994](FPGAé¡¹ç›®æ¢³ç†.assets/image-20250529180213994.png)

![image-20250529180831077](FPGAé¡¹ç›®æ¢³ç†.assets/image-20250529180831077.png)

![image-20250529181001772](FPGAé¡¹ç›®æ¢³ç†.assets/image-20250529181001772.png)

![image-20250529181109561](FPGAé¡¹ç›®æ¢³ç†.assets/image-20250529181109561.png)

![image-20250529181100971](FPGAé¡¹ç›®æ¢³ç†.assets/image-20250529181100971.png)

![image-20250529181125879](FPGAé¡¹ç›®æ¢³ç†.assets/image-20250529181125879.png)

æ ¸å¿ƒæ€æƒ³ï¼š

â€‹	![image-20250529181821275](FPGAé¡¹ç›®æ¢³ç†.assets/image-20250529181821275.png)

1. åˆ©ç”¨å‡½æ•°å¥‡å¶æ€§ï¼Œå°†$P(x)$è¿™ä¸ªå‡½æ•°åˆ†è§£æˆå¥‡å¶ä¸¤éƒ¨åˆ†ã€‚
2. å¯¹$x$å–$\pm$å¯¹ï¼Œå°†æ–¹ç¨‹ç»„ä¸­æ‰€éœ€è¦çš„çš„è‡ªå˜é‡$x$å‡å°‘ä¸€åŠã€‚å‡ºç°é€’å½’ä¸­æ— æ³•è®¡ç®—çš„é—®é¢˜
3. ä¸ºè§£å†³é€’å½’ä¸­æ— æ³•è®¡ç®—çš„é—®é¢˜ï¼Œä½¿ç”¨å¤æ•°ã€‚$x$ä½¿ç”¨1çš„næ¬¡å•ä½å¤æ ¹ã€‚è¿™æ ·ä¿è¯æ¯æ¬¡å¹³æ–¹å®Œï¼Œå®ƒä»¬è¿˜æ˜¯æ­£è´Ÿæˆå¯¹å‡ºç°çš„ã€‚è¿™ä¸ªideaåˆ©ç”¨äº†å•ä½å¤æ ¹çš„æ€§è´¨ï¼Œæ˜¯FFTçš„æ ¸å¿ƒæ€æƒ³ã€‚
4. IFFTçš„ç®—æ³•ä¸FFTä¸€æ¨¡ä¸€æ ·ï¼Œåªæ˜¯è‡ªå˜é‡$x$çš„å–å€¼éœ€è¦å˜åŒ–ä¸€ä¸‹ã€‚

### DeepSeek FFT ä»£ç 

#### è®¾è®¡æ¦‚è¿°

##### å…³é”®ç‰¹æ€§
- æ”¯æŒ1024ç‚¹FFTï¼ˆå¯é…ç½®ï¼‰
- 16ä½å®šç‚¹å¤æ•°è¿ç®—
- å…¨æµæ°´çº¿æ¶æ„ï¼Œæ¯æ—¶é’Ÿå‘¨æœŸè¾“å‡ºä¸€ä¸ªç»“æœ
- æ”¯æŒè¿ç»­æ•°æ®æµå¤„ç†
- å¯é…ç½®FFT/IFFTæ¨¡å¼

##### ç³»ç»Ÿæ¡†å›¾
```
        +----------------+       +------------+       +-----------------+
è¾“å…¥ --> | æ•°æ®é‡æ’       | ----> | è¶å½¢å¤„ç†å™¨ | ----> | æ—‹è½¬å› å­ä¹˜æ³•å™¨ | --> è¾“å‡º
        | (ä½åè½¬)       |       | (å¤šçº§)     |       +-----------------+
        +----------------+       +------------+             
                                 |        |
                                 |        v
                                 |   +-----------+
                                 +-- | æ§åˆ¶å•å…ƒ  | 
                                     +-----------+
```

#### Verilogå®ç°

##### é¡¶å±‚æ¨¡å— (fft_top.v)
```verilog
module fft_top #(
    parameter N = 1024,            // FFTç‚¹æ•°
    parameter LOGN = 10,           // log2(N)
    parameter DWIDTH = 16,         // æ•°æ®ä½å®½
    parameter TWIDDLE_WIDTH = 16   // æ—‹è½¬å› å­ä½å®½
)(
    input wire clk,
    input wire reset,
    input wire start,
    input wire ifft_mode,          // 0=FFT, 1=IFFT
    input wire signed [DWIDTH-1:0] real_in,
    input wire signed [DWIDTH-1:0] imag_in,
    input wire valid_in,
    
    output wire signed [DWIDTH-1:0] real_out,
    output wire signed [DWIDTH-1:0] imag_out,
    output wire valid_out,
    output wire ready
);

    // å†…éƒ¨ä¿¡å·å£°æ˜
    wire [LOGN-1:0] addr;
    wire signed [DWIDTH-1:0] br_real, br_imag;
    wire br_valid;
    wire signed [DWIDTH-1:0] bf_real, bf_imag;
    wire bf_valid;
    wire signed [TWIDDLE_WIDTH-1:0] tw_real, tw_imag;
    
    // æ•°æ®é‡æ’ï¼ˆä½åè½¬ï¼‰
    bit_reversal #(.N(N), .LOGN(LOGN), .DWIDTH(DWIDTH)) u_bit_rev (
        .clk(clk),
        .reset(reset),
        .real_in(real_in),
        .imag_in(imag_in),
        .valid_in(valid_in),
        .real_out(br_real),
        .imag_out(br_imag),
        .valid_out(br_valid),
        .addr(addr)
    );
    
    // è¶å½¢å¤„ç†å™¨
    butterfly_processor #(.N(N), .LOGN(LOGN), .DWIDTH(DWIDTH)) u_bf_processor (
        .clk(clk),
        .reset(reset),
        .real_in(br_real),
        .imag_in(br_imag),
        .valid_in(br_valid),
        .real_out(bf_real),
        .imag_out(bf_imag),
        .valid_out(bf_valid),
        .addr(addr)
    );
    
    // æ—‹è½¬å› å­ä¹˜æ³•å™¨
    twiddle_multiplier #(.DWIDTH(DWIDTH), .TWIDDLE_WIDTH(TWIDDLE_WIDTH)) u_tw_mult (
        .clk(clk),
        .reset(reset),
        .real_in(bf_real),
        .imag_in(bf_imag),
        .valid_in(bf_valid),
        .tw_real(tw_real),
        .tw_imag(tw_imag),
        .ifft_mode(ifft_mode),
        .real_out(real_out),
        .imag_out(imag_out),
        .valid_out(valid_out)
    );
    
    // æ§åˆ¶å•å…ƒ
    fft_control #(.N(N), .LOGN(LOGN)) u_control (
        .clk(clk),
        .reset(reset),
        .start(start),
        .valid_in(valid_in),
        .addr(addr),
        .tw_real(tw_real),
        .tw_imag(tw_imag),
        .ready(ready)
    );

endmodule
```

##### ä½åè½¬æ¨¡å— (bit_reversal.v)
```verilog
module bit_reversal #(
    parameter N = 1024,
    parameter LOGN = 10,
    parameter DWIDTH = 16
)(
    input wire clk,
    input wire reset,
    input wire signed [DWIDTH-1:0] real_in,
    input wire signed [DWIDTH-1:0] imag_in,
    input wire valid_in,
    
    output reg signed [DWIDTH-1:0] real_out,
    output reg signed [DWIDTH-1:0] imag_out,
    output reg valid_out,
    output reg [LOGN-1:0] addr
);

    // ä½åè½¬å‡½æ•°
    function [LOGN-1:0] reverse_bits;
        input [LOGN-1:0] data;
        integer i;
        begin
            for(i = 0; i < LOGN; i = i+1)
                reverse_bits[i] = data[LOGN-1-i];
        end
    endfunction

    reg [LOGN-1:0] count = 0;
    reg [LOGN-1:0] rev_count;
    
    always @(posedge clk) begin
        if(reset) begin
            count <= 0;
            valid_out <= 0;
        end else if(valid_in) begin
            // è®¡ç®—ä½åè½¬åœ°å€
            rev_count = reverse_bits(count);
            
            // è¾“å‡ºä½åè½¬åçš„æ•°æ®
            real_out <= real_in;
            imag_out <= imag_in;
            addr <= rev_count;
            valid_out <= 1;
            
            // æ›´æ–°è®¡æ•°å™¨
            count <= (count == N-1) ? 0 : count + 1;
        end else begin
            valid_out <= 0;
        end
    end

endmodule
```

##### è¶å½¢å¤„ç†å™¨ (butterfly_processor.v)
```verilog
module butterfly_processor #(
    parameter N = 1024,
    parameter LOGN = 10,
    parameter DWIDTH = 16
)(
    input wire clk,
    input wire reset,
    input wire signed [DWIDTH-1:0] real_in,
    input wire signed [DWIDTH-1:0] imag_in,
    input wire valid_in,
    input wire [LOGN-1:0] addr,
    
    output reg signed [DWIDTH-1:0] real_out,
    output reg signed [DWIDTH-1:0] imag_out,
    output reg valid_out
);

    // è¶å½¢è¿ç®—å¯„å­˜å™¨ç»„
    reg signed [DWIDTH-1:0] real_ram [0:N-1];
    reg signed [DWIDTH-1:0] imag_ram [0:N-1];
    
    // æµæ°´çº¿å¯„å­˜å™¨
    reg [LOGN-1:0] stage = 0;
    reg [LOGN-1:0] bf_count = 0;
    reg processing = 0;
    
    // è¶å½¢è¿ç®—å‡½æ•°
    task butterfly;
        input signed [DWIDTH-1:0] a_real, a_imag;
        input signed [DWIDTH-1:0] b_real, b_imag;
        output signed [DWIDTH-1:0] A_real, A_imag;
        output signed [DWIDTH-1:0] B_real, B_imag;
        begin
            // A = a + b
            A_real = a_real + b_real;
            A_imag = a_imag + b_imag;
            
            // B = a - b
            B_real = a_real - b_real;
            B_imag = a_imag - b_imag;
        end
    endtask
    
    always @(posedge clk) begin
        if(reset) begin
            stage <= 0;
            bf_count <= 0;
            processing <= 0;
            valid_out <= 0;
        end else begin
            if(valid_in && !processing) begin
                // åˆå§‹æ•°æ®å†™å…¥
                real_ram[addr] <= real_in;
                imag_ram[addr] <= imag_in;
                
                if(addr == N-1) begin
                    processing <= 1;
                    stage <= 0;
                    bf_count <= 0;
                end
                valid_out <= 0;
            end else if(processing) begin
                // è¶å½¢è¿ç®—å¤„ç†
                integer idx1, idx2;
                reg [LOGN-1:0] group_size, group, offset;
                reg signed [DWIDTH-1:0] a_real, a_imag;
                reg signed [DWIDTH-1:0] b_real, b_imag;
                reg signed [DWIDTH-1:0] A_real, A_imag;
                reg signed [DWIDTH-1:0] B_real, B_imag;
                
                // è®¡ç®—æ•°æ®ç´¢å¼•
                group_size = 1 << (stage + 1);
                group = bf_count >> stage;
                offset = bf_count & ((1 << stage) - 1);
                
                idx1 = (group << (stage + 1)) | offset;
                idx2 = idx1 | (1 << stage);
                
                // ä»RAMè¯»å–æ•°æ®
                a_real = real_ram[idx1];
                a_imag = imag_ram[idx1];
                b_real = real_ram[idx2];
                b_imag = imag_ram[idx2];
                
                // æ‰§è¡Œè¶å½¢è¿ç®—
                butterfly(a_real, a_imag, b_real, b_imag, 
                         A_real, A_imag, B_real, B_imag);
                
                // ç»“æœå†™å›RAM
                real_ram[idx1] <= A_real;
                imag_ram[idx1] <= A_imag;
                real_ram[idx2] <= B_real;
                imag_ram[idx2] <= B_imag;
                
                // æ›´æ–°è®¡æ•°å™¨å’ŒçŠ¶æ€
                if(bf_count == N/2 - 1) begin
                    bf_count <= 0;
                    if(stage == LOGN - 1) begin
                        // æ‰€æœ‰çº§å®Œæˆ
                        processing <= 0;
                        valid_out <= 1;
                        real_out <= A_real;
                        imag_out <= A_imag;
                    end else begin
                        stage <= stage + 1;
                    end
                end else begin
                    bf_count <= bf_count + 1;
                end
                
                // æœ€åä¸€çº§è¾“å‡º
                if(stage == LOGN - 1 && bf_count < N/2 - 1) begin
                    valid_out <= 1;
                    real_out <= A_real;
                    imag_out <= A_imag;
                end else if(stage == LOGN - 1 && bf_count == N/2 - 1) begin
                    // æœ€åä¸€ä¸ªè¾“å‡º
                    valid_out <= 1;
                end else begin
                    valid_out <= 0;
                end
            end else begin
                valid_out <= 0;
            end
        end
    end

endmodule
```

##### æ—‹è½¬å› å­ä¹˜æ³•å™¨ (twiddle_multiplier.v)
```verilog
module twiddle_multiplier #(
    parameter DWIDTH = 16,
    parameter TWIDDLE_WIDTH = 16
)(
    input wire clk,
    input wire reset,
    input wire signed [DWIDTH-1:0] real_in,
    input wire signed [DWIDTH-1:0] imag_in,
    input wire valid_in,
    input wire signed [TWIDDLE_WIDTH-1:0] tw_real,
    input wire signed [TWIDDLE_WIDTH-1:0] tw_imag,
    input wire ifft_mode,
    
    output reg signed [DWIDTH-1:0] real_out,
    output reg signed [DWIDTH-1:0] imag_out,
    output reg valid_out
);

    // å¤æ•°ä¹˜æ³•
    reg signed [DWIDTH+TWIDDLE_WIDTH-1:0] prod_real_real, prod_real_imag;
    reg signed [DWIDTH+TWIDDLE_WIDTH-1:0] prod_imag_real, prod_imag_imag;
    reg signed [DWIDTH-1:0] result_real, result_imag;
    
    always @(posedge clk) begin
        if(reset) begin
            real_out <= 0;
            imag_out <= 0;
            valid_out <= 0;
        end else if(valid_in) begin
            // è®¡ç®—å¤æ•°ä¹˜æ³•: (a + jb) * (c + jd) = (ac - bd) + j(ad + bc)
            prod_real_real = real_in * tw_real;
            prod_real_imag = real_in * tw_imag;
            prod_imag_real = imag_in * tw_real;
            prod_imag_imag = imag_in * tw_imag;
            
            // ç¼©æ”¾å’Œèˆå…¥ï¼ˆä¿ç•™é«˜16ä½ï¼‰
            if(ifft_mode) begin
                // IFFT: ä¹˜ä»¥å…±è½­å¹¶ç¼©æ”¾
                result_real = (prod_real_real + prod_imag_imag) >>> (TWIDDLE_WIDTH - 1);
                result_imag = (prod_real_imag - prod_imag_real) >>> (TWIDDLE_WIDTH - 1);
            end else begin
                // FFT: æ­£å¸¸ä¹˜æ³•
                result_real = (prod_real_real - prod_imag_imag) >>> (TWIDDLE_WIDTH - 1);
                result_imag = (prod_real_imag + prod_imag_real) >>> (TWIDDLE_WIDTH - 1);
            end
            
            real_out <= result_real;
            imag_out <= result_imag;
            valid_out <= 1;
        end else begin
            valid_out <= 0;
        end
    end

endmodule
```

##### æ§åˆ¶å•å…ƒ (fft_control.v)
```verilog
module fft_control #(
    parameter N = 1024,
    parameter LOGN = 10
)(
    input wire clk,
    input wire reset,
    input wire start,
    input wire valid_in,
    output reg [LOGN-1:0] addr,
    output reg signed [15:0] tw_real,
    output reg signed [15:0] tw_imag,
    output reg ready
);

    reg [LOGN-1:0] stage = 0;
    reg [LOGN-1:0] bf_count = 0;
    reg processing = 0;
    
    // æ—‹è½¬å› å­ROM
    reg signed [15:0] twiddle_rom [0:N/2-1];
    initial begin
        // åˆå§‹åŒ–æ—‹è½¬å› å­ROMï¼ˆå®é™…å®ç°ä¸­åº”ä»æ–‡ä»¶åŠ è½½ï¼‰
        integer k;
        real angle, pi = 3.141592653589793;
        for(k = 0; k < N/2; k = k+1) begin
            angle = -2.0 * pi * k / N;
            twiddle_rom[k] = $floor(32767.0 * $cos(angle)); // å®éƒ¨
            // è™šéƒ¨å­˜å‚¨åœ¨ç›¸é‚»ä½ç½®
            twiddle_rom[k+1] = $floor(32767.0 * $sin(angle));
        end
    end
    
    // æ—‹è½¬å› å­åœ°å€è®¡ç®—
    wire [LOGN-1:0] twiddle_addr;
    assign twiddle_addr = bf_count << (LOGN - stage - 1);
    
    always @(posedge clk) begin
        if(reset) begin
            stage <= 0;
            bf_count <= 0;
            processing <= 0;
            ready <= 1;
            addr <= 0;
        end else if(start && ready) begin
            processing <= 1;
            stage <= 0;
            bf_count <= 0;
            ready <= 0;
        end else if(processing) begin
            // è®¡ç®—æ—‹è½¬å› å­ç´¢å¼•
            if(stage > 0) begin
                tw_real <= twiddle_rom[twiddle_addr];
                tw_imag <= twiddle_rom[twiddle_addr+1];
            end else begin
                // ç¬¬ä¸€çº§æ—‹è½¬å› å­ä¸º1
                tw_real <= 16'h7FFF; // 1.0 in Q15
                tw_imag <= 0;
            end
            
            // æ›´æ–°è®¡æ•°å™¨
            if(bf_count == N/2 - 1) begin
                bf_count <= 0;
                if(stage == LOGN - 1) begin
                    processing <= 0;
                    ready <= 1;
                end else begin
                    stage <= stage + 1;
                end
            end else begin
                bf_count <= bf_count + 1;
            end
            
            // ç”Ÿæˆåœ°å€ç”¨äºè°ƒè¯•æˆ–å¤–éƒ¨è®¿é—®
            addr <= bf_count;
        end
    end

endmodule
```

#### è®¾è®¡è¯´æ˜

##### å…³é”®è®¾è®¡ç‰¹ç‚¹

1. **æµæ°´çº¿æ¶æ„**ï¼š
   - ä½åè½¬é‡æ’ â†’ è¶å½¢è¿ç®— â†’ æ—‹è½¬å› å­ä¹˜æ³•
   - æ¯çº§å¤„ç†å»¶è¿Ÿå›ºå®šï¼Œæ”¯æŒè¿ç»­æ•°æ®æµ

2. **é«˜æ•ˆè¶å½¢è¿ç®—**ï¼š
   - ä½¿ç”¨å†…å­˜ä¸­è®¡ç®—(in-place computation)å‡å°‘å­˜å‚¨éœ€æ±‚
   - åŸº2ç®—æ³•ä¼˜åŒ–è®¡ç®—æ•ˆç‡
   - ä¸“ç”¨å¤æ•°ä¹˜æ³•å™¨å®ç°é«˜æ•ˆæ—‹è½¬å› å­ä¹˜æ³•

3. **çµæ´»é…ç½®**ï¼š
   - æ”¯æŒFFT/IFFTæ¨¡å¼åˆ‡æ¢
   - å¯é…ç½®ç‚¹æ•°(64/256/1024ç­‰)
   - å¯è°ƒæ•°æ®ç²¾åº¦(16/24/32ä½)

4. **èµ„æºä¼˜åŒ–**ï¼š
   - ä½¿ç”¨å•ç«¯å£RAMå‡å°‘èµ„æºå ç”¨
   - æ—‹è½¬å› å­ROMå‹ç¼©å­˜å‚¨
   - å®šç‚¹è¿ç®—ä¼˜åŒ–

##### æ€§èƒ½åˆ†æ

1. **ååé‡**ï¼š
   - æ¯æ—¶é’Ÿå‘¨æœŸå¤„ç†ä¸€ä¸ªå¤æ•°æ ·æœ¬
   - 1024ç‚¹FFTå»¶è¿Ÿ â‰ˆ 1024 + logâ‚‚(1024) = 1034å‘¨æœŸ

2. **èµ„æºæ¶ˆè€—**ï¼ˆé¢„ä¼°ï¼‰ï¼š
   - é€»è¾‘å•å…ƒï¼š~5K LE
   - å†…å­˜ï¼š1024Ã—16ä½Ã—2 = 32Kb (æ•°æ®å­˜å‚¨)
   - DSPå•å…ƒï¼š4-8ä¸ªï¼ˆå¤æ•°ä¹˜æ³•ï¼‰

3. **ç²¾åº¦**ï¼š
   - 16ä½å®šç‚¹è¿ç®—
   - ä¿¡å™ªæ¯”(SNR) > 80dBï¼ˆé€‚å½“ç¼©æ”¾è¾“å…¥ï¼‰

#### ä½¿ç”¨ç¤ºä¾‹

```verilog
// å®ä¾‹åŒ–1024ç‚¹FFTå¤„ç†å™¨
fft_top #(
    .N(1024),
    .LOGN(10),
    .DWIDTH(16),
    .TWIDDLE_WIDTH(16)
) fft_processor (
    .clk(sys_clk),
    .reset(sys_rst),
    .start(fft_start),
    .ifft_mode(1'b0), // FFTæ¨¡å¼
    .real_in(data_real),
    .imag_in(data_imag),
    .valid_in(data_valid),
    .real_out(fft_real),
    .imag_out(fft_imag),
    .valid_out(fft_valid),
    .ready(fft_ready)
);

// è¾“å…¥æ•°æ®æ—¶åº
always @(posedge sys_clk) begin
    if(fft_ready && data_source_valid) begin
        data_real <= input_real;
        data_imag <= input_imag;
        data_valid <= 1'b1;
    end else begin
        data_valid <= 1'b0;
    end
end
```

#### ä¼˜åŒ–å»ºè®®

1. **ç²¾åº¦å¢å¼º**ï¼š
   - å¢åŠ ä¿æŠ¤ä½é˜²æ­¢æº¢å‡º
   - é‡‡ç”¨å—æµ®ç‚¹ç®—æ³•

2. **æ€§èƒ½æå‡**ï¼š
   - å¹¶è¡Œå¤šè¶å½¢å•å…ƒ
   - å¢åŠ æµæ°´çº¿çº§æ•°
   - ä½¿ç”¨åŒç¼“å†²åŒºè¿ç»­å¤„ç†

3. **èµ„æºä¼˜åŒ–**ï¼š
   - æ—‹è½¬å› å­å‹ç¼©å­˜å‚¨ï¼ˆåˆ©ç”¨å¯¹ç§°æ€§ï¼‰
   - æ—¶é—´å…±äº«å¤æ•°ä¹˜æ³•å™¨
   - ä½¿ç”¨åˆ†å¸ƒå¼RAM

4. **åŠŸèƒ½æ‰©å±•**ï¼š
   - æ·»åŠ ç¼©æ”¾æ§åˆ¶
   - æ”¯æŒå¯å˜ç‚¹æ•°
   - å¢åŠ å¾ªç¯å‰ç¼€å¤„ç†ï¼ˆç”¨äºOFDMï¼‰

æ­¤FFTå¤„ç†å™¨è®¾è®¡å¹³è¡¡äº†æ€§èƒ½ã€èµ„æºå’Œç²¾åº¦éœ€æ±‚ï¼Œé€‚ç”¨äºé€šä¿¡ç³»ç»Ÿã€éŸ³é¢‘å¤„ç†å’Œå®æ—¶ä¿¡å·å¤„ç†ç­‰åº”ç”¨åœºæ™¯ã€‚

### DeepSeek FFTä»£ç è§£é‡Š

#### FFTç®—æ³•å›é¡¾ï¼ˆåŸº2 DIT-FFTï¼‰

FFTç®—æ³•çš„æ ¸å¿ƒæ€æƒ³æ˜¯å°†Nç‚¹DFTåˆ†è§£ä¸ºå¤šä¸ªå°è§„æ¨¡DFTï¼Œåˆ©ç”¨æ—‹è½¬å› å­çš„å¯¹ç§°æ€§å’Œå‘¨æœŸæ€§å‡å°‘è®¡ç®—é‡ã€‚åŸº2æŒ‰æ—¶é—´æŠ½å–(DIT)ç®—æ³•æµç¨‹ï¼š

1. **ä½åè½¬é‡æ’**ï¼šè¾“å…¥åºåˆ—æŒ‰äºŒè¿›åˆ¶ä½åè½¬æ’åº
2. **å¤šçº§è¶å½¢è¿ç®—**ï¼šlogâ‚‚Nçº§è¿ç®—ï¼Œæ¯çº§N/2ä¸ªè¶å½¢è¿ç®—
3. **æ—‹è½¬å› å­ä¹˜æ³•**ï¼šè¶å½¢è¿ç®—çš„å‡æ³•è·¯å¾„ä¹˜ä»¥æ—‹è½¬å› å­
4. **è¾“å‡º**ï¼šå¾—åˆ°é¢‘åŸŸç»“æœï¼ˆè‡ªç„¶é¡ºåºï¼‰

#### æ¨¡å—åŠŸèƒ½è¯¦è§£

##### 1. ä½åè½¬é‡æ’æ¨¡å— (bit_reversal.v)

**ä½œç”¨**ï¼š
- è§£å†³DIT-FFTç®—æ³•çš„è¾“å…¥é¡ºåºè¦æ±‚
- å°†è‡ªç„¶é¡ºåºè¾“å…¥è½¬æ¢ä¸ºä½åè½¬é¡ºåº
- ä¸ºåç»­è¶å½¢è¿ç®—å‡†å¤‡æ•°æ®

**FFTåŸç†**ï¼š
åœ¨åŸº2 DIT-FFTä¸­ï¼Œæ¯ä¸€æ¬¡åˆ†è§£éƒ½å°†åºåˆ—æŒ‰å¥‡å¶åˆ†å¼€ï¼Œå¯¼è‡´æœ€ç»ˆè¾“å…¥åºåˆ—çš„ä¸‹æ ‡æ˜¯åŸåºåˆ—ä¸‹æ ‡çš„äºŒè¿›åˆ¶ä½åè½¬ã€‚ä¾‹å¦‚8ç‚¹FFTï¼š
```
åŸå§‹ç´¢å¼•ï¼š0(000), 1(001), 2(010), 3(011), 4(100), 5(101), 6(110), 7(111)
ä½åè½¬æ¢ï¼š0(000), 4(100), 2(010), 6(110), 1(001), 5(101), 3(011), 7(111)
```

**ä»£ç å®ç°å…³é”®**ï¼š
```verilog
// ä½åè½¬å‡½æ•°
function [LOGN-1:0] reverse_bits;
    input [LOGN-1:0] data;
    integer i;
    begin
        for(i = 0; i < LOGN; i = i+1)
            reverse_bits[i] = data[LOGN-1-i];
    end
endfunction

// åœ¨æ—¶é’Ÿé©±åŠ¨ä¸‹è®¡ç®—ä½åè½¬åœ°å€
always @(posedge clk) begin
    if(valid_in) begin
        rev_count = reverse_bits(count); // è®¡ç®—åè½¬åœ°å€
        addr <= rev_count; // è¾“å‡ºåè½¬åœ°å€
        count <= (count == N-1) ? 0 : count + 1;
    end
end
```

**è®¾è®¡ç‰¹ç‚¹**ï¼š
- æµæ°´çº¿å¤„ç†ï¼šæ¯ä¸ªæ—¶é’Ÿå‘¨æœŸå¤„ç†ä¸€ä¸ªæ ·æœ¬
- åŸä½è®¡ç®—ï¼šç›´æ¥è¾“å‡ºé‡æ’åçš„æ•°æ®æµ
- ä½å»¶è¿Ÿï¼šä»…éœ€1ä¸ªæ—¶é’Ÿå‘¨æœŸå®Œæˆåœ°å€è®¡ç®—

#### 2. è¶å½¢å¤„ç†å™¨ (butterfly_processor.v)

**ä½œç”¨**ï¼š
- æ‰§è¡ŒFFTæ ¸å¿ƒè®¡ç®—ï¼šè¶å½¢è¿ç®—
- å®ç°å¤šçº§æµæ°´çº¿å¤„ç†
- ç®¡ç†ä¸­é—´ç»“æœå­˜å‚¨

**FFTåŸç†**ï¼š
è¶å½¢è¿ç®—æ˜¯FFTçš„åŸºæœ¬è®¡ç®—å•å…ƒï¼š
```
A = a + b * W
B = a - b * W
```
ä½†åœ¨å®é™…ç¡¬ä»¶å®ç°ä¸­ï¼Œé€šå¸¸åˆ†è§£ä¸ºï¼š
1. åŠ æ³•è·¯å¾„ï¼šA = a + b
2. å‡æ³•è·¯å¾„ï¼šB = a - b (åç»­å†ä¹˜æ—‹è½¬å› å­)

**ä»£ç å®ç°å…³é”®**ï¼š
```verilog
// è¶å½¢è¿ç®—ä»»åŠ¡å®šä¹‰
task butterfly;
    input signed [DWIDTH-1:0] a_real, a_imag;
    input signed [DWIDTH-1:0] b_real, b_imag;
    output signed [DWIDTH-1:0] A_real, A_imag;
    output signed [DWIDTH-1:0] B_real, B_imag;
    begin
        A_real = a_real + b_real; // åŠ æ³•è·¯å¾„
        A_imag = a_imag + b_imag;
        B_real = a_real - b_real; // å‡æ³•è·¯å¾„
        B_imag = a_imag - b_imag;
    end
endtask

// å¤šçº§å¤„ç†æ§åˆ¶
always @(posedge clk) begin
    // è®¡ç®—æ•°æ®ç´¢å¼•
    group_size = 1 << (stage + 1);
    group = bf_count >> stage;
    offset = bf_count & ((1 << stage) - 1);
    idx1 = (group << (stage + 1)) | offset;
    idx2 = idx1 | (1 << stage);
    
    // æ‰§è¡Œè¶å½¢è¿ç®—
    butterfly(real_ram[idx1], imag_ram[idx1], 
             real_ram[idx2], imag_ram[idx2],
             A_real, A_imag, B_real, B_imag);
    
    // å­˜å‚¨ç»“æœ
    real_ram[idx1] <= A_real;
    imag_ram[idx1] <= A_imag;
    real_ram[idx2] <= B_real;
    imag_ram[idx2] <= B_imag;
end
```

**è®¾è®¡ç‰¹ç‚¹**ï¼š
- åŸä½è®¡ç®—ï¼šèŠ‚çœå­˜å‚¨èµ„æºï¼ˆä»…éœ€å•ç»„RAMï¼‰
- å¤šçº§æµæ°´ï¼šlogâ‚‚Nçº§å¤„ç†ï¼Œæ¯çº§N/2ä¸ªè¶å½¢è¿ç®—
- é«˜æ•ˆå­˜å‚¨è®¿é—®ï¼šé€šè¿‡åœ°å€ç”Ÿæˆå™¨ä¼˜åŒ–RAMè®¿é—®æ¨¡å¼
- å¯æ‰©å±•æ€§ï¼šé€šè¿‡stageè®¡æ•°å™¨æ§åˆ¶å¤„ç†çº§æ•°

#### 3. æ—‹è½¬å› å­ä¹˜æ³•å™¨ (twiddle_multiplier.v)

**ä½œç”¨**ï¼š
- å®Œæˆè¶å½¢è¿ç®—ä¸­çš„å¤æ•°ä¹˜æ³•
- æ”¯æŒFFT/IFFTæ¨¡å¼åˆ‡æ¢
- å¤„ç†å®šç‚¹æ•°ç²¾åº¦å’Œæº¢å‡º

**FFTåŸç†**ï¼š
æ—‹è½¬å› å­W_N^k = e^{-j2Ï€k/N} = cos(Î¸) - jsin(Î¸)ï¼Œå…¶ä¸­Î¸ = 2Ï€k/N
ä¹˜æ³•å…¬å¼ï¼š
```
(real_in + j*imag_in) * (tw_real + j*tw_imag) 
= (real_in*tw_real - imag_in*tw_imag) 
+ j*(real_in*tw_imag + imag_in*tw_real)
```

**ä»£ç å®ç°å…³é”®**ï¼š
```verilog
always @(posedge clk) begin
    if(valid_in) begin
        // éƒ¨åˆ†ç§¯è®¡ç®—
        prod_real_real = real_in * tw_real;
        prod_real_imag = real_in * tw_imag;
        prod_imag_real = imag_in * tw_real;
        prod_imag_imag = imag_in * tw_imag;
        
        // FFTæ¨¡å¼
        if(!ifft_mode) begin
            result_real = (prod_real_real - prod_imag_imag) >>> (TWIDDLE_WIDTH - 1);
            result_imag = (prod_real_imag + prod_imag_real) >>> (TWIDDLE_WIDTH - 1);
        end 
        // IFFTæ¨¡å¼ï¼ˆä½¿ç”¨å…±è½­ï¼‰
        else begin
            result_real = (prod_real_real + prod_imag_imag) >>> (TWIDDLE_WIDTH - 1);
            result_imag = (prod_imag_real - prod_real_imag) >>> (TWIDDLE_WIDTH - 1);
        end
    end
end
```

**è®¾è®¡ç‰¹ç‚¹**ï¼š
- å¹¶è¡Œè®¡ç®—ï¼šå››ä¸ªä¹˜æ³•å™¨åŒæ—¶å·¥ä½œ
- ç²¾åº¦å¤„ç†ï¼šç§»ä½æ“ä½œä¿æŒå®šç‚¹æ•°ç²¾åº¦
- æ¨¡å¼åˆ‡æ¢ï¼šFFT/IFFTé€šè¿‡å…±è½­æ“ä½œå®ç°
- æµæ°´çº¿è®¾è®¡ï¼šæ¯ä¸ªæ—¶é’Ÿå®Œæˆä¸€æ¬¡å¤æ•°ä¹˜æ³•

#### 4. æ§åˆ¶å•å…ƒ (fft_control.v)

**ä½œç”¨**ï¼š
- ç”Ÿæˆæ—‹è½¬å› å­åœ°å€
- ç®¡ç†FFTå¤„ç†æµç¨‹
- åè°ƒå„æ¨¡å—æ—¶åº
- æä¾›ç³»ç»ŸçŠ¶æ€ä¿¡å·

**FFTåŸç†**ï¼š
æ—‹è½¬å› å­åœ°å€è®¡ç®—ï¼š
ç¬¬sçº§ï¼ˆ0 â‰¤ s < logâ‚‚Nï¼‰çš„æ—‹è½¬å› å­ç´¢å¼•ä¸ºï¼š
k = (bf_count mod 2^s) * 2^{logâ‚‚N - s - 1}

ä¾‹å¦‚1024ç‚¹FFTï¼ˆlogâ‚‚N=10ï¼‰ï¼š
- ç¬¬0çº§ï¼šk = (bf_count mod 1) * 512 = 0
- ç¬¬1çº§ï¼šk = (bf_count mod 2) * 256
- ...
- ç¬¬9çº§ï¼šk = (bf_count mod 512) * 1

**ä»£ç å®ç°å…³é”®**ï¼š
```verilog
// æ—‹è½¬å› å­åœ°å€è®¡ç®—
wire [LOGN-1:0] twiddle_addr;
assign twiddle_addr = bf_count << (LOGN - stage - 1);

// çŠ¶æ€æœºæ§åˆ¶
always @(posedge clk) begin
    if(processing) begin
        // æ—‹è½¬å› å­æŸ¥æ‰¾
        tw_real <= twiddle_rom[twiddle_addr];
        tw_imag <= twiddle_rom[twiddle_addr+1];
        
        // æ›´æ–°è®¡æ•°å™¨
        if(bf_count == N/2 - 1) begin
            if(stage == LOGN - 1) 
                processing <= 0; // å¤„ç†å®Œæˆ
            else
                stage <= stage + 1; // ä¸‹ä¸€çº§
        end
    end
end
```

**è®¾è®¡ç‰¹ç‚¹**ï¼š
- æ—‹è½¬å› å­ROMï¼šé¢„è®¡ç®—å­˜å‚¨ï¼Œå‡å°‘å®æ—¶è®¡ç®—å¼€é”€
- é«˜æ•ˆåœ°å€ç”Ÿæˆï¼šä½¿ç”¨ç§»ä½è€Œéä¹˜æ³•
- çŠ¶æ€ç®¡ç†ï¼šæ¸…æ™°çš„å¤„ç†æµç¨‹æ§åˆ¶
- æ—¶åºåè°ƒï¼šç¡®ä¿æ•°æ®ä¸æ—‹è½¬å› å­åŒæ­¥

#### å®Œæ•´æ•°æ®æµåˆ†æ

ä»¥1024ç‚¹FFTä¸ºä¾‹ï¼ˆæµæ°´çº¿æ¨¡å¼ï¼‰ï¼š

1. **è¾“å…¥é˜¶æ®µï¼ˆ1024å‘¨æœŸï¼‰**
   - ä½åè½¬æ¨¡å—æ¥æ”¶è‡ªç„¶é¡ºåºè¾“å…¥
   - å®æ—¶è®¡ç®—ä½åè½¬åœ°å€
   - è¾“å‡ºé‡æ’åçš„æ•°æ®æµ

2. **è¶å½¢å¤„ç†é˜¶æ®µï¼ˆ10çº§Ã—512å‘¨æœŸï¼‰**
   - æ¯çº§å¤„ç†ï¼š
     * è¯»å–RAMä¸­çš„ä¸¤ä¸ªæ•°æ®
     * æ‰§è¡Œè¶å½¢è¿ç®—ï¼ˆåŠ æ³•å’Œå‡æ³•ï¼‰
     * ç»“æœå†™å›RAMï¼ˆåŸä½è®¡ç®—ï¼‰
   - æ§åˆ¶å•å…ƒæä¾›æ—‹è½¬å› å­åœ°å€
   - æ—‹è½¬å› å­ä¹˜æ³•å™¨å¤„ç†å‡æ³•è·¯å¾„

3. **è¾“å‡ºé˜¶æ®µï¼ˆ1024å‘¨æœŸï¼‰**
   - é¡ºåºè¯»å‡ºæœ€ç»ˆç»“æœ
   - å¿…è¦æ—¶è¿›è¡Œç¼©æ”¾ï¼ˆIFFTæ¨¡å¼ï¼‰
   - è¾“å‡ºè‡ªç„¶é¡ºåºçš„é¢‘åŸŸæ•°æ®

**æ€§èƒ½ç‰¹ç‚¹**ï¼š
- æ€»å»¶è¿Ÿï¼š1024ï¼ˆè¾“å…¥ï¼‰ + 10Ã—512ï¼ˆå¤„ç†ï¼‰ + 1024ï¼ˆè¾“å‡ºï¼‰ = 7168å‘¨æœŸ
- ååé‡ï¼šæ¯1024å‘¨æœŸå¤„ç†ä¸€å¸§
- æµæ°´çº¿ä¼˜åŒ–ï¼šå¯è®¾è®¡ä¸ºè¿ç»­å¤„ç†ï¼Œæ¯å¸§é—´éš”1024å‘¨æœŸ

#### è®¾è®¡ä¼˜åŒ–ç­–ç•¥

1. **å­˜å‚¨ä¼˜åŒ–**
   - ä½¿ç”¨åŒç«¯å£RAMï¼šåŒæ—¶è¯»å†™æé«˜ååé‡
   - æ—‹è½¬å› å­å‹ç¼©ï¼šåˆ©ç”¨å¯¹ç§°æ€§ï¼ˆW^{k+N/2} = -W^kï¼‰
   - å—æµ®ç‚¹ï¼šåŠ¨æ€ç¼©æ”¾å‡å°‘ä½å®½

2. **è®¡ç®—ä¼˜åŒ–**
   - å¤æ•°ä¹˜æ³•å™¨å¤ç”¨ï¼šæ—¶é—´å…±äº«ç¡¬ä»¶èµ„æº
   - å¹¶è¡Œè¶å½¢å•å…ƒï¼šå¤šå¤„ç†å•å…ƒåŠ é€Ÿ
   - æµæ°´çº¿é‡å®šæ—¶ï¼šå¹³è¡¡å„çº§å»¶è¿Ÿ

3. **ç³»ç»Ÿé›†æˆ**
   - ç›´æ¥å†…å­˜è®¿é—®ï¼ˆDMAï¼‰ï¼šé«˜æ•ˆæ•°æ®æ¬è¿
   - å¯é…ç½®ç‚¹æ•°ï¼šæ”¯æŒä¸åŒè§„æ¨¡FFT
   - è‡ªåŠ¨ç¼©æ”¾æ§åˆ¶ï¼šé˜²æ­¢æº¢å‡º

4. **ç²¾åº¦å¢å¼º**
   - ä¿æŠ¤ä½ï¼šå¢åŠ å†…éƒ¨è®¡ç®—ä½å®½
   - èˆå…¥æ§åˆ¶ï¼šå¯é…ç½®èˆå…¥æ¨¡å¼
   - è¯¯å·®è¡¥å¿ï¼šæ—‹è½¬å› å­è¯¯å·®æ ¡æ­£

é€šè¿‡è°ƒæ•´å‚æ•°ï¼ˆç‚¹æ•°ã€ä½å®½ã€æµæ°´çº¿çº§æ•°ï¼‰ï¼Œå¯åœ¨æ€§èƒ½ã€èµ„æºå’ŒåŠŸè€—ä¹‹é—´å–å¾—å¹³è¡¡ï¼Œæ»¡è¶³ä¸åŒåº”ç”¨éœ€æ±‚ã€‚

è¿™ä¸ªè®¾è®¡å®Œæ•´å®ç°äº†åŸº2 DIT-FFTç®—æ³•ï¼Œé€šè¿‡æ¨¡å—åŒ–è®¾è®¡å¹³è¡¡äº†æ€§èƒ½ä¸èµ„æºæ¶ˆè€—ï¼Œæ˜¯æ•°å­—ä¿¡å·å¤„ç†ç³»ç»Ÿçš„æ ¸å¿ƒç»„ä»¶ã€‚

### ä¸ªäººç†è§£ TODO

[7.5 Verilog FFT è®¾è®¡ | èœé¸Ÿæ•™ç¨‹](https://www.runoob.com/w3cnote/verilog-fft.html)

## ä»¥å¤ªç½‘é—®é¢˜æ•´ç†

### ä»¥å¤ªç½‘æ•°æ®å¸§æ ¼å¼

ä¸åŒçš„åè®®å±‚å¯¹æ•°æ®åŒ…æœ‰ä¸åŒçš„ç§°è°“ï¼Œåœ¨ä¼ è¾“å±‚å«åšæ®µï¼ˆsegmentï¼‰ï¼Œåœ¨ç½‘ç»œå±‚ä¸»æ•™åº§æ•°æ®åŒ…ï¼ˆdatagramï¼‰,åœ¨é“¾è·¯å±‚å«åšå¸§ï¼ˆframeï¼‰ã€‚æ•°æ®å°è£…ç§°å¸§åå‘åˆ°ä¼ è¾“ä»‹è´¨ä¸Šï¼Œåˆ°è¾¾ç›®çš„ä¸»æœºåæ¯å±‚åè®®å†å‰¥æ‰ç›¸åº”çš„é¦–éƒ¨ï¼Œæœ€åå°†åº”ç”¨å±‚æ•°æ®äº¤ç»™åº”ç”¨ç¨‹åºå¤„ç†ã€‚

FCSæ ¡éªŒä½¿ç”¨CRCæ ¡éªŒçš„æ–¹å¼è¿›è¡Œè®¡ç®—ã€‚

![img](https://img2023.cnblogs.com/blog/1727351/202308/1727351-20230807094256282-968267180.png)

![Enet007](https://doc.embedfire.com/fpga/altera/ep4ce10_pro/zh/latest/_images/Enet007.png)

### æ¨¡å—å®ç°æ€è·¯

ä½¿ç”¨Verilogå®ç°åƒå…†ä»¥å¤ªç½‘ï¼ˆ1 Gbpsï¼‰æ˜¯ä¸€ä¸ªå¤æ‚çš„ä»»åŠ¡ï¼Œé€šå¸¸æ¶‰åŠä¸ç‰©ç†å±‚èŠ¯ç‰‡ï¼ˆPHYï¼‰çš„ååŒå·¥ä½œï¼Œå¹¶éœ€è¦æ·±å…¥ç†è§£ä»¥å¤ªç½‘åè®®ï¼ˆå°¤å…¶æ˜¯IEEE 802.3æ ‡å‡†ï¼‰å’Œæ•°å­—é€»è¾‘è®¾è®¡ã€‚ä»¥ä¸‹æ˜¯å®ç°çš„æ ¸å¿ƒæ€è·¯ã€å…³é”®æ¨¡å—å’Œæ³¨æ„äº‹é¡¹ï¼š

#### **æ ¸å¿ƒæ€è·¯ï¼š**

1.  **åˆ†å±‚å®ç°ï¼š**
    *   **MAC (Media Access Control) å­å±‚ (Verilog æ ¸å¿ƒ)ï¼š** è¿™æ˜¯ä½ åœ¨FPGA/ASICä¸­ç”¨Verilogå®ç°çš„ä¸»è¦éƒ¨åˆ†ã€‚è´Ÿè´£å¸§çš„ç»„è£…/è§£æã€åœ°å€è¯†åˆ«ã€é”™è¯¯æ£€æµ‹ï¼ˆCRCï¼‰ã€æµé‡æ§åˆ¶ï¼ˆå¯é€‰ï¼‰ã€ä¸ä¸Šå±‚ï¼ˆå¦‚CPUæˆ–DMAæ§åˆ¶å™¨ï¼‰çš„æ¥å£ã€‚
    *   **PHY (Physical Layer) èŠ¯ç‰‡ (å¤–éƒ¨å™¨ä»¶)ï¼š** è´Ÿè´£å®é™…çš„ä¿¡å·è°ƒåˆ¶è§£è°ƒã€çº¿è·¯ç¼–ç ï¼ˆå¦‚8B/10B for SGMIIï¼‰ã€æ—¶é’Ÿæ¢å¤ã€ç‰©ç†ä»‹è´¨è¿æ¥ï¼ˆRJ45/SFPç­‰ï¼‰ã€‚FPGAé€šè¿‡æ ‡å‡†æ¥å£ï¼ˆå¦‚GMII, RGMII, SGMIIï¼‰ä¸PHYèŠ¯ç‰‡è¿æ¥ã€‚**ä½ é€šå¸¸ä¸éœ€è¦ç”¨Verilogå®ç°PHYåŠŸèƒ½ã€‚**

2.  **æ¥å£é€‰æ‹©ï¼š** FPGAä¸PHYä¹‹é—´çš„æ¥å£æ˜¯å…³é”®ï¼š
    *   **GMII (Gigabit Media Independent Interface)ï¼š** æ ‡å‡†æ¥å£ï¼Œ8ä½æ•°æ®ä½å®½ï¼Œ125 MHzæ—¶é’Ÿã€‚æ•°æ®é€Ÿç‡ = 8 bits * 125 MHz = 1000 Mbpsã€‚æ—¶é’Ÿç”±PHYæä¾›ã€‚
    *   **RGMII (Reduced GMII)ï¼š** æ›´å¸¸ç”¨çš„æ¥å£ï¼Œå‡å°‘å¼•è„šæ•°ã€‚4ä½æ•°æ®ä½å®½ï¼ŒåŒæ²¿é‡‡æ ·ï¼ˆDDRï¼‰ï¼Œ125 MHzæ—¶é’Ÿï¼ˆä¸Šå‡æ²¿å’Œä¸‹é™æ²¿éƒ½é‡‡æ ·ï¼‰ã€‚æ•°æ®é€Ÿç‡ = 4 bits * 2 (DDR) * 125 MHz = 1000 Mbpsã€‚éœ€è¦DDRè¾“å…¥/è¾“å‡ºå¯„å­˜å™¨ï¼ˆIDDR/ODDRï¼‰ã€‚
    *   **SGMII (Serial GMII)ï¼š** ä¸²è¡Œæ¥å£ï¼Œé€šå¸¸é€šè¿‡FPGAçš„Gigabit Transceiver (å¦‚Xilinxçš„GTX/GTH/GTY æˆ– Intelçš„Transceiver) å®ç°ã€‚é€Ÿç‡æ˜¯1.25 Gbpsï¼ˆåŒ…å«8B/10Bç¼–ç å¼€é”€ï¼‰ã€‚æ›´é«˜é€Ÿç‡ï¼ˆ10G+ï¼‰çš„åŸºç¡€ã€‚

#### **Verilog å®ç°æ ¸å¿ƒæ¨¡å— (MAC å±‚)ï¼š**

1.  **é¡¶å±‚æ¨¡å— (Ethernet_MAC_Top):**
    *   å®ä¾‹åŒ–å‘é€æ¨¡å— (`tx_path`)ã€æ¥æ”¶æ¨¡å— (`rx_path`)ã€æ—¶é’Ÿç®¡ç†æ¨¡å—ï¼ˆå¦‚éœ€è¦ï¼‰ã€PHYæ¥å£æ¨¡å—ï¼ˆå¤„ç†GMII/RGMII/SGMIOé€»è¾‘ï¼‰ã€æ§åˆ¶/çŠ¶æ€å¯„å­˜å™¨ï¼ˆCSRï¼‰æ¨¡å—ï¼ˆå¯é€‰ï¼Œç”¨äºé…ç½®å’ŒçŠ¶æ€ç›‘æ§ï¼‰ã€‚
    *   æä¾›ä¸ä¸Šå±‚é€»è¾‘ï¼ˆå¦‚CPUæˆ–æ•°æ®å¼•æ“ï¼‰çš„æ¥å£ï¼ˆå¦‚AXI-Stream, Avalon-ST, FIFOæ¥å£ï¼‰ã€‚

2.  **å‘é€è·¯å¾„ (tx_path):**
    *   **ç”¨æˆ·æ¥å£ (å¦‚ AXIS Slave)ï¼š** æ¥æ”¶æ¥è‡ªä¸Šå±‚çš„æ•°æ®åŒ…ï¼ˆç›®çš„MACã€æºMACã€ç±»å‹/é•¿åº¦ã€æœ‰æ•ˆè½½è·ï¼‰ã€‚å¤„ç†èƒŒå‹ï¼ˆBackpressureï¼‰ã€‚
    *   **å¸§ç»„è£… (Frame Assembly)ï¼š**
        *   æ·»åŠ  **å‰å¯¼ç  (Preamble)** å’Œ **å¸§èµ·å§‹å®šç•Œç¬¦ (SFD)**ï¼šé€šå¸¸æ˜¯å›ºå®šçš„ `8'h55 8'h55 8'h55 8'h55 8'h55 8'h55 8'h55 8'hd5`ã€‚
        *   æ·»åŠ  **ç›®çš„MACåœ°å€ (6å­—èŠ‚)** å’Œ **æºMACåœ°å€ (6å­—èŠ‚)**ã€‚
        *   æ·»åŠ  **é•¿åº¦/ç±»å‹å­—æ®µ (2å­—èŠ‚)**ã€‚
        *   æ·»åŠ  **æ•°æ®/æœ‰æ•ˆè½½è· (46-1500å­—èŠ‚)**ï¼šå¦‚æœä¸Šå±‚æ•°æ®ä¸è¶³46å­—èŠ‚ï¼Œéœ€è¦æ·»åŠ  **å¡«å…… (Padding)** åˆ°46å­—èŠ‚ã€‚
        *   è®¡ç®—å¹¶æ·»åŠ  **å¸§æ ¡éªŒåºåˆ— (FCS / CRC32)**ï¼šå¯¹æ•´ä¸ªå¸§ï¼ˆä»ç›®çš„MACåˆ°å¡«å……ç»“æŸï¼‰è®¡ç®—CRC32ï¼ˆå¤šé¡¹å¼ `0x04C11DB7`ï¼Œåˆå§‹å€¼ `0xFFFFFFFF`ï¼Œè¾“å…¥è¾“å‡ºéœ€åè½¬ï¼‰ã€‚å¯ä»¥ä½¿ç”¨æŸ¥æ‰¾è¡¨ï¼ˆLUTï¼‰æˆ–çº¿æ€§åé¦ˆç§»ä½å¯„å­˜å™¨ï¼ˆLFSRï¼‰åœ¨æµæ°´çº¿ä¸Šå®æ—¶è®¡ç®—ã€‚
    *   **IFG (Inter-Frame Gap) æ§åˆ¶ï¼š** åœ¨å¸§ä¹‹é—´æ’å…¥æœ€å°12å­—èŠ‚ï¼ˆ96 bit timesï¼‰çš„ç©ºé—²æ—¶é—´ã€‚
    *   **PHY æ¥å£é€»è¾‘ (å¦‚ GMII_TX)ï¼š**
        *   å°†ç»„è£…å¥½çš„å¸§æ•°æ®ï¼ˆåŒ…æ‹¬æ§åˆ¶ä¿¡å·å¦‚ `tx_en`ï¼‰æŒ‰ç…§GMII/RGMIIæ—¶åºè¦æ±‚è¾“å‡ºã€‚
        *   å¯¹äºRGMIIï¼Œéœ€è¦ä½¿ç”¨ `ODDR` åŸè¯­å°†4ä½æ•°æ®åœ¨125MHzæ—¶é’Ÿçš„åŒè¾¹æ²¿è¾“å‡ºï¼Œå¹¶ç”Ÿæˆ `tx_ctl` ä¿¡å·ï¼ˆ`tx_en` XOR `tx_er`ï¼‰ã€‚
        *   å¤„ç†PHYçš„æµæ§ä¿¡å·ï¼ˆå¦‚ `pause`ï¼Œå¦‚æœæ”¯æŒï¼‰ã€‚

3.  **æ¥æ”¶è·¯å¾„ (rx_path):**
    *   **PHY æ¥å£é€»è¾‘ (å¦‚ GMII_RX)ï¼š**
        *   æŒ‰ç…§GMII/RGMIIæ—¶åºè¦æ±‚æ¥æ”¶æ¥è‡ªPHYçš„æ•°æ®å’Œæ§åˆ¶ä¿¡å·ï¼ˆ`rx_dv`, `rx_er`ï¼‰ã€‚
        *   å¯¹äºRGMIIï¼Œéœ€è¦ä½¿ç”¨ `IDDR` åŸè¯­åœ¨125MHzæ—¶é’Ÿçš„åŒè¾¹æ²¿é‡‡æ ·4ä½æ•°æ®å’Œ `rx_ctl` ä¿¡å·ï¼Œå¹¶è§£å‡º `rx_dv` å’Œ `rx_er`ã€‚éœ€è¦å¤„ç†æ—¶é’Ÿ/æ•°æ®åç§»ï¼ˆSkewï¼‰ã€‚
    *   **å¸§åŒæ­¥ä¸å®šç•Œï¼š**
        *   æ£€æµ‹ **å‰å¯¼ç ** å’Œ **SFD** (`8'hd5`) æ¥ç¡®å®šå¸§çš„å¼€å§‹ã€‚ä¸¢å¼ƒå‰å¯¼ç ã€‚
    *   **å¸§è§£æ (Frame Parsing)ï¼š**
        *   æå– **ç›®çš„MACåœ°å€ (6å­—èŠ‚)**ã€‚
        *   æå– **æºMACåœ°å€ (6å­—èŠ‚)**ã€‚
        *   æå– **é•¿åº¦/ç±»å‹å­—æ®µ (2å­—èŠ‚)**ã€‚
        *   æ ¹æ®é•¿åº¦/ç±»å‹å­—æ®µç¡®å®š **æ•°æ®/æœ‰æ•ˆè½½è·** çš„é•¿åº¦ã€‚
        *   æ¥æ”¶å¹¶å­˜å‚¨ **æ•°æ®/æœ‰æ•ˆè½½è·**ã€‚
        *   æ¥æ”¶ **å¸§æ ¡éªŒåºåˆ— (FCS / CRC32) (4å­—èŠ‚)**ã€‚
    *   **CRC æ ¡éªŒ (Error Detection)ï¼š**
        *   å¯¹æ¥æ”¶åˆ°çš„å¸§ï¼ˆä»ç›®çš„MACåˆ°FCSä¹‹å‰çš„æœ€åä¸€ä¸ªå­—èŠ‚ï¼‰å®æ—¶è®¡ç®—CRC32ï¼ˆä½¿ç”¨ä¸å‘é€ç«¯ç›¸åŒçš„ç®—æ³•å’Œå¤šé¡¹å¼ï¼‰ã€‚
        *   å°†è®¡ç®—å¾—åˆ°çš„CRC32å€¼ä¸æ¥æ”¶åˆ°çš„FCSå€¼è¿›è¡Œæ¯”è¾ƒã€‚
        *   å¦‚æœCRCé”™è¯¯æˆ–æ£€æµ‹åˆ° `rx_er` ä¿¡å·ï¼Œåˆ™æ ‡è®°è¯¥å¸§ä¸ºæ— æ•ˆã€‚
    *   **å¸§è¿‡æ»¤ (Frame Filtering - å¯é€‰ä½†æ¨è)ï¼š**
        *   æ£€æŸ¥ç›®çš„MACåœ°å€ï¼šæ˜¯å¦åŒ¹é…æœ¬æœºMACåœ°å€ã€å¹¿æ’­åœ°å€(`FF:FF:FF:FF:FF:FF`)æˆ–æœ¬æœºå·²åŠ å…¥çš„ç»„æ’­åœ°å€ï¼Ÿä¸åŒ¹é…çš„å¸§å¯ä»¥ä¸¢å¼ƒï¼ˆèŠ‚çœä¸Šå±‚å¸¦å®½ï¼‰ã€‚
    *   **ç”¨æˆ·æ¥å£ (å¦‚ AXIS Master)ï¼š** å°†è§£æåçš„æœ‰æ•ˆå¸§ï¼ˆç›®çš„MACã€æºMACã€ç±»å‹/é•¿åº¦ã€æœ‰æ•ˆè½½è·ã€å¸§çŠ¶æ€ - æœ‰æ•ˆ/é”™è¯¯ï¼‰å‘é€ç»™ä¸Šå±‚é€»è¾‘ã€‚éœ€è¦å¤„ç†ä¸Šå±‚èƒŒå‹ã€‚

4.  **æ§åˆ¶/çŠ¶æ€å¯„å­˜å™¨ (CSR - Control and Status Registers) æ¨¡å— (å¯é€‰ä½†å®ç”¨):**
    *   æä¾›è½¯ä»¶ï¼ˆCPUï¼‰å¯è®¿é—®çš„å¯„å­˜å™¨ï¼Œç”¨äºï¼š
        *   é…ç½®ï¼šæœ¬æœºMACåœ°å€ã€ä½¿èƒ½å‘é€/æ¥æ”¶ã€è®¾ç½®æµæ§å‚æ•°ã€ä½¿èƒ½æ··æ‚æ¨¡å¼ï¼ˆæ¥æ”¶æ‰€æœ‰å¸§ï¼‰ç­‰ã€‚
        *   çŠ¶æ€ï¼šå‘é€/æ¥æ”¶çŠ¶æ€ã€é”™è¯¯è®¡æ•°å™¨ï¼ˆCRCé”™è¯¯ã€å¯¹é½é”™è¯¯ã€FIFOæº¢å‡ºç­‰ï¼‰ã€é“¾è·¯çŠ¶æ€ï¼ˆé€šå¸¸ä»PHYè¯»å–ï¼‰ã€‚
    *   é€šå¸¸é€šè¿‡ç®€å•çš„æ€»çº¿æ¥å£ï¼ˆå¦‚APB, AXI-Liteï¼‰æˆ–ç›´æ¥å¯„å­˜å™¨è®¿é—®å®ç°ã€‚

5.  **FIFOs/Buffers:**
    *   **TX FIFO:** ä½äºç”¨æˆ·æ¥å£å’Œå¸§ç»„è£…é€»è¾‘ä¹‹é—´ï¼Œç”¨äºç¼“å†²å¾…å‘é€çš„æ•°æ®åŒ…ï¼Œå¸æ”¶ä¸Šå±‚æ•°æ®çªå‘ã€‚
    *   **RX FIFO:** ä½äºå¸§è§£æé€»è¾‘å’Œç”¨æˆ·æ¥å£ä¹‹é—´ï¼Œç”¨äºç¼“å†²æ¥æ”¶åˆ°çš„æœ‰æ•ˆå¸§ï¼Œå¸æ”¶ä¸Šå±‚å¤„ç†å»¶è¿Ÿã€‚
    *   é€‰æ‹©åˆé€‚çš„FIFOæ·±åº¦å¯¹æ€§èƒ½å’Œé¿å…æº¢å‡ºè‡³å…³é‡è¦ã€‚è€ƒè™‘æœ€å¤§å¸§å¤§å°ï¼ˆ~1522å­—èŠ‚ + å‰å¯¼/SFDï¼‰å’Œé“¾è·¯é€Ÿç‡ã€‚

#### **å…³é”®è€ƒè™‘å› ç´ ä¸éš¾ç‚¹ï¼š**

1.  **æ—¶åºä¸æ—¶é’Ÿï¼š**
    *   **125 MHz æ—¶é’ŸåŸŸï¼š** GMII/RGMIIå·¥ä½œåœ¨125MHzã€‚ç¡®ä¿ä½ çš„é€»è¾‘æ»¡è¶³è¯¥é¢‘ç‡ä¸‹çš„æ—¶åºæ”¶æ•›ã€‚ä½¿ç”¨æµæ°´çº¿è®¾è®¡ã€‚
    *   **è·¨æ—¶é’ŸåŸŸ (CDC)ï¼š** ç”¨æˆ·æ¥å£æ—¶é’Ÿ (`user_clk`) é€šå¸¸ä¸125MHz (`eth_clk`) ä¸åŒã€‚MACåœ°å€é…ç½®ã€çŠ¶æ€è¯»å–ã€æ•°æ®åŒ…ä¼ é€’éƒ½éœ€è¦è¿›è¡Œå¯é çš„CDCå¤„ç†ï¼ˆFIFOã€æ¡æ‰‹ã€è„‰å†²åŒæ­¥å™¨ï¼‰ã€‚
    *   **RGMII æ—¶é’Ÿ/æ•°æ®åç§»ï¼š** RGMIIæ¥å£éœ€è¦ä»”ç»†å¤„ç†æ—¶é’Ÿå’Œæ•°æ®/æ§åˆ¶ä¿¡å·ä¹‹é—´çš„PCBèµ°çº¿å»¶è¿ŸåŒ¹é…ã€‚FPGAå†…éƒ¨çš„IDDR/ODDRå’ŒIOçº¦æŸï¼ˆå¦‚ `set_input_delay`/`set_output_delay`ï¼‰å¿…é¡»æ­£ç¡®è®¾ç½®ã€‚

2.  **CRC32 å®ç°ï¼š**
    *   éœ€è¦åœ¨å‘é€å’Œæ¥æ”¶è·¯å¾„ä¸Šé«˜æ•ˆã€ä½å»¶è¿Ÿåœ°å®æ—¶è®¡ç®—CRC32ã€‚LFSRæ˜¯æœ€å¸¸ç”¨çš„æ–¹æ³•ã€‚æ³¨æ„ä½åºï¼ˆLSB first vs MSB firstï¼‰å’Œå¤šé¡¹å¼çº¦å®šï¼ˆIEEE 802.3è¦æ±‚ç‰¹å®šå½¢å¼ï¼‰ã€‚ä¼˜åŒ–å®ç°ä»¥åŒ¹é…125MHzçš„ååé‡ã€‚

3.  **èµ„æºæ¶ˆè€—ï¼š**
    *   FIFOï¼ˆç‰¹åˆ«æ˜¯ç”¨äºå­˜å‚¨å®Œæ•´å¸§çš„FIFOï¼‰ä¼šæ¶ˆè€—å¤§é‡Block RAM (BRAM)ã€‚
    *   CRC32è®¡ç®—é€»è¾‘ã€‚
    *   çŠ¶æ€æœºå’Œæ§åˆ¶é€»è¾‘ã€‚
    *   ç¡®ä¿è®¾è®¡åœ¨ç›®æ ‡FPGAå™¨ä»¶çš„èµ„æºèŒƒå›´å†…ã€‚

4.  **PHY åˆå§‹åŒ–å’Œç®¡ç†ï¼š**
    *   PHYèŠ¯ç‰‡é€šå¸¸éœ€è¦é€šè¿‡ **MDIO (Management Data Input/Output)** / **MIIM (MII Management)** æ¥å£è¿›è¡Œé…ç½®ï¼ˆå¤ä½ã€è®¾ç½®å·¥ä½œæ¨¡å¼ã€è‡ªåå•†ã€è¯»å–é“¾è·¯çŠ¶æ€å’Œè¯Šæ–­ä¿¡æ¯ï¼‰ã€‚
    *   éœ€è¦åœ¨Verilogä¸­å®ç°ä¸€ä¸ªç®€å•çš„MDIO Masteræ§åˆ¶å™¨ï¼ˆçŠ¶æ€æœºï¼‰ã€‚

5.  **éªŒè¯ï¼š**
    *   **ä»¿çœŸï¼š** ä½¿ç”¨SystemVerilog/UVMæˆ–ç±»ä¼¼æ–¹æ³•æ­å»ºå¼ºå¤§çš„æµ‹è¯•å¹³å°ï¼ˆTestbenchï¼‰ã€‚æµ‹è¯•ç”¨ä¾‹åº”è¦†ç›–ï¼šå„ç§é•¿åº¦å¸§ï¼ˆæœ€å°46Bï¼Œæœ€å¤§1522Bï¼‰ã€é”™è¯¯å¸§ï¼ˆCRCé”™ã€çŸ­å¸§ï¼‰ã€å¹¿æ’­/ç»„æ’­/å•æ’­å¸§ã€èƒŒå‹æƒ…å†µã€IFGã€æµæ§ï¼ˆpauseå¸§ï¼‰ç­‰ã€‚
    *   **å›ç¯æµ‹è¯•ï¼š**
        *   **å†…éƒ¨å›ç¯ (Loopback)ï¼š** å°†MACçš„TXç›´æ¥è¿æ¥åˆ°MACçš„RXï¼ˆåœ¨FPGAå†…éƒ¨ï¼‰ï¼Œç»•è¿‡PHYã€‚éªŒè¯åŸºæœ¬åŠŸèƒ½ã€‚
        *   **å¤–éƒ¨å›ç¯ (Loopback)ï¼š** é€šè¿‡ç½‘çº¿è¿æ¥FPGAæ¿è½½PHYå’Œè‡ªå·±çš„ç«¯å£ï¼Œæˆ–è¿æ¥åˆ°å¦ä¸€ä¸ªè®¾å¤‡/æµ‹è¯•ä»ªã€‚éœ€è¦PHYæ”¯æŒå›ç¯æ¨¡å¼ã€‚
    *   **ä½¿ç”¨ç½‘ç»œæµ‹è¯•ä»ªï¼š** Ixia, Spirent, æˆ–å¼€æºå·¥å…·å¦‚ `scapy`/`tcpreplay` ç”Ÿæˆæµé‡ï¼Œä½¿ç”¨Wiresharkæ•è·åˆ†æã€‚

#### **å¼€å‘æµç¨‹å»ºè®®ï¼š**

1.  **æ˜ç¡®éœ€æ±‚ï¼š** æ¥å£ç±»å‹ï¼ˆRGMIIæœ€å¸¸è§ï¼‰ï¼Ÿéœ€è¦å“ªäº›åŠŸèƒ½ï¼ˆåŸºæœ¬æ”¶å‘ã€æµæ§ã€VLANã€æ—¶é—´æˆ³ç­‰ï¼‰ï¼Ÿç›®æ ‡FPGAå¹³å°ï¼Ÿ
2.  **é€‰æ‹©å‚è€ƒï¼š** ç ”ç©¶Xilinxçš„Tri-Mode Ethernet MAC (TEMAC) / AXI Ethernet Subsystem æˆ– Intel (Altera) çš„LL Ethernet MAC IPæ ¸çš„æ–‡æ¡£ï¼ˆå³ä½¿ä½ ä¸ç”¨å®ƒä»¬ï¼‰ã€‚å¼€æºé¡¹ç›®ï¼ˆå¦‚Verilog Ethernetï¼‰ä¹Ÿæ˜¯å¾ˆå¥½çš„å­¦ä¹ èµ„æºã€‚
3.  **æ¨¡å—åŒ–è®¾è®¡ï¼š** æ¸…æ™°åˆ’åˆ†å‘é€è·¯å¾„ã€æ¥æ”¶è·¯å¾„ã€æ¥å£é€»è¾‘ã€æ§åˆ¶é€»è¾‘ã€FIFOã€‚
4.  **è‡ªåº•å‘ä¸Šæˆ–è‡ªé¡¶å‘ä¸‹å®ç°ï¼š** ä»ä¸€ä¸ªå…³é”®å°æ¨¡å—ï¼ˆå¦‚CRC32è®¡ç®—å™¨ï¼‰å¼€å§‹éªŒè¯ï¼Œæˆ–è€…å…ˆæ­å»ºå¥½é¡¶å±‚ç»“æ„å’Œæ¥å£ã€‚
5.  **ä»¿çœŸä¼˜å…ˆï¼š** åœ¨RTLçº§è¿›è¡Œå½»åº•ä»¿çœŸï¼Œè¦†ç›–æ‰€æœ‰å…³é”®åœºæ™¯å’Œè¾¹ç•Œæ¡ä»¶ã€‚
6.  **çº¦æŸä¸ç»¼åˆï¼š** ç¼–å†™ç²¾ç¡®çš„æ—¶åºçº¦æŸï¼ˆ`.xdc` æˆ– `.sdc`ï¼‰ï¼Œç‰¹åˆ«æ˜¯é’ˆå¯¹RGMIIæ¥å£ã€‚è¿è¡Œç»¼åˆå’Œå¸ƒå±€å¸ƒçº¿ï¼Œè§£å†³æ—¶åºè¿ä¾‹ã€‚
7.  **æ¿çº§æµ‹è¯•ï¼š** ä¸‹è½½åˆ°FPGAå¼€å‘æ¿ï¼Œè¿æ¥PHYå’Œç½‘ç»œã€‚ä»ç®€å•çš„å›ç¯æµ‹è¯•å¼€å§‹ï¼Œé€æ­¥è¿›è¡Œå®é™…ç½‘ç»œé€šä¿¡æµ‹è¯•ã€‚ä½¿ç”¨ç¤ºæ³¢å™¨/é€»è¾‘åˆ†æä»ªï¼ˆç‰¹åˆ«æ˜¯å¯¹RGMIIä¿¡å·ï¼‰å’Œè½¯ä»¶æŠ“åŒ…å·¥å…·ï¼ˆWiresharkï¼‰è¿›è¡Œè°ƒè¯•ã€‚

### ä½¿ç”¨RGMIIè¿›è¡Œåƒå…†ä»¥å¤ªç½‘ä¼ è¾“æ—¶çš„åŒè¾¹æ²¿é‡‡æ ·è®¾è®¡è¦ç‚¹

åœ¨Verilogä¸­å®ç°åŒè¾¹æ²¿é‡‡æ ·ï¼ˆå³åœ¨æ—¶é’Ÿçš„ä¸Šå‡æ²¿å’Œä¸‹é™æ²¿éƒ½é‡‡æ ·æ•°æ®ï¼‰æ—¶ï¼Œéœ€è¦ç‰¹åˆ«æ³¨æ„ä»¥ä¸‹å…³é”®é—®é¢˜ï¼š

---

#### **1. ç»¼åˆå¯è¡Œæ€§**
- **æ ‡å‡†è§¦å‘å™¨é™åˆ¶**ï¼šFPGA/ASICä¸­çš„ç‰©ç†è§¦å‘å™¨é€šå¸¸åªæ”¯æŒ**å•ä¸€æ—¶é’Ÿè¾¹æ²¿**ï¼ˆä¸Šå‡æ²¿æˆ–ä¸‹é™æ²¿ï¼‰ã€‚ç›´æ¥åœ¨åŒä¸€ä¸ª`always`å—ä¸­ä½¿ç”¨`@(posedge clk or negedge clk)`ä¼šå¯¼è‡´ç»¼åˆé”™è¯¯ã€‚
- **è§£å†³æ–¹æ¡ˆ**ï¼š
  - ä½¿ç”¨**ä¸¤ä¸ªç‹¬ç«‹çš„alwayså—**ï¼ˆä¸€ä¸ªç”¨`posedge`ï¼Œä¸€ä¸ªç”¨`negedge`ï¼‰ã€‚
  - è°ƒç”¨FPGAå‚å•†æä¾›çš„**ä¸“ç”¨DDRåŸè¯­**ï¼ˆå¦‚Xilinxçš„`IDDR`æˆ–Intelçš„`DDIO`ï¼‰ã€‚

---

#### **2. æ—¶åºçº¦æŸ**
- **åŒå€æ•°æ®é€Ÿç‡è¦æ±‚**ï¼šæ•°æ®å¿…é¡»åœ¨**åŠä¸ªæ—¶é’Ÿå‘¨æœŸ**å†…æ»¡è¶³å»ºç«‹æ—¶é—´ï¼ˆSetup Timeï¼‰å’Œä¿æŒæ—¶é—´ï¼ˆHold Timeï¼‰ã€‚
  ```verilog
  always @(posedge clk) begin  // ä¸Šå‡æ²¿é‡‡æ ·
      data_rise <= din;
  end
  
  always @(negedge clk) begin  // ä¸‹é™æ²¿é‡‡æ ·
      data_fall <= din;
  end
  ```
- **çº¦æŸæŒ‘æˆ˜**ï¼šéœ€å¯¹æ—¶é’Ÿçš„**ä¸¤ä¸ªè¾¹æ²¿**åˆ†åˆ«çº¦æŸï¼Œå·¥å…·å¯èƒ½éš¾ä»¥æ»¡è¶³æ—¶åºã€‚

---

#### **3. æ•°æ®å¯¹é½**
- **è¾“å…¥æ•°æ®ç›¸ä½**ï¼šæ•°æ®å¿…é¡»ä¸æ—¶é’Ÿè¾¹æ²¿ä¸­å¿ƒå¯¹é½ï¼ˆä¾‹å¦‚DDRæ¥å£ä¸­çš„"çœ¼å›¾ä¸­å¿ƒ"ï¼‰ã€‚
- **æ—¶é’ŸæŠ–åŠ¨æ•æ„Ÿ**ï¼šåŒè¾¹æ²¿é‡‡æ ·å¯¹æ—¶é’ŸæŠ–åŠ¨ï¼ˆJitterï¼‰çš„å®¹å¿åº¦æ›´ä½ã€‚

---

#### **4. é¿å…åŠŸèƒ½é”™è¯¯**
- **ç«äº‰é£é™©**ï¼šè‹¥åœ¨åŒä¸€ä¸ª`always`å—ä¸­æ··åˆåŒè¾¹æ²¿ï¼Œä¼šå¯¼è‡´ä»¿çœŸä¸ç»¼åˆä¸åŒ¹é…ï¼š
  ```verilog
  // é”™è¯¯ç¤ºä¾‹ï¼å¯èƒ½é€šè¿‡ä»¿çœŸä½†æ— æ³•ç»¼åˆ
  always @(posedge clk or negedge clk) begin
      data <= din; 
  end
  ```
- **æ­£ç¡®å†™æ³•**ï¼šåˆ†ç¦»é€»è¾‘åˆ°ä¸¤ä¸ªå—ä¸­ï¼Œå¹¶ç”¨å¯„å­˜å™¨æš‚å­˜ç»“æœï¼š
  ```verilog
  reg data_rise, data_fall;
  
  always @(posedge clk) data_rise <= din;
  always @(negedge clk) data_fall <= din;
  
  assign dout = (clk) ? data_rise : data_fall; // ç»„åˆé€»è¾‘è¾“å‡º
  ```

---

#### **5. æ—¶é’ŸåŸŸé—®é¢˜**
- **è·¨æ—¶é’ŸåŸŸåŒæ­¥**ï¼šåŒè¾¹æ²¿é‡‡æ ·æœ¬è´¨æ˜¯**ä¸¤ä¸ªæ—¶é’ŸåŸŸ**ï¼ˆä¸Šå‡æ²¿åŸŸå’Œä¸‹é™æ²¿åŸŸï¼‰ã€‚è‹¥åç»­é€»è¾‘å·¥ä½œåœ¨å•è¾¹æ²¿ï¼Œéœ€è¦åŒæ­¥æœºåˆ¶ï¼ˆå¦‚FIFOæˆ–æ¡æ‰‹ï¼‰ã€‚

---

#### **6. ä½¿ç”¨ä¸“ç”¨åŸè¯­ï¼ˆæ¨èï¼ï¼‰**
- **FPGAåŸè¯­ä¼˜åŠ¿**ï¼šç›´æ¥è°ƒç”¨å‚å•†æä¾›çš„DDRè§¦å‘å™¨ï¼Œå¯ä¿è¯æ—¶åºã€é¿å…è®¾è®¡é£é™©ã€‚
  - **Xilinx IDDR**ï¼š
    ```verilog
    IDDR #(
      .DDR_CLK_EDGE("OPPOSITE_EDGE") // æ¨¡å¼é€‰æ‹©
    ) iddr_inst (
      .Q1(data_rise),  // ä¸Šå‡æ²¿æ•°æ®
      .Q2(data_fall),  // ä¸‹é™æ²¿æ•°æ®
      .C(clk),         // æ—¶é’Ÿ
      .D(din)          // è¾“å…¥
    );
    ```
  - **Intel DDIO**ï¼š
    ```verilog
    ddio_in ddio_inst (
      .datain    (din),
      .clk       (clk),
      .dataout_h (data_rise), // ä¸Šå‡æ²¿æ•°æ®
      .dataout_l (data_fall)  // ä¸‹é™æ²¿æ•°æ®
    );
    ```

---

#### **7. ä»¿çœŸä¸æµ‹è¯•**
- **æµ‹è¯•å¹³å°**ï¼šéœ€åœ¨ä»¿çœŸä¸­è¦†ç›–**æ—¶é’Ÿä¸¤ä¸ªè¾¹æ²¿çš„æ•°æ®å˜åŒ–**ï¼ŒéªŒè¯æ—¶åºã€‚
- **é™æ€æ—¶åºåˆ†æï¼ˆSTAï¼‰**ï¼šå¿…é¡»é’ˆå¯¹ä¸Šå‡æ²¿å’Œä¸‹é™æ²¿åˆ†åˆ«æ£€æŸ¥è·¯å¾„ã€‚

---

#### **æ€»ç»“ï¼šæœ€ä½³å®è·µ**
1. **é¿å…ç›´æ¥ç¼–ç åŒè¾¹æ²¿è§¦å‘å™¨**ï¼Œé™¤éä½¿ç”¨å‚å•†åŸè¯­ã€‚
2. **åˆ†ç¦»ä¸ºä¸¤ä¸ªå•è¾¹æ²¿`always`å—**å¹¶ä¸¥æ ¼çº¦æŸæ—¶åºã€‚
3. **ä¼˜å…ˆä½¿ç”¨FPGAçš„DDRåŸè¯­**ï¼ˆå¦‚`IDDR`/`DDIO`ï¼‰ï¼Œç¡®ä¿å¯é æ€§å’Œæ€§èƒ½ã€‚
4. **è¯¦ç»†æ³¨é‡Šè®¾è®¡**ï¼Œæ˜ç¡®åŒè¾¹æ²¿é‡‡æ ·çš„æ„å›¾å’Œé£é™©ã€‚

> âš ï¸ æ³¨æ„ï¼šåŒè¾¹æ²¿é‡‡æ ·é€šå¸¸ç”¨äºé«˜é€Ÿæ¥å£ï¼ˆå¦‚DDRå†…å­˜ã€åƒå…†ä»¥å¤ªç½‘ï¼‰ï¼Œæ™®é€šé€»è¾‘è®¾è®¡åº”é¿å…ä½¿ç”¨ï¼Œä¼˜å…ˆè€ƒè™‘å•è¾¹æ²¿è®¾è®¡ä»¥é™ä½å¤æ‚åº¦ã€‚

### åŒè¾¹æ²¿é‡‡æ ·æ—¶åºçº¦æŸè¦ç‚¹

å½“åˆ†ç¦»ä¸ºä¸¤ä¸ªå•è¾¹æ²¿`always`å—å®ç°åŒè¾¹æ²¿é‡‡æ ·æ—¶ï¼Œä¸¥æ ¼çš„æ—¶åºçº¦æŸè‡³å…³é‡è¦ã€‚ä»¥ä¸‹æ˜¯å®Œæ•´çš„çº¦æŸæ–¹æ³•å’Œå®è·µæŒ‡å—ï¼š

#### æ—¶åºçº¦æŸçš„æ ¸å¿ƒæŒ‘æˆ˜

| çº¦æŸç±»å‹     | ä¸Šå‡æ²¿è·¯å¾„   | ä¸‹é™æ²¿è·¯å¾„       | å…³é”®å·®å¼‚             |
| ------------ | ------------ | ---------------- | -------------------- |
| å»ºç«‹æ—¶é—´     | æ•´ä¸ªæ—¶é’Ÿå‘¨æœŸ | **åŠä¸ªæ—¶é’Ÿå‘¨æœŸ** | ä¸‹é™æ²¿è·¯å¾„è¦æ±‚æ›´ä¸¥æ ¼ |
| ä¿æŒæ—¶é—´     | æ•´ä¸ªæ—¶é’Ÿå‘¨æœŸ | **åŠä¸ªæ—¶é’Ÿå‘¨æœŸ** | ä¸‹é™æ²¿è·¯å¾„è¦æ±‚æ›´ä¸¥æ ¼ |
| æ•°æ®æœ‰æ•ˆçª—å£ | è¾ƒå®½         | **å¾ˆçª„**         | ä¸‹é™æ²¿è·¯å¾„å®¹é”™æ€§ä½   |

#### å®Œæ•´çº¦æŸæ–¹æ³•ï¼ˆVivadoç¤ºä¾‹ï¼‰

##### 1. åŸºç¡€æ—¶é’Ÿå®šä¹‰
```tcl
# å®šä¹‰ä¸»æ—¶é’Ÿï¼ˆå‡è®¾100MHzï¼Œå‘¨æœŸ10nsï¼‰
create_clock -name sys_clk -period 10.000 [get_ports clk]
```

##### 2. è¾“å…¥å»¶è¿Ÿçº¦æŸï¼ˆå…³é”®ï¼ï¼‰
```tcl
# è®¾ç½®è¾“å…¥ç«¯å£çº¦æŸï¼ˆdinä¸ºè¾“å…¥æ•°æ®ç«¯å£ï¼‰
set_input_delay -clock sys_clk -max 3.000 [get_ports din]  # æœ€å¤§å»¶è¿Ÿ
set_input_delay -clock sys_clk -min 1.000 [get_ports din]  # æœ€å°å»¶è¿Ÿ
```

##### 3. ä¸“ç”¨ä¸‹é™æ²¿è·¯å¾„çº¦æŸ
```tcl
# åˆ›å»ºè™šæ‹Ÿæ—¶é’Ÿå¤„ç†ä¸‹é™æ²¿è·¯å¾„
create_clock -name sys_clk_fall -period 10.000 -waveform {5 10} [get_ports clk]

# å¯¹ä¸‹é™æ²¿å¯„å­˜å™¨è®¾ç½®ç‰¹å®šçº¦æŸ
set_input_delay -clock sys_clk_fall -max 1.500 [get_ports din]  # æ›´ä¸¥æ ¼çš„æœ€å¤§å»¶è¿Ÿ
set_input_delay -clock sys_clk_fall -min 0.500 [get_ports din]  # æ›´ä¸¥æ ¼çš„æœ€å°å»¶è¿Ÿ
```

##### 4. å¤šå‘¨æœŸè·¯å¾„è®¾ç½®
```tcl
# å‘Šè¯‰å·¥å…·ä¸‹é™æ²¿è·¯å¾„åªæœ‰åŠä¸ªå‘¨æœŸçš„æ—¶é—´
set_multicycle_path -setup -end -from [get_clocks sys_clk] -to [get_clocks sys_clk_fall] 1
set_multicycle_path -hold -end -from [get_clocks sys_clk] -to [get_clocks sys_clk_fall] 0
```

##### 5. è¾“å‡ºçº¦æŸï¼ˆå¦‚æœ‰è¾“å‡ºï¼‰
```tcl
set_output_delay -clock sys_clk -max 4.000 [get_ports dout]
set_output_delay -clock sys_clk -min 0.500 [get_ports dout]
```

#### å®Œæ•´Verilogç¤ºä¾‹ä»£ç 

```verilog
module dual_edge_sampler (
    input  wire clk,    // ç³»ç»Ÿæ—¶é’Ÿ
    input  wire rst_n,  // å¤ä½ï¼ˆä½æœ‰æ•ˆï¼‰
    input  wire din,    // è¾“å…¥æ•°æ®
    output wire dout    // è¾“å‡ºæ•°æ®
);

// ä¸Šå‡æ²¿é‡‡æ ·å¯„å­˜å™¨
reg data_rise;
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) 
        data_rise <= 1'b0;
    else 
        data_rise <= din;
end

// ä¸‹é™æ²¿é‡‡æ ·å¯„å­˜å™¨
reg data_fall;
always @(negedge clk or negedge rst_n) begin
    if (!rst_n) 
        data_fall <= 1'b0;
    else 
        data_fall <= din;
end

// æ•°æ®é€‰æ‹©å™¨ï¼ˆæ ¹æ®å½“å‰æ—¶é’Ÿç”µå¹³è¾“å‡ºï¼‰
assign dout = clk ? data_rise : data_fall;

endmodule
```

#### æ—¶åºçº¦æŸè¦ç‚¹è¯¦è§£

##### 1. å»ºç«‹æ—¶é—´çº¦æŸï¼ˆSetup Timeï¼‰
- **ä¸‹é™æ²¿è·¯å¾„**åªæœ‰**åŠä¸ªæ—¶é’Ÿå‘¨æœŸ**æ»¡è¶³å»ºç«‹æ—¶é—´
- 100MHzæ—¶é’Ÿç¤ºä¾‹ï¼š
  - ä¸Šå‡æ²¿è·¯å¾„ï¼š10nsæ—¶é—´çª—å£
  - ä¸‹é™æ²¿è·¯å¾„ï¼šä»…5nsæ—¶é—´çª—å£
- çº¦æŸç­–ç•¥ï¼š
  ```tcl
  set_max_delay -from [get_pins din] -to [get_pins data_fall_reg/D] 5.000 -datapath_only
  ```

##### 2. ä¿æŒæ—¶é—´çº¦æŸï¼ˆHold Timeï¼‰
- ä¸‹é™æ²¿è·¯å¾„çš„ä¿æŒæ—¶é—´è¦æ±‚æ›´ä¸¥æ ¼
- çº¦æŸç­–ç•¥ï¼š
  ```tcl
  set_min_delay -from [get_pins din] -to [get_pins data_fall_reg/D] 0.200 -datapath_only
  ```

##### 3. æ—¶é’Ÿä¸ç¡®å®šæ€§è®¾ç½®
```tcl
# å¢åŠ æ—¶é’ŸæŠ–åŠ¨çº¦æŸ
set_clock_uncertainty -setup 0.150 [get_clocks sys_clk]
set_clock_uncertainty -hold 0.100 [get_clocks sys_clk]

# å¯¹ä¸‹é™æ²¿è·¯å¾„ä½¿ç”¨æ›´ä¸¥æ ¼çš„çº¦æŸ
set_clock_uncertainty -setup 0.100 [get_clocks sys_clk_fall]
set_clock_uncertainty -hold 0.075 [get_clocks sys_clk_fall]
```

#### æœ€ä½³å®è·µä¸è°ƒè¯•æŠ€å·§

1. **ä¸“ç”¨æ—¶é’Ÿçº¦æŸç»„**
   ```tcl
   group_path -name rise_path -from [get_clocks sys_clk]
   group_path -name fall_path -from [get_clocks sys_clk_fall] -critical_range 0.5
   ```

2. **æ—¶åºä¾‹å¤–æŠ¥å‘Š**
   ```tcl
   report_timing -setup -fall_from [get_clocks sys_clk] -to [get_cells data_fall_reg*]
   report_timing -hold -rise_from [get_clocks sys_clk] -to [get_cells data_fall_reg*]
   ```

3. **ç‰©ç†å¸ƒå±€çº¦æŸ**
   ```tcl
   # ç¡®ä¿ä¸Šå‡æ²¿å’Œä¸‹é™æ²¿è§¦å‘å™¨ç‰©ç†ä½ç½®é è¿‘
   set_property PACKAGE_PIN F5 [get_ports din]
   set_property IOSTANDARD LVCMOS33 [get_ports din]
   ```

4. **æ—¶åºè£•é‡æ£€æŸ¥**
   - ç¡®ä¿ä¸‹é™æ²¿è·¯å¾„æœ‰è‡³å°‘0.5nsçš„æ­£è£•é‡
   - ç‰¹åˆ«å…³æ³¨é«˜æ¸©/ä½å‹æ¡ä»¶ä¸‹çš„æ—¶åº

#### æ›¿ä»£æ–¹æ¡ˆï¼šä½¿ç”¨å‚å•†åŸè¯­ï¼ˆæ¨èï¼‰

```verilog
// Xilinx IDDRåŸè¯­ç¤ºä¾‹
IDDR #(
    .DDR_CLK_EDGE("OPPOSITE_EDGE"),
    .INIT_Q1(1'b0),
    .INIT_Q2(1'b0),
    .SRTYPE("SYNC")
) iddr_inst (
    .Q1(data_rise),  // ä¸Šå‡æ²¿æ•°æ®
    .Q2(data_fall),  // ä¸‹é™æ²¿æ•°æ®
    .C(clk),         // æ—¶é’Ÿ
    .CE(1'b1),       // æ—¶é’Ÿä½¿èƒ½
    .D(din),         // è¾“å…¥æ•°æ®
    .R(1'b0),        // å¤ä½
    .S(1'b0)         // ç½®ä½
);
```

**ä½¿ç”¨åŸè¯­çš„ä¼˜åŠ¿ï¼š**
1. å‚å•†å·²é¢„å®šä¹‰æ‰€æœ‰æ—¶åºçº¦æŸ
2. ä¸“ç”¨ç¡¬ä»¶è·¯å¾„ä¿è¯æ€§èƒ½
3. é¿å…æ‰‹åŠ¨çº¦æŸé”™è¯¯
4. æ”¯æŒæ›´é«˜é€Ÿç‡ï¼ˆDDR3/DDR4ç­‰ï¼‰

#### æ€»ç»“ï¼šåŒè¾¹æ²¿é‡‡æ ·çº¦æŸè¦ç‚¹

1. **åˆ†ç¦»çº¦æŸ**ï¼šå¯¹ä¸Šå‡æ²¿å’Œä¸‹é™æ²¿è·¯å¾„åˆ†åˆ«çº¦æŸ
2. **ä¸¥æ ¼é™åˆ¶**ï¼šä¸‹é™æ²¿è·¯å¾„æŒ‰åŠä¸ªå‘¨æœŸçº¦æŸ
3. **è¾“å…¥å»¶è¿Ÿ**ï¼šè®¾ç½®ç²¾ç¡®çš„max/minè¾“å…¥å»¶è¿Ÿ
4. **æ—¶é’Ÿå»ºæ¨¡**ï¼šä½¿ç”¨è™šæ‹Ÿæ—¶é’Ÿæˆ–æ—¶é’Ÿç»„
5. **æ—¶åºä¾‹å¤–**ï¼šæ­£ç¡®è®¾ç½®å¤šå‘¨æœŸè·¯å¾„
6. **ç‰©ç†å®ç°**ï¼šç¡®ä¿ç›¸å…³å…ƒä»¶å¸ƒå±€é è¿‘
7. **å‚å•†åŸè¯­**ï¼šä¼˜å…ˆä½¿ç”¨IDDR/DDIOç­‰ä¸“ç”¨å…ƒä»¶

> ğŸ“Œ **å…³é”®æç¤º**ï¼šåœ¨100MHzä»¥ä¸Šè®¾è®¡ä¸­ï¼Œå¼ºçƒˆå»ºè®®ä½¿ç”¨FPGAå‚å•†æä¾›çš„ä¸“ç”¨DDRåŸè¯­ï¼Œå®ƒä»¬ç»è¿‡ç¡…éªŒè¯ä¸”åŒ…å«é¢„å®šä¹‰çš„æ—¶åºçº¦æŸï¼Œå¯æ˜¾è‘—é™ä½è®¾è®¡é£é™©ã€‚

# å››é€šé“ä¸‰è‡ªç”±åº¦FPGAç¨‹åº

## ç¨‹åºç»“æ„

1. 31é˜¶FIRæ»¤æ³¢å™¨
2. å¯»æ‰¾æœ€å€¼å’Œå¹³å‡å€¼
3. ç›´æµåç½®çŸ«æ­£+ä¸ç­‰å¹…çŸ«æ­£(å¯»æ‰¾æœ€å€¼å¹¶äº¤å‰ç›¸ä¹˜)
4. éæ­£äº¤çŸ«æ­£(ç›¸åŠ ç›¸å‡)(æœªæ¥å¯ç”¨æœ€å°äºŒä¹˜çŸ«æ­£)
5. ä¸ç­‰å¹…çŸ«æ­£
6. cordicè®¡ç®—ä¸¤è·¯ä¹‹é—´çš„è§’åº¦ï¼Œå³ç›¸ä½
7. ç›¸ä½è§£ç¼ 
8. ç›¸ä½è¿›FIFO
9. ä¸²å£ä½é€Ÿè¯»å–FIFOä¸­çš„æ•°æ®å¹¶å‘é€