Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Sat Feb 23 12:38:49 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -hold -nworst 5 -max_paths 5 -file timing_hold.txt
| Design            : wrapper_mux
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.005        0.000                      0                98714       -0.231       -0.462                       2                131528  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
wrapper_mux|clk          {0.000 0.634}        1.268           788.644         
wrapper_mux|clk_wrapper  {0.000 0.634}        1.268           788.644         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
wrapper_mux|clk                0.005        0.000                      0                65921       -0.231       -0.231                       1                 98701  
wrapper_mux|clk_wrapper        0.011        0.000                      0                32793       -0.231       -0.231                       1                 32827  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  wrapper_mux|clk
  To Clock:  wrapper_mux|clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.231ns,  Total Violation       -0.231ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_1[30751]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.634ns period=1.268ns})
  Destination:            shift_reg_tap_i/sr_2[30751]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.634ns period=1.268ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk rise@0.000ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.070ns (20.649%)  route 0.269ns (79.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Net Delay (Source):      3.265ns (routing 2.173ns, distribution 1.092ns)
  Clock Net Delay (Destination): 3.750ns (routing 2.377ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=98700, routed)       3.265     4.095    shift_reg_tap_i/clk_c
    SLR Crossing[1->0]   
    SLICE_X112Y177       FDRE                                         r  shift_reg_tap_i/sr_1[30751]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y177       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.165 r  shift_reg_tap_i/sr_1[30751]/Q
                         net (fo=1, routed)           0.269     4.434    shift_reg_tap_i/sr_1[30751]
    SLICE_X112Y180       FDRE                                         r  shift_reg_tap_i/sr_2[30751]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=98700, routed)       3.750     4.891    shift_reg_tap_i/clk_c
    SLR Crossing[1->0]   
    SLICE_X112Y180       FDRE                                         r  shift_reg_tap_i/sr_2[30751]/C
                         clock pessimism             -0.515     4.376    
    SLICE_X112Y180       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.053     4.429    shift_reg_tap_i/sr_2[30751]
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.434    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_1[30751]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.634ns period=1.268ns})
  Destination:            shift_reg_tap_i/sr_2[30751]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.634ns period=1.268ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk rise@0.000ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.070ns (20.649%)  route 0.269ns (79.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.891ns
    Source Clock Delay      (SCD):    4.095ns
    Clock Pessimism Removal (CPR):    0.515ns
  Clock Net Delay (Source):      3.265ns (routing 2.173ns, distribution 1.092ns)
  Clock Net Delay (Destination): 3.750ns (routing 2.377ns, distribution 1.373ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=98700, routed)       3.265     4.095    shift_reg_tap_i/clk_c
    SLR Crossing[1->0]   
    SLICE_X112Y177       FDRE                                         r  shift_reg_tap_i/sr_1[30751]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y177       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.070     4.165 f  shift_reg_tap_i/sr_1[30751]/Q
                         net (fo=1, routed)           0.269     4.434    shift_reg_tap_i/sr_1[30751]
    SLICE_X112Y180       FDRE                                         f  shift_reg_tap_i/sr_2[30751]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=98700, routed)       3.750     4.891    shift_reg_tap_i/clk_c
    SLR Crossing[1->0]   
    SLICE_X112Y180       FDRE                                         r  shift_reg_tap_i/sr_2[30751]/C
                         clock pessimism             -0.515     4.376    
    SLICE_X112Y180       FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.053     4.429    shift_reg_tap_i/sr_2[30751]
  -------------------------------------------------------------------
                         required time                         -4.429    
                         arrival time                           4.434    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_2[25492]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.634ns period=1.268ns})
  Destination:            shift_reg_tap_i/sr_3[25492]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.634ns period=1.268ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk rise@0.000ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.072ns (38.503%)  route 0.115ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Net Delay (Source):      3.335ns (routing 2.173ns, distribution 1.162ns)
  Clock Net Delay (Destination): 3.724ns (routing 2.377ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=98700, routed)       3.335     4.165    shift_reg_tap_i/clk_c
    SLR Crossing[1->0]   
    SLICE_X135Y125       FDRE                                         r  shift_reg_tap_i/sr_2[25492]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y125       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     4.237 r  shift_reg_tap_i/sr_2[25492]/Q
                         net (fo=1, routed)           0.115     4.352    shift_reg_tap_i/sr_2[25492]
    SLICE_X134Y126       FDRE                                         r  shift_reg_tap_i/sr_3[25492]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=98700, routed)       3.724     4.865    shift_reg_tap_i/clk_c
    SLR Crossing[1->0]   
    SLICE_X134Y126       FDRE                                         r  shift_reg_tap_i/sr_3[25492]/C
                         clock pessimism             -0.578     4.287    
    SLICE_X134Y126       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     4.342    shift_reg_tap_i/sr_3[25492]
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_2[25492]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.634ns period=1.268ns})
  Destination:            shift_reg_tap_i/sr_3[25492]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.634ns period=1.268ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk rise@0.000ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.072ns (38.503%)  route 0.115ns (61.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.865ns
    Source Clock Delay      (SCD):    4.165ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Net Delay (Source):      3.335ns (routing 2.173ns, distribution 1.162ns)
  Clock Net Delay (Destination): 3.724ns (routing 2.377ns, distribution 1.347ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=98700, routed)       3.335     4.165    shift_reg_tap_i/clk_c
    SLR Crossing[1->0]   
    SLICE_X135Y125       FDRE                                         r  shift_reg_tap_i/sr_2[25492]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y125       FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.072     4.237 f  shift_reg_tap_i/sr_2[25492]/Q
                         net (fo=1, routed)           0.115     4.352    shift_reg_tap_i/sr_2[25492]
    SLICE_X134Y126       FDRE                                         f  shift_reg_tap_i/sr_3[25492]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=98700, routed)       3.724     4.865    shift_reg_tap_i/clk_c
    SLR Crossing[1->0]   
    SLICE_X134Y126       FDRE                                         r  shift_reg_tap_i/sr_3[25492]/C
                         clock pessimism             -0.578     4.287    
    SLICE_X134Y126       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     4.342    shift_reg_tap_i/sr_3[25492]
  -------------------------------------------------------------------
                         required time                         -4.342    
                         arrival time                           4.352    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 shift_reg_tap_i/sr_2[19714]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.634ns period=1.268ns})
  Destination:            shift_reg_tap_i/sr_3[19714]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk  {rise@0.000ns fall@0.634ns period=1.268ns})
  Path Group:             wrapper_mux|clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk rise@0.000ns - wrapper_mux|clk rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.070ns (37.634%)  route 0.116ns (62.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    4.085ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Net Delay (Source):      3.255ns (routing 2.173ns, distribution 1.082ns)
  Clock Net Delay (Destination): 3.640ns (routing 2.377ns, distribution 1.263ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     0.510 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.510    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.510 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.806    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.830 r  clk_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=98700, routed)       3.255     4.085    shift_reg_tap_i/clk_c
    SLR Crossing[1->0]   
    SLICE_X73Y162        FDRE                                         r  shift_reg_tap_i/sr_2[19714]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y162        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     4.155 r  shift_reg_tap_i/sr_2[19714]/Q
                         net (fo=1, routed)           0.116     4.271    shift_reg_tap_i/sr_2[19714]
    SLICE_X74Y163        FDRE                                         r  shift_reg_tap_i/sr_3[19714]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk rise edge)
                                                      0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=98700, routed)       3.640     4.781    shift_reg_tap_i/clk_c
    SLR Crossing[1->0]   
    SLICE_X74Y163        FDRE                                         r  shift_reg_tap_i/sr_3[19714]/C
                         clock pessimism             -0.576     4.206    
    SLICE_X74Y163        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     4.261    shift_reg_tap_i/sr_3[19714]
  -------------------------------------------------------------------
                         required time                         -4.261    
                         arrival time                           4.271    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wrapper_mux|clk
Waveform(ns):       { 0.000 0.634 }
Period(ns):         1.268
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         1.268       -0.231     BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1.268       0.718      SLICE_X108Y214  shift_reg_tap_i/sr_1[1153]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.268       0.718      SLICE_X67Y231   shift_reg_tap_i/sr_1[11540]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.268       0.718      SLICE_X67Y229   shift_reg_tap_i/sr_1[11541]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.268       0.718      SLICE_X71Y224   shift_reg_tap_i/sr_1[11542]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X71Y224   shift_reg_tap_i/sr_1[11542]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X68Y235   shift_reg_tap_i/sr_1[11543]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X68Y235   shift_reg_tap_i/sr_1[11544]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X73Y235   shift_reg_tap_i/sr_1[11550]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X88Y226   shift_reg_tap_i/sr_1[11552]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X67Y229   shift_reg_tap_i/sr_1[11541]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X85Y231   shift_reg_tap_i/sr_1[11553]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X86Y233   shift_reg_tap_i/sr_1[11557]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X71Y150   shift_reg_tap_i/sr_1[19477]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X70Y151   shift_reg_tap_i/sr_1[19479]/C



---------------------------------------------------------------------------------------------------
From Clock:  wrapper_mux|clk_wrapper
  To Clock:  wrapper_mux|clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            1  Failing Endpoint ,  Worst Slack       -0.231ns,  Total Violation       -0.231ns
---------------------------------------------------------------------------------------------------


Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 lsfr_1/output_vector[21745]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.634ns period=1.268ns})
  Destination:            lsfr_1/output_vector[21746]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.634ns period=1.268ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk_wrapper rise@0.000ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.071ns (42.262%)  route 0.097ns (57.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.712ns
    Source Clock Delay      (SCD):    4.029ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Net Delay (Source):      3.172ns (routing 2.068ns, distribution 1.104ns)
  Clock Net Delay (Destination): 3.544ns (routing 2.272ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.833    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.857 r  clk_wrapper_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=32826, routed)       3.172     4.029    lsfr_1/clk_wrapper_c
    SLR Crossing[1->0]   
    SLICE_X75Y108        FDRE                                         r  lsfr_1/output_vector[21745]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     4.100 r  lsfr_1/output_vector[21745]/Q
                         net (fo=2, routed)           0.097     4.197    lsfr_1/input_vector[21745]
    SLICE_X77Y108        FDRE                                         r  lsfr_1/output_vector[21746]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=32826, routed)       3.544     4.712    lsfr_1/clk_wrapper_c
    SLR Crossing[1->0]   
    SLICE_X77Y108        FDRE                                         r  lsfr_1/output_vector[21746]/C
                         clock pessimism             -0.582     4.130    
    SLICE_X77Y108        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     4.185    lsfr_1/output_vector[21746]
  -------------------------------------------------------------------
                         required time                         -4.185    
                         arrival time                           4.197    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 lsfr_1/output_vector[21745]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.634ns period=1.268ns})
  Destination:            lsfr_1/output_vector[21746]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.634ns period=1.268ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk_wrapper rise@0.000ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.071ns (42.262%)  route 0.097ns (57.738%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.712ns
    Source Clock Delay      (SCD):    4.029ns
    Clock Pessimism Removal (CPR):    0.582ns
  Clock Net Delay (Source):      3.172ns (routing 2.068ns, distribution 1.104ns)
  Clock Net Delay (Destination): 3.544ns (routing 2.272ns, distribution 1.272ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.833    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.857 r  clk_wrapper_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=32826, routed)       3.172     4.029    lsfr_1/clk_wrapper_c
    SLR Crossing[1->0]   
    SLICE_X75Y108        FDRE                                         r  lsfr_1/output_vector[21745]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y108        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     4.100 f  lsfr_1/output_vector[21745]/Q
                         net (fo=2, routed)           0.097     4.197    lsfr_1/input_vector[21745]
    SLICE_X77Y108        FDRE                                         f  lsfr_1/output_vector[21746]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=32826, routed)       3.544     4.712    lsfr_1/clk_wrapper_c
    SLR Crossing[1->0]   
    SLICE_X77Y108        FDRE                                         r  lsfr_1/output_vector[21746]/C
                         clock pessimism             -0.582     4.130    
    SLICE_X77Y108        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.055     4.185    lsfr_1/output_vector[21746]
  -------------------------------------------------------------------
                         required time                         -4.185    
                         arrival time                           4.197    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 lsfr_1/output_vector[14256]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.634ns period=1.268ns})
  Destination:            lsfr_1/output_vector[14257]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.634ns period=1.268ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk_wrapper rise@0.000ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.071ns (30.213%)  route 0.164ns (69.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.681ns
    Source Clock Delay      (SCD):    3.936ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Net Delay (Source):      3.079ns (routing 2.068ns, distribution 1.011ns)
  Clock Net Delay (Destination): 3.513ns (routing 2.272ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.833    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.857 r  clk_wrapper_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=32826, routed)       3.079     3.936    lsfr_1/clk_wrapper_c
    SLR Crossing[1->0]   
    SLICE_X88Y185        FDRE                                         r  lsfr_1/output_vector[14256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y185        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     4.007 r  lsfr_1/output_vector[14256]/Q
                         net (fo=2, routed)           0.164     4.171    lsfr_1/input_vector[14256]
    SLICE_X86Y185        FDRE                                         r  lsfr_1/output_vector[14257]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=32826, routed)       3.513     4.681    lsfr_1/clk_wrapper_c
    SLR Crossing[1->0]   
    SLICE_X86Y185        FDRE                                         r  lsfr_1/output_vector[14257]/C
                         clock pessimism             -0.577     4.104    
    SLICE_X86Y185        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     4.159    lsfr_1/output_vector[14257]
  -------------------------------------------------------------------
                         required time                         -4.159    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 lsfr_1/output_vector[14256]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.634ns period=1.268ns})
  Destination:            lsfr_1/output_vector[14257]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.634ns period=1.268ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk_wrapper rise@0.000ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.071ns (30.213%)  route 0.164ns (69.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.681ns
    Source Clock Delay      (SCD):    3.936ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Net Delay (Source):      3.079ns (routing 2.068ns, distribution 1.011ns)
  Clock Net Delay (Destination): 3.513ns (routing 2.272ns, distribution 1.241ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.833    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.857 r  clk_wrapper_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=32826, routed)       3.079     3.936    lsfr_1/clk_wrapper_c
    SLR Crossing[1->0]   
    SLICE_X88Y185        FDRE                                         r  lsfr_1/output_vector[14256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y185        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     4.007 f  lsfr_1/output_vector[14256]/Q
                         net (fo=2, routed)           0.164     4.171    lsfr_1/input_vector[14256]
    SLICE_X86Y185        FDRE                                         f  lsfr_1/output_vector[14257]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=32826, routed)       3.513     4.681    lsfr_1/clk_wrapper_c
    SLR Crossing[1->0]   
    SLICE_X86Y185        FDRE                                         r  lsfr_1/output_vector[14257]/C
                         clock pessimism             -0.577     4.104    
    SLICE_X86Y185        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.055     4.159    lsfr_1/output_vector[14257]
  -------------------------------------------------------------------
                         required time                         -4.159    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 lsfr_1/output_vector[3808]/C
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.634ns period=1.268ns})
  Destination:            lsfr_1/output_vector[3809]/D
                            (rising edge-triggered cell FDRE clocked by wrapper_mux|clk_wrapper  {rise@0.000ns fall@0.634ns period=1.268ns})
  Path Group:             wrapper_mux|clk_wrapper
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (wrapper_mux|clk_wrapper rise@0.000ns - wrapper_mux|clk_wrapper rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.069ns (29.237%)  route 0.167ns (70.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    4.093ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Net Delay (Source):      3.236ns (routing 2.068ns, distribution 1.168ns)
  Clock Net Delay (Destination): 3.679ns (routing 2.272ns, distribution 1.407ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.537     0.537 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.537    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.537 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     0.833    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.857 r  clk_wrapper_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=32826, routed)       3.236     4.093    lsfr_1/clk_wrapper_c
    SLR Crossing[1->0]   
    SLICE_X141Y220       FDRE                                         r  lsfr_1/output_vector[3808]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y220       FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.069     4.162 r  lsfr_1/output_vector[3808]/Q
                         net (fo=2, routed)           0.167     4.329    lsfr_1/input_vector[3808]
    SLICE_X144Y222       FDRE                                         r  lsfr_1/output_vector[3809]/D
  -------------------------------------------------------------------    -------------------

                         (clock wrapper_mux|clk_wrapper rise edge)
                                                      0.000     0.000 r  
    AU33                                              0.000     0.000 r  clk_wrapper (IN)
                         net (fo=0)                   0.000     0.000    clk_wrapper_ibuf_iso/I
    AU33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.806     0.806 r  clk_wrapper_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.806    clk_wrapper_ibuf_iso/OUT
    AU33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.806 r  clk_wrapper_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.140    clk_wrapper_ibuf_iso
    BUFGCE_X1Y230        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.168 r  clk_wrapper_ibuf/O
    X3Y2 (CLOCK_ROOT)    net (fo=32826, routed)       3.679     4.847    lsfr_1/clk_wrapper_c
    SLR Crossing[1->0]   
    SLICE_X144Y222       FDRE                                         r  lsfr_1/output_vector[3809]/C
                         clock pessimism             -0.587     4.260    
    SLICE_X144Y222       FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.055     4.315    lsfr_1/output_vector[3809]
  -------------------------------------------------------------------
                         required time                         -4.315    
                         arrival time                           4.329    
  -------------------------------------------------------------------
                         slack                                  0.013    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         wrapper_mux|clk_wrapper
Waveform(ns):       { 0.000 0.634 }
Period(ns):         1.268
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         1.268       -0.231     BUFGCE_X1Y230   clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1.268       0.718      SLICE_X112Y225  lsfr_1/output_vector[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.268       0.718      SLICE_X104Y193  lsfr_1/output_vector[10000]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.268       0.718      SLICE_X105Y190  lsfr_1/output_vector[10001]/C
Min Period        n/a     FDRE/C    n/a            0.550         1.268       0.718      SLICE_X106Y191  lsfr_1/output_vector[10002]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X105Y190  lsfr_1/output_vector[10001]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X109Y192  lsfr_1/output_vector[10006]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X109Y192  lsfr_1/output_vector[10007]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X109Y192  lsfr_1/output_vector[10008]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X109Y192  lsfr_1/output_vector[10009]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X106Y191  lsfr_1/output_vector[10002]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X106Y191  lsfr_1/output_vector[10003]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X106Y191  lsfr_1/output_vector[10004]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X106Y191  lsfr_1/output_vector[10005]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         0.634       0.359      SLICE_X111Y207  lsfr_1/output_vector[1792]/C



