It is all gates verilog code
