{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v " "Source file: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1720877145885 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1720877145885 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v " "Source file: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1720877145928 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1720877145928 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v " "Source file: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1720877145970 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1720877145970 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720877146238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720877146238 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 13 17:25:46 2024 " "Processing started: Sat Jul 13 17:25:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720877146238 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877146238 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Testing -c Testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off Testing -c Testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877146238 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1720877146588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n-au.v 1 1 " "Found 1 design units, including 1 entities, in source file n-au.v" { { "Info" "ISGN_ENTITY_NAME" "1 au " "Found entity 1: au" {  } { { "n-au.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/n-au.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n-alu.v 1 1 " "Found 1 design units, including 1 entities, in source file n-alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "n-alu.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/n-alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n-adder.v 1 1 " "Found 1 design units, including 1 entities, in source file n-adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "n-adder.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/n-adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoderbridge.v 1 1 " "Found 1 design units, including 1 entities, in source file aludecoderbridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoderBridge " "Found entity 1: ALUDecoderBridge" {  } { { "ALUDecoderBridge.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/ALUDecoderBridge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151761 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU.v " "Can't analyze file -- file ALU.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1720877151762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file idecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDecoder " "Found entity 1: IDecoder" {  } { { "IDecoder.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/IDecoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I i memory_full.v(8) " "Verilog HDL Declaration information at memory_full.v(8): object \"I\" differs only in case from object \"i\" in the same scope" {  } { { "memory_full.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/memory_full.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_full.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_full.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_full " "Found entity 1: memory_full" {  } { { "memory_full.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/memory_full.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Delay " "Found entity 1: Delay" {  } { { "Delay.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baseline_c5gx.v 1 1 " "Found 1 design units, including 1 entities, in source file baseline_c5gx.v" { { "Info" "ISGN_ENTITY_NAME" "1 baseline_c5gx " "Found entity 1: baseline_c5gx" {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151768 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Shifter.v(9) " "Verilog HDL information at Shifter.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "Shifter.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Shifter.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1720877151769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ieu.v 1 1 " "Found 1 design units, including 1 entities, in source file ieu.v" { { "Info" "ISGN_ENTITY_NAME" "1 IEU " "Found entity 1: IEU" {  } { { "IEU.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/IEU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bce.v 1 1 " "Found 1 design units, including 1 entities, in source file bce.v" { { "Info" "ISGN_ENTITY_NAME" "1 bce " "Found entity 1: bce" {  } { { "BCE.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/BCE.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "splitter.v 1 1 " "Found 1 design units, including 1 entities, in source file splitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Splitter " "Found entity 1: Splitter" {  } { { "Splitter.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/Splitter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpr.v 1 1 " "Found 1 design units, including 1 entities, in source file gpr.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPR " "Found entity 1: GPR" {  } { { "GPR.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/GPR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/CPU_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2 " "Found entity 1: fpga_lpddr2" {  } { { "fpga_lpddr2.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_0002 " "Found entity 1: fpga_lpddr2_0002" {  } { { "fpga_lpddr2/fpga_lpddr2_0002.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_0002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "fpga_lpddr2/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "fpga_lpddr2/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0 " "Found entity 1: fpga_lpddr2_s0" {  } { { "fpga_lpddr2/fpga_lpddr2_s0.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "fpga_lpddr2/altera_avalon_mm_bridge.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "fpga_lpddr2/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "fpga_lpddr2/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151794 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151794 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "fpga_lpddr2/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "fpga_lpddr2/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151800 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "fpga_lpddr2/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "fpga_lpddr2/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "fpga_lpddr2/altera_merlin_master_agent.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "fpga_lpddr2/altera_merlin_master_translator.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "fpga_lpddr2/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151805 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "fpga_lpddr2/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_reorder_memory.sv" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "fpga_lpddr2/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "fpga_lpddr2/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "fpga_lpddr2/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_irq_mapper " "Found entity 1: fpga_lpddr2_s0_irq_mapper" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151816 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_addr_router_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_addr_router_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151817 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_addr_router " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_addr_router" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151817 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_addr_router_001_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_addr_router_001_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151818 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_addr_router_001 " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_addr_router_001" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151818 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151819 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_addr_router_002_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_addr_router_002_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151820 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_addr_router_002 " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_addr_router_002" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_cmd_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_id_router.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151826 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_id_router.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_id_router_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_id_router_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151827 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_id_router " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_id_router" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_id_router_002_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_id_router_002_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151828 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_id_router_002 " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_id_router_002" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151828 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151829 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_id_router_003_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_id_router_003_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151829 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_0_id_router_003 " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_0_id_router_003" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_id_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_0_rsp_xbar_mux_002.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1 " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151836 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_addr_router_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_addr_router_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151836 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_1_addr_router " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_1_addr_router" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel fpga_lpddr2_s0_mm_interconnect_1_id_router.sv(48) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151839 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel fpga_lpddr2_s0_mm_interconnect_1_id_router.sv(49) " "Verilog HDL Declaration information at fpga_lpddr2_s0_mm_interconnect_1_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720877151840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_id_router_default_decode " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_id_router_default_decode" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151840 ""} { "Info" "ISGN_ENTITY_NAME" "2 fpga_lpddr2_s0_mm_interconnect_1_id_router " "Found entity 2: fpga_lpddr2_s0_mm_interconnect_1_id_router" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux " "Found entity 1: fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux" {  } { { "fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_s0_mm_interconnect_1_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "fpga_lpddr2/sequencer_reg_file.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "fpga_lpddr2/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "fpga_lpddr2/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "fpga_lpddr2/sequencer_scc_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "fpga_lpddr2/sequencer_scc_reg_file.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "fpga_lpddr2/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "fpga_lpddr2/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "fpga_lpddr2/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "fpga_lpddr2/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "fpga_lpddr2/sequencer_trk_mgr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_clock_pair_generator " "Found entity 1: fpga_lpddr2_p0_clock_pair_generator" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_acv_hard_addr_cmd_pads " "Found entity 1: fpga_lpddr2_p0_acv_hard_addr_cmd_pads" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_acv_hard_memphy " "Found entity 1: fpga_lpddr2_p0_acv_hard_memphy" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_acv_ldc " "Found entity 1: fpga_lpddr2_p0_acv_ldc" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_acv_hard_io_pads " "Found entity 1: fpga_lpddr2_p0_acv_hard_io_pads" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_generic_ddio " "Found entity 1: fpga_lpddr2_p0_generic_ddio" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_reset " "Found entity 1: fpga_lpddr2_p0_reset" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_reset.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_reset_sync " "Found entity 1: fpga_lpddr2_p0_reset_sync" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_phy_csr " "Found entity 1: fpga_lpddr2_p0_phy_csr" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_phy_csr.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_iss_probe " "Found entity 1: fpga_lpddr2_p0_iss_probe" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_iss_probe.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0 " "Found entity 1: fpga_lpddr2_p0" {  } { { "fpga_lpddr2/fpga_lpddr2_p0.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_p0_altdqdqs " "Found entity 1: fpga_lpddr2_p0_altdqdqs" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_lpddr2/fpga_lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpga_lpddr2/fpga_lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_lpddr2_pll0 " "Found entity 1: fpga_lpddr2_pll0" {  } { { "fpga_lpddr2/fpga_lpddr2_pll0.sv" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720877151896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151896 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dqs_busout fpga_lpddr2_p0_acv_hard_io_pads.v(289) " "Verilog HDL Implicit Net warning at fpga_lpddr2_p0_acv_hard_io_pads.v(289): created implicit net for \"dqs_busout\"" {  } { { "fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/fpga_lpddr2/fpga_lpddr2_p0_acv_hard_io_pads.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720877151896 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw0_posedge baseline_c5gx.v(204) " "Verilog HDL error at baseline_c5gx.v(204): object \"sw0_posedge\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 204 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1720877151898 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sw1_posedge baseline_c5gx.v(205) " "Verilog HDL error at baseline_c5gx.v(205): object \"sw1_posedge\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "baseline_c5gx.v" "" { Text "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v" 205 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1720877151898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/output_files/Testing.map.smsg " "Generated suppressed messages file C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/output_files/Testing.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151930 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720877151997 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Jul 13 17:25:51 2024 " "Processing ended: Sat Jul 13 17:25:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720877151997 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720877151997 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720877151997 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877151997 ""}
{ "Info" "IFLOW_TURN_OFF_SMART_RECOMPILE" "" "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" {  } {  } 0 18207 "Some modules have been skipped due to smart recompilation. You can turn off smart recompilation under Compilation Process Settings in the Settings dialog to fully recompile your design" 0 0 "Analysis & Synthesis" 0 -1 1720877152610 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720877152610 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v " "Source file: C:/Users/Sandro Lortkipanidze/Documents/Hardware/Quartus/CPU/baseline_c5gx.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1720877163725 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Analysis & Synthesis" 0 -1 1720877163725 ""}
