
*** Running vivado
    with args -log nano_sc_system.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source nano_sc_system.tcl -notrace



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source nano_sc_system.tcl -notrace
Command: link_design -top nano_sc_system -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1113.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 836 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado/Workspace/Lab05/Lab05.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [D:/Vivado/Workspace/Lab05/Lab05.srcs/constrs_1/new/constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1113.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 657 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 5 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 640 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1113.449 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1113.449 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1d6feafef

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1524.473 ; gain = 411.023

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d6feafef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1721.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1d6feafef

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1721.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18f2f783e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1721.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18f2f783e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1721.238 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18f2f783e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1721.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18f2f783e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1721.238 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1721.238 ; gain = 0.000
Ending Logic Optimization Task | Checksum: dfd0ef3d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1721.238 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: dfd0ef3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1721.238 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dfd0ef3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1721.238 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1721.238 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: dfd0ef3d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1721.238 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1721.238 ; gain = 607.789
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1721.238 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/Workspace/Lab05/Lab05.runs/impl_1/nano_sc_system_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nano_sc_system_drc_opted.rpt -pb nano_sc_system_drc_opted.pb -rpx nano_sc_system_drc_opted.rpx
Command: report_drc -file nano_sc_system_drc_opted.rpt -pb nano_sc_system_drc_opted.pb -rpx nano_sc_system_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2020.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado/Workspace/Lab05/Lab05.runs/impl_1/nano_sc_system_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1721.238 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1721.238 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c467c7d9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1721.238 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1721.238 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1a64a7a4d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1721.238 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 237f30871

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 237f30871

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1724.617 ; gain = 3.379
Phase 1 Placer Initialization | Checksum: 237f30871

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 297f471a0

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 43 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 8, two critical 35, total 43, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 44 nets or cells. Created 43 new cells, deleted 1 existing cell and moved 0 existing cell
INFO: [Physopt 32-1022] Very high fanout net 'CPU/ALU/pc_reg[6]' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2589 to 670 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'CPU/REGFILE/pc_reg[6]_5' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 3210 to 651 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'CPU/REGFILE/pc_reg[6]_8' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 3850 to 651 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'CPU/REGFILE/pc_reg[6]_6' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2571 to 652 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'CPU/REGFILE/pc_reg[6]_7' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2576 to 657 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'CPU/REGFILE/pc_reg[6]_10' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2581 to 662 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-1022] Very high fanout net 'CPU/REGFILE/pc_reg[6]_9' has -through timing constraint at pin '' or its immediate connected net. To preserve -through timing constraint its fanout number considered in optimization is changed from 2581 to 662 and it is not considered a very high fanout net anymore. Please consider modifying/removing the '-through' timing constraint on the net segment or hierarchy pin.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1724.617 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           43  |              1  |                    44  |           0  |           1  |  00:00:01  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           43  |              1  |                    44  |           0  |           8  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 22bf06b52

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1724.617 ; gain = 3.379
Phase 2.2 Global Placement Core | Checksum: 1fa082ae8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:23 . Memory (MB): peak = 1724.617 ; gain = 3.379
Phase 2 Global Placement | Checksum: 1fa082ae8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22fee0073

Time (s): cpu = 00:00:31 ; elapsed = 00:00:24 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19f7c889f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11969f544

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 17fddbb5c

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 16814c839

Time (s): cpu = 00:00:57 ; elapsed = 00:00:48 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 22c5a85cb

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 15f7da2c4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: f80958dc

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 13eefee05

Time (s): cpu = 00:01:23 ; elapsed = 00:01:13 . Memory (MB): peak = 1724.617 ; gain = 3.379
Phase 3 Detail Placement | Checksum: 13eefee05

Time (s): cpu = 00:01:23 ; elapsed = 00:01:13 . Memory (MB): peak = 1724.617 ; gain = 3.379

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 8b4af721

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.990 | TNS=-26213.414 |
Phase 1 Physical Synthesis Initialization | Checksum: 93261758

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1756.289 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 7a90dd8e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.952 . Memory (MB): peak = 1756.289 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 8b4af721

Time (s): cpu = 00:01:28 ; elapsed = 00:01:17 . Memory (MB): peak = 1756.289 ; gain = 35.051
INFO: [Place 30-746] Post Placement Timing Summary WNS=-7.702. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 9c4da17c

Time (s): cpu = 00:02:42 ; elapsed = 00:02:27 . Memory (MB): peak = 1756.289 ; gain = 35.051
Phase 4.1 Post Commit Optimization | Checksum: 9c4da17c

Time (s): cpu = 00:02:42 ; elapsed = 00:02:27 . Memory (MB): peak = 1756.289 ; gain = 35.051

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 9c4da17c

Time (s): cpu = 00:02:42 ; elapsed = 00:02:27 . Memory (MB): peak = 1756.289 ; gain = 35.051

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 9c4da17c

Time (s): cpu = 00:02:42 ; elapsed = 00:02:27 . Memory (MB): peak = 1756.289 ; gain = 35.051

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1756.289 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: c52f5564

Time (s): cpu = 00:02:42 ; elapsed = 00:02:28 . Memory (MB): peak = 1756.289 ; gain = 35.051
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c52f5564

Time (s): cpu = 00:02:42 ; elapsed = 00:02:28 . Memory (MB): peak = 1756.289 ; gain = 35.051
Ending Placer Task | Checksum: 7ec0c051

Time (s): cpu = 00:02:42 ; elapsed = 00:02:28 . Memory (MB): peak = 1756.289 ; gain = 35.051
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:44 ; elapsed = 00:02:29 . Memory (MB): peak = 1756.289 ; gain = 35.051
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.693 . Memory (MB): peak = 1756.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/Workspace/Lab05/Lab05.runs/impl_1/nano_sc_system_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file nano_sc_system_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.130 . Memory (MB): peak = 1756.289 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file nano_sc_system_utilization_placed.rpt -pb nano_sc_system_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file nano_sc_system_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1756.289 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a455d6c ConstDB: 0 ShapeSum: 747b62e5 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 12d15dfba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1839.441 ; gain = 71.125
Post Restoration Checksum: NetGraph: a07578a9 NumContArr: 8ca06711 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 12d15dfba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 1871.715 ; gain = 103.398

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 12d15dfba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1878.309 ; gain = 109.992

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 12d15dfba

Time (s): cpu = 00:00:37 ; elapsed = 00:00:47 . Memory (MB): peak = 1878.309 ; gain = 109.992
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 125d3b6ed

Time (s): cpu = 00:00:47 ; elapsed = 00:00:57 . Memory (MB): peak = 1890.879 ; gain = 122.563
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.242 | TNS=-20603.178| WHS=-0.068 | THS=-0.134 |

Phase 2 Router Initialization | Checksum: 1d2eeeb72

Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 1906.223 ; gain = 137.906

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00199314 %
  Global Horizontal Routing Utilization  = 0.00364394 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1434
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1415
  Number of Partially Routed Nets     = 19
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17c84e7b9

Time (s): cpu = 00:01:19 ; elapsed = 00:01:29 . Memory (MB): peak = 1984.094 ; gain = 215.777
INFO: [Route 35-580] Design has 1 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|              sys_clk_pin |              sys_clk_pin |                                                                                           CPU/pc_reg[6]/D|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 666
 Number of Nodes with overlaps = 159
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 96
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.115 | TNS=-30839.179| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 162eb4965

Time (s): cpu = 00:02:05 ; elapsed = 00:02:07 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 25
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-8.372 | TNS=-29499.739| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 126f73b2c

Time (s): cpu = 00:02:22 ; elapsed = 00:02:24 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 128
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 49
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.892 | TNS=-27561.367| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 274eb8b9b

Time (s): cpu = 00:02:58 ; elapsed = 00:02:54 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 4.4 Global Iteration 3
 Number of Nodes with overlaps = 367
 Number of Nodes with overlaps = 99
 Number of Nodes with overlaps = 102
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 52
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.696 | TNS=-28261.398| WHS=N/A    | THS=N/A    |

Phase 4.4 Global Iteration 3 | Checksum: 1a9e247de

Time (s): cpu = 00:03:39 ; elapsed = 00:03:23 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 4.5 Global Iteration 4
 Number of Nodes with overlaps = 111
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.431 | TNS=-26266.634| WHS=N/A    | THS=N/A    |

Phase 4.5 Global Iteration 4 | Checksum: 199e25f46

Time (s): cpu = 00:03:54 ; elapsed = 00:03:37 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 4.6 Global Iteration 5
 Number of Nodes with overlaps = 418
 Number of Nodes with overlaps = 73
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.500 | TNS=-26530.392| WHS=N/A    | THS=N/A    |

Phase 4.6 Global Iteration 5 | Checksum: b1ecab21

Time (s): cpu = 00:04:17 ; elapsed = 00:03:54 . Memory (MB): peak = 1984.094 ; gain = 215.777
Phase 4 Rip-up And Reroute | Checksum: b1ecab21

Time (s): cpu = 00:04:17 ; elapsed = 00:03:54 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 156f0e335

Time (s): cpu = 00:04:18 ; elapsed = 00:03:55 . Memory (MB): peak = 1984.094 ; gain = 215.777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.390 | TNS=-26001.020| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14db7d1ca

Time (s): cpu = 00:04:19 ; elapsed = 00:03:56 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14db7d1ca

Time (s): cpu = 00:04:19 ; elapsed = 00:03:56 . Memory (MB): peak = 1984.094 ; gain = 215.777
Phase 5 Delay and Skew Optimization | Checksum: 14db7d1ca

Time (s): cpu = 00:04:19 ; elapsed = 00:03:56 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: e487dfb8

Time (s): cpu = 00:04:21 ; elapsed = 00:03:57 . Memory (MB): peak = 1984.094 ; gain = 215.777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.354 | TNS=-25967.964| WHS=0.248  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: e487dfb8

Time (s): cpu = 00:04:21 ; elapsed = 00:03:57 . Memory (MB): peak = 1984.094 ; gain = 215.777
Phase 6 Post Hold Fix | Checksum: e487dfb8

Time (s): cpu = 00:04:21 ; elapsed = 00:03:57 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.83951 %
  Global Horizontal Routing Utilization  = 3.8424 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X31Y36 -> INT_R_X31Y36
South Dir 1x1 Area, Max Cong = 81.0811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 83.8235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 138e68123

Time (s): cpu = 00:04:21 ; elapsed = 00:03:57 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 138e68123

Time (s): cpu = 00:04:21 ; elapsed = 00:03:57 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 7a8dc763

Time (s): cpu = 00:04:21 ; elapsed = 00:03:58 . Memory (MB): peak = 1984.094 ; gain = 215.777

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.354 | TNS=-25967.964| WHS=0.248  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 7a8dc763

Time (s): cpu = 00:04:21 ; elapsed = 00:03:58 . Memory (MB): peak = 1984.094 ; gain = 215.777
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:21 ; elapsed = 00:03:59 . Memory (MB): peak = 1984.094 ; gain = 215.777

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:23 ; elapsed = 00:04:01 . Memory (MB): peak = 1984.094 ; gain = 227.805
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.876 . Memory (MB): peak = 1984.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado/Workspace/Lab05/Lab05.runs/impl_1/nano_sc_system_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file nano_sc_system_drc_routed.rpt -pb nano_sc_system_drc_routed.pb -rpx nano_sc_system_drc_routed.rpx
Command: report_drc -file nano_sc_system_drc_routed.rpt -pb nano_sc_system_drc_routed.pb -rpx nano_sc_system_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado/Workspace/Lab05/Lab05.runs/impl_1/nano_sc_system_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file nano_sc_system_methodology_drc_routed.rpt -pb nano_sc_system_methodology_drc_routed.pb -rpx nano_sc_system_methodology_drc_routed.rpx
Command: report_methodology -file nano_sc_system_methodology_drc_routed.rpt -pb nano_sc_system_methodology_drc_routed.pb -rpx nano_sc_system_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Vivado/Workspace/Lab05/Lab05.runs/impl_1/nano_sc_system_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1996.703 ; gain = 12.609
INFO: [runtcl-4] Executing : report_power -file nano_sc_system_power_routed.rpt -pb nano_sc_system_power_summary_routed.pb -rpx nano_sc_system_power_routed.rpx
Command: report_power -file nano_sc_system_power_routed.rpt -pb nano_sc_system_power_summary_routed.pb -rpx nano_sc_system_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2005.754 ; gain = 9.051
INFO: [runtcl-4] Executing : report_route_status -file nano_sc_system_route_status.rpt -pb nano_sc_system_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file nano_sc_system_timing_summary_routed.rpt -pb nano_sc_system_timing_summary_routed.pb -rpx nano_sc_system_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file nano_sc_system_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file nano_sc_system_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file nano_sc_system_bus_skew_routed.rpt -pb nano_sc_system_bus_skew_routed.pb -rpx nano_sc_system_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Nov  3 15:23:07 2020...
