NDSearch.OnPrefixDataLoaded("mod",["Variable"],[["mode",,[["uvm_mem_mam_cfg",,,,0,"File18:uvm_mem_mam.svh:uvm_mem_mam_cfg.mode","SystemVerilogClass:uvm_mem_mam_cfg:mode"]]],["model",,[["uvm_mem_access_seq",,,,0,"File18:uvm_mem_access_seq.svh:uvm_mem_access_seq.model","SystemVerilogClass:uvm_mem_access_seq:model"],["uvm_mem_walk_seq",,,,0,"File18:uvm_mem_walk_seq.svh:uvm_mem_walk_seq.model","SystemVerilogClass:uvm_mem_walk_seq:model"],["uvm_reg_access_seq",,,,0,"File18:uvm_reg_access_seq.svh:uvm_reg_access_seq.model","SystemVerilogClass:uvm_reg_access_seq:model"],["uvm_reg_bit_bash_seq",,,,0,"File18:uvm_reg_bit_bash_seq.svh:uvm_reg_bit_bash_seq.model","SystemVerilogClass:uvm_reg_bit_bash_seq:model"],["uvm_reg_hw_reset_seq",,,,0,"File18:uvm_reg_hw_reset_seq.svh:uvm_reg_hw_reset_seq.model","SystemVerilogClass:uvm_reg_hw_reset_seq:model"],["uvm_reg_mem_built_in_seq",,,,0,"File18:uvm_reg_mem_built_in_seq.svh:uvm_reg_mem_built_in_seq.model","SystemVerilogClass:uvm_reg_mem_built_in_seq:model"],["uvm_reg_mem_shared_access_seq",,,,0,"File18:uvm_reg_mem_shared_access_seq.svh:uvm_reg_mem_shared_access_seq.model","SystemVerilogClass:uvm_reg_mem_shared_access_seq:model"],["uvm_reg_sequence",,,,0,"File18:uvm_reg_sequence.svh:uvm_reg_sequence.model","SystemVerilogClass:uvm_reg_sequence:model"]]]]);