----- Testing VPSRLW -----
[128-bit Reg-Reg]
Input: aa aa bb bb cc cc dd dd ee ee ff ff 00 00 34 12 
Shift: 08 00 00 00 00 00 00 00 00 00 00 00 00 00 04 00 
Result: aa 00 bb 00 cc 00 dd 00 ee 00 ff 00 00 00 12 00 

[128-bit Reg-Mem]
Input: aa aa bb bb cc cc dd dd ee ee ff ff 00 00 34 12 
Shift: 4 (memory)
Result: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 

[128-bit Imm]
Input: aa aa bb bb cc cc dd dd ee ee ff ff 00 00 34 12 
Shift: 3 (immediate)
Result: 55 15 77 17 99 19 bb 1b dd 1d ff 1f 00 00 46 02 

[256-bit Reg-Reg]
Input: aa aa bb bb cc cc dd dd ee ee ff ff 00 00 34 12 55 55 66 66 77 77 88 88 99 99 aa aa bb bb cc cc 
Shift: 05 00 00 00 00 00 00 00 0f 00 10 00 00 00 08 00 
Result: 55 05 dd 05 66 06 ee 06 77 07 ff 07 00 00 91 00 aa 02 33 03 bb 03 44 04 cc 04 55 05 dd 05 66 06 

[Boundary]
Input: aa aa bb bb cc cc dd dd ee ee ff ff 00 00 34 12 
Shift: 16 (should be all zeros)
Result: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 

VPSRLW tests completed.
