

================================================================
== Vitis HLS Report for 'load_buffer_tile_c2'
================================================================
* Date:           Tue Oct 31 19:00:05 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4710|     4710|  47.100 us|  47.100 us|  4710|  4710|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                          |                                               |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_load_buffer_tile_c2_Pipeline_1_fu_128                 |load_buffer_tile_c2_Pipeline_1                 |     2314|     2314|  23.140 us|  23.140 us|  2314|  2314|       no|
        |grp_load_buffer_tile_c2_Pipeline_2_fu_134                 |load_buffer_tile_c2_Pipeline_2                 |      258|      258|   2.580 us|   2.580 us|   258|   258|       no|
        |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140  |load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1  |     2393|     2393|  23.930 us|  23.930 us|  2393|  2393|       no|
        |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188  |load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4  |      267|      267|   2.670 us|   2.670 us|   267|   267|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     484|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|   29415|   34398|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     174|    -|
|Register         |        -|     -|     264|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|   29679|   35056|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      12|      29|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |grp_load_buffer_tile_c2_Pipeline_1_fu_128                 |load_buffer_tile_c2_Pipeline_1                 |        0|   0|     14|     65|    0|
    |grp_load_buffer_tile_c2_Pipeline_2_fu_134                 |load_buffer_tile_c2_Pipeline_2                 |        0|   0|     11|     60|    0|
    |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140  |load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1  |        0|   1|  29255|  33978|    0|
    |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188  |load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4  |        0|   0|    135|    295|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                     |                                               |        0|   1|  29415|  34398|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |xClamped_10_fu_284_p2            |         +|   0|  0|  15|           8|           4|
    |xClamped_11_fu_291_p2            |         +|   0|  0|  15|           8|           4|
    |xClamped_12_fu_298_p2            |         +|   0|  0|  15|           8|           4|
    |xClamped_13_fu_305_p2            |         +|   0|  0|  15|           8|           4|
    |xClamped_14_fu_312_p2            |         +|   0|  0|  15|           8|           4|
    |xClamped_15_fu_319_p2            |         +|   0|  0|  15|           8|           5|
    |xClamped_1_fu_221_p2             |         +|   0|  0|  15|           8|           2|
    |xClamped_2_fu_228_p2             |         +|   0|  0|  15|           8|           2|
    |xClamped_3_fu_235_p2             |         +|   0|  0|  15|           8|           3|
    |xClamped_4_fu_242_p2             |         +|   0|  0|  15|           8|           3|
    |xClamped_5_fu_249_p2             |         +|   0|  0|  15|           8|           3|
    |xClamped_6_fu_256_p2             |         +|   0|  0|  15|           8|           3|
    |xClamped_7_fu_263_p2             |         +|   0|  0|  15|           8|           4|
    |xClamped_8_fu_270_p2             |         +|   0|  0|  15|           8|           4|
    |xClamped_9_fu_277_p2             |         +|   0|  0|  15|           8|           4|
    |xClamped_fu_214_p2               |         +|   0|  0|  15|           8|           1|
    |yClamped_10_fu_396_p2            |         +|   0|  0|  15|           8|           4|
    |yClamped_11_fu_403_p2            |         +|   0|  0|  15|           8|           4|
    |yClamped_12_fu_410_p2            |         +|   0|  0|  15|           8|           4|
    |yClamped_13_fu_417_p2            |         +|   0|  0|  15|           8|           4|
    |yClamped_14_fu_424_p2            |         +|   0|  0|  15|           8|           4|
    |yClamped_15_fu_431_p2            |         +|   0|  0|  15|           8|           5|
    |yClamped_1_fu_333_p2             |         +|   0|  0|  15|           8|           2|
    |yClamped_2_fu_340_p2             |         +|   0|  0|  15|           8|           2|
    |yClamped_3_fu_347_p2             |         +|   0|  0|  15|           8|           3|
    |yClamped_4_fu_354_p2             |         +|   0|  0|  15|           8|           3|
    |yClamped_5_fu_361_p2             |         +|   0|  0|  15|           8|           3|
    |yClamped_6_fu_368_p2             |         +|   0|  0|  15|           8|           3|
    |yClamped_7_fu_375_p2             |         +|   0|  0|  15|           8|           4|
    |yClamped_8_fu_382_p2             |         +|   0|  0|  15|           8|           4|
    |yClamped_9_fu_389_p2             |         +|   0|  0|  15|           8|           4|
    |yClamped_fu_326_p2               |         +|   0|  0|  15|           8|           1|
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 484|         258|         110|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  26|          5|    1|          5|
    |input_fm_buffer_1_address0     |  14|          3|   12|         36|
    |input_fm_buffer_1_ce0          |  14|          3|    1|          3|
    |input_fm_buffer_1_d0           |  14|          3|   32|         96|
    |input_fm_buffer_1_we0          |  14|          3|    1|          3|
    |m_axi_output_r_ARVALID         |   9|          2|    1|          2|
    |m_axi_output_r_RREADY          |   9|          2|    1|          2|
    |m_axi_params_ARVALID           |   9|          2|    1|          2|
    |m_axi_params_RREADY            |   9|          2|    1|          2|
    |weights_buffer_0_0_0_address0  |  14|          3|    5|         15|
    |weights_buffer_0_0_0_ce0       |  14|          3|    1|          3|
    |weights_buffer_0_0_0_d0        |  14|          3|   32|         96|
    |weights_buffer_0_0_0_we0       |  14|          3|    1|          3|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 174|         37|   90|        268|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                 | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                              |  4|   0|    4|          0|
    |grp_load_buffer_tile_c2_Pipeline_1_fu_128_ap_start_reg                 |  1|   0|    1|          0|
    |grp_load_buffer_tile_c2_Pipeline_2_fu_134_ap_start_reg                 |  1|   0|    1|          0|
    |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140_ap_start_reg  |  1|   0|    1|          0|
    |grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188_ap_start_reg  |  1|   0|    1|          0|
    |xClamped_10_reg_514                                                    |  8|   0|    8|          0|
    |xClamped_11_reg_519                                                    |  8|   0|    8|          0|
    |xClamped_12_reg_524                                                    |  8|   0|    8|          0|
    |xClamped_13_reg_529                                                    |  8|   0|    8|          0|
    |xClamped_14_reg_534                                                    |  8|   0|    8|          0|
    |xClamped_15_reg_539                                                    |  8|   0|    8|          0|
    |xClamped_1_reg_469                                                     |  8|   0|    8|          0|
    |xClamped_2_reg_474                                                     |  8|   0|    8|          0|
    |xClamped_3_reg_479                                                     |  8|   0|    8|          0|
    |xClamped_4_reg_484                                                     |  8|   0|    8|          0|
    |xClamped_5_reg_489                                                     |  8|   0|    8|          0|
    |xClamped_6_reg_494                                                     |  8|   0|    8|          0|
    |xClamped_7_reg_499                                                     |  8|   0|    8|          0|
    |xClamped_8_reg_504                                                     |  8|   0|    8|          0|
    |xClamped_9_reg_509                                                     |  8|   0|    8|          0|
    |xClamped_reg_464                                                       |  8|   0|    8|          0|
    |yClamped_10_reg_594                                                    |  8|   0|    8|          0|
    |yClamped_11_reg_599                                                    |  8|   0|    8|          0|
    |yClamped_12_reg_604                                                    |  8|   0|    8|          0|
    |yClamped_13_reg_609                                                    |  8|   0|    8|          0|
    |yClamped_14_reg_614                                                    |  8|   0|    8|          0|
    |yClamped_15_reg_619                                                    |  8|   0|    8|          0|
    |yClamped_1_reg_549                                                     |  8|   0|    8|          0|
    |yClamped_2_reg_554                                                     |  8|   0|    8|          0|
    |yClamped_3_reg_559                                                     |  8|   0|    8|          0|
    |yClamped_4_reg_564                                                     |  8|   0|    8|          0|
    |yClamped_5_reg_569                                                     |  8|   0|    8|          0|
    |yClamped_6_reg_574                                                     |  8|   0|    8|          0|
    |yClamped_7_reg_579                                                     |  8|   0|    8|          0|
    |yClamped_8_reg_584                                                     |  8|   0|    8|          0|
    |yClamped_9_reg_589                                                     |  8|   0|    8|          0|
    |yClamped_reg_544                                                       |  8|   0|    8|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                  |264|   0|  264|          0|
    +-----------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+----------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                         |   in|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|ap_rst                         |   in|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|ap_start                       |   in|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|ap_done                        |  out|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|ap_idle                        |  out|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|ap_ready                       |  out|    1|  ap_ctrl_hs|   load_buffer_tile_c2|  return value|
|m_axi_output_r_AWVALID         |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWREADY         |   in|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWADDR          |  out|   64|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWID            |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWLEN           |  out|   32|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWSIZE          |  out|    3|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWBURST         |  out|    2|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWLOCK          |  out|    2|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWCACHE         |  out|    4|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWPROT          |  out|    3|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWQOS           |  out|    4|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWREGION        |  out|    4|       m_axi|              output_r|       pointer|
|m_axi_output_r_AWUSER          |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_WVALID          |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_WREADY          |   in|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_WDATA           |  out|   32|       m_axi|              output_r|       pointer|
|m_axi_output_r_WSTRB           |  out|    4|       m_axi|              output_r|       pointer|
|m_axi_output_r_WLAST           |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_WID             |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_WUSER           |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARVALID         |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARREADY         |   in|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARADDR          |  out|   64|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARID            |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARLEN           |  out|   32|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARSIZE          |  out|    3|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARBURST         |  out|    2|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARLOCK          |  out|    2|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARCACHE         |  out|    4|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARPROT          |  out|    3|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARQOS           |  out|    4|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARREGION        |  out|    4|       m_axi|              output_r|       pointer|
|m_axi_output_r_ARUSER          |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_RVALID          |   in|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_RREADY          |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_RDATA           |   in|   32|       m_axi|              output_r|       pointer|
|m_axi_output_r_RLAST           |   in|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_RID             |   in|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_RFIFONUM        |   in|    9|       m_axi|              output_r|       pointer|
|m_axi_output_r_RUSER           |   in|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_RRESP           |   in|    2|       m_axi|              output_r|       pointer|
|m_axi_output_r_BVALID          |   in|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_BREADY          |  out|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_BRESP           |   in|    2|       m_axi|              output_r|       pointer|
|m_axi_output_r_BID             |   in|    1|       m_axi|              output_r|       pointer|
|m_axi_output_r_BUSER           |   in|    1|       m_axi|              output_r|       pointer|
|input_fm                       |   in|   64|     ap_none|              input_fm|        scalar|
|m_axi_params_AWVALID           |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_AWREADY           |   in|    1|       m_axi|                params|       pointer|
|m_axi_params_AWADDR            |  out|   64|       m_axi|                params|       pointer|
|m_axi_params_AWID              |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_AWLEN             |  out|   32|       m_axi|                params|       pointer|
|m_axi_params_AWSIZE            |  out|    3|       m_axi|                params|       pointer|
|m_axi_params_AWBURST           |  out|    2|       m_axi|                params|       pointer|
|m_axi_params_AWLOCK            |  out|    2|       m_axi|                params|       pointer|
|m_axi_params_AWCACHE           |  out|    4|       m_axi|                params|       pointer|
|m_axi_params_AWPROT            |  out|    3|       m_axi|                params|       pointer|
|m_axi_params_AWQOS             |  out|    4|       m_axi|                params|       pointer|
|m_axi_params_AWREGION          |  out|    4|       m_axi|                params|       pointer|
|m_axi_params_AWUSER            |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_WVALID            |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_WREADY            |   in|    1|       m_axi|                params|       pointer|
|m_axi_params_WDATA             |  out|   32|       m_axi|                params|       pointer|
|m_axi_params_WSTRB             |  out|    4|       m_axi|                params|       pointer|
|m_axi_params_WLAST             |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_WID               |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_WUSER             |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_ARVALID           |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_ARREADY           |   in|    1|       m_axi|                params|       pointer|
|m_axi_params_ARADDR            |  out|   64|       m_axi|                params|       pointer|
|m_axi_params_ARID              |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_ARLEN             |  out|   32|       m_axi|                params|       pointer|
|m_axi_params_ARSIZE            |  out|    3|       m_axi|                params|       pointer|
|m_axi_params_ARBURST           |  out|    2|       m_axi|                params|       pointer|
|m_axi_params_ARLOCK            |  out|    2|       m_axi|                params|       pointer|
|m_axi_params_ARCACHE           |  out|    4|       m_axi|                params|       pointer|
|m_axi_params_ARPROT            |  out|    3|       m_axi|                params|       pointer|
|m_axi_params_ARQOS             |  out|    4|       m_axi|                params|       pointer|
|m_axi_params_ARREGION          |  out|    4|       m_axi|                params|       pointer|
|m_axi_params_ARUSER            |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_RVALID            |   in|    1|       m_axi|                params|       pointer|
|m_axi_params_RREADY            |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_RDATA             |   in|   32|       m_axi|                params|       pointer|
|m_axi_params_RLAST             |   in|    1|       m_axi|                params|       pointer|
|m_axi_params_RID               |   in|    1|       m_axi|                params|       pointer|
|m_axi_params_RFIFONUM          |   in|    9|       m_axi|                params|       pointer|
|m_axi_params_RUSER             |   in|    1|       m_axi|                params|       pointer|
|m_axi_params_RRESP             |   in|    2|       m_axi|                params|       pointer|
|m_axi_params_BVALID            |   in|    1|       m_axi|                params|       pointer|
|m_axi_params_BREADY            |  out|    1|       m_axi|                params|       pointer|
|m_axi_params_BRESP             |   in|    2|       m_axi|                params|       pointer|
|m_axi_params_BID               |   in|    1|       m_axi|                params|       pointer|
|m_axi_params_BUSER             |   in|    1|       m_axi|                params|       pointer|
|conv2_weights                  |   in|   64|     ap_none|         conv2_weights|        scalar|
|tx0                            |   in|    8|     ap_none|                   tx0|        scalar|
|ty0                            |   in|    8|     ap_none|                   ty0|        scalar|
|tn0                            |   in|    6|     ap_none|                   tn0|        scalar|
|input_fm_buffer_1_address0     |  out|   12|   ap_memory|     input_fm_buffer_1|         array|
|input_fm_buffer_1_ce0          |  out|    1|   ap_memory|     input_fm_buffer_1|         array|
|input_fm_buffer_1_we0          |  out|    1|   ap_memory|     input_fm_buffer_1|         array|
|input_fm_buffer_1_d0           |  out|   32|   ap_memory|     input_fm_buffer_1|         array|
|weights_buffer_0_0_0_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_0|         array|
|weights_buffer_0_0_0_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_0|         array|
|weights_buffer_0_0_0_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_0|         array|
|weights_buffer_0_0_0_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_0|         array|
|weights_buffer_0_0_1_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_1|         array|
|weights_buffer_0_0_1_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_1|         array|
|weights_buffer_0_0_1_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_1|         array|
|weights_buffer_0_0_1_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_1|         array|
|weights_buffer_0_0_2_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_2|         array|
|weights_buffer_0_0_2_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_2|         array|
|weights_buffer_0_0_2_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_2|         array|
|weights_buffer_0_0_2_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_2|         array|
|weights_buffer_0_0_3_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_3|         array|
|weights_buffer_0_0_3_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_3|         array|
|weights_buffer_0_0_3_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_3|         array|
|weights_buffer_0_0_3_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_3|         array|
|weights_buffer_0_0_4_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_4|         array|
|weights_buffer_0_0_4_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_4|         array|
|weights_buffer_0_0_4_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_4|         array|
|weights_buffer_0_0_4_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_4|         array|
|weights_buffer_0_0_5_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_5|         array|
|weights_buffer_0_0_5_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_5|         array|
|weights_buffer_0_0_5_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_5|         array|
|weights_buffer_0_0_5_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_5|         array|
|weights_buffer_0_0_6_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_6|         array|
|weights_buffer_0_0_6_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_6|         array|
|weights_buffer_0_0_6_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_6|         array|
|weights_buffer_0_0_6_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_6|         array|
|weights_buffer_0_0_7_address0  |  out|    5|   ap_memory|  weights_buffer_0_0_7|         array|
|weights_buffer_0_0_7_ce0       |  out|    1|   ap_memory|  weights_buffer_0_0_7|         array|
|weights_buffer_0_0_7_we0       |  out|    1|   ap_memory|  weights_buffer_0_0_7|         array|
|weights_buffer_0_0_7_d0        |  out|   32|   ap_memory|  weights_buffer_0_0_7|         array|
+-------------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 5 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 6 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_1, i32 %input_fm_buffer_1"   --->   Operation 7 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_2, i32 %weights_buffer_0_0_0"   --->   Operation 8 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.81>
ST_3 : Operation 9 [1/1] (0.00ns)   --->   "%tn0_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %tn0"   --->   Operation 9 'read' 'tn0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 10 [1/1] (0.00ns)   --->   "%ty0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %ty0"   --->   Operation 10 'read' 'ty0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 11 [1/1] (0.00ns)   --->   "%tx0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %tx0"   --->   Operation 11 'read' 'tx0_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %conv2_weights"   --->   Operation 12 'read' 'conv2_weights_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%input_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_fm"   --->   Operation 13 'read' 'input_fm_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.76ns)   --->   "%xClamped = add i8 %tx0_read, i8 1"   --->   Operation 14 'add' 'xClamped' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 15 [1/1] (0.76ns)   --->   "%xClamped_1 = add i8 %tx0_read, i8 2"   --->   Operation 15 'add' 'xClamped_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (0.76ns)   --->   "%xClamped_2 = add i8 %tx0_read, i8 3"   --->   Operation 16 'add' 'xClamped_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.76ns)   --->   "%xClamped_3 = add i8 %tx0_read, i8 4"   --->   Operation 17 'add' 'xClamped_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 18 [1/1] (0.76ns)   --->   "%xClamped_4 = add i8 %tx0_read, i8 5"   --->   Operation 18 'add' 'xClamped_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.76ns)   --->   "%xClamped_5 = add i8 %tx0_read, i8 6"   --->   Operation 19 'add' 'xClamped_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.76ns)   --->   "%xClamped_6 = add i8 %tx0_read, i8 7"   --->   Operation 20 'add' 'xClamped_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.76ns)   --->   "%xClamped_7 = add i8 %tx0_read, i8 8"   --->   Operation 21 'add' 'xClamped_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.76ns)   --->   "%xClamped_8 = add i8 %tx0_read, i8 9"   --->   Operation 22 'add' 'xClamped_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.76ns)   --->   "%xClamped_9 = add i8 %tx0_read, i8 10"   --->   Operation 23 'add' 'xClamped_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.76ns)   --->   "%xClamped_10 = add i8 %tx0_read, i8 11"   --->   Operation 24 'add' 'xClamped_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.76ns)   --->   "%xClamped_11 = add i8 %tx0_read, i8 12"   --->   Operation 25 'add' 'xClamped_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.76ns)   --->   "%xClamped_12 = add i8 %tx0_read, i8 13"   --->   Operation 26 'add' 'xClamped_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.76ns)   --->   "%xClamped_13 = add i8 %tx0_read, i8 14"   --->   Operation 27 'add' 'xClamped_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.76ns)   --->   "%xClamped_14 = add i8 %tx0_read, i8 15"   --->   Operation 28 'add' 'xClamped_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.76ns)   --->   "%xClamped_15 = add i8 %tx0_read, i8 16"   --->   Operation 29 'add' 'xClamped_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.76ns)   --->   "%yClamped = add i8 %ty0_read, i8 1"   --->   Operation 30 'add' 'yClamped' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.76ns)   --->   "%yClamped_1 = add i8 %ty0_read, i8 2"   --->   Operation 31 'add' 'yClamped_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.76ns)   --->   "%yClamped_2 = add i8 %ty0_read, i8 3"   --->   Operation 32 'add' 'yClamped_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.76ns)   --->   "%yClamped_3 = add i8 %ty0_read, i8 4"   --->   Operation 33 'add' 'yClamped_3' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.76ns)   --->   "%yClamped_4 = add i8 %ty0_read, i8 5"   --->   Operation 34 'add' 'yClamped_4' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.76ns)   --->   "%yClamped_5 = add i8 %ty0_read, i8 6"   --->   Operation 35 'add' 'yClamped_5' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.76ns)   --->   "%yClamped_6 = add i8 %ty0_read, i8 7"   --->   Operation 36 'add' 'yClamped_6' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.76ns)   --->   "%yClamped_7 = add i8 %ty0_read, i8 8"   --->   Operation 37 'add' 'yClamped_7' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.76ns)   --->   "%yClamped_8 = add i8 %ty0_read, i8 9"   --->   Operation 38 'add' 'yClamped_8' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.76ns)   --->   "%yClamped_9 = add i8 %ty0_read, i8 10"   --->   Operation 39 'add' 'yClamped_9' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.76ns)   --->   "%yClamped_10 = add i8 %ty0_read, i8 11"   --->   Operation 40 'add' 'yClamped_10' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.76ns)   --->   "%yClamped_11 = add i8 %ty0_read, i8 12"   --->   Operation 41 'add' 'yClamped_11' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.76ns)   --->   "%yClamped_12 = add i8 %ty0_read, i8 13"   --->   Operation 42 'add' 'yClamped_12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.76ns)   --->   "%yClamped_13 = add i8 %ty0_read, i8 14"   --->   Operation 43 'add' 'yClamped_13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.76ns)   --->   "%yClamped_14 = add i8 %ty0_read, i8 15"   --->   Operation 44 'add' 'yClamped_14' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.76ns)   --->   "%yClamped_15 = add i8 %ty0_read, i8 16"   --->   Operation 45 'add' 'yClamped_15' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1, i6 %tn0_read, i64 %input_fm_read, i8 %ty0_read, i8 %tx0_read, i32 %output_r, i8 %xClamped, i8 %xClamped_1, i8 %xClamped_2, i8 %xClamped_3, i8 %xClamped_4, i8 %xClamped_5, i8 %xClamped_6, i8 %xClamped_7, i8 %xClamped_8, i8 %xClamped_9, i8 %xClamped_10, i8 %xClamped_11, i8 %xClamped_12, i8 %xClamped_13, i8 %xClamped_14, i8 %xClamped_15, i8 %yClamped, i8 %yClamped_1, i8 %yClamped_2, i8 %yClamped_3, i8 %yClamped_4, i8 %yClamped_5, i8 %yClamped_6, i8 %yClamped_7, i8 %yClamped_8, i8 %yClamped_9, i8 %yClamped_10, i8 %yClamped_11, i8 %yClamped_12, i8 %yClamped_13, i8 %yClamped_14, i8 %yClamped_15, i32 %input_fm_buffer_1"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [2/2] (0.81ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4, i6 %tn0_read, i64 %conv2_weights_read, i32 %params, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.81> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %params, void @empty_23, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_31, void @empty_30, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_r, void @empty_23, i32 0, i32 0, void @empty_21, i32 0, i32 512, void @empty_20, void @empty_30, void @empty_21, i32 16, i32 16, i32 16, i32 16, void @empty_21, void @empty_21, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1, i6 %tn0_read, i64 %input_fm_read, i8 %ty0_read, i8 %tx0_read, i32 %output_r, i8 %xClamped, i8 %xClamped_1, i8 %xClamped_2, i8 %xClamped_3, i8 %xClamped_4, i8 %xClamped_5, i8 %xClamped_6, i8 %xClamped_7, i8 %xClamped_8, i8 %xClamped_9, i8 %xClamped_10, i8 %xClamped_11, i8 %xClamped_12, i8 %xClamped_13, i8 %xClamped_14, i8 %xClamped_15, i8 %yClamped, i8 %yClamped_1, i8 %yClamped_2, i8 %yClamped_3, i8 %yClamped_4, i8 %yClamped_5, i8 %yClamped_6, i8 %yClamped_7, i8 %yClamped_8, i8 %yClamped_9, i8 %yClamped_10, i8 %yClamped_11, i8 %yClamped_12, i8 %yClamped_13, i8 %yClamped_14, i8 %yClamped_15, i32 %input_fm_buffer_1"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 51 [1/2] (0.00ns)   --->   "%call_ln0 = call void @load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4, i6 %tn0_read, i64 %conv2_weights_read, i32 %params, i32 %weights_buffer_0_0_0, i32 %weights_buffer_0_0_1, i32 %weights_buffer_0_0_2, i32 %weights_buffer_0_0_3, i32 %weights_buffer_0_0_4, i32 %weights_buffer_0_0_5, i32 %weights_buffer_0_0_6, i32 %weights_buffer_0_0_7"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%ret_ln132 = ret" [src/conv2.cpp:132]   --->   Operation 52 'ret' 'ret_ln132' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_fm]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ params]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ conv2_weights]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ty0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tn0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_fm_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weights_buffer_0_0_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
call_ln0           (call         ) [ 00000]
call_ln0           (call         ) [ 00000]
tn0_read           (read         ) [ 00001]
ty0_read           (read         ) [ 00001]
tx0_read           (read         ) [ 00001]
conv2_weights_read (read         ) [ 00001]
input_fm_read      (read         ) [ 00001]
xClamped           (add          ) [ 00001]
xClamped_1         (add          ) [ 00001]
xClamped_2         (add          ) [ 00001]
xClamped_3         (add          ) [ 00001]
xClamped_4         (add          ) [ 00001]
xClamped_5         (add          ) [ 00001]
xClamped_6         (add          ) [ 00001]
xClamped_7         (add          ) [ 00001]
xClamped_8         (add          ) [ 00001]
xClamped_9         (add          ) [ 00001]
xClamped_10        (add          ) [ 00001]
xClamped_11        (add          ) [ 00001]
xClamped_12        (add          ) [ 00001]
xClamped_13        (add          ) [ 00001]
xClamped_14        (add          ) [ 00001]
xClamped_15        (add          ) [ 00001]
yClamped           (add          ) [ 00001]
yClamped_1         (add          ) [ 00001]
yClamped_2         (add          ) [ 00001]
yClamped_3         (add          ) [ 00001]
yClamped_4         (add          ) [ 00001]
yClamped_5         (add          ) [ 00001]
yClamped_6         (add          ) [ 00001]
yClamped_7         (add          ) [ 00001]
yClamped_8         (add          ) [ 00001]
yClamped_9         (add          ) [ 00001]
yClamped_10        (add          ) [ 00001]
yClamped_11        (add          ) [ 00001]
yClamped_12        (add          ) [ 00001]
yClamped_13        (add          ) [ 00001]
yClamped_14        (add          ) [ 00001]
yClamped_15        (add          ) [ 00001]
specinterface_ln0  (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
call_ln0           (call         ) [ 00000]
call_ln0           (call         ) [ 00000]
ret_ln132          (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_fm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="params">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="params"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_weights">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_weights"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ty0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ty0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tn0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tn0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_fm_buffer_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_fm_buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_buffer_0_0_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_buffer_0_0_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_buffer_0_0_2">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_buffer_0_0_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_buffer_0_0_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_buffer_0_0_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_buffer_0_0_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_buffer_0_0_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_buffer_0_0_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buffer_tile_c2_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buffer_tile_c2_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_31"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_30"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="tn0_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="6" slack="0"/>
<pin id="101" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tn0_read/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="ty0_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="0" index="1" bw="8" slack="0"/>
<pin id="107" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ty0_read/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tx0_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tx0_read/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="conv2_weights_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2_weights_read/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="input_fm_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_fm_read/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_load_buffer_tile_c2_Pipeline_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_load_buffer_tile_c2_Pipeline_2_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="6" slack="0"/>
<pin id="143" dir="0" index="2" bw="64" slack="0"/>
<pin id="144" dir="0" index="3" bw="8" slack="0"/>
<pin id="145" dir="0" index="4" bw="8" slack="0"/>
<pin id="146" dir="0" index="5" bw="32" slack="0"/>
<pin id="147" dir="0" index="6" bw="8" slack="0"/>
<pin id="148" dir="0" index="7" bw="8" slack="0"/>
<pin id="149" dir="0" index="8" bw="8" slack="0"/>
<pin id="150" dir="0" index="9" bw="8" slack="0"/>
<pin id="151" dir="0" index="10" bw="8" slack="0"/>
<pin id="152" dir="0" index="11" bw="8" slack="0"/>
<pin id="153" dir="0" index="12" bw="8" slack="0"/>
<pin id="154" dir="0" index="13" bw="8" slack="0"/>
<pin id="155" dir="0" index="14" bw="8" slack="0"/>
<pin id="156" dir="0" index="15" bw="8" slack="0"/>
<pin id="157" dir="0" index="16" bw="8" slack="0"/>
<pin id="158" dir="0" index="17" bw="8" slack="0"/>
<pin id="159" dir="0" index="18" bw="8" slack="0"/>
<pin id="160" dir="0" index="19" bw="8" slack="0"/>
<pin id="161" dir="0" index="20" bw="8" slack="0"/>
<pin id="162" dir="0" index="21" bw="8" slack="0"/>
<pin id="163" dir="0" index="22" bw="8" slack="0"/>
<pin id="164" dir="0" index="23" bw="8" slack="0"/>
<pin id="165" dir="0" index="24" bw="8" slack="0"/>
<pin id="166" dir="0" index="25" bw="8" slack="0"/>
<pin id="167" dir="0" index="26" bw="8" slack="0"/>
<pin id="168" dir="0" index="27" bw="8" slack="0"/>
<pin id="169" dir="0" index="28" bw="8" slack="0"/>
<pin id="170" dir="0" index="29" bw="8" slack="0"/>
<pin id="171" dir="0" index="30" bw="8" slack="0"/>
<pin id="172" dir="0" index="31" bw="8" slack="0"/>
<pin id="173" dir="0" index="32" bw="8" slack="0"/>
<pin id="174" dir="0" index="33" bw="8" slack="0"/>
<pin id="175" dir="0" index="34" bw="8" slack="0"/>
<pin id="176" dir="0" index="35" bw="8" slack="0"/>
<pin id="177" dir="0" index="36" bw="8" slack="0"/>
<pin id="178" dir="0" index="37" bw="8" slack="0"/>
<pin id="179" dir="0" index="38" bw="32" slack="0"/>
<pin id="180" dir="1" index="39" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="6" slack="0"/>
<pin id="191" dir="0" index="2" bw="64" slack="0"/>
<pin id="192" dir="0" index="3" bw="32" slack="0"/>
<pin id="193" dir="0" index="4" bw="32" slack="0"/>
<pin id="194" dir="0" index="5" bw="32" slack="0"/>
<pin id="195" dir="0" index="6" bw="32" slack="0"/>
<pin id="196" dir="0" index="7" bw="32" slack="0"/>
<pin id="197" dir="0" index="8" bw="32" slack="0"/>
<pin id="198" dir="0" index="9" bw="32" slack="0"/>
<pin id="199" dir="0" index="10" bw="32" slack="0"/>
<pin id="200" dir="0" index="11" bw="32" slack="0"/>
<pin id="201" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="xClamped_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="xClamped_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="8" slack="0"/>
<pin id="223" dir="0" index="1" bw="3" slack="0"/>
<pin id="224" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_1/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="xClamped_2_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="3" slack="0"/>
<pin id="231" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_2/3 "/>
</bind>
</comp>

<comp id="235" class="1004" name="xClamped_3_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="4" slack="0"/>
<pin id="238" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_3/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="xClamped_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="4" slack="0"/>
<pin id="245" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_4/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="xClamped_5_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="8" slack="0"/>
<pin id="251" dir="0" index="1" bw="4" slack="0"/>
<pin id="252" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_5/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="xClamped_6_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="0" index="1" bw="4" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_6/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="xClamped_7_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_7/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="xClamped_8_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_8/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="xClamped_9_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="8" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_9/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="xClamped_10_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="5" slack="0"/>
<pin id="287" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_10/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="xClamped_11_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="0"/>
<pin id="293" dir="0" index="1" bw="5" slack="0"/>
<pin id="294" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_11/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="xClamped_12_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="5" slack="0"/>
<pin id="301" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_12/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="xClamped_13_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="8" slack="0"/>
<pin id="307" dir="0" index="1" bw="5" slack="0"/>
<pin id="308" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_13/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="xClamped_14_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="0"/>
<pin id="315" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_14/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="xClamped_15_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="8" slack="0"/>
<pin id="321" dir="0" index="1" bw="6" slack="0"/>
<pin id="322" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="xClamped_15/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="yClamped_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped/3 "/>
</bind>
</comp>

<comp id="333" class="1004" name="yClamped_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_1/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="yClamped_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_2/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="yClamped_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_3/3 "/>
</bind>
</comp>

<comp id="354" class="1004" name="yClamped_4_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="4" slack="0"/>
<pin id="357" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_4/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="yClamped_5_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="4" slack="0"/>
<pin id="364" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_5/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="yClamped_6_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_6/3 "/>
</bind>
</comp>

<comp id="375" class="1004" name="yClamped_7_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="0"/>
<pin id="377" dir="0" index="1" bw="5" slack="0"/>
<pin id="378" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_7/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="yClamped_8_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_8/3 "/>
</bind>
</comp>

<comp id="389" class="1004" name="yClamped_9_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="5" slack="0"/>
<pin id="392" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_9/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="yClamped_10_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="0"/>
<pin id="399" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_10/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="yClamped_11_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="0" index="1" bw="5" slack="0"/>
<pin id="406" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_11/3 "/>
</bind>
</comp>

<comp id="410" class="1004" name="yClamped_12_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="8" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="0"/>
<pin id="413" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_12/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="yClamped_13_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="0"/>
<pin id="419" dir="0" index="1" bw="5" slack="0"/>
<pin id="420" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_13/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="yClamped_14_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="8" slack="0"/>
<pin id="426" dir="0" index="1" bw="5" slack="0"/>
<pin id="427" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_14/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="yClamped_15_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="8" slack="0"/>
<pin id="433" dir="0" index="1" bw="6" slack="0"/>
<pin id="434" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="yClamped_15/3 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tn0_read_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="6" slack="1"/>
<pin id="440" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tn0_read "/>
</bind>
</comp>

<comp id="444" class="1005" name="ty0_read_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="8" slack="1"/>
<pin id="446" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ty0_read "/>
</bind>
</comp>

<comp id="449" class="1005" name="tx0_read_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="8" slack="1"/>
<pin id="451" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tx0_read "/>
</bind>
</comp>

<comp id="454" class="1005" name="conv2_weights_read_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="1"/>
<pin id="456" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv2_weights_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="input_fm_read_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="64" slack="1"/>
<pin id="461" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_fm_read "/>
</bind>
</comp>

<comp id="464" class="1005" name="xClamped_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="8" slack="1"/>
<pin id="466" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped "/>
</bind>
</comp>

<comp id="469" class="1005" name="xClamped_1_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="1"/>
<pin id="471" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_1 "/>
</bind>
</comp>

<comp id="474" class="1005" name="xClamped_2_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="1"/>
<pin id="476" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_2 "/>
</bind>
</comp>

<comp id="479" class="1005" name="xClamped_3_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="8" slack="1"/>
<pin id="481" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_3 "/>
</bind>
</comp>

<comp id="484" class="1005" name="xClamped_4_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="1"/>
<pin id="486" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_4 "/>
</bind>
</comp>

<comp id="489" class="1005" name="xClamped_5_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_5 "/>
</bind>
</comp>

<comp id="494" class="1005" name="xClamped_6_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="8" slack="1"/>
<pin id="496" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_6 "/>
</bind>
</comp>

<comp id="499" class="1005" name="xClamped_7_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="1"/>
<pin id="501" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_7 "/>
</bind>
</comp>

<comp id="504" class="1005" name="xClamped_8_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="1"/>
<pin id="506" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_8 "/>
</bind>
</comp>

<comp id="509" class="1005" name="xClamped_9_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="1"/>
<pin id="511" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_9 "/>
</bind>
</comp>

<comp id="514" class="1005" name="xClamped_10_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="8" slack="1"/>
<pin id="516" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_10 "/>
</bind>
</comp>

<comp id="519" class="1005" name="xClamped_11_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="1"/>
<pin id="521" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_11 "/>
</bind>
</comp>

<comp id="524" class="1005" name="xClamped_12_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="8" slack="1"/>
<pin id="526" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_12 "/>
</bind>
</comp>

<comp id="529" class="1005" name="xClamped_13_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="1"/>
<pin id="531" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_13 "/>
</bind>
</comp>

<comp id="534" class="1005" name="xClamped_14_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="8" slack="1"/>
<pin id="536" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_14 "/>
</bind>
</comp>

<comp id="539" class="1005" name="xClamped_15_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xClamped_15 "/>
</bind>
</comp>

<comp id="544" class="1005" name="yClamped_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="8" slack="1"/>
<pin id="546" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped "/>
</bind>
</comp>

<comp id="549" class="1005" name="yClamped_1_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="8" slack="1"/>
<pin id="551" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_1 "/>
</bind>
</comp>

<comp id="554" class="1005" name="yClamped_2_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="8" slack="1"/>
<pin id="556" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="yClamped_3_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="8" slack="1"/>
<pin id="561" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_3 "/>
</bind>
</comp>

<comp id="564" class="1005" name="yClamped_4_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="1"/>
<pin id="566" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_4 "/>
</bind>
</comp>

<comp id="569" class="1005" name="yClamped_5_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="8" slack="1"/>
<pin id="571" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_5 "/>
</bind>
</comp>

<comp id="574" class="1005" name="yClamped_6_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="8" slack="1"/>
<pin id="576" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_6 "/>
</bind>
</comp>

<comp id="579" class="1005" name="yClamped_7_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="8" slack="1"/>
<pin id="581" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_7 "/>
</bind>
</comp>

<comp id="584" class="1005" name="yClamped_8_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="1"/>
<pin id="586" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_8 "/>
</bind>
</comp>

<comp id="589" class="1005" name="yClamped_9_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="8" slack="1"/>
<pin id="591" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_9 "/>
</bind>
</comp>

<comp id="594" class="1005" name="yClamped_10_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_10 "/>
</bind>
</comp>

<comp id="599" class="1005" name="yClamped_11_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="1"/>
<pin id="601" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_11 "/>
</bind>
</comp>

<comp id="604" class="1005" name="yClamped_12_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="8" slack="1"/>
<pin id="606" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_12 "/>
</bind>
</comp>

<comp id="609" class="1005" name="yClamped_13_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="8" slack="1"/>
<pin id="611" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_13 "/>
</bind>
</comp>

<comp id="614" class="1005" name="yClamped_14_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="8" slack="1"/>
<pin id="616" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_14 "/>
</bind>
</comp>

<comp id="619" class="1005" name="yClamped_15_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="8" slack="1"/>
<pin id="621" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="yClamped_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="36" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="38" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="40" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="34" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="181"><net_src comp="74" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="182"><net_src comp="98" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="183"><net_src comp="122" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="184"><net_src comp="104" pin="2"/><net_sink comp="140" pin=3"/></net>

<net id="185"><net_src comp="110" pin="2"/><net_sink comp="140" pin=4"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="140" pin=5"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="140" pin=38"/></net>

<net id="202"><net_src comp="76" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="203"><net_src comp="98" pin="2"/><net_sink comp="188" pin=1"/></net>

<net id="204"><net_src comp="116" pin="2"/><net_sink comp="188" pin=2"/></net>

<net id="205"><net_src comp="4" pin="0"/><net_sink comp="188" pin=3"/></net>

<net id="206"><net_src comp="16" pin="0"/><net_sink comp="188" pin=4"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="188" pin=5"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="188" pin=6"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="188" pin=7"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="188" pin=8"/></net>

<net id="211"><net_src comp="26" pin="0"/><net_sink comp="188" pin=9"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="188" pin=10"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="188" pin=11"/></net>

<net id="218"><net_src comp="110" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="220"><net_src comp="214" pin="2"/><net_sink comp="140" pin=6"/></net>

<net id="225"><net_src comp="110" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="221" pin="2"/><net_sink comp="140" pin=7"/></net>

<net id="232"><net_src comp="110" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="46" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="234"><net_src comp="228" pin="2"/><net_sink comp="140" pin=8"/></net>

<net id="239"><net_src comp="110" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="235" pin="2"/><net_sink comp="140" pin=9"/></net>

<net id="246"><net_src comp="110" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="50" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="248"><net_src comp="242" pin="2"/><net_sink comp="140" pin=10"/></net>

<net id="253"><net_src comp="110" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="52" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="249" pin="2"/><net_sink comp="140" pin=11"/></net>

<net id="260"><net_src comp="110" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="54" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="262"><net_src comp="256" pin="2"/><net_sink comp="140" pin=12"/></net>

<net id="267"><net_src comp="110" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="56" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="2"/><net_sink comp="140" pin=13"/></net>

<net id="274"><net_src comp="110" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="58" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="2"/><net_sink comp="140" pin=14"/></net>

<net id="281"><net_src comp="110" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="2"/><net_sink comp="140" pin=15"/></net>

<net id="288"><net_src comp="110" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="62" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="2"/><net_sink comp="140" pin=16"/></net>

<net id="295"><net_src comp="110" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="64" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="291" pin="2"/><net_sink comp="140" pin=17"/></net>

<net id="302"><net_src comp="110" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="66" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="304"><net_src comp="298" pin="2"/><net_sink comp="140" pin=18"/></net>

<net id="309"><net_src comp="110" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="68" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="2"/><net_sink comp="140" pin=19"/></net>

<net id="316"><net_src comp="110" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="312" pin="2"/><net_sink comp="140" pin=20"/></net>

<net id="323"><net_src comp="110" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="72" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="319" pin="2"/><net_sink comp="140" pin=21"/></net>

<net id="330"><net_src comp="104" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="42" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="2"/><net_sink comp="140" pin=22"/></net>

<net id="337"><net_src comp="104" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="44" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="339"><net_src comp="333" pin="2"/><net_sink comp="140" pin=23"/></net>

<net id="344"><net_src comp="104" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="46" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="340" pin="2"/><net_sink comp="140" pin=24"/></net>

<net id="351"><net_src comp="104" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="48" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="347" pin="2"/><net_sink comp="140" pin=25"/></net>

<net id="358"><net_src comp="104" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="50" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="354" pin="2"/><net_sink comp="140" pin=26"/></net>

<net id="365"><net_src comp="104" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="52" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="367"><net_src comp="361" pin="2"/><net_sink comp="140" pin=27"/></net>

<net id="372"><net_src comp="104" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="54" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="374"><net_src comp="368" pin="2"/><net_sink comp="140" pin=28"/></net>

<net id="379"><net_src comp="104" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="56" pin="0"/><net_sink comp="375" pin=1"/></net>

<net id="381"><net_src comp="375" pin="2"/><net_sink comp="140" pin=29"/></net>

<net id="386"><net_src comp="104" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="58" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="382" pin="2"/><net_sink comp="140" pin=30"/></net>

<net id="393"><net_src comp="104" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="60" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="395"><net_src comp="389" pin="2"/><net_sink comp="140" pin=31"/></net>

<net id="400"><net_src comp="104" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="62" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="402"><net_src comp="396" pin="2"/><net_sink comp="140" pin=32"/></net>

<net id="407"><net_src comp="104" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="64" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="2"/><net_sink comp="140" pin=33"/></net>

<net id="414"><net_src comp="104" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="415"><net_src comp="66" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="416"><net_src comp="410" pin="2"/><net_sink comp="140" pin=34"/></net>

<net id="421"><net_src comp="104" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="423"><net_src comp="417" pin="2"/><net_sink comp="140" pin=35"/></net>

<net id="428"><net_src comp="104" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="70" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="430"><net_src comp="424" pin="2"/><net_sink comp="140" pin=36"/></net>

<net id="435"><net_src comp="104" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="72" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="431" pin="2"/><net_sink comp="140" pin=37"/></net>

<net id="441"><net_src comp="98" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="443"><net_src comp="438" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="447"><net_src comp="104" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="452"><net_src comp="110" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="457"><net_src comp="116" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="462"><net_src comp="122" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="467"><net_src comp="214" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="140" pin=6"/></net>

<net id="472"><net_src comp="221" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="140" pin=7"/></net>

<net id="477"><net_src comp="228" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="140" pin=8"/></net>

<net id="482"><net_src comp="235" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="140" pin=9"/></net>

<net id="487"><net_src comp="242" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="140" pin=10"/></net>

<net id="492"><net_src comp="249" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="140" pin=11"/></net>

<net id="497"><net_src comp="256" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="140" pin=12"/></net>

<net id="502"><net_src comp="263" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="140" pin=13"/></net>

<net id="507"><net_src comp="270" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="140" pin=14"/></net>

<net id="512"><net_src comp="277" pin="2"/><net_sink comp="509" pin=0"/></net>

<net id="513"><net_src comp="509" pin="1"/><net_sink comp="140" pin=15"/></net>

<net id="517"><net_src comp="284" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="140" pin=16"/></net>

<net id="522"><net_src comp="291" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="523"><net_src comp="519" pin="1"/><net_sink comp="140" pin=17"/></net>

<net id="527"><net_src comp="298" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="140" pin=18"/></net>

<net id="532"><net_src comp="305" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="140" pin=19"/></net>

<net id="537"><net_src comp="312" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="140" pin=20"/></net>

<net id="542"><net_src comp="319" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="140" pin=21"/></net>

<net id="547"><net_src comp="326" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="140" pin=22"/></net>

<net id="552"><net_src comp="333" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="140" pin=23"/></net>

<net id="557"><net_src comp="340" pin="2"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="140" pin=24"/></net>

<net id="562"><net_src comp="347" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="140" pin=25"/></net>

<net id="567"><net_src comp="354" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="140" pin=26"/></net>

<net id="572"><net_src comp="361" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="140" pin=27"/></net>

<net id="577"><net_src comp="368" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="140" pin=28"/></net>

<net id="582"><net_src comp="375" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="140" pin=29"/></net>

<net id="587"><net_src comp="382" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="140" pin=30"/></net>

<net id="592"><net_src comp="389" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="140" pin=31"/></net>

<net id="597"><net_src comp="396" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="140" pin=32"/></net>

<net id="602"><net_src comp="403" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="140" pin=33"/></net>

<net id="607"><net_src comp="410" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="140" pin=34"/></net>

<net id="612"><net_src comp="417" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="140" pin=35"/></net>

<net id="617"><net_src comp="424" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="140" pin=36"/></net>

<net id="622"><net_src comp="431" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="140" pin=37"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {}
	Port: params | {}
	Port: input_fm_buffer_1 | {1 2 3 4 }
	Port: weights_buffer_0_0_0 | {1 2 3 4 }
	Port: weights_buffer_0_0_1 | {3 4 }
	Port: weights_buffer_0_0_2 | {3 4 }
	Port: weights_buffer_0_0_3 | {3 4 }
	Port: weights_buffer_0_0_4 | {3 4 }
	Port: weights_buffer_0_0_5 | {3 4 }
	Port: weights_buffer_0_0_6 | {3 4 }
	Port: weights_buffer_0_0_7 | {3 4 }
 - Input state : 
	Port: load_buffer_tile_c2 : output_r | {3 4 }
	Port: load_buffer_tile_c2 : input_fm | {3 }
	Port: load_buffer_tile_c2 : params | {3 4 }
	Port: load_buffer_tile_c2 : conv2_weights | {3 }
	Port: load_buffer_tile_c2 : tx0 | {3 }
	Port: load_buffer_tile_c2 : ty0 | {3 }
	Port: load_buffer_tile_c2 : tn0 | {3 }
	Port: load_buffer_tile_c2 : input_fm_buffer_1 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_0 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_1 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_2 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_3 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_4 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_5 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_6 | {}
	Port: load_buffer_tile_c2 : weights_buffer_0_0_7 | {}
  - Chain level:
	State 1
	State 2
	State 3
		call_ln0 : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |         grp_load_buffer_tile_c2_Pipeline_1_fu_128        |    0    |    0    |    12   |    38   |
|   call   |         grp_load_buffer_tile_c2_Pipeline_2_fu_134        |    0    |    0    |    9    |    32   |
|          | grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |    1    | 2.75047 |  21053  |  30798  |
|          | grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188 |    0    |    0    |   141   |   154   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                      xClamped_fu_214                     |    0    |    0    |    0    |    15   |
|          |                     xClamped_1_fu_221                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_2_fu_228                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_3_fu_235                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_4_fu_242                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_5_fu_249                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_6_fu_256                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_7_fu_263                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_8_fu_270                    |    0    |    0    |    0    |    15   |
|          |                     xClamped_9_fu_277                    |    0    |    0    |    0    |    15   |
|          |                    xClamped_10_fu_284                    |    0    |    0    |    0    |    15   |
|          |                    xClamped_11_fu_291                    |    0    |    0    |    0    |    15   |
|          |                    xClamped_12_fu_298                    |    0    |    0    |    0    |    15   |
|          |                    xClamped_13_fu_305                    |    0    |    0    |    0    |    15   |
|          |                    xClamped_14_fu_312                    |    0    |    0    |    0    |    15   |
|    add   |                    xClamped_15_fu_319                    |    0    |    0    |    0    |    15   |
|          |                      yClamped_fu_326                     |    0    |    0    |    0    |    15   |
|          |                     yClamped_1_fu_333                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_2_fu_340                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_3_fu_347                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_4_fu_354                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_5_fu_361                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_6_fu_368                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_7_fu_375                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_8_fu_382                    |    0    |    0    |    0    |    15   |
|          |                     yClamped_9_fu_389                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_10_fu_396                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_11_fu_403                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_12_fu_410                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_13_fu_417                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_14_fu_424                    |    0    |    0    |    0    |    15   |
|          |                    yClamped_15_fu_431                    |    0    |    0    |    0    |    15   |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|          |                    tn0_read_read_fu_98                   |    0    |    0    |    0    |    0    |
|          |                   ty0_read_read_fu_104                   |    0    |    0    |    0    |    0    |
|   read   |                   tx0_read_read_fu_110                   |    0    |    0    |    0    |    0    |
|          |              conv2_weights_read_read_fu_116              |    0    |    0    |    0    |    0    |
|          |                 input_fm_read_read_fu_122                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                          |    1    | 2.75047 |  21215  |  31502  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|conv2_weights_read_reg_454|   64   |
|   input_fm_read_reg_459  |   64   |
|     tn0_read_reg_438     |    6   |
|     tx0_read_reg_449     |    8   |
|     ty0_read_reg_444     |    8   |
|    xClamped_10_reg_514   |    8   |
|    xClamped_11_reg_519   |    8   |
|    xClamped_12_reg_524   |    8   |
|    xClamped_13_reg_529   |    8   |
|    xClamped_14_reg_534   |    8   |
|    xClamped_15_reg_539   |    8   |
|    xClamped_1_reg_469    |    8   |
|    xClamped_2_reg_474    |    8   |
|    xClamped_3_reg_479    |    8   |
|    xClamped_4_reg_484    |    8   |
|    xClamped_5_reg_489    |    8   |
|    xClamped_6_reg_494    |    8   |
|    xClamped_7_reg_499    |    8   |
|    xClamped_8_reg_504    |    8   |
|    xClamped_9_reg_509    |    8   |
|     xClamped_reg_464     |    8   |
|    yClamped_10_reg_594   |    8   |
|    yClamped_11_reg_599   |    8   |
|    yClamped_12_reg_604   |    8   |
|    yClamped_13_reg_609   |    8   |
|    yClamped_14_reg_614   |    8   |
|    yClamped_15_reg_619   |    8   |
|    yClamped_1_reg_549    |    8   |
|    yClamped_2_reg_554    |    8   |
|    yClamped_3_reg_559    |    8   |
|    yClamped_4_reg_564    |    8   |
|    yClamped_5_reg_569    |    8   |
|    yClamped_6_reg_574    |    8   |
|    yClamped_7_reg_579    |    8   |
|    yClamped_8_reg_584    |    8   |
|    yClamped_9_reg_589    |    8   |
|     yClamped_reg_544     |    8   |
+--------------------------+--------+
|           Total          |   406  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p1  |   2  |   6  |   12   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p2  |   2  |  64  |   128  ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p3  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p4  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p6  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p7  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p8  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p9  |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p10 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p11 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p12 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p13 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p14 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p15 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p16 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p17 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p18 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p19 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p20 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p21 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p22 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p23 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p24 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p25 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p26 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p27 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p28 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p29 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p30 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p31 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p32 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p33 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p34 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p35 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p36 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_105_1_fu_140 |  p37 |   2  |   8  |   16   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188 |  p1  |   2  |   6  |   12   ||    9    |
| grp_load_buffer_tile_c2_Pipeline_VITIS_LOOP_121_4_fu_188 |  p2  |   2  |  64  |   128  ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   824  ||  16.226 ||   342   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    2   |  21215 |  31502 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   342  |
|  Register |    -   |    -   |   406  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   18   |  21621 |  31844 |
+-----------+--------+--------+--------+--------+
