// Seed: 1030107219
module module_0 (
    input tri1 id_0,
    input wor id_1,
    input tri id_2,
    input wand id_3,
    output supply1 id_4,
    input wand id_5,
    output wire id_6,
    input wand id_7,
    output tri id_8,
    input supply1 id_9
    , id_16,
    input supply0 id_10,
    input supply1 id_11,
    output wand id_12,
    input supply1 id_13,
    output supply0 id_14
);
  wire id_17;
  wire id_18;
  wire id_19;
  wire id_20;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wire id_3,
    input wire id_4,
    input wire id_5,
    input wire id_6,
    input tri0 id_7,
    input supply1 id_8,
    input wor id_9,
    input supply1 id_10,
    input wand void id_11,
    output wor id_12,
    input wor id_13,
    input uwire id_14,
    output supply1 id_15,
    output tri1 id_16,
    input wor id_17,
    input supply0 id_18,
    output tri1 id_19,
    output wand id_20,
    input uwire id_21
);
  if (1) wire id_23;
  else assign id_20 = id_10;
  module_0(
      id_0,
      id_11,
      id_13,
      id_10,
      id_20,
      id_0,
      id_20,
      id_17,
      id_19,
      id_9,
      id_14,
      id_8,
      id_12,
      id_14,
      id_19
  );
endmodule
