<profile>

<section name = "Vitis HLS Report for 'srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop'" level="0">
<item name = "Date">Thu May 16 18:17:56 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">alveo_hls4ml</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.525 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">67, 67, 0.268 us, 0.268 us, 67, 67, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ElementLoop">65, 65, 3, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 411, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">4, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 195, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="state_0_U">srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_0_RAM_2cux, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="state_1_U">srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_1_RAM_2cvx, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="state_2_U">srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_2_RAM_2cwx, 1, 0, 0, 0, 64, 32, 1, 2048</column>
<column name="state_3_U">srn_ap_fixed_ap_fixed_32_16_5_3_0_config11_Pipeline_ElementLoop_state_3_RAM_2cxx, 1, 0, 0, 0, 64, 32, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln222_fu_198_p2">+, 0, 0, 14, 7, 1</column>
<column name="icmp_ln222_fu_192_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ret_V_10_fu_378_p2">xor, 0, 0, 32, 32, 32</column>
<column name="ret_V_11_fu_390_p2">xor, 0, 0, 32, 32, 32</column>
<column name="ret_V_1_fu_243_p2">xor, 0, 0, 32, 32, 32</column>
<column name="ret_V_2_fu_255_p2">xor, 0, 0, 32, 32, 32</column>
<column name="ret_V_3_fu_268_p2">xor, 0, 0, 32, 32, 32</column>
<column name="ret_V_4_fu_288_p2">xor, 0, 0, 32, 32, 32</column>
<column name="ret_V_5_fu_300_p2">xor, 0, 0, 32, 32, 32</column>
<column name="ret_V_6_fu_313_p2">xor, 0, 0, 32, 32, 32</column>
<column name="ret_V_7_fu_333_p2">xor, 0, 0, 32, 32, 32</column>
<column name="ret_V_8_fu_345_p2">xor, 0, 0, 32, 32, 32</column>
<column name="ret_V_9_fu_358_p2">xor, 0, 0, 32, 32, 32</column>
<column name="ret_V_fu_223_p2">xor, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 7, 14</column>
<column name="i_fu_60">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="i_fu_60">7, 0, 7, 0</column>
<column name="ret_V_11_reg_455">32, 0, 32, 0</column>
<column name="ret_V_2_reg_440">32, 0, 32, 0</column>
<column name="ret_V_5_reg_445">32, 0, 32, 0</column>
<column name="ret_V_8_reg_450">32, 0, 32, 0</column>
<column name="state_0_addr_reg_416">6, 0, 6, 0</column>
<column name="state_0_addr_reg_416_pp0_iter1_reg">6, 0, 6, 0</column>
<column name="state_1_addr_reg_422">6, 0, 6, 0</column>
<column name="state_1_addr_reg_422_pp0_iter1_reg">6, 0, 6, 0</column>
<column name="state_2_addr_reg_428">6, 0, 6, 0</column>
<column name="state_2_addr_reg_428_pp0_iter1_reg">6, 0, 6, 0</column>
<column name="state_3_addr_reg_434">6, 0, 6, 0</column>
<column name="state_3_addr_reg_434_pp0_iter1_reg">6, 0, 6, 0</column>
<column name="zext_ln222_reg_408">7, 0, 64, 57</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, srn&lt;ap_fixed,ap_fixed&lt;32,16,5,3,0&gt;,config11&gt;_Pipeline_ElementLoop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, srn&lt;ap_fixed,ap_fixed&lt;32,16,5,3,0&gt;,config11&gt;_Pipeline_ElementLoop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, srn&lt;ap_fixed,ap_fixed&lt;32,16,5,3,0&gt;,config11&gt;_Pipeline_ElementLoop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, srn&lt;ap_fixed,ap_fixed&lt;32,16,5,3,0&gt;,config11&gt;_Pipeline_ElementLoop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, srn&lt;ap_fixed,ap_fixed&lt;32,16,5,3,0&gt;,config11&gt;_Pipeline_ElementLoop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, srn&lt;ap_fixed,ap_fixed&lt;32,16,5,3,0&gt;,config11&gt;_Pipeline_ElementLoop, return value</column>
<column name="rnd_array_V_3_address0">out, 6, ap_memory, rnd_array_V_3, array</column>
<column name="rnd_array_V_3_ce0">out, 1, ap_memory, rnd_array_V_3, array</column>
<column name="rnd_array_V_3_we0">out, 1, ap_memory, rnd_array_V_3, array</column>
<column name="rnd_array_V_3_d0">out, 32, ap_memory, rnd_array_V_3, array</column>
<column name="rnd_array_V_2_address0">out, 6, ap_memory, rnd_array_V_2, array</column>
<column name="rnd_array_V_2_ce0">out, 1, ap_memory, rnd_array_V_2, array</column>
<column name="rnd_array_V_2_we0">out, 1, ap_memory, rnd_array_V_2, array</column>
<column name="rnd_array_V_2_d0">out, 32, ap_memory, rnd_array_V_2, array</column>
<column name="rnd_array_V_1_address0">out, 6, ap_memory, rnd_array_V_1, array</column>
<column name="rnd_array_V_1_ce0">out, 1, ap_memory, rnd_array_V_1, array</column>
<column name="rnd_array_V_1_we0">out, 1, ap_memory, rnd_array_V_1, array</column>
<column name="rnd_array_V_1_d0">out, 32, ap_memory, rnd_array_V_1, array</column>
<column name="rnd_array_V_address0">out, 6, ap_memory, rnd_array_V, array</column>
<column name="rnd_array_V_ce0">out, 1, ap_memory, rnd_array_V, array</column>
<column name="rnd_array_V_we0">out, 1, ap_memory, rnd_array_V, array</column>
<column name="rnd_array_V_d0">out, 32, ap_memory, rnd_array_V, array</column>
</table>
</item>
</section>
</profile>
