INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tamis/my_projects_Tamisi_Radu/my_risc_v_core_folder/my_risc_v_core/riscv_core_proj/riscv_core_proj.srcs/sources_1/new/pc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/tamis/my_projects_Tamisi_Radu/my_risc_v_core_folder/my_risc_v_core/riscv_core_proj/riscv_core_proj.srcs/sim_1/new/pc_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/tamis/my_projects_Tamisi_Radu/my_risc_v_core_folder/my_risc_v_core/riscv_core_proj/riscv_core_proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
