### This is the third part of the assignment.
* Design The VHDL code for the given FSM. Also write the Testbench code so to be able to see tha waveforms.

![alt text](https://raw.githubusercontent.com/ioankats93/Hellenic_Open_University_Msc/master/First_Assignment/figures/Screen%20Shot%202018-11-25%20at%2023-2.55.10.png)
