Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Sep 30 15:23:11 2024
| Host         : DESKTOP-FCJ5MKD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.419        0.000                      0                  369        0.163        0.000                      0                  369        4.500        0.000                       0                   166  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.419        0.000                      0                  369        0.163        0.000                      0                  369        4.500        0.000                       0                   166  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/byte_index_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/byte_index_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.182ns (23.205%)  route 3.912ns (76.795%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  Inst_UART_TX_CTRL/byte_index_reg[28]/Q
                         net (fo=2, routed)           1.075     6.673    Inst_UART_TX_CTRL/byte_index_reg_n_0_[28]
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.124     6.797 f  Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8/O
                         net (fo=2, routed)           0.884     7.681    Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.150     7.831 f  Inst_UART_TX_CTRL/byte_index[31]_i_13/O
                         net (fo=1, routed)           0.683     8.514    Inst_UART_TX_CTRL/byte_index[31]_i_13_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.328     8.842 r  Inst_UART_TX_CTRL/byte_index[31]_i_7/O
                         net (fo=1, routed)           0.430     9.272    Inst_UART_TX_CTRL/byte_index[31]_i_7_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.396 r  Inst_UART_TX_CTRL/byte_index[31]_i_1/O
                         net (fo=31, routed)          0.840    10.236    Inst_UART_TX_CTRL/byte_index[31]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[1]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y54          FDRE (Setup_fdre_C_R)       -0.429    14.655    Inst_UART_TX_CTRL/byte_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/byte_index_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/byte_index_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.182ns (23.205%)  route 3.912ns (76.795%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  Inst_UART_TX_CTRL/byte_index_reg[28]/Q
                         net (fo=2, routed)           1.075     6.673    Inst_UART_TX_CTRL/byte_index_reg_n_0_[28]
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.124     6.797 f  Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8/O
                         net (fo=2, routed)           0.884     7.681    Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.150     7.831 f  Inst_UART_TX_CTRL/byte_index[31]_i_13/O
                         net (fo=1, routed)           0.683     8.514    Inst_UART_TX_CTRL/byte_index[31]_i_13_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.328     8.842 r  Inst_UART_TX_CTRL/byte_index[31]_i_7/O
                         net (fo=1, routed)           0.430     9.272    Inst_UART_TX_CTRL/byte_index[31]_i_7_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.396 r  Inst_UART_TX_CTRL/byte_index[31]_i_1/O
                         net (fo=31, routed)          0.840    10.236    Inst_UART_TX_CTRL/byte_index[31]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[2]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y54          FDRE (Setup_fdre_C_R)       -0.429    14.655    Inst_UART_TX_CTRL/byte_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/byte_index_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/byte_index_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.182ns (23.205%)  route 3.912ns (76.795%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  Inst_UART_TX_CTRL/byte_index_reg[28]/Q
                         net (fo=2, routed)           1.075     6.673    Inst_UART_TX_CTRL/byte_index_reg_n_0_[28]
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.124     6.797 f  Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8/O
                         net (fo=2, routed)           0.884     7.681    Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.150     7.831 f  Inst_UART_TX_CTRL/byte_index[31]_i_13/O
                         net (fo=1, routed)           0.683     8.514    Inst_UART_TX_CTRL/byte_index[31]_i_13_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.328     8.842 r  Inst_UART_TX_CTRL/byte_index[31]_i_7/O
                         net (fo=1, routed)           0.430     9.272    Inst_UART_TX_CTRL/byte_index[31]_i_7_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.396 r  Inst_UART_TX_CTRL/byte_index[31]_i_1/O
                         net (fo=31, routed)          0.840    10.236    Inst_UART_TX_CTRL/byte_index[31]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[3]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y54          FDRE (Setup_fdre_C_R)       -0.429    14.655    Inst_UART_TX_CTRL/byte_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/byte_index_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/byte_index_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 1.182ns (23.205%)  route 3.912ns (76.795%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  Inst_UART_TX_CTRL/byte_index_reg[28]/Q
                         net (fo=2, routed)           1.075     6.673    Inst_UART_TX_CTRL/byte_index_reg_n_0_[28]
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.124     6.797 f  Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8/O
                         net (fo=2, routed)           0.884     7.681    Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.150     7.831 f  Inst_UART_TX_CTRL/byte_index[31]_i_13/O
                         net (fo=1, routed)           0.683     8.514    Inst_UART_TX_CTRL/byte_index[31]_i_13_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.328     8.842 r  Inst_UART_TX_CTRL/byte_index[31]_i_7/O
                         net (fo=1, routed)           0.430     9.272    Inst_UART_TX_CTRL/byte_index[31]_i_7_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.396 r  Inst_UART_TX_CTRL/byte_index[31]_i_1/O
                         net (fo=31, routed)          0.840    10.236    Inst_UART_TX_CTRL/byte_index[31]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[4]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y54          FDRE (Setup_fdre_C_R)       -0.429    14.655    Inst_UART_TX_CTRL/byte_index_reg[4]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/byte_index_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/byte_index_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.182ns (23.569%)  route 3.833ns (76.431%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  Inst_UART_TX_CTRL/byte_index_reg[28]/Q
                         net (fo=2, routed)           1.075     6.673    Inst_UART_TX_CTRL/byte_index_reg_n_0_[28]
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.124     6.797 f  Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8/O
                         net (fo=2, routed)           0.884     7.681    Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.150     7.831 f  Inst_UART_TX_CTRL/byte_index[31]_i_13/O
                         net (fo=1, routed)           0.683     8.514    Inst_UART_TX_CTRL/byte_index[31]_i_13_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.328     8.842 r  Inst_UART_TX_CTRL/byte_index[31]_i_7/O
                         net (fo=1, routed)           0.430     9.272    Inst_UART_TX_CTRL/byte_index[31]_i_7_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.396 r  Inst_UART_TX_CTRL/byte_index[31]_i_1/O
                         net (fo=31, routed)          0.761    10.157    Inst_UART_TX_CTRL/byte_index[31]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[5]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.429    14.655    Inst_UART_TX_CTRL/byte_index_reg[5]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/byte_index_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/byte_index_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.182ns (23.569%)  route 3.833ns (76.431%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  Inst_UART_TX_CTRL/byte_index_reg[28]/Q
                         net (fo=2, routed)           1.075     6.673    Inst_UART_TX_CTRL/byte_index_reg_n_0_[28]
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.124     6.797 f  Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8/O
                         net (fo=2, routed)           0.884     7.681    Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.150     7.831 f  Inst_UART_TX_CTRL/byte_index[31]_i_13/O
                         net (fo=1, routed)           0.683     8.514    Inst_UART_TX_CTRL/byte_index[31]_i_13_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.328     8.842 r  Inst_UART_TX_CTRL/byte_index[31]_i_7/O
                         net (fo=1, routed)           0.430     9.272    Inst_UART_TX_CTRL/byte_index[31]_i_7_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.396 r  Inst_UART_TX_CTRL/byte_index[31]_i_1/O
                         net (fo=31, routed)          0.761    10.157    Inst_UART_TX_CTRL/byte_index[31]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[6]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.429    14.655    Inst_UART_TX_CTRL/byte_index_reg[6]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/byte_index_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/byte_index_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.182ns (23.569%)  route 3.833ns (76.431%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  Inst_UART_TX_CTRL/byte_index_reg[28]/Q
                         net (fo=2, routed)           1.075     6.673    Inst_UART_TX_CTRL/byte_index_reg_n_0_[28]
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.124     6.797 f  Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8/O
                         net (fo=2, routed)           0.884     7.681    Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.150     7.831 f  Inst_UART_TX_CTRL/byte_index[31]_i_13/O
                         net (fo=1, routed)           0.683     8.514    Inst_UART_TX_CTRL/byte_index[31]_i_13_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.328     8.842 r  Inst_UART_TX_CTRL/byte_index[31]_i_7/O
                         net (fo=1, routed)           0.430     9.272    Inst_UART_TX_CTRL/byte_index[31]_i_7_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.396 r  Inst_UART_TX_CTRL/byte_index[31]_i_1/O
                         net (fo=31, routed)          0.761    10.157    Inst_UART_TX_CTRL/byte_index[31]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[7]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.429    14.655    Inst_UART_TX_CTRL/byte_index_reg[7]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.498ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/byte_index_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/byte_index_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.015ns  (logic 1.182ns (23.569%)  route 3.833ns (76.431%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  Inst_UART_TX_CTRL/byte_index_reg[28]/Q
                         net (fo=2, routed)           1.075     6.673    Inst_UART_TX_CTRL/byte_index_reg_n_0_[28]
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.124     6.797 f  Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8/O
                         net (fo=2, routed)           0.884     7.681    Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.150     7.831 f  Inst_UART_TX_CTRL/byte_index[31]_i_13/O
                         net (fo=1, routed)           0.683     8.514    Inst_UART_TX_CTRL/byte_index[31]_i_13_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.328     8.842 r  Inst_UART_TX_CTRL/byte_index[31]_i_7/O
                         net (fo=1, routed)           0.430     9.272    Inst_UART_TX_CTRL/byte_index[31]_i_7_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.396 r  Inst_UART_TX_CTRL/byte_index[31]_i_1/O
                         net (fo=31, routed)          0.761    10.157    Inst_UART_TX_CTRL/byte_index[31]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[8]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.429    14.655    Inst_UART_TX_CTRL/byte_index_reg[8]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.157    
  -------------------------------------------------------------------
                         slack                                  4.498    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/byte_index_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/byte_index_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.182ns (23.866%)  route 3.771ns (76.134%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  Inst_UART_TX_CTRL/byte_index_reg[28]/Q
                         net (fo=2, routed)           1.075     6.673    Inst_UART_TX_CTRL/byte_index_reg_n_0_[28]
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.124     6.797 f  Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8/O
                         net (fo=2, routed)           0.884     7.681    Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.150     7.831 f  Inst_UART_TX_CTRL/byte_index[31]_i_13/O
                         net (fo=1, routed)           0.683     8.514    Inst_UART_TX_CTRL/byte_index[31]_i_13_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.328     8.842 r  Inst_UART_TX_CTRL/byte_index[31]_i_7/O
                         net (fo=1, routed)           0.430     9.272    Inst_UART_TX_CTRL/byte_index[31]_i_7_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.396 r  Inst_UART_TX_CTRL/byte_index[31]_i_1/O
                         net (fo=31, routed)          0.699    10.095    Inst_UART_TX_CTRL/byte_index[31]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[10]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y56          FDRE (Setup_fdre_C_R)       -0.429    14.655    Inst_UART_TX_CTRL/byte_index_reg[10]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  4.560    

Slack (MET) :             4.560ns  (required time - arrival time)
  Source:                 Inst_UART_TX_CTRL/byte_index_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/byte_index_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.953ns  (logic 1.182ns (23.866%)  route 3.771ns (76.134%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.621     5.142    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  Inst_UART_TX_CTRL/byte_index_reg[28]/Q
                         net (fo=2, routed)           1.075     6.673    Inst_UART_TX_CTRL/byte_index_reg_n_0_[28]
    SLICE_X5Y60          LUT4 (Prop_lut4_I0_O)        0.124     6.797 f  Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8/O
                         net (fo=2, routed)           0.884     7.681    Inst_UART_TX_CTRL/FSM_onehot_txState[1]_i_8_n_0
    SLICE_X6Y57          LUT5 (Prop_lut5_I4_O)        0.150     7.831 f  Inst_UART_TX_CTRL/byte_index[31]_i_13/O
                         net (fo=1, routed)           0.683     8.514    Inst_UART_TX_CTRL/byte_index[31]_i_13_n_0
    SLICE_X5Y60          LUT4 (Prop_lut4_I2_O)        0.328     8.842 r  Inst_UART_TX_CTRL/byte_index[31]_i_7/O
                         net (fo=1, routed)           0.430     9.272    Inst_UART_TX_CTRL/byte_index[31]_i_7_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I5_O)        0.124     9.396 r  Inst_UART_TX_CTRL/byte_index[31]_i_1/O
                         net (fo=31, routed)          0.699    10.095    Inst_UART_TX_CTRL/byte_index[31]_i_1_n_0
    SLICE_X4Y56          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.507    14.848    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y56          FDRE                                         r  Inst_UART_TX_CTRL/byte_index_reg[11]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y56          FDRE (Setup_fdre_C_R)       -0.429    14.655    Inst_UART_TX_CTRL/byte_index_reg[11]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -10.095    
  -------------------------------------------------------------------
                         slack                                  4.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.355ns (66.129%)  route 0.182ns (33.871%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.477    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  rate_generator_unit/counter_idle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rate_generator_unit/counter_idle_reg[3]/Q
                         net (fo=3, routed)           0.181     1.799    rate_generator_unit/counter_idle_reg[3]
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  rate_generator_unit/counter_idle[0]_i_3/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[0]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.959 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  rate_generator_unit/counter_idle_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    rate_generator_unit/counter_idle_reg[4]_i_1_n_7
    SLICE_X7Y50          FDRE                                         r  rate_generator_unit/counter_idle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.990    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  rate_generator_unit/counter_idle_reg[4]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    rate_generator_unit/counter_idle_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.366ns (66.809%)  route 0.182ns (33.191%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.477    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  rate_generator_unit/counter_idle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rate_generator_unit/counter_idle_reg[3]/Q
                         net (fo=3, routed)           0.181     1.799    rate_generator_unit/counter_idle_reg[3]
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  rate_generator_unit/counter_idle[0]_i_3/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[0]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.959 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.025 r  rate_generator_unit/counter_idle_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.025    rate_generator_unit/counter_idle_reg[4]_i_1_n_5
    SLICE_X7Y50          FDRE                                         r  rate_generator_unit/counter_idle_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.990    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  rate_generator_unit/counter_idle_reg[6]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    rate_generator_unit/counter_idle_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.391ns (68.258%)  route 0.182ns (31.742%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.477    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  rate_generator_unit/counter_idle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rate_generator_unit/counter_idle_reg[3]/Q
                         net (fo=3, routed)           0.181     1.799    rate_generator_unit/counter_idle_reg[3]
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  rate_generator_unit/counter_idle[0]_i_3/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[0]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.959 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.050 r  rate_generator_unit/counter_idle_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.050    rate_generator_unit/counter_idle_reg[4]_i_1_n_6
    SLICE_X7Y50          FDRE                                         r  rate_generator_unit/counter_idle_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.990    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  rate_generator_unit/counter_idle_reg[5]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    rate_generator_unit/counter_idle_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.391ns (68.258%)  route 0.182ns (31.742%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.477    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  rate_generator_unit/counter_idle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rate_generator_unit/counter_idle_reg[3]/Q
                         net (fo=3, routed)           0.181     1.799    rate_generator_unit/counter_idle_reg[3]
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  rate_generator_unit/counter_idle[0]_i_3/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[0]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.959 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.050 r  rate_generator_unit/counter_idle_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.050    rate_generator_unit/counter_idle_reg[4]_i_1_n_4
    SLICE_X7Y50          FDRE                                         r  rate_generator_unit/counter_idle_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.990    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  rate_generator_unit/counter_idle_reg[7]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.105     1.851    rate_generator_unit/counter_idle_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.394ns (68.423%)  route 0.182ns (31.577%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.477    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  rate_generator_unit/counter_idle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rate_generator_unit/counter_idle_reg[3]/Q
                         net (fo=3, routed)           0.181     1.799    rate_generator_unit/counter_idle_reg[3]
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  rate_generator_unit/counter_idle[0]_i_3/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[0]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.959 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.053 r  rate_generator_unit/counter_idle_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.053    rate_generator_unit/counter_idle_reg[8]_i_1_n_7
    SLICE_X7Y51          FDRE                                         r  rate_generator_unit/counter_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.990    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  rate_generator_unit/counter_idle_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.851    rate_generator_unit/counter_idle_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.405ns (69.015%)  route 0.182ns (30.985%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.477    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  rate_generator_unit/counter_idle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rate_generator_unit/counter_idle_reg[3]/Q
                         net (fo=3, routed)           0.181     1.799    rate_generator_unit/counter_idle_reg[3]
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  rate_generator_unit/counter_idle[0]_i_3/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[0]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.959 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.064 r  rate_generator_unit/counter_idle_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.064    rate_generator_unit/counter_idle_reg[8]_i_1_n_5
    SLICE_X7Y51          FDRE                                         r  rate_generator_unit/counter_idle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.990    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  rate_generator_unit/counter_idle_reg[10]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.851    rate_generator_unit/counter_idle_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.064    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.430ns (70.281%)  route 0.182ns (29.719%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.477    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  rate_generator_unit/counter_idle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rate_generator_unit/counter_idle_reg[3]/Q
                         net (fo=3, routed)           0.181     1.799    rate_generator_unit/counter_idle_reg[3]
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  rate_generator_unit/counter_idle[0]_i_3/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[0]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.959 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.089 r  rate_generator_unit/counter_idle_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.089    rate_generator_unit/counter_idle_reg[8]_i_1_n_4
    SLICE_X7Y51          FDRE                                         r  rate_generator_unit/counter_idle_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.990    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  rate_generator_unit/counter_idle_reg[11]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.851    rate_generator_unit/counter_idle_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.430ns (70.281%)  route 0.182ns (29.719%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.477    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  rate_generator_unit/counter_idle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rate_generator_unit/counter_idle_reg[3]/Q
                         net (fo=3, routed)           0.181     1.799    rate_generator_unit/counter_idle_reg[3]
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  rate_generator_unit/counter_idle[0]_i_3/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[0]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.959 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.089 r  rate_generator_unit/counter_idle_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.089    rate_generator_unit/counter_idle_reg[8]_i_1_n_6
    SLICE_X7Y51          FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.990    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y51          FDRE (Hold_fdre_C_D)         0.105     1.851    rate_generator_unit/counter_idle_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.433ns (70.426%)  route 0.182ns (29.574%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.594     1.477    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  rate_generator_unit/counter_idle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  rate_generator_unit/counter_idle_reg[3]/Q
                         net (fo=3, routed)           0.181     1.799    rate_generator_unit/counter_idle_reg[3]
    SLICE_X7Y49          LUT4 (Prop_lut4_I0_O)        0.045     1.844 r  rate_generator_unit/counter_idle[0]_i_3/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[0]_i_3_n_0
    SLICE_X7Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.959 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X7Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.999 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.999    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X7Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.038 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.038    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.092 r  rate_generator_unit/counter_idle_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.092    rate_generator_unit/counter_idle_reg[12]_i_1_n_7
    SLICE_X7Y52          FDRE                                         r  rate_generator_unit/counter_idle_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.990    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  rate_generator_unit/counter_idle_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.105     1.851    rate_generator_unit/counter_idle_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_UART_TX_CTRL/bitIndex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_UART_TX_CTRL/txBit_reg/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.186ns (49.137%)  route 0.193ns (50.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.476    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X3Y53          FDRE                                         r  Inst_UART_TX_CTRL/bitIndex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Inst_UART_TX_CTRL/bitIndex_reg[3]/Q
                         net (fo=3, routed)           0.193     1.810    Inst_UART_TX_CTRL/bitIndex_reg[3]
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.855 r  Inst_UART_TX_CTRL/txBit_i_1/O
                         net (fo=1, routed)           0.000     1.855    Inst_UART_TX_CTRL/txBit_i_1_n_0
    SLICE_X2Y56          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.863     1.991    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X2Y56          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
                         clock pessimism             -0.499     1.492    
    SLICE_X2Y56          FDSE (Hold_fdse_C_D)         0.120     1.612    Inst_UART_TX_CTRL/txBit_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y53    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y55    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y55    Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56    Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y57    Inst_UART_TX_CTRL/FSM_onehot_txState_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y53    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    Inst_UART_TX_CTRL/bitIndex_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.544ns  (logic 4.404ns (51.547%)  route 4.140ns (48.453%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=5, routed)           2.332     7.923    displayer_unit/sel[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.152     8.075 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     9.883    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.734    13.618 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.618    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.290ns  (logic 4.373ns (52.746%)  route 3.918ns (47.254%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=5, routed)           2.201     7.793    displayer_unit/sel[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.148     7.941 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     9.657    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    13.364 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.364    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.022ns  (logic 4.165ns (51.917%)  route 3.857ns (48.083%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 f  displayer_unit/q_reg_reg[17]/Q
                         net (fo=5, routed)           2.332     7.923    displayer_unit/sel[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     8.047 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.525     9.573    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523    13.096 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.096    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.016ns  (logic 4.141ns (51.662%)  route 3.875ns (48.338%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.552     5.073    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     5.591 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=5, routed)           2.201     7.793    displayer_unit/sel[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.124     7.917 r  displayer_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.673     9.590    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    13.089 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.089    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.154ns  (logic 4.036ns (56.414%)  route 3.118ns (43.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.626     5.147    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X2Y56          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDSE (Prop_fdse_C_Q)         0.518     5.665 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           3.118     8.783    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    12.301 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.301    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.279ns  (logic 1.383ns (60.679%)  route 0.896ns (39.321%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.593     1.476    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X2Y56          FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y56          FDSE (Prop_fdse_C_Q)         0.164     1.640 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           0.896     2.536    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.755 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.755    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.433ns (52.477%)  route 1.298ns (47.523%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.439    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  displayer_unit/q_reg_reg[16]/Q
                         net (fo=5, routed)           1.017     2.620    displayer_unit/sel[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.665 r  displayer_unit/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.946    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.170 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.170    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.731ns  (logic 1.409ns (51.609%)  route 1.321ns (48.391%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.439    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=5, routed)           0.993     2.596    displayer_unit/sel[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.045     2.641 r  displayer_unit/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.970    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.170 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.170    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.480ns (52.273%)  route 1.351ns (47.727%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.439    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  displayer_unit/q_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     1.603 r  displayer_unit/q_reg_reg[17]/Q
                         net (fo=5, routed)           0.993     2.596    displayer_unit/sel[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.046     2.642 r  displayer_unit/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     3.000    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     4.270 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.270    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 displayer_unit/q_reg_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.909ns  (logic 1.491ns (51.275%)  route 1.417ns (48.725%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.556     1.439    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y27          FDCE                                         r  displayer_unit/q_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.164     1.603 f  displayer_unit/q_reg_reg[16]/Q
                         net (fo=5, routed)           1.017     2.620    displayer_unit/sel[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.043     2.663 r  displayer_unit/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     3.063    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.284     4.348 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.348    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.577ns (24.705%)  route 4.806ns (75.295%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.675     5.128    rate_generator_unit/reset_IBUF
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.124     5.252 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.131     6.383    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  rate_generator_unit/counter_data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.440     4.781    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  rate_generator_unit/counter_data_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.577ns (24.705%)  route 4.806ns (75.295%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.675     5.128    rate_generator_unit/reset_IBUF
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.124     5.252 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.131     6.383    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  rate_generator_unit/counter_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.440     4.781    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  rate_generator_unit/counter_data_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.577ns (24.705%)  route 4.806ns (75.295%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.675     5.128    rate_generator_unit/reset_IBUF
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.124     5.252 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.131     6.383    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  rate_generator_unit/counter_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.440     4.781    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  rate_generator_unit/counter_data_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 1.577ns (24.705%)  route 4.806ns (75.295%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.675     5.128    rate_generator_unit/reset_IBUF
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.124     5.252 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.131     6.383    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y58         FDRE                                         r  rate_generator_unit/counter_data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.440     4.781    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y58         FDRE                                         r  rate_generator_unit/counter_data_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.244ns  (logic 1.577ns (25.253%)  route 4.667ns (74.747%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.675     5.128    rate_generator_unit/reset_IBUF
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.124     5.252 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          0.992     6.244    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y57         FDRE                                         r  rate_generator_unit/counter_data_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.440     4.781    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  rate_generator_unit/counter_data_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.244ns  (logic 1.577ns (25.253%)  route 4.667ns (74.747%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.675     5.128    rate_generator_unit/reset_IBUF
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.124     5.252 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          0.992     6.244    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y57         FDRE                                         r  rate_generator_unit/counter_data_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.440     4.781    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y57         FDRE                                         r  rate_generator_unit/counter_data_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.577ns (25.995%)  route 4.489ns (74.005%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.675     5.128    rate_generator_unit/reset_IBUF
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.124     5.252 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          0.814     6.066    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X9Y58          FDRE                                         r  rate_generator_unit/counter_data_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.439     4.780    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  rate_generator_unit/counter_data_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.066ns  (logic 1.577ns (25.995%)  route 4.489ns (74.005%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.675     5.128    rate_generator_unit/reset_IBUF
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.124     5.252 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          0.814     6.066    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X9Y58          FDRE                                         r  rate_generator_unit/counter_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.439     4.780    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  rate_generator_unit/counter_data_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 1.577ns (26.127%)  route 4.458ns (73.873%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.675     5.128    rate_generator_unit/reset_IBUF
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.124     5.252 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          0.783     6.035    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y53         FDRE                                         r  rate_generator_unit/counter_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.441     4.782    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y53         FDRE                                         r  rate_generator_unit/counter_data_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 1.577ns (26.127%)  route 4.458ns (73.873%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  reset_IBUF_inst/O
                         net (fo=20, routed)          3.675     5.128    rate_generator_unit/reset_IBUF
    SLICE_X8Y54          LUT2 (Prop_lut2_I1_O)        0.124     5.252 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          0.783     6.035    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y53         FDRE                                         r  rate_generator_unit/counter_data_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         1.441     4.782    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y53         FDRE                                         r  rate_generator_unit/counter_data_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.221ns (23.167%)  route 0.733ns (76.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.733     0.954    displayer_unit/reset_IBUF
    SLICE_X8Y23          FDCE                                         f  displayer_unit/q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.821     1.948    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  displayer_unit/q_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.221ns (23.167%)  route 0.733ns (76.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.733     0.954    displayer_unit/reset_IBUF
    SLICE_X8Y23          FDCE                                         f  displayer_unit/q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.821     1.948    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  displayer_unit/q_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.221ns (23.167%)  route 0.733ns (76.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.733     0.954    displayer_unit/reset_IBUF
    SLICE_X8Y23          FDCE                                         f  displayer_unit/q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.821     1.948    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  displayer_unit/q_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.954ns  (logic 0.221ns (23.167%)  route 0.733ns (76.833%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.948ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.733     0.954    displayer_unit/reset_IBUF
    SLICE_X8Y23          FDCE                                         f  displayer_unit/q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.821     1.948    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y23          FDCE                                         r  displayer_unit/q_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.221ns (21.726%)  route 0.796ns (78.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.017    displayer_unit/reset_IBUF
    SLICE_X8Y24          FDCE                                         f  displayer_unit/q_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.820     1.947    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  displayer_unit/q_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.221ns (21.726%)  route 0.796ns (78.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.017    displayer_unit/reset_IBUF
    SLICE_X8Y24          FDCE                                         f  displayer_unit/q_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.820     1.947    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  displayer_unit/q_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.221ns (21.726%)  route 0.796ns (78.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.017    displayer_unit/reset_IBUF
    SLICE_X8Y24          FDCE                                         f  displayer_unit/q_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.820     1.947    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  displayer_unit/q_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.017ns  (logic 0.221ns (21.726%)  route 0.796ns (78.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.796     1.017    displayer_unit/reset_IBUF
    SLICE_X8Y24          FDCE                                         f  displayer_unit/q_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.820     1.947    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y24          FDCE                                         r  displayer_unit/q_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.221ns (19.933%)  route 0.888ns (80.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.888     1.108    displayer_unit/reset_IBUF
    SLICE_X8Y25          FDCE                                         f  displayer_unit/q_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.820     1.947    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  displayer_unit/q_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            displayer_unit/q_reg_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.108ns  (logic 0.221ns (19.933%)  route 0.888ns (80.067%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  reset_IBUF_inst/O
                         net (fo=20, routed)          0.888     1.108    displayer_unit/reset_IBUF
    SLICE_X8Y25          FDCE                                         f  displayer_unit/q_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=165, routed)         0.820     1.947    displayer_unit/clk_IBUF_BUFG
    SLICE_X8Y25          FDCE                                         r  displayer_unit/q_reg_reg[11]/C





