begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2015-2016 The FreeBSD Foundation  * All rights reserved.  *  * This software was developed by Andrew Turner under  * the sponsorship of the FreeBSD Foundation.  *  * This software was developed by Semihalf under  * the sponsorship of the FreeBSD Foundation.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|"opt_platform.h"
end_include

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bitstring.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/ktr.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/pcpu.h>
end_include

begin_include
include|#
directive|include
file|<sys/proc.h>
end_include

begin_include
include|#
directive|include
file|<sys/cpuset.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/smp.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/pmap.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<machine/intr.h>
end_include

begin_ifdef
ifdef|#
directive|ifdef
name|FDT
end_ifdef

begin_include
include|#
directive|include
file|<dev/fdt/fdt_intr.h>
end_include

begin_include
include|#
directive|include
file|<dev/ofw/ofw_bus_subr.h>
end_include

begin_endif
endif|#
directive|endif
end_endif

begin_include
include|#
directive|include
file|"pic_if.h"
end_include

begin_include
include|#
directive|include
file|<arm/arm/gic_common.h>
end_include

begin_include
include|#
directive|include
file|"gic_v3_reg.h"
end_include

begin_include
include|#
directive|include
file|"gic_v3_var.h"
end_include

begin_decl_stmt
specifier|static
name|bus_read_ivar_t
name|gic_v3_read_ivar
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_disable_intr_t
name|gic_v3_disable_intr
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_enable_intr_t
name|gic_v3_enable_intr
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_map_intr_t
name|gic_v3_map_intr
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_setup_intr_t
name|gic_v3_setup_intr
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_teardown_intr_t
name|gic_v3_teardown_intr
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_post_filter_t
name|gic_v3_post_filter
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_post_ithread_t
name|gic_v3_post_ithread
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_pre_ithread_t
name|gic_v3_pre_ithread
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_bind_intr_t
name|gic_v3_bind_intr
decl_stmt|;
end_decl_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|SMP
end_ifdef

begin_decl_stmt
specifier|static
name|pic_init_secondary_t
name|gic_v3_init_secondary
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_ipi_send_t
name|gic_v3_ipi_send
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|pic_ipi_setup_t
name|gic_v3_ipi_setup
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
name|u_int
name|gic_irq_cpu
decl_stmt|;
end_decl_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|SMP
end_ifdef

begin_decl_stmt
specifier|static
name|u_int
name|sgi_to_ipi
index|[
name|GIC_LAST_SGI
operator|-
name|GIC_FIRST_SGI
operator|+
literal|1
index|]
decl_stmt|;
end_decl_stmt

begin_decl_stmt
specifier|static
name|u_int
name|sgi_first_unused
init|=
name|GIC_FIRST_SGI
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_decl_stmt
specifier|static
name|device_method_t
name|gic_v3_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|DEVMETHOD
argument_list|(
name|device_detach
argument_list|,
name|gic_v3_detach
argument_list|)
block|,
comment|/* Bus interface */
name|DEVMETHOD
argument_list|(
name|bus_read_ivar
argument_list|,
name|gic_v3_read_ivar
argument_list|)
block|,
comment|/* Interrupt controller interface */
name|DEVMETHOD
argument_list|(
name|pic_disable_intr
argument_list|,
name|gic_v3_disable_intr
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_enable_intr
argument_list|,
name|gic_v3_enable_intr
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_map_intr
argument_list|,
name|gic_v3_map_intr
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_setup_intr
argument_list|,
name|gic_v3_setup_intr
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_teardown_intr
argument_list|,
name|gic_v3_teardown_intr
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_post_filter
argument_list|,
name|gic_v3_post_filter
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_post_ithread
argument_list|,
name|gic_v3_post_ithread
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_pre_ithread
argument_list|,
name|gic_v3_pre_ithread
argument_list|)
block|,
ifdef|#
directive|ifdef
name|SMP
name|DEVMETHOD
argument_list|(
name|pic_bind_intr
argument_list|,
name|gic_v3_bind_intr
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_init_secondary
argument_list|,
name|gic_v3_init_secondary
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_ipi_send
argument_list|,
name|gic_v3_ipi_send
argument_list|)
block|,
name|DEVMETHOD
argument_list|(
name|pic_ipi_setup
argument_list|,
name|gic_v3_ipi_setup
argument_list|)
block|,
endif|#
directive|endif
comment|/* End */
name|DEVMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DEFINE_CLASS_0
argument_list|(
name|gic
argument_list|,
name|gic_v3_driver
argument_list|,
name|gic_v3_methods
argument_list|,
sizeof|sizeof
argument_list|(
expr|struct
name|gic_v3_softc
argument_list|)
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/*  * Driver-specific definitions.  */
end_comment

begin_expr_stmt
name|MALLOC_DEFINE
argument_list|(
name|M_GIC_V3
argument_list|,
literal|"GICv3"
argument_list|,
name|GIC_V3_DEVSTR
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/*  * Helper functions and definitions.  */
end_comment

begin_comment
comment|/* Destination registers, either Distributor or Re-Distributor */
end_comment

begin_enum
enum|enum
name|gic_v3_xdist
block|{
name|DIST
init|=
literal|0
block|,
name|REDIST
block|, }
enum|;
end_enum

begin_struct
struct|struct
name|gic_v3_irqsrc
block|{
name|struct
name|intr_irqsrc
name|gi_isrc
decl_stmt|;
name|uint32_t
name|gi_irq
decl_stmt|;
name|enum
name|intr_polarity
name|gi_pol
decl_stmt|;
name|enum
name|intr_trigger
name|gi_trig
decl_stmt|;
block|}
struct|;
end_struct

begin_comment
comment|/* Helper routines starting with gic_v3_ */
end_comment

begin_function_decl
specifier|static
name|int
name|gic_v3_dist_init
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|gic_v3_redist_alloc
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|gic_v3_redist_find
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|gic_v3_redist_init
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|gic_v3_cpu_init
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|void
name|gic_v3_wait_for_rwp
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
parameter_list|,
name|enum
name|gic_v3_xdist
parameter_list|)
function_decl|;
end_function_decl

begin_comment
comment|/* A sequence of init functions for primary (boot) CPU */
end_comment

begin_typedef
typedef|typedef
name|int
function_decl|(
modifier|*
name|gic_v3_initseq_t
function_decl|)
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
parameter_list|)
function_decl|;
end_typedef

begin_comment
comment|/* Primary CPU initialization sequence */
end_comment

begin_decl_stmt
specifier|static
name|gic_v3_initseq_t
name|gic_v3_primary_init
index|[]
init|=
block|{
name|gic_v3_dist_init
block|,
name|gic_v3_redist_alloc
block|,
name|gic_v3_redist_init
block|,
name|gic_v3_cpu_init
block|,
name|NULL
block|}
decl_stmt|;
end_decl_stmt

begin_ifdef
ifdef|#
directive|ifdef
name|SMP
end_ifdef

begin_comment
comment|/* Secondary CPU initialization sequence */
end_comment

begin_decl_stmt
specifier|static
name|gic_v3_initseq_t
name|gic_v3_secondary_init
index|[]
init|=
block|{
name|gic_v3_redist_init
block|,
name|gic_v3_cpu_init
block|,
name|NULL
block|}
decl_stmt|;
end_decl_stmt

begin_endif
endif|#
directive|endif
end_endif

begin_function
name|uint32_t
name|gic_r_read_4
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|bus_size_t
name|offset
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
name|bus_read_4
argument_list|(
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
argument_list|,
name|offset
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
name|uint64_t
name|gic_r_read_8
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|bus_size_t
name|offset
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
return|return
operator|(
name|bus_read_8
argument_list|(
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
argument_list|,
name|offset
argument_list|)
operator|)
return|;
block|}
end_function

begin_function
name|void
name|gic_r_write_4
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|bus_size_t
name|offset
parameter_list|,
name|uint32_t
name|val
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|bus_write_4
argument_list|(
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
argument_list|,
name|offset
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|gic_r_write_8
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|bus_size_t
name|offset
parameter_list|,
name|uint64_t
name|val
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|bus_write_8
argument_list|(
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
argument_list|,
name|offset
argument_list|,
name|val
argument_list|)
expr_stmt|;
block|}
end_function

begin_comment
comment|/*  * Device interface.  */
end_comment

begin_function
name|int
name|gic_v3_attach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|gic_v3_initseq_t
modifier|*
name|init_func
decl_stmt|;
name|uint32_t
name|typer
decl_stmt|;
name|int
name|rid
decl_stmt|;
name|int
name|err
decl_stmt|;
name|size_t
name|i
decl_stmt|;
name|u_int
name|irq
decl_stmt|;
specifier|const
name|char
modifier|*
name|name
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|sc
operator|->
name|gic_registered
operator|=
name|FALSE
expr_stmt|;
name|sc
operator|->
name|dev
operator|=
name|dev
expr_stmt|;
name|err
operator|=
literal|0
expr_stmt|;
comment|/* Initialize mutex */
name|mtx_init
argument_list|(
operator|&
name|sc
operator|->
name|gic_mtx
argument_list|,
literal|"GICv3 lock"
argument_list|,
name|NULL
argument_list|,
name|MTX_SPIN
argument_list|)
expr_stmt|;
comment|/* 	 * Allocate array of struct resource. 	 * One entry for Distributor and all remaining for Re-Distributor. 	 */
name|sc
operator|->
name|gic_res
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
operator|*
name|sc
operator|->
name|gic_res
argument_list|)
operator|*
operator|(
name|sc
operator|->
name|gic_redists
operator|.
name|nregions
operator|+
literal|1
operator|)
argument_list|,
name|M_GIC_V3
argument_list|,
name|M_WAITOK
argument_list|)
expr_stmt|;
comment|/* Now allocate corresponding resources */
for|for
control|(
name|i
operator|=
literal|0
operator|,
name|rid
operator|=
literal|0
init|;
name|i
operator|<
operator|(
name|sc
operator|->
name|gic_redists
operator|.
name|nregions
operator|+
literal|1
operator|)
condition|;
name|i
operator|++
operator|,
name|rid
operator|++
control|)
block|{
name|sc
operator|->
name|gic_res
index|[
name|rid
index|]
operator|=
name|bus_alloc_resource_any
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
operator|&
name|rid
argument_list|,
name|RF_ACTIVE
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|gic_res
index|[
name|rid
index|]
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
comment|/* 	 * Distributor interface 	 */
name|sc
operator|->
name|gic_dist
operator|=
name|sc
operator|->
name|gic_res
index|[
literal|0
index|]
expr_stmt|;
comment|/* 	 * Re-Dristributor interface 	 */
comment|/* Allocate space under region descriptions */
name|sc
operator|->
name|gic_redists
operator|.
name|regions
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
operator|*
name|sc
operator|->
name|gic_redists
operator|.
name|regions
argument_list|)
operator|*
name|sc
operator|->
name|gic_redists
operator|.
name|nregions
argument_list|,
name|M_GIC_V3
argument_list|,
name|M_WAITOK
argument_list|)
expr_stmt|;
comment|/* Fill-up bus_space information for each region. */
for|for
control|(
name|i
operator|=
literal|0
operator|,
name|rid
operator|=
literal|1
init|;
name|i
operator|<
name|sc
operator|->
name|gic_redists
operator|.
name|nregions
condition|;
name|i
operator|++
operator|,
name|rid
operator|++
control|)
name|sc
operator|->
name|gic_redists
operator|.
name|regions
index|[
name|i
index|]
operator|=
name|sc
operator|->
name|gic_res
index|[
name|rid
index|]
expr_stmt|;
comment|/* Get the number of supported SPI interrupts */
name|typer
operator|=
name|gic_d_read
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_TYPER
argument_list|)
expr_stmt|;
name|sc
operator|->
name|gic_nirqs
operator|=
name|GICD_TYPER_I_NUM
argument_list|(
name|typer
argument_list|)
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|gic_nirqs
operator|>
name|GIC_I_NUM_MAX
condition|)
name|sc
operator|->
name|gic_nirqs
operator|=
name|GIC_I_NUM_MAX
expr_stmt|;
name|sc
operator|->
name|gic_irqs
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
operator|*
name|sc
operator|->
name|gic_irqs
argument_list|)
operator|*
name|sc
operator|->
name|gic_nirqs
argument_list|,
name|M_GIC_V3
argument_list|,
name|M_WAITOK
operator||
name|M_ZERO
argument_list|)
expr_stmt|;
name|name
operator|=
name|device_get_nameunit
argument_list|(
name|dev
argument_list|)
expr_stmt|;
for|for
control|(
name|irq
operator|=
literal|0
init|;
name|irq
operator|<
name|sc
operator|->
name|gic_nirqs
condition|;
name|irq
operator|++
control|)
block|{
name|struct
name|intr_irqsrc
modifier|*
name|isrc
decl_stmt|;
name|sc
operator|->
name|gic_irqs
index|[
name|irq
index|]
operator|.
name|gi_irq
operator|=
name|irq
expr_stmt|;
name|sc
operator|->
name|gic_irqs
index|[
name|irq
index|]
operator|.
name|gi_pol
operator|=
name|INTR_POLARITY_CONFORM
expr_stmt|;
name|sc
operator|->
name|gic_irqs
index|[
name|irq
index|]
operator|.
name|gi_trig
operator|=
name|INTR_TRIGGER_CONFORM
expr_stmt|;
name|isrc
operator|=
operator|&
name|sc
operator|->
name|gic_irqs
index|[
name|irq
index|]
operator|.
name|gi_isrc
expr_stmt|;
if|if
condition|(
name|irq
operator|<=
name|GIC_LAST_SGI
condition|)
block|{
name|err
operator|=
name|intr_isrc_register
argument_list|(
name|isrc
argument_list|,
name|sc
operator|->
name|dev
argument_list|,
name|INTR_ISRCF_IPI
argument_list|,
literal|"%s,i%u"
argument_list|,
name|name
argument_list|,
name|irq
operator|-
name|GIC_FIRST_SGI
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|irq
operator|<=
name|GIC_LAST_PPI
condition|)
block|{
name|err
operator|=
name|intr_isrc_register
argument_list|(
name|isrc
argument_list|,
name|sc
operator|->
name|dev
argument_list|,
name|INTR_ISRCF_PPI
argument_list|,
literal|"%s,p%u"
argument_list|,
name|name
argument_list|,
name|irq
operator|-
name|GIC_FIRST_PPI
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|err
operator|=
name|intr_isrc_register
argument_list|(
name|isrc
argument_list|,
name|sc
operator|->
name|dev
argument_list|,
literal|0
argument_list|,
literal|"%s,s%u"
argument_list|,
name|name
argument_list|,
name|irq
operator|-
name|GIC_FIRST_SPI
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
block|{
comment|/* XXX call intr_isrc_deregister() */
name|free
argument_list|(
name|sc
operator|->
name|gic_irqs
argument_list|,
name|M_DEVBUF
argument_list|)
expr_stmt|;
return|return
operator|(
name|err
operator|)
return|;
block|}
block|}
comment|/* 	 * Read the Peripheral ID2 register. This is an implementation 	 * defined register, but seems to be implemented in all GICv3 	 * parts and Linux expects it to be there. 	 */
name|sc
operator|->
name|gic_pidr2
operator|=
name|gic_d_read
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_PIDR2
argument_list|)
expr_stmt|;
comment|/* Get the number of supported interrupt identifier bits */
name|sc
operator|->
name|gic_idbits
operator|=
name|GICD_TYPER_IDBITS
argument_list|(
name|typer
argument_list|)
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"SPIs: %u, IDs: %u\n"
argument_list|,
name|sc
operator|->
name|gic_nirqs
argument_list|,
operator|(
literal|1
operator|<<
name|sc
operator|->
name|gic_idbits
operator|)
operator|-
literal|1
argument_list|)
expr_stmt|;
block|}
comment|/* Train init sequence for boot CPU */
for|for
control|(
name|init_func
operator|=
name|gic_v3_primary_init
init|;
operator|*
name|init_func
operator|!=
name|NULL
condition|;
name|init_func
operator|++
control|)
block|{
name|err
operator|=
call|(
modifier|*
name|init_func
call|)
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
return|return
operator|(
name|err
operator|)
return|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|int
name|gic_v3_detach
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|size_t
name|i
decl_stmt|;
name|int
name|rid
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|device_is_attached
argument_list|(
name|dev
argument_list|)
condition|)
block|{
comment|/* 		 * XXX: We should probably deregister PIC 		 */
if|if
condition|(
name|sc
operator|->
name|gic_registered
condition|)
name|panic
argument_list|(
literal|"Trying to detach registered PIC"
argument_list|)
expr_stmt|;
block|}
for|for
control|(
name|rid
operator|=
literal|0
init|;
name|rid
operator|<
operator|(
name|sc
operator|->
name|gic_redists
operator|.
name|nregions
operator|+
literal|1
operator|)
condition|;
name|rid
operator|++
control|)
name|bus_release_resource
argument_list|(
name|dev
argument_list|,
name|SYS_RES_MEMORY
argument_list|,
name|rid
argument_list|,
name|sc
operator|->
name|gic_res
index|[
name|rid
index|]
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|mp_ncpus
condition|;
name|i
operator|++
control|)
name|free
argument_list|(
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
name|i
index|]
argument_list|,
name|M_GIC_V3
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|sc
operator|->
name|gic_res
argument_list|,
name|M_GIC_V3
argument_list|)
expr_stmt|;
name|free
argument_list|(
name|sc
operator|->
name|gic_redists
operator|.
name|regions
argument_list|,
name|M_GIC_V3
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gic_v3_read_ivar
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|device_t
name|child
parameter_list|,
name|int
name|which
parameter_list|,
name|uintptr_t
modifier|*
name|result
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|which
condition|)
block|{
case|case
name|GICV3_IVAR_NIRQS
case|:
operator|*
name|result
operator|=
name|sc
operator|->
name|gic_nirqs
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
case|case
name|GICV3_IVAR_REDIST_VADDR
case|:
operator|*
name|result
operator|=
operator|(
name|uintptr_t
operator|)
name|rman_get_virtual
argument_list|(
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
index|]
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
case|case
name|GIC_IVAR_HW_REV
case|:
name|KASSERT
argument_list|(
name|GICR_PIDR2_ARCH
argument_list|(
name|sc
operator|->
name|gic_pidr2
argument_list|)
operator|==
name|GICR_PIDR2_ARCH_GICv3
operator|||
name|GICR_PIDR2_ARCH
argument_list|(
name|sc
operator|->
name|gic_pidr2
argument_list|)
operator|==
name|GICR_PIDR2_ARCH_GICv4
argument_list|,
operator|(
literal|"gic_v3_read_ivar: Invalid GIC architecture: %d (%.08X)"
operator|,
name|GICR_PIDR2_ARCH
argument_list|(
name|sc
operator|->
name|gic_pidr2
argument_list|)
operator|,
name|sc
operator|->
name|gic_pidr2
operator|)
argument_list|)
expr_stmt|;
operator|*
name|result
operator|=
name|GICR_PIDR2_ARCH
argument_list|(
name|sc
operator|->
name|gic_pidr2
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
case|case
name|GIC_IVAR_BUS
case|:
name|KASSERT
argument_list|(
name|sc
operator|->
name|gic_bus
operator|!=
name|GIC_BUS_UNKNOWN
argument_list|,
operator|(
literal|"gic_v3_read_ivar: Unknown bus type"
operator|)
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|sc
operator|->
name|gic_bus
operator|<=
name|GIC_BUS_MAX
argument_list|,
operator|(
literal|"gic_v3_read_ivar: Invalid bus type %u"
operator|,
name|sc
operator|->
name|gic_bus
operator|)
argument_list|)
expr_stmt|;
operator|*
name|result
operator|=
name|sc
operator|->
name|gic_bus
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
return|return
operator|(
name|ENOENT
operator|)
return|;
block|}
end_function

begin_function
name|int
name|arm_gic_v3_intr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
init|=
name|arg
decl_stmt|;
name|struct
name|gic_v3_irqsrc
modifier|*
name|gi
decl_stmt|;
name|struct
name|intr_pic
modifier|*
name|pic
decl_stmt|;
name|uint64_t
name|active_irq
decl_stmt|;
name|struct
name|trapframe
modifier|*
name|tf
decl_stmt|;
name|bool
name|first
decl_stmt|;
name|first
operator|=
name|true
expr_stmt|;
name|pic
operator|=
name|sc
operator|->
name|gic_pic
expr_stmt|;
while|while
condition|(
literal|1
condition|)
block|{
if|if
condition|(
name|CPU_MATCH_ERRATA_CAVIUM_THUNDER_1_1
condition|)
block|{
comment|/* 			 * Hardware:		Cavium ThunderX 			 * Chip revision:	Pass 1.0 (early version) 			 *			Pass 1.1 (production) 			 * ERRATUM:		22978, 23154 			 */
asm|__asm __volatile(
literal|"nop;nop;nop;nop;nop;nop;nop;nop;	\n"
literal|"mrs %0, ICC_IAR1_EL1		\n"
literal|"nop;nop;nop;nop;			\n"
literal|"dsb sy				\n"
operator|:
literal|"=&r"
operator|(
name|active_irq
operator|)
block|)
empty_stmt|;
block|}
else|else
block|{
name|active_irq
operator|=
name|gic_icc_read
argument_list|(
name|IAR1
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|active_irq
operator|>=
name|GIC_FIRST_LPI
condition|)
block|{
name|intr_child_irq_handler
argument_list|(
name|pic
argument_list|,
name|active_irq
argument_list|)
expr_stmt|;
continue|continue;
block|}
if|if
condition|(
name|__predict_false
argument_list|(
name|active_irq
operator|>=
name|sc
operator|->
name|gic_nirqs
argument_list|)
condition|)
return|return
operator|(
name|FILTER_HANDLED
operator|)
return|;
name|tf
operator|=
name|curthread
operator|->
name|td_intr_frame
expr_stmt|;
name|gi
operator|=
operator|&
name|sc
operator|->
name|gic_irqs
index|[
name|active_irq
index|]
expr_stmt|;
if|if
condition|(
name|active_irq
operator|<=
name|GIC_LAST_SGI
condition|)
block|{
comment|/* Call EOI for all IPI before dispatch. */
name|gic_icc_write
argument_list|(
name|EOIR1
argument_list|,
operator|(
name|uint64_t
operator|)
name|active_irq
argument_list|)
expr_stmt|;
ifdef|#
directive|ifdef
name|SMP
name|intr_ipi_dispatch
argument_list|(
name|sgi_to_ipi
index|[
name|gi
operator|->
name|gi_irq
index|]
argument_list|,
name|tf
argument_list|)
expr_stmt|;
else|#
directive|else
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"SGI %ju on UP system detected\n"
argument_list|,
call|(
name|uintmax_t
call|)
argument_list|(
name|active_irq
operator|-
name|GIC_FIRST_SGI
argument_list|)
argument_list|)
expr_stmt|;
endif|#
directive|endif
block|}
elseif|else
if|if
condition|(
name|active_irq
operator|>=
name|GIC_FIRST_PPI
operator|&&
name|active_irq
operator|<=
name|GIC_LAST_SPI
condition|)
block|{
if|if
condition|(
name|gi
operator|->
name|gi_pol
operator|==
name|INTR_TRIGGER_EDGE
condition|)
name|gic_icc_write
argument_list|(
name|EOIR1
argument_list|,
name|gi
operator|->
name|gi_irq
argument_list|)
expr_stmt|;
if|if
condition|(
name|intr_isrc_dispatch
argument_list|(
operator|&
name|gi
operator|->
name|gi_isrc
argument_list|,
name|tf
argument_list|)
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|gi
operator|->
name|gi_pol
operator|!=
name|INTR_TRIGGER_EDGE
condition|)
name|gic_icc_write
argument_list|(
name|EOIR1
argument_list|,
name|gi
operator|->
name|gi_irq
argument_list|)
expr_stmt|;
name|gic_v3_disable_intr
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
operator|&
name|gi
operator|->
name|gi_isrc
argument_list|)
expr_stmt|;
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Stray irq %lu disabled\n"
argument_list|,
name|active_irq
argument_list|)
expr_stmt|;
block|}
block|}
block|}
end_function

begin_ifdef
unit|}
ifdef|#
directive|ifdef
name|FDT
end_ifdef

begin_function
unit|static
name|int
name|gic_map_fdt
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|u_int
name|ncells
parameter_list|,
name|pcell_t
modifier|*
name|cells
parameter_list|,
name|u_int
modifier|*
name|irqp
parameter_list|,
name|enum
name|intr_polarity
modifier|*
name|polp
parameter_list|,
name|enum
name|intr_trigger
modifier|*
name|trigp
parameter_list|)
block|{
name|u_int
name|irq
decl_stmt|;
if|if
condition|(
name|ncells
operator|<
literal|3
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
comment|/* 	 * The 1st cell is the interrupt type: 	 *	0 = SPI 	 *	1 = PPI 	 * The 2nd cell contains the interrupt number: 	 *	[0 - 987] for SPI 	 *	[0 -  15] for PPI 	 * The 3rd cell is the flags, encoded as follows: 	 *   bits[3:0] trigger type and level flags 	 *	1 = edge triggered 	 *      2 = edge triggered (PPI only) 	 *	4 = level-sensitive 	 *	8 = level-sensitive (PPI only) 	 */
switch|switch
condition|(
name|cells
index|[
literal|0
index|]
condition|)
block|{
case|case
literal|0
case|:
name|irq
operator|=
name|GIC_FIRST_SPI
operator|+
name|cells
index|[
literal|1
index|]
expr_stmt|;
comment|/* SPI irq is checked later. */
break|break;
case|case
literal|1
case|:
name|irq
operator|=
name|GIC_FIRST_PPI
operator|+
name|cells
index|[
literal|1
index|]
expr_stmt|;
if|if
condition|(
name|irq
operator|>
name|GIC_LAST_PPI
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"unsupported PPI interrupt "
literal|"number %u\n"
argument_list|,
name|cells
index|[
literal|1
index|]
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
break|break;
default|default:
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"unsupported interrupt type "
literal|"configuration %u\n"
argument_list|,
name|cells
index|[
literal|0
index|]
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
switch|switch
condition|(
name|cells
index|[
literal|2
index|]
operator|&
name|FDT_INTR_MASK
condition|)
block|{
case|case
name|FDT_INTR_EDGE_RISING
case|:
operator|*
name|trigp
operator|=
name|INTR_TRIGGER_EDGE
expr_stmt|;
operator|*
name|polp
operator|=
name|INTR_POLARITY_HIGH
expr_stmt|;
break|break;
case|case
name|FDT_INTR_EDGE_FALLING
case|:
operator|*
name|trigp
operator|=
name|INTR_TRIGGER_EDGE
expr_stmt|;
operator|*
name|polp
operator|=
name|INTR_POLARITY_LOW
expr_stmt|;
break|break;
case|case
name|FDT_INTR_LEVEL_HIGH
case|:
operator|*
name|trigp
operator|=
name|INTR_TRIGGER_LEVEL
expr_stmt|;
operator|*
name|polp
operator|=
name|INTR_POLARITY_HIGH
expr_stmt|;
break|break;
case|case
name|FDT_INTR_LEVEL_LOW
case|:
operator|*
name|trigp
operator|=
name|INTR_TRIGGER_LEVEL
expr_stmt|;
operator|*
name|polp
operator|=
name|INTR_POLARITY_LOW
expr_stmt|;
break|break;
default|default:
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"unsupported trigger/polarity "
literal|"configuration 0x%02x\n"
argument_list|,
name|cells
index|[
literal|2
index|]
argument_list|)
expr_stmt|;
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
comment|/* Check the interrupt is valid */
if|if
condition|(
name|irq
operator|>=
name|GIC_FIRST_SPI
operator|&&
operator|*
name|polp
operator|!=
name|INTR_POLARITY_HIGH
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
operator|*
name|irqp
operator|=
name|irq
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_function
specifier|static
name|int
name|gic_map_msi
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_map_data_msi
modifier|*
name|msi_data
parameter_list|,
name|u_int
modifier|*
name|irqp
parameter_list|,
name|enum
name|intr_polarity
modifier|*
name|polp
parameter_list|,
name|enum
name|intr_trigger
modifier|*
name|trigp
parameter_list|)
block|{
name|struct
name|gic_v3_irqsrc
modifier|*
name|gi
decl_stmt|;
comment|/* SPI-mapped MSI */
name|gi
operator|=
operator|(
expr|struct
name|gic_v3_irqsrc
operator|*
operator|)
name|msi_data
operator|->
name|isrc
expr_stmt|;
if|if
condition|(
name|gi
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENXIO
operator|)
return|;
operator|*
name|irqp
operator|=
name|gi
operator|->
name|gi_irq
expr_stmt|;
comment|/* MSI/MSI-X interrupts are always edge triggered with high polarity */
operator|*
name|polp
operator|=
name|INTR_POLARITY_HIGH
expr_stmt|;
operator|*
name|trigp
operator|=
name|INTR_TRIGGER_EDGE
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|do_gic_v3_map_intr
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_map_data
modifier|*
name|data
parameter_list|,
name|u_int
modifier|*
name|irqp
parameter_list|,
name|enum
name|intr_polarity
modifier|*
name|polp
parameter_list|,
name|enum
name|intr_trigger
modifier|*
name|trigp
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|enum
name|intr_polarity
name|pol
decl_stmt|;
name|enum
name|intr_trigger
name|trig
decl_stmt|;
name|struct
name|intr_map_data_msi
modifier|*
name|dam
decl_stmt|;
ifdef|#
directive|ifdef
name|FDT
name|struct
name|intr_map_data_fdt
modifier|*
name|daf
decl_stmt|;
endif|#
directive|endif
name|u_int
name|irq
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|data
operator|->
name|type
condition|)
block|{
ifdef|#
directive|ifdef
name|FDT
case|case
name|INTR_MAP_DATA_FDT
case|:
name|daf
operator|=
operator|(
expr|struct
name|intr_map_data_fdt
operator|*
operator|)
name|data
expr_stmt|;
if|if
condition|(
name|gic_map_fdt
argument_list|(
name|dev
argument_list|,
name|daf
operator|->
name|ncells
argument_list|,
name|daf
operator|->
name|cells
argument_list|,
operator|&
name|irq
argument_list|,
operator|&
name|pol
argument_list|,
operator|&
name|trig
argument_list|)
operator|!=
literal|0
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
break|break;
endif|#
directive|endif
case|case
name|INTR_MAP_DATA_MSI
case|:
comment|/* SPI-mapped MSI */
name|dam
operator|=
operator|(
expr|struct
name|intr_map_data_msi
operator|*
operator|)
name|data
expr_stmt|;
if|if
condition|(
name|gic_map_msi
argument_list|(
name|dev
argument_list|,
name|dam
argument_list|,
operator|&
name|irq
argument_list|,
operator|&
name|pol
argument_list|,
operator|&
name|trig
argument_list|)
operator|!=
literal|0
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
if|if
condition|(
name|irq
operator|>=
name|sc
operator|->
name|gic_nirqs
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
switch|switch
condition|(
name|pol
condition|)
block|{
case|case
name|INTR_POLARITY_CONFORM
case|:
case|case
name|INTR_POLARITY_LOW
case|:
case|case
name|INTR_POLARITY_HIGH
case|:
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
switch|switch
condition|(
name|trig
condition|)
block|{
case|case
name|INTR_TRIGGER_CONFORM
case|:
case|case
name|INTR_TRIGGER_EDGE
case|:
case|case
name|INTR_TRIGGER_LEVEL
case|:
break|break;
default|default:
return|return
operator|(
name|EINVAL
operator|)
return|;
block|}
operator|*
name|irqp
operator|=
name|irq
expr_stmt|;
if|if
condition|(
name|polp
operator|!=
name|NULL
condition|)
operator|*
name|polp
operator|=
name|pol
expr_stmt|;
if|if
condition|(
name|trigp
operator|!=
name|NULL
condition|)
operator|*
name|trigp
operator|=
name|trig
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gic_v3_map_intr
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_map_data
modifier|*
name|data
parameter_list|,
name|struct
name|intr_irqsrc
modifier|*
modifier|*
name|isrcp
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|int
name|error
decl_stmt|;
name|u_int
name|irq
decl_stmt|;
name|error
operator|=
name|do_gic_v3_map_intr
argument_list|(
name|dev
argument_list|,
name|data
argument_list|,
operator|&
name|irq
argument_list|,
name|NULL
argument_list|,
name|NULL
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|==
literal|0
condition|)
block|{
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
operator|*
name|isrcp
operator|=
name|GIC_INTR_ISRC
argument_list|(
name|sc
argument_list|,
name|irq
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
name|error
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gic_v3_setup_intr
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_irqsrc
modifier|*
name|isrc
parameter_list|,
name|struct
name|resource
modifier|*
name|res
parameter_list|,
name|struct
name|intr_map_data
modifier|*
name|data
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
name|struct
name|gic_v3_irqsrc
modifier|*
name|gi
init|=
operator|(
expr|struct
name|gic_v3_irqsrc
operator|*
operator|)
name|isrc
decl_stmt|;
name|enum
name|intr_trigger
name|trig
decl_stmt|;
name|enum
name|intr_polarity
name|pol
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|u_int
name|irq
decl_stmt|;
name|int
name|error
decl_stmt|;
if|if
condition|(
name|data
operator|==
name|NULL
condition|)
return|return
operator|(
name|ENOTSUP
operator|)
return|;
name|error
operator|=
name|do_gic_v3_map_intr
argument_list|(
name|dev
argument_list|,
name|data
argument_list|,
operator|&
name|irq
argument_list|,
operator|&
name|pol
argument_list|,
operator|&
name|trig
argument_list|)
expr_stmt|;
if|if
condition|(
name|error
operator|!=
literal|0
condition|)
return|return
operator|(
name|error
operator|)
return|;
if|if
condition|(
name|gi
operator|->
name|gi_irq
operator|!=
name|irq
operator|||
name|pol
operator|==
name|INTR_POLARITY_CONFORM
operator|||
name|trig
operator|==
name|INTR_TRIGGER_CONFORM
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
comment|/* Compare config if this is not first setup. */
if|if
condition|(
name|isrc
operator|->
name|isrc_handlers
operator|!=
literal|0
condition|)
block|{
if|if
condition|(
name|pol
operator|!=
name|gi
operator|->
name|gi_pol
operator|||
name|trig
operator|!=
name|gi
operator|->
name|gi_trig
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
else|else
return|return
operator|(
literal|0
operator|)
return|;
block|}
name|gi
operator|->
name|gi_pol
operator|=
name|pol
expr_stmt|;
name|gi
operator|->
name|gi_trig
operator|=
name|trig
expr_stmt|;
comment|/* 	 * XXX - In case that per CPU interrupt is going to be enabled in time 	 *       when SMP is already started, we need some IPI call which 	 *       enables it on others CPUs. Further, it's more complicated as 	 *       pic_enable_source() and pic_disable_source() should act on 	 *       per CPU basis only. Thus, it should be solved here somehow. 	 */
if|if
condition|(
name|isrc
operator|->
name|isrc_flags
operator|&
name|INTR_ISRCF_PPI
condition|)
name|CPU_SET
argument_list|(
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
argument_list|,
operator|&
name|isrc
operator|->
name|isrc_cpu
argument_list|)
expr_stmt|;
if|if
condition|(
name|irq
operator|>=
name|GIC_FIRST_PPI
operator|&&
name|irq
operator|<=
name|GIC_LAST_SPI
condition|)
block|{
name|mtx_lock_spin
argument_list|(
operator|&
name|sc
operator|->
name|gic_mtx
argument_list|)
expr_stmt|;
comment|/* Set the trigger and polarity */
if|if
condition|(
name|irq
operator|<=
name|GIC_LAST_PPI
condition|)
name|reg
operator|=
name|gic_r_read
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICR_SGI_BASE_SIZE
operator|+
name|GICD_ICFGR
argument_list|(
name|irq
argument_list|)
argument_list|)
expr_stmt|;
else|else
name|reg
operator|=
name|gic_d_read
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_ICFGR
argument_list|(
name|irq
argument_list|)
argument_list|)
expr_stmt|;
if|if
condition|(
name|trig
operator|==
name|INTR_TRIGGER_LEVEL
condition|)
name|reg
operator|&=
operator|~
operator|(
literal|2
operator|<<
operator|(
operator|(
name|irq
operator|%
literal|16
operator|)
operator|*
literal|2
operator|)
operator|)
expr_stmt|;
else|else
name|reg
operator||=
literal|2
operator|<<
operator|(
operator|(
name|irq
operator|%
literal|16
operator|)
operator|*
literal|2
operator|)
expr_stmt|;
if|if
condition|(
name|irq
operator|<=
name|GIC_LAST_PPI
condition|)
block|{
name|gic_r_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICR_SGI_BASE_SIZE
operator|+
name|GICD_ICFGR
argument_list|(
name|irq
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|gic_v3_wait_for_rwp
argument_list|(
name|sc
argument_list|,
name|REDIST
argument_list|)
expr_stmt|;
block|}
else|else
block|{
name|gic_d_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_ICFGR
argument_list|(
name|irq
argument_list|)
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|gic_v3_wait_for_rwp
argument_list|(
name|sc
argument_list|,
name|DIST
argument_list|)
expr_stmt|;
block|}
name|mtx_unlock_spin
argument_list|(
operator|&
name|sc
operator|->
name|gic_mtx
argument_list|)
expr_stmt|;
name|gic_v3_bind_intr
argument_list|(
name|dev
argument_list|,
name|isrc
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gic_v3_teardown_intr
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_irqsrc
modifier|*
name|isrc
parameter_list|,
name|struct
name|resource
modifier|*
name|res
parameter_list|,
name|struct
name|intr_map_data
modifier|*
name|data
parameter_list|)
block|{
name|struct
name|gic_v3_irqsrc
modifier|*
name|gi
init|=
operator|(
expr|struct
name|gic_v3_irqsrc
operator|*
operator|)
name|isrc
decl_stmt|;
if|if
condition|(
name|isrc
operator|->
name|isrc_handlers
operator|==
literal|0
condition|)
block|{
name|gi
operator|->
name|gi_pol
operator|=
name|INTR_POLARITY_CONFORM
expr_stmt|;
name|gi
operator|->
name|gi_trig
operator|=
name|INTR_TRIGGER_CONFORM
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|gic_v3_disable_intr
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_irqsrc
modifier|*
name|isrc
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|struct
name|gic_v3_irqsrc
modifier|*
name|gi
decl_stmt|;
name|u_int
name|irq
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|gi
operator|=
operator|(
expr|struct
name|gic_v3_irqsrc
operator|*
operator|)
name|isrc
expr_stmt|;
name|irq
operator|=
name|gi
operator|->
name|gi_irq
expr_stmt|;
if|if
condition|(
name|irq
operator|<=
name|GIC_LAST_PPI
condition|)
block|{
comment|/* SGIs and PPIs in corresponding Re-Distributor */
name|gic_r_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICR_SGI_BASE_SIZE
operator|+
name|GICD_ICENABLER
argument_list|(
name|irq
argument_list|)
argument_list|,
name|GICD_I_MASK
argument_list|(
name|irq
argument_list|)
argument_list|)
expr_stmt|;
name|gic_v3_wait_for_rwp
argument_list|(
name|sc
argument_list|,
name|REDIST
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|irq
operator|>=
name|GIC_FIRST_SPI
operator|&&
name|irq
operator|<=
name|GIC_LAST_SPI
condition|)
block|{
comment|/* SPIs in distributor */
name|gic_d_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_ICENABLER
argument_list|(
name|irq
argument_list|)
argument_list|,
name|GICD_I_MASK
argument_list|(
name|irq
argument_list|)
argument_list|)
expr_stmt|;
name|gic_v3_wait_for_rwp
argument_list|(
name|sc
argument_list|,
name|DIST
argument_list|)
expr_stmt|;
block|}
else|else
name|panic
argument_list|(
literal|"%s: Unsupported IRQ %u"
argument_list|,
name|__func__
argument_list|,
name|irq
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|gic_v3_enable_intr
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_irqsrc
modifier|*
name|isrc
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|struct
name|gic_v3_irqsrc
modifier|*
name|gi
decl_stmt|;
name|u_int
name|irq
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|gi
operator|=
operator|(
expr|struct
name|gic_v3_irqsrc
operator|*
operator|)
name|isrc
expr_stmt|;
name|irq
operator|=
name|gi
operator|->
name|gi_irq
expr_stmt|;
if|if
condition|(
name|irq
operator|<=
name|GIC_LAST_PPI
condition|)
block|{
comment|/* SGIs and PPIs in corresponding Re-Distributor */
name|gic_r_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICR_SGI_BASE_SIZE
operator|+
name|GICD_ISENABLER
argument_list|(
name|irq
argument_list|)
argument_list|,
name|GICD_I_MASK
argument_list|(
name|irq
argument_list|)
argument_list|)
expr_stmt|;
name|gic_v3_wait_for_rwp
argument_list|(
name|sc
argument_list|,
name|REDIST
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|irq
operator|>=
name|GIC_FIRST_SPI
operator|&&
name|irq
operator|<=
name|GIC_LAST_SPI
condition|)
block|{
comment|/* SPIs in distributor */
name|gic_d_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_ISENABLER
argument_list|(
name|irq
argument_list|)
argument_list|,
name|GICD_I_MASK
argument_list|(
name|irq
argument_list|)
argument_list|)
expr_stmt|;
name|gic_v3_wait_for_rwp
argument_list|(
name|sc
argument_list|,
name|DIST
argument_list|)
expr_stmt|;
block|}
else|else
name|panic
argument_list|(
literal|"%s: Unsupported IRQ %u"
argument_list|,
name|__func__
argument_list|,
name|irq
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|gic_v3_pre_ithread
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_irqsrc
modifier|*
name|isrc
parameter_list|)
block|{
name|struct
name|gic_v3_irqsrc
modifier|*
name|gi
init|=
operator|(
expr|struct
name|gic_v3_irqsrc
operator|*
operator|)
name|isrc
decl_stmt|;
name|gic_v3_disable_intr
argument_list|(
name|dev
argument_list|,
name|isrc
argument_list|)
expr_stmt|;
name|gic_icc_write
argument_list|(
name|EOIR1
argument_list|,
name|gi
operator|->
name|gi_irq
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|gic_v3_post_ithread
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_irqsrc
modifier|*
name|isrc
parameter_list|)
block|{
name|gic_v3_enable_intr
argument_list|(
name|dev
argument_list|,
name|isrc
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|gic_v3_post_filter
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_irqsrc
modifier|*
name|isrc
parameter_list|)
block|{
name|struct
name|gic_v3_irqsrc
modifier|*
name|gi
init|=
operator|(
expr|struct
name|gic_v3_irqsrc
operator|*
operator|)
name|isrc
decl_stmt|;
if|if
condition|(
name|gi
operator|->
name|gi_pol
operator|==
name|INTR_TRIGGER_EDGE
condition|)
return|return;
name|gic_icc_write
argument_list|(
name|EOIR1
argument_list|,
name|gi
operator|->
name|gi_irq
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|gic_v3_bind_intr
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_irqsrc
modifier|*
name|isrc
parameter_list|)
block|{
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|struct
name|gic_v3_irqsrc
modifier|*
name|gi
decl_stmt|;
name|int
name|cpu
decl_stmt|;
name|gi
operator|=
operator|(
expr|struct
name|gic_v3_irqsrc
operator|*
operator|)
name|isrc
expr_stmt|;
if|if
condition|(
name|gi
operator|->
name|gi_irq
operator|<=
name|GIC_LAST_PPI
condition|)
return|return
operator|(
name|EINVAL
operator|)
return|;
name|KASSERT
argument_list|(
name|gi
operator|->
name|gi_irq
operator|>=
name|GIC_FIRST_SPI
operator|&&
name|gi
operator|->
name|gi_irq
operator|<=
name|GIC_LAST_SPI
argument_list|,
operator|(
literal|"%s: Attempting to bind an invalid IRQ"
operator|,
name|__func__
operator|)
argument_list|)
expr_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
if|if
condition|(
name|CPU_EMPTY
argument_list|(
operator|&
name|isrc
operator|->
name|isrc_cpu
argument_list|)
condition|)
block|{
name|gic_irq_cpu
operator|=
name|intr_irq_next_cpu
argument_list|(
name|gic_irq_cpu
argument_list|,
operator|&
name|all_cpus
argument_list|)
expr_stmt|;
name|CPU_SETOF
argument_list|(
name|gic_irq_cpu
argument_list|,
operator|&
name|isrc
operator|->
name|isrc_cpu
argument_list|)
expr_stmt|;
name|gic_d_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_IROUTER
argument_list|(
name|gi
operator|->
name|gi_irq
argument_list|)
argument_list|,
name|CPU_AFFINITY
argument_list|(
name|gic_irq_cpu
argument_list|)
argument_list|)
expr_stmt|;
block|}
else|else
block|{
comment|/* 		 * We can only bind to a single CPU so select 		 * the first CPU found. 		 */
name|cpu
operator|=
name|CPU_FFS
argument_list|(
operator|&
name|isrc
operator|->
name|isrc_cpu
argument_list|)
operator|-
literal|1
expr_stmt|;
name|gic_d_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_IROUTER
argument_list|(
name|gi
operator|->
name|gi_irq
argument_list|)
argument_list|,
name|CPU_AFFINITY
argument_list|(
name|cpu
argument_list|)
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_ifdef
ifdef|#
directive|ifdef
name|SMP
end_ifdef

begin_function
specifier|static
name|void
name|gic_v3_init_secondary
parameter_list|(
name|device_t
name|dev
parameter_list|)
block|{
name|device_t
name|child
decl_stmt|;
name|struct
name|gic_v3_softc
modifier|*
name|sc
decl_stmt|;
name|gic_v3_initseq_t
modifier|*
name|init_func
decl_stmt|;
name|struct
name|intr_irqsrc
modifier|*
name|isrc
decl_stmt|;
name|u_int
name|cpu
decl_stmt|,
name|irq
decl_stmt|;
name|int
name|err
decl_stmt|,
name|i
decl_stmt|;
name|sc
operator|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
expr_stmt|;
name|cpu
operator|=
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
expr_stmt|;
comment|/* Train init sequence for boot CPU */
for|for
control|(
name|init_func
operator|=
name|gic_v3_secondary_init
init|;
operator|*
name|init_func
operator|!=
name|NULL
condition|;
name|init_func
operator|++
control|)
block|{
name|err
operator|=
call|(
modifier|*
name|init_func
call|)
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
block|{
name|device_printf
argument_list|(
name|dev
argument_list|,
literal|"Could not initialize GIC for CPU%u\n"
argument_list|,
name|cpu
argument_list|)
expr_stmt|;
return|return;
block|}
block|}
comment|/* Unmask attached SGI interrupts. */
for|for
control|(
name|irq
operator|=
name|GIC_FIRST_SGI
init|;
name|irq
operator|<=
name|GIC_LAST_SGI
condition|;
name|irq
operator|++
control|)
block|{
name|isrc
operator|=
name|GIC_INTR_ISRC
argument_list|(
name|sc
argument_list|,
name|irq
argument_list|)
expr_stmt|;
if|if
condition|(
name|intr_isrc_init_on_cpu
argument_list|(
name|isrc
argument_list|,
name|cpu
argument_list|)
condition|)
name|gic_v3_enable_intr
argument_list|(
name|dev
argument_list|,
name|isrc
argument_list|)
expr_stmt|;
block|}
comment|/* Unmask attached PPI interrupts. */
for|for
control|(
name|irq
operator|=
name|GIC_FIRST_PPI
init|;
name|irq
operator|<=
name|GIC_LAST_PPI
condition|;
name|irq
operator|++
control|)
block|{
name|isrc
operator|=
name|GIC_INTR_ISRC
argument_list|(
name|sc
argument_list|,
name|irq
argument_list|)
expr_stmt|;
if|if
condition|(
name|intr_isrc_init_on_cpu
argument_list|(
name|isrc
argument_list|,
name|cpu
argument_list|)
condition|)
name|gic_v3_enable_intr
argument_list|(
name|dev
argument_list|,
name|isrc
argument_list|)
expr_stmt|;
block|}
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|sc
operator|->
name|gic_nchildren
condition|;
name|i
operator|++
control|)
block|{
name|child
operator|=
name|sc
operator|->
name|gic_children
index|[
name|i
index|]
expr_stmt|;
name|PIC_INIT_SECONDARY
argument_list|(
name|child
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_function
specifier|static
name|void
name|gic_v3_ipi_send
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|struct
name|intr_irqsrc
modifier|*
name|isrc
parameter_list|,
name|cpuset_t
name|cpus
parameter_list|,
name|u_int
name|ipi
parameter_list|)
block|{
name|struct
name|gic_v3_irqsrc
modifier|*
name|gi
init|=
operator|(
expr|struct
name|gic_v3_irqsrc
operator|*
operator|)
name|isrc
decl_stmt|;
name|uint64_t
name|aff
decl_stmt|,
name|val
decl_stmt|,
name|irq
decl_stmt|;
name|int
name|i
decl_stmt|;
define|#
directive|define
name|GIC_AFF_MASK
value|(CPU_AFF3_MASK | CPU_AFF2_MASK | CPU_AFF1_MASK)
define|#
directive|define
name|GIC_AFFINITY
parameter_list|(
name|i
parameter_list|)
value|(CPU_AFFINITY(i)& GIC_AFF_MASK)
name|aff
operator|=
name|GIC_AFFINITY
argument_list|(
literal|0
argument_list|)
expr_stmt|;
name|irq
operator|=
name|gi
operator|->
name|gi_irq
expr_stmt|;
name|val
operator|=
literal|0
expr_stmt|;
comment|/* Iterate through all CPUs in set */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|mp_ncpus
condition|;
name|i
operator|++
control|)
block|{
comment|/* Move to the next affinity group */
if|if
condition|(
name|aff
operator|!=
name|GIC_AFFINITY
argument_list|(
name|i
argument_list|)
condition|)
block|{
comment|/* Send the IPI */
if|if
condition|(
name|val
operator|!=
literal|0
condition|)
block|{
name|gic_icc_write
argument_list|(
name|SGI1R
argument_list|,
name|val
argument_list|)
expr_stmt|;
name|val
operator|=
literal|0
expr_stmt|;
block|}
name|aff
operator|=
name|GIC_AFFINITY
argument_list|(
name|i
argument_list|)
expr_stmt|;
block|}
comment|/* Send the IPI to this cpu */
if|if
condition|(
name|CPU_ISSET
argument_list|(
name|i
argument_list|,
operator|&
name|cpus
argument_list|)
condition|)
block|{
define|#
directive|define
name|ICC_SGI1R_AFFINITY
parameter_list|(
name|aff
parameter_list|)
define|\
value|(((uint64_t)CPU_AFF3(aff)<< ICC_SGI1R_EL1_AFF3_SHIFT) |	\      ((uint64_t)CPU_AFF2(aff)<< ICC_SGI1R_EL1_AFF2_SHIFT) |	\      ((uint64_t)CPU_AFF1(aff)<< ICC_SGI1R_EL1_AFF1_SHIFT))
comment|/* Set the affinity when the first at this level */
if|if
condition|(
name|val
operator|==
literal|0
condition|)
name|val
operator|=
name|ICC_SGI1R_AFFINITY
argument_list|(
name|aff
argument_list|)
operator||
name|irq
operator|<<
name|ICC_SGI1R_EL1_SGIID_SHIFT
expr_stmt|;
comment|/* Set the bit to send the IPI to te CPU */
name|val
operator||=
literal|1
operator|<<
name|CPU_AFF0
argument_list|(
name|CPU_AFFINITY
argument_list|(
name|i
argument_list|)
argument_list|)
expr_stmt|;
block|}
block|}
comment|/* Send the IPI to the last cpu affinity group */
if|if
condition|(
name|val
operator|!=
literal|0
condition|)
name|gic_icc_write
argument_list|(
name|SGI1R
argument_list|,
name|val
argument_list|)
expr_stmt|;
undef|#
directive|undef
name|GIC_AFF_MASK
undef|#
directive|undef
name|GIC_AFFINITY
block|}
end_function

begin_function
specifier|static
name|int
name|gic_v3_ipi_setup
parameter_list|(
name|device_t
name|dev
parameter_list|,
name|u_int
name|ipi
parameter_list|,
name|struct
name|intr_irqsrc
modifier|*
modifier|*
name|isrcp
parameter_list|)
block|{
name|struct
name|intr_irqsrc
modifier|*
name|isrc
decl_stmt|;
name|struct
name|gic_v3_softc
modifier|*
name|sc
init|=
name|device_get_softc
argument_list|(
name|dev
argument_list|)
decl_stmt|;
if|if
condition|(
name|sgi_first_unused
operator|>
name|GIC_LAST_SGI
condition|)
return|return
operator|(
name|ENOSPC
operator|)
return|;
name|isrc
operator|=
name|GIC_INTR_ISRC
argument_list|(
name|sc
argument_list|,
name|sgi_first_unused
argument_list|)
expr_stmt|;
name|sgi_to_ipi
index|[
name|sgi_first_unused
operator|++
index|]
operator|=
name|ipi
expr_stmt|;
name|CPU_SET
argument_list|(
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
argument_list|,
operator|&
name|isrc
operator|->
name|isrc_cpu
argument_list|)
expr_stmt|;
operator|*
name|isrcp
operator|=
name|isrc
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_endif
endif|#
directive|endif
end_endif

begin_comment
comment|/* SMP */
end_comment

begin_comment
comment|/*  * Helper routines  */
end_comment

begin_function
specifier|static
name|void
name|gic_v3_wait_for_rwp
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
name|sc
parameter_list|,
name|enum
name|gic_v3_xdist
name|xdist
parameter_list|)
block|{
name|struct
name|resource
modifier|*
name|res
decl_stmt|;
name|u_int
name|cpuid
decl_stmt|;
name|size_t
name|us_left
init|=
literal|1000000
decl_stmt|;
name|cpuid
operator|=
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|xdist
condition|)
block|{
case|case
name|DIST
case|:
name|res
operator|=
name|sc
operator|->
name|gic_dist
expr_stmt|;
break|break;
case|case
name|REDIST
case|:
name|res
operator|=
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
name|cpuid
index|]
expr_stmt|;
break|break;
default|default:
name|KASSERT
argument_list|(
literal|0
argument_list|,
operator|(
literal|"%s: Attempt to wait for unknown RWP"
operator|,
name|__func__
operator|)
argument_list|)
expr_stmt|;
return|return;
block|}
while|while
condition|(
operator|(
name|bus_read_4
argument_list|(
name|res
argument_list|,
name|GICD_CTLR
argument_list|)
operator|&
name|GICD_CTLR_RWP
operator|)
operator|!=
literal|0
condition|)
block|{
name|DELAY
argument_list|(
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|us_left
operator|--
operator|==
literal|0
condition|)
name|panic
argument_list|(
literal|"GICD Register write pending for too long"
argument_list|)
expr_stmt|;
block|}
block|}
end_function

begin_comment
comment|/* CPU interface. */
end_comment

begin_function
specifier|static
name|__inline
name|void
name|gic_v3_cpu_priority
parameter_list|(
name|uint64_t
name|mask
parameter_list|)
block|{
comment|/* Set prority mask */
name|gic_icc_write
argument_list|(
name|PMR
argument_list|,
name|mask
operator|&
name|ICC_PMR_EL1_PRIO_MASK
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|int
name|gic_v3_cpu_enable_sre
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
name|sc
parameter_list|)
block|{
name|uint64_t
name|sre
decl_stmt|;
name|u_int
name|cpuid
decl_stmt|;
name|cpuid
operator|=
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
expr_stmt|;
comment|/* 	 * Set the SRE bit to enable access to GIC CPU interface 	 * via system registers. 	 */
name|sre
operator|=
name|READ_SPECIALREG
argument_list|(
name|icc_sre_el1
argument_list|)
expr_stmt|;
name|sre
operator||=
name|ICC_SRE_EL1_SRE
expr_stmt|;
name|WRITE_SPECIALREG
argument_list|(
name|icc_sre_el1
argument_list|,
name|sre
argument_list|)
expr_stmt|;
name|isb
argument_list|()
expr_stmt|;
comment|/* 	 * Now ensure that the bit is set. 	 */
name|sre
operator|=
name|READ_SPECIALREG
argument_list|(
name|icc_sre_el1
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|sre
operator|&
name|ICC_SRE_EL1_SRE
operator|)
operator|==
literal|0
condition|)
block|{
comment|/* We are done. This was disabled in EL2 */
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"ERROR: CPU%u cannot enable CPU interface "
literal|"via system registers\n"
argument_list|,
name|cpuid
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
elseif|else
if|if
condition|(
name|bootverbose
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"CPU%u enabled CPU interface via system registers\n"
argument_list|,
name|cpuid
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gic_v3_cpu_init
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
name|sc
parameter_list|)
block|{
name|int
name|err
decl_stmt|;
comment|/* Enable access to CPU interface via system registers */
name|err
operator|=
name|gic_v3_cpu_enable_sre
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
return|return
operator|(
name|err
operator|)
return|;
comment|/* Priority mask to minimum - accept all interrupts */
name|gic_v3_cpu_priority
argument_list|(
name|GIC_PRIORITY_MIN
argument_list|)
expr_stmt|;
comment|/* Disable EOI mode */
name|gic_icc_clear
argument_list|(
name|CTLR
argument_list|,
name|ICC_CTLR_EL1_EOIMODE
argument_list|)
expr_stmt|;
comment|/* Enable group 1 (insecure) interrups */
name|gic_icc_set
argument_list|(
name|IGRPEN1
argument_list|,
name|ICC_IGRPEN0_EL1_EN
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/* Distributor */
end_comment

begin_function
specifier|static
name|int
name|gic_v3_dist_init
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
name|sc
parameter_list|)
block|{
name|uint64_t
name|aff
decl_stmt|;
name|u_int
name|i
decl_stmt|;
comment|/* 	 * 1. Disable the Distributor 	 */
name|gic_d_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_CTLR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|gic_v3_wait_for_rwp
argument_list|(
name|sc
argument_list|,
name|DIST
argument_list|)
expr_stmt|;
comment|/* 	 * 2. Configure the Distributor 	 */
comment|/* Set all global interrupts to be level triggered, active low. */
for|for
control|(
name|i
operator|=
name|GIC_FIRST_SPI
init|;
name|i
operator|<
name|sc
operator|->
name|gic_nirqs
condition|;
name|i
operator|+=
name|GICD_I_PER_ICFGRn
control|)
name|gic_d_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_ICFGR
argument_list|(
name|i
argument_list|)
argument_list|,
literal|0x00000000
argument_list|)
expr_stmt|;
comment|/* Set priority to all shared interrupts */
for|for
control|(
name|i
operator|=
name|GIC_FIRST_SPI
init|;
name|i
operator|<
name|sc
operator|->
name|gic_nirqs
condition|;
name|i
operator|+=
name|GICD_I_PER_IPRIORITYn
control|)
block|{
comment|/* Set highest priority */
name|gic_d_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_IPRIORITYR
argument_list|(
name|i
argument_list|)
argument_list|,
name|GIC_PRIORITY_MAX
argument_list|)
expr_stmt|;
block|}
comment|/* 	 * Disable all interrupts. Leave PPI and SGIs as they are enabled in 	 * Re-Distributor registers. 	 */
for|for
control|(
name|i
operator|=
name|GIC_FIRST_SPI
init|;
name|i
operator|<
name|sc
operator|->
name|gic_nirqs
condition|;
name|i
operator|+=
name|GICD_I_PER_ISENABLERn
control|)
name|gic_d_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_ICENABLER
argument_list|(
name|i
argument_list|)
argument_list|,
literal|0xFFFFFFFF
argument_list|)
expr_stmt|;
name|gic_v3_wait_for_rwp
argument_list|(
name|sc
argument_list|,
name|DIST
argument_list|)
expr_stmt|;
comment|/* 	 * 3. Enable Distributor 	 */
comment|/* Enable Distributor with ARE, Group 1 */
name|gic_d_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_CTLR
argument_list|,
name|GICD_CTLR_ARE_NS
operator||
name|GICD_CTLR_G1A
operator||
name|GICD_CTLR_G1
argument_list|)
expr_stmt|;
comment|/* 	 * 4. Route all interrupts to boot CPU. 	 */
name|aff
operator|=
name|CPU_AFFINITY
argument_list|(
literal|0
argument_list|)
expr_stmt|;
for|for
control|(
name|i
operator|=
name|GIC_FIRST_SPI
init|;
name|i
operator|<
name|sc
operator|->
name|gic_nirqs
condition|;
name|i
operator|++
control|)
name|gic_d_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICD_IROUTER
argument_list|(
name|i
argument_list|)
argument_list|,
name|aff
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_comment
comment|/* Re-Distributor */
end_comment

begin_function
specifier|static
name|int
name|gic_v3_redist_alloc
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
name|sc
parameter_list|)
block|{
name|u_int
name|cpuid
decl_stmt|;
comment|/* Allocate struct resource for all CPU's Re-Distributor registers */
for|for
control|(
name|cpuid
operator|=
literal|0
init|;
name|cpuid
operator|<
name|mp_ncpus
condition|;
name|cpuid
operator|++
control|)
if|if
condition|(
name|CPU_ISSET
argument_list|(
name|cpuid
argument_list|,
operator|&
name|all_cpus
argument_list|)
operator|!=
literal|0
condition|)
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
name|cpuid
index|]
operator|=
name|malloc
argument_list|(
sizeof|sizeof
argument_list|(
operator|*
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
literal|0
index|]
argument_list|)
argument_list|,
name|M_GIC_V3
argument_list|,
name|M_WAITOK
argument_list|)
expr_stmt|;
else|else
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
name|cpuid
index|]
operator|=
name|NULL
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gic_v3_redist_find
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
name|sc
parameter_list|)
block|{
name|struct
name|resource
name|r_res
decl_stmt|;
name|bus_space_handle_t
name|r_bsh
decl_stmt|;
name|uint64_t
name|aff
decl_stmt|;
name|uint64_t
name|typer
decl_stmt|;
name|uint32_t
name|pidr2
decl_stmt|;
name|u_int
name|cpuid
decl_stmt|;
name|size_t
name|i
decl_stmt|;
name|cpuid
operator|=
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
expr_stmt|;
name|aff
operator|=
name|CPU_AFFINITY
argument_list|(
name|cpuid
argument_list|)
expr_stmt|;
comment|/* Affinity in format for comparison with typer */
name|aff
operator|=
operator|(
name|CPU_AFF3
argument_list|(
name|aff
argument_list|)
operator|<<
literal|24
operator|)
operator||
operator|(
name|CPU_AFF2
argument_list|(
name|aff
argument_list|)
operator|<<
literal|16
operator|)
operator||
operator|(
name|CPU_AFF1
argument_list|(
name|aff
argument_list|)
operator|<<
literal|8
operator|)
operator||
name|CPU_AFF0
argument_list|(
name|aff
argument_list|)
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"Start searching for Re-Distributor\n"
argument_list|)
expr_stmt|;
block|}
comment|/* Iterate through Re-Distributor regions */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|sc
operator|->
name|gic_redists
operator|.
name|nregions
condition|;
name|i
operator|++
control|)
block|{
comment|/* Take a copy of the region's resource */
name|r_res
operator|=
operator|*
name|sc
operator|->
name|gic_redists
operator|.
name|regions
index|[
name|i
index|]
expr_stmt|;
name|r_bsh
operator|=
name|rman_get_bushandle
argument_list|(
operator|&
name|r_res
argument_list|)
expr_stmt|;
name|pidr2
operator|=
name|bus_read_4
argument_list|(
operator|&
name|r_res
argument_list|,
name|GICR_PIDR2
argument_list|)
expr_stmt|;
switch|switch
condition|(
name|GICR_PIDR2_ARCH
argument_list|(
name|pidr2
argument_list|)
condition|)
block|{
case|case
name|GICR_PIDR2_ARCH_GICv3
case|:
comment|/* fall through */
case|case
name|GICR_PIDR2_ARCH_GICv4
case|:
break|break;
default|default:
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"No Re-Distributor found for CPU%u\n"
argument_list|,
name|cpuid
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENODEV
operator|)
return|;
block|}
do|do
block|{
name|typer
operator|=
name|bus_read_8
argument_list|(
operator|&
name|r_res
argument_list|,
name|GICR_TYPER
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|typer
operator|>>
name|GICR_TYPER_AFF_SHIFT
operator|)
operator|==
name|aff
condition|)
block|{
name|KASSERT
argument_list|(
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
name|cpuid
index|]
operator|!=
name|NULL
argument_list|,
operator|(
literal|"Invalid pointer to per-CPU redistributor"
operator|)
argument_list|)
expr_stmt|;
comment|/* Copy res contents to its final destination */
operator|*
name|sc
operator|->
name|gic_redists
operator|.
name|pcpu
index|[
name|cpuid
index|]
operator|=
name|r_res
expr_stmt|;
if|if
condition|(
name|bootverbose
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"CPU%u Re-Distributor has been found\n"
argument_list|,
name|cpuid
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
name|r_bsh
operator|+=
operator|(
name|GICR_RD_BASE_SIZE
operator|+
name|GICR_SGI_BASE_SIZE
operator|)
expr_stmt|;
if|if
condition|(
operator|(
name|typer
operator|&
name|GICR_TYPER_VLPIS
operator|)
operator|!=
literal|0
condition|)
block|{
name|r_bsh
operator|+=
operator|(
name|GICR_VLPI_BASE_SIZE
operator|+
name|GICR_RESERVED_SIZE
operator|)
expr_stmt|;
block|}
name|rman_set_bushandle
argument_list|(
operator|&
name|r_res
argument_list|,
name|r_bsh
argument_list|)
expr_stmt|;
block|}
do|while
condition|(
operator|(
name|typer
operator|&
name|GICR_TYPER_LAST
operator|)
operator|==
literal|0
condition|)
do|;
block|}
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"No Re-Distributor found for CPU%u\n"
argument_list|,
name|cpuid
argument_list|)
expr_stmt|;
return|return
operator|(
name|ENXIO
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gic_v3_redist_wake
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
name|sc
parameter_list|)
block|{
name|uint32_t
name|waker
decl_stmt|;
name|size_t
name|us_left
init|=
literal|1000000
decl_stmt|;
name|waker
operator|=
name|gic_r_read
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICR_WAKER
argument_list|)
expr_stmt|;
comment|/* Wake up Re-Distributor for this CPU */
name|waker
operator|&=
operator|~
name|GICR_WAKER_PS
expr_stmt|;
name|gic_r_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICR_WAKER
argument_list|,
name|waker
argument_list|)
expr_stmt|;
comment|/* 	 * When clearing ProcessorSleep bit it is required to wait for 	 * ChildrenAsleep to become zero following the processor power-on. 	 */
while|while
condition|(
operator|(
name|gic_r_read
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICR_WAKER
argument_list|)
operator|&
name|GICR_WAKER_CA
operator|)
operator|!=
literal|0
condition|)
block|{
name|DELAY
argument_list|(
literal|1
argument_list|)
expr_stmt|;
if|if
condition|(
name|us_left
operator|--
operator|==
literal|0
condition|)
block|{
name|panic
argument_list|(
literal|"Could not wake Re-Distributor for CPU%u"
argument_list|,
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
argument_list|)
expr_stmt|;
block|}
block|}
if|if
condition|(
name|bootverbose
condition|)
block|{
name|device_printf
argument_list|(
name|sc
operator|->
name|dev
argument_list|,
literal|"CPU%u Re-Distributor woke up\n"
argument_list|,
name|PCPU_GET
argument_list|(
name|cpuid
argument_list|)
argument_list|)
expr_stmt|;
block|}
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|gic_v3_redist_init
parameter_list|(
name|struct
name|gic_v3_softc
modifier|*
name|sc
parameter_list|)
block|{
name|int
name|err
decl_stmt|;
name|size_t
name|i
decl_stmt|;
name|err
operator|=
name|gic_v3_redist_find
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
return|return
operator|(
name|err
operator|)
return|;
name|err
operator|=
name|gic_v3_redist_wake
argument_list|(
name|sc
argument_list|)
expr_stmt|;
if|if
condition|(
name|err
operator|!=
literal|0
condition|)
return|return
operator|(
name|err
operator|)
return|;
comment|/* Disable SPIs */
name|gic_r_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICR_SGI_BASE_SIZE
operator|+
name|GICR_ICENABLER0
argument_list|,
name|GICR_I_ENABLER_PPI_MASK
argument_list|)
expr_stmt|;
comment|/* Enable SGIs */
name|gic_r_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICR_SGI_BASE_SIZE
operator|+
name|GICR_ISENABLER0
argument_list|,
name|GICR_I_ENABLER_SGI_MASK
argument_list|)
expr_stmt|;
comment|/* Set priority for SGIs and PPIs */
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<=
name|GIC_LAST_PPI
condition|;
name|i
operator|+=
name|GICR_I_PER_IPRIORITYn
control|)
block|{
name|gic_r_write
argument_list|(
name|sc
argument_list|,
literal|4
argument_list|,
name|GICR_SGI_BASE_SIZE
operator|+
name|GICD_IPRIORITYR
argument_list|(
name|i
argument_list|)
argument_list|,
name|GIC_PRIORITY_MAX
argument_list|)
expr_stmt|;
block|}
name|gic_v3_wait_for_rwp
argument_list|(
name|sc
argument_list|,
name|REDIST
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

end_unit

