Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed Jan 27 05:56:26 2021
| Host         : finn_dev_uma running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : finn_design_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.632        0.000                      0                16987        0.096        0.000                      0                16987        3.750        0.000                       0                  7589  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              0.632        0.000                      0                16987        0.096        0.000                      0                16987        3.750        0.000                       0                  7589  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_1_reg_26338_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 2.963ns (32.637%)  route 6.116ns (67.363%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.973     0.973    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X37Y26         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/Q
                         net (fo=2, routed)           0.490     1.919    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg_n_2_[2]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.593 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.593    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.821    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.935    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.049    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1_n_2
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.397 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[24]_i_1/O[1]
                         net (fo=3, routed)           0.825     4.221    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_22056_p2[22]
    SLICE_X36Y30         LUT4 (Prop_lut4_I1_O)        0.329     4.550 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6/O
                         net (fo=2, routed)           0.474     5.025    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.328     5.353 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10/O
                         net (fo=1, routed)           0.670     6.023    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.147 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4/O
                         net (fo=21, routed)          0.343     6.491    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4_n_2
    SLICE_X41Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.615 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_4/O
                         net (fo=13, routed)          1.532     8.147    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/odata_reg[960]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     8.271 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_1/O
                         net (fo=962, routed)         1.781    10.052    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln271_reg_255470
    SLICE_X84Y25         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_1_reg_26338_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.924    10.924    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X84Y25         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_1_reg_26338_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X84Y25         FDRE (Setup_fdre_C_CE)      -0.205    10.684    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_1_reg_26338_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.632ns  (required time - arrival time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_8_reg_26373_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 2.963ns (32.637%)  route 6.116ns (67.363%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.973     0.973    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X37Y26         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/Q
                         net (fo=2, routed)           0.490     1.919    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg_n_2_[2]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.593 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.593    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.821    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.935    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.049    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1_n_2
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.397 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[24]_i_1/O[1]
                         net (fo=3, routed)           0.825     4.221    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_22056_p2[22]
    SLICE_X36Y30         LUT4 (Prop_lut4_I1_O)        0.329     4.550 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6/O
                         net (fo=2, routed)           0.474     5.025    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.328     5.353 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10/O
                         net (fo=1, routed)           0.670     6.023    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.147 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4/O
                         net (fo=21, routed)          0.343     6.491    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4_n_2
    SLICE_X41Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.615 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_4/O
                         net (fo=13, routed)          1.532     8.147    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/odata_reg[960]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     8.271 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_1/O
                         net (fo=962, routed)         1.781    10.052    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln271_reg_255470
    SLICE_X84Y25         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_8_reg_26373_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.924    10.924    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X84Y25         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_8_reg_26373_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X84Y25         FDRE (Setup_fdre_C_CE)      -0.205    10.684    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_8_reg_26373_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  0.632    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_30_2_reg_27843_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.086ns  (logic 2.963ns (32.612%)  route 6.123ns (67.388%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.973     0.973    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X37Y26         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/Q
                         net (fo=2, routed)           0.490     1.919    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg_n_2_[2]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.593 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.593    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.821    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.935    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.049    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1_n_2
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.397 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[24]_i_1/O[1]
                         net (fo=3, routed)           0.825     4.221    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_22056_p2[22]
    SLICE_X36Y30         LUT4 (Prop_lut4_I1_O)        0.329     4.550 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6/O
                         net (fo=2, routed)           0.474     5.025    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.328     5.353 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10/O
                         net (fo=1, routed)           0.670     6.023    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.147 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4/O
                         net (fo=21, routed)          0.343     6.491    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4_n_2
    SLICE_X41Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.615 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_4/O
                         net (fo=13, routed)          1.532     8.147    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/odata_reg[960]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     8.271 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_1/O
                         net (fo=962, routed)         1.788    10.059    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln271_reg_255470
    SLICE_X34Y25         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_30_2_reg_27843_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.924    10.924    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X34Y25         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_30_2_reg_27843_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X34Y25         FDRE (Setup_fdre_C_CE)      -0.169    10.720    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_30_2_reg_27843_reg[1]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.059    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_5_reg_26358_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.049ns  (logic 2.963ns (32.744%)  route 6.086ns (67.256%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.973     0.973    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X37Y26         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/Q
                         net (fo=2, routed)           0.490     1.919    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg_n_2_[2]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.593 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.593    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.821    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.935    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.049    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1_n_2
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.397 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[24]_i_1/O[1]
                         net (fo=3, routed)           0.825     4.221    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_22056_p2[22]
    SLICE_X36Y30         LUT4 (Prop_lut4_I1_O)        0.329     4.550 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6/O
                         net (fo=2, routed)           0.474     5.025    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.328     5.353 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10/O
                         net (fo=1, routed)           0.670     6.023    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.147 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4/O
                         net (fo=21, routed)          0.343     6.491    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4_n_2
    SLICE_X41Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.615 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_4/O
                         net (fo=13, routed)          1.532     8.147    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/odata_reg[960]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     8.271 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_1/O
                         net (fo=962, routed)         1.751    10.022    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln271_reg_255470
    SLICE_X88Y23         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_5_reg_26358_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.924    10.924    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X88Y23         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_5_reg_26358_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X88Y23         FDRE (Setup_fdre_C_CE)      -0.205    10.684    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_5_reg_26358_reg[1]
  -------------------------------------------------------------------
                         required time                         10.684    
                         arrival time                         -10.022    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[256]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 2.963ns (33.657%)  route 5.840ns (66.343%))
  Logic Levels:           11  (CARRY4=6 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.973     0.973    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X37Y26         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/Q
                         net (fo=2, routed)           0.490     1.919    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg_n_2_[2]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.593 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.593    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.821    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.935    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.049    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1_n_2
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.397 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[24]_i_1/O[1]
                         net (fo=3, routed)           0.825     4.221    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_22056_p2[22]
    SLICE_X36Y30         LUT4 (Prop_lut4_I1_O)        0.329     4.550 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6/O
                         net (fo=2, routed)           0.474     5.025    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.328     5.353 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10/O
                         net (fo=1, routed)           0.670     6.023    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.147 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4/O
                         net (fo=21, routed)          0.505     6.652    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4_n_2
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.776 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_1/O
                         net (fo=46, routed)          0.981     7.757    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X48Y22         LUT5 (Prop_lut5_I1_O)        0.124     7.881 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[960]_i_1/O
                         net (fo=961, routed)         1.895     9.776    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/SR[0]
    SLICE_X83Y14         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[256]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.924    10.924    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X83Y14         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[256]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X83Y14         FDRE (Setup_fdre_C_R)       -0.429    10.460    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[256]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[282]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 2.963ns (33.657%)  route 5.840ns (66.343%))
  Logic Levels:           11  (CARRY4=6 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.973     0.973    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X37Y26         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/Q
                         net (fo=2, routed)           0.490     1.919    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg_n_2_[2]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.593 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.593    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.821    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.935    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.049    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1_n_2
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.397 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[24]_i_1/O[1]
                         net (fo=3, routed)           0.825     4.221    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_22056_p2[22]
    SLICE_X36Y30         LUT4 (Prop_lut4_I1_O)        0.329     4.550 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6/O
                         net (fo=2, routed)           0.474     5.025    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.328     5.353 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10/O
                         net (fo=1, routed)           0.670     6.023    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.147 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4/O
                         net (fo=21, routed)          0.505     6.652    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4_n_2
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.776 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_1/O
                         net (fo=46, routed)          0.981     7.757    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X48Y22         LUT5 (Prop_lut5_I1_O)        0.124     7.881 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[960]_i_1/O
                         net (fo=961, routed)         1.895     9.776    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/SR[0]
    SLICE_X83Y14         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[282]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.924    10.924    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X83Y14         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[282]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X83Y14         FDRE (Setup_fdre_C_R)       -0.429    10.460    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[282]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[375]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 2.963ns (33.657%)  route 5.840ns (66.343%))
  Logic Levels:           11  (CARRY4=6 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.973     0.973    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X37Y26         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/Q
                         net (fo=2, routed)           0.490     1.919    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg_n_2_[2]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.593 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.593    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.821    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.935    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.049    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1_n_2
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.397 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[24]_i_1/O[1]
                         net (fo=3, routed)           0.825     4.221    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_22056_p2[22]
    SLICE_X36Y30         LUT4 (Prop_lut4_I1_O)        0.329     4.550 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6/O
                         net (fo=2, routed)           0.474     5.025    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.328     5.353 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10/O
                         net (fo=1, routed)           0.670     6.023    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.147 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4/O
                         net (fo=21, routed)          0.505     6.652    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4_n_2
    SLICE_X41Y30         LUT6 (Prop_lut6_I3_O)        0.124     6.776 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_1/O
                         net (fo=46, routed)          0.981     7.757    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/grp_Matrix_Vector_Activa_fu_28_weight_V_V_TREADY
    SLICE_X48Y22         LUT5 (Prop_lut5_I1_O)        0.124     7.881 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/ireg[960]_i_1/O
                         net (fo=961, routed)         1.895     9.776    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/SR[0]
    SLICE_X83Y14         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[375]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.924    10.924    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X83Y14         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[375]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X83Y14         FDRE (Setup_fdre_C_R)       -0.429    10.460    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[375]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -9.776    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/nf_assign_fu_366_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/add_ln700_58_reg_3825_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.263ns  (logic 3.265ns (35.249%)  route 5.998ns (64.751%))
  Logic Levels:           12  (CARRY4=6 LUT3=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.973     0.973    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/ap_clk
    SLICE_X80Y43         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/nf_assign_fu_366_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y43         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/nf_assign_fu_366_reg[2]/Q
                         net (fo=61, routed)          0.586     2.015    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366[2]
    SLICE_X80Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.689 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.689    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366_reg[3]_i_1_n_2
    SLICE_X80Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.803 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.803    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366_reg[8]_i_1_n_2
    SLICE_X80Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.917 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.917    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366_reg[12]_i_1_n_2
    SLICE_X80Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.031 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.031    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366_reg[16]_i_1_n_2
    SLICE_X80Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.145 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.145    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366_reg[20]_i_1_n_2
    SLICE_X80Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329     3.474 f  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_assign_fu_366_reg[24]_i_1/O[3]
                         net (fo=3, routed)           0.607     4.081    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/nf_fu_2996_p2[23]
    SLICE_X79Y46         LUT4 (Prop_lut4_I0_O)        0.306     4.387 f  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/arg_V_read_assign_7_reg_3575[1]_i_10/O
                         net (fo=1, routed)           0.627     5.013    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/arg_V_read_assign_7_reg_3575[1]_i_10_n_2
    SLICE_X78Y46         LUT5 (Prop_lut5_I2_O)        0.124     5.137 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/arg_V_read_assign_7_reg_3575[1]_i_4/O
                         net (fo=1, routed)           1.128     6.266    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/arg_V_read_assign_7_reg_3575[1]_i_4_n_2
    SLICE_X70Y44         LUT6 (Prop_lut6_I0_O)        0.124     6.390 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom_U/arg_V_read_assign_7_reg_3575[1]_i_2/O
                         net (fo=89, routed)          1.287     7.677    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/threshs_m_thresholds_4_U_n_6
    SLICE_X58Y38         LUT3 (Prop_lut3_I1_O)        0.116     7.793 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/add_ln700_10_reg_3615[4]_i_7/O
                         net (fo=16, routed)          0.937     8.730    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/add_ln700_10_reg_3615[4]_i_7_n_2
    SLICE_X56Y41         LUT4 (Prop_lut4_I0_O)        0.354     9.084 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/add_ln700_58_reg_3825[4]_i_4/O
                         net (fo=3, routed)           0.826     9.910    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/add_ln700_58_reg_3825[4]_i_4_n_2
    SLICE_X55Y41         LUT6 (Prop_lut6_I2_O)        0.326    10.236 r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/add_ln700_58_reg_3825[4]_i_1/O
                         net (fo=1, routed)           0.000    10.236    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/add_ln700_58_fu_1824_p2[4]
    SLICE_X55Y41         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/add_ln700_58_reg_3825_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.924    10.924    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/ap_clk
    SLICE_X55Y41         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/add_ln700_58_reg_3825_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X55Y41         FDRE (Setup_fdre_C_D)        0.031    10.920    finn_design_i/StreamingFCLayer_Batch_1/StreamingFCLayer_Batch_1/inst/grp_Matrix_Vector_Activa_fu_52/add_ln700_58_reg_3825_reg[4]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_13_reg_26403_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 2.963ns (32.805%)  route 6.069ns (67.195%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.973     0.973    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X37Y26         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/Q
                         net (fo=2, routed)           0.490     1.919    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg_n_2_[2]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.593 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.593    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.821    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.935    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.049    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1_n_2
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.397 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[24]_i_1/O[1]
                         net (fo=3, routed)           0.825     4.221    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_22056_p2[22]
    SLICE_X36Y30         LUT4 (Prop_lut4_I1_O)        0.329     4.550 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6/O
                         net (fo=2, routed)           0.474     5.025    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.328     5.353 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10/O
                         net (fo=1, routed)           0.670     6.023    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.147 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4/O
                         net (fo=21, routed)          0.343     6.491    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4_n_2
    SLICE_X41Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.615 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_4/O
                         net (fo=13, routed)          1.532     8.147    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/odata_reg[960]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     8.271 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_1/O
                         net (fo=962, routed)         1.734    10.005    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln271_reg_255470
    SLICE_X86Y24         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_13_reg_26403_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.924    10.924    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X86Y24         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_13_reg_26403_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X86Y24         FDRE (Setup_fdre_C_CE)      -0.169    10.720    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_13_reg_26403_reg[1]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_2_reg_26343_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.032ns  (logic 2.963ns (32.805%)  route 6.069ns (67.195%))
  Logic Levels:           11  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.973     0.973    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X37Y26         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[2]/Q
                         net (fo=2, routed)           0.490     1.919    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg_n_2_[2]
    SLICE_X37Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     2.593 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.593    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[4]_i_1_n_2
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.707 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.707    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[8]_i_1_n_2
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.821 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.821    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[12]_i_1_n_2
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.935 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.935    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[16]_i_1_n_2
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.049 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.049    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[20]_i_1_n_2
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     3.397 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488_reg[24]_i_1/O[1]
                         net (fo=3, routed)           0.825     4.221    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_fu_22056_p2[22]
    SLICE_X36Y30         LUT4 (Prop_lut4_I1_O)        0.329     4.550 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6/O
                         net (fo=2, routed)           0.474     5.025    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/nf_assign_fu_2488[1]_i_6_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I4_O)        0.328     5.353 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10/O
                         net (fo=1, routed)           0.670     6.023    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_10_n_2
    SLICE_X38Y30         LUT6 (Prop_lut6_I2_O)        0.124     6.147 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4/O
                         net (fo=21, routed)          0.343     6.491    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_phi_reg_pp0_iter1_act_m_val_V_reg_2522[14]_i_4_n_2
    SLICE_X41Y30         LUT5 (Prop_lut5_I2_O)        0.124     6.615 f  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_4/O
                         net (fo=13, routed)          1.532     8.147    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/odata_reg[960]
    SLICE_X56Y16         LUT3 (Prop_lut3_I2_O)        0.124     8.271 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln289_reg_27983[0]_i_1/O
                         net (fo=962, routed)         1.734    10.005    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/icmp_ln271_reg_255470
    SLICE_X86Y24         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_2_reg_26343_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.924    10.924    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X86Y24         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_2_reg_26343_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X86Y24         FDRE (Setup_fdre_C_CE)      -0.169    10.720    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_10_2_reg_26343_reg[1]
  -------------------------------------------------------------------
                         required time                         10.720    
                         arrival time                         -10.005    
  -------------------------------------------------------------------
                         slack                                  0.715    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[923]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[923]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.410     0.410    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X37Y24         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[923]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[923]/Q
                         net (fo=1, routed)           0.052     0.603    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg_n_2_[923]
    SLICE_X36Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.648 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/odata[923]_i_1/O
                         net (fo=1, routed)           0.000     0.648    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/D[923]
    SLICE_X36Y24         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[923]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.432     0.432    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/ap_clk
    SLICE_X36Y24         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[923]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y24         FDRE (Hold_fdre_C_D)         0.121     0.553    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[923]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.648    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/obuf_inst/odata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.410     0.410    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ap_clk
    SLICE_X37Y34         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[14]/Q
                         net (fo=1, routed)           0.054     0.605    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg_n_2_[14]
    SLICE_X36Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.650 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/ibuf_inst/odata[14]_i_1__2/O
                         net (fo=1, routed)           0.000     0.650    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/obuf_inst/D[14]
    SLICE_X36Y34         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/obuf_inst/odata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.432     0.432    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/obuf_inst/ap_clk
    SLICE_X36Y34         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/obuf_inst/odata_reg[14]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y34         FDRE (Hold_fdre_C_D)         0.121     0.553    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_in0_V_V_U/obuf_inst/odata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[902]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[902]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.410     0.410    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X35Y17         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[902]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[902]/Q
                         net (fo=1, routed)           0.054     0.605    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg_n_2_[902]
    SLICE_X34Y17         LUT4 (Prop_lut4_I3_O)        0.045     0.650 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/odata[902]_i_1/O
                         net (fo=1, routed)           0.000     0.650    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/D[902]
    SLICE_X34Y17         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[902]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.432     0.432    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/ap_clk
    SLICE_X34Y17         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[902]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.121     0.553    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[902]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/obuf_inst/odata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.410     0.410    finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/ap_clk
    SLICE_X55Y56         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg[27]/Q
                         net (fo=1, routed)           0.054     0.605    finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/ireg_reg_n_2_[27]
    SLICE_X54Y56         LUT3 (Prop_lut3_I2_O)        0.045     0.650 r  finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/ibuf_inst/odata[27]_i_1__4/O
                         net (fo=1, routed)           0.000     0.650    finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/obuf_inst/D[27]
    SLICE_X54Y56         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/obuf_inst/odata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.432     0.432    finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/obuf_inst/ap_clk
    SLICE_X54Y56         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/obuf_inst/odata_reg[27]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y56         FDRE (Hold_fdre_C_D)         0.121     0.553    finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_in0_V_V_U/obuf_inst/odata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.410     0.410    finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X35Y53         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[71]/Q
                         net (fo=1, routed)           0.054     0.605    finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg_n_2_[71]
    SLICE_X34Y53         LUT4 (Prop_lut4_I3_O)        0.045     0.650 r  finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/ibuf_inst/odata[71]_i_1__1/O
                         net (fo=1, routed)           0.000     0.650    finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/obuf_inst/D[71]
    SLICE_X34Y53         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.432     0.432    finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/obuf_inst/ap_clk
    SLICE_X34Y53         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[71]/C
                         clock pessimism              0.000     0.432    
    SLICE_X34Y53         FDRE (Hold_fdre_C_D)         0.121     0.553    finn_design_i/StreamingFCLayer_Batch_2/StreamingFCLayer_Batch_2/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[71]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[453]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_15_1_reg_26713_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.410     0.410    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/ap_clk
    SLICE_X59Y13         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[453]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y13         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[453]/Q
                         net (fo=1, routed)           0.056     0.607    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/odata_reg[0][453]
    SLICE_X58Y13         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_15_1_reg_26713_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.432     0.432    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X58Y13         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_15_1_reg_26713_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X58Y13         FDRE (Hold_fdre_C_D)         0.075     0.507    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_15_1_reg_26713_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[660]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_21_reg_27233_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.410     0.410    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/ap_clk
    SLICE_X55Y21         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[660]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[660]/Q
                         net (fo=1, routed)           0.056     0.607    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/odata_reg[0][660]
    SLICE_X54Y21         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_21_reg_27233_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.432     0.432    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X54Y21         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_21_reg_27233_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.075     0.507    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_21_reg_27233_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[135]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.410     0.410    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X51Y6          FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[135]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDRE (Prop_fdre_C_Q)         0.141     0.551 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[135]/Q
                         net (fo=1, routed)           0.056     0.607    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg_n_2_[135]
    SLICE_X50Y6          LUT4 (Prop_lut4_I3_O)        0.045     0.652 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/odata[135]_i_1/O
                         net (fo=1, routed)           0.000     0.652    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/D[135]
    SLICE_X50Y6          FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.432     0.432    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/ap_clk
    SLICE_X50Y6          FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[135]/C
                         clock pessimism              0.000     0.432    
    SLICE_X50Y6          FDRE (Hold_fdre_C_D)         0.120     0.552    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[135]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[751]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[751]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.826%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.410     0.410    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ap_clk
    SLICE_X37Y14         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[751]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg[751]/Q
                         net (fo=1, routed)           0.056     0.607    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/ireg_reg_n_2_[751]
    SLICE_X36Y14         LUT4 (Prop_lut4_I3_O)        0.045     0.652 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/ibuf_inst/odata[751]_i_1/O
                         net (fo=1, routed)           0.000     0.652    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/D[751]
    SLICE_X36Y14         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[751]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.432     0.432    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/ap_clk
    SLICE_X36Y14         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[751]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y14         FDRE (Hold_fdre_C_D)         0.120     0.552    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[751]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.652    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[523]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_17_6_reg_26888_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.141ns (63.771%)  route 0.080ns (36.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.410     0.410    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/ap_clk
    SLICE_X55Y12         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[523]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/regslice_both_weights_V_V_U/obuf_inst/odata_reg[523]/Q
                         net (fo=1, routed)           0.080     0.631    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/odata_reg[0][523]
    SLICE_X54Y12         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_17_6_reg_26888_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=7588, unset)         0.432     0.432    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/ap_clk
    SLICE_X54Y12         FDRE                                         r  finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_17_6_reg_26888_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X54Y12         FDRE (Hold_fdre_C_D)         0.083     0.515    finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0/inst/grp_Matrix_Vector_Activa_fu_28/p_Result_1_17_6_reg_26888_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.515    
                         arrival time                           0.631    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2   finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_13/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y2   finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_13/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0   finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y0   finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y3   finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y3   finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_6/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X3Y6   finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_10/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y2   finn_design_i/StreamingFCLayer_Batch_0/StreamingFCLayer_Batch_0_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_10/CLKBWRCLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y32  finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][0]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y32  finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][10]_srl31/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X50Y76  finn_design_i/StreamingFCLayer_Batch_3/StreamingFCLayer_Batch_3_wstrm/inst/singleblock.mem/use_ram.sdp.ram/mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y32  finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][0]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y32  finn_design_i/StreamingFIFO_0/inst/StreamingFIFO_0_StreamingFIFO_0/srl_reg[30][0]_srl31/CLK



