Keyword: SRAM
Occurrences: 155
================================================================================

Page    1: routines), Up to 864 Kbytes of user SRAM, and                      scalable output to supply the digital circuitry
Page    1: 4 Kbytes of SRAM in Backup domain                                • Voltage scaling in Run and Stop mode (6
Page    1: 32-bit data bus: SRAM, PSRAM,
Page    1: • 2.95 µA in Standby mode (Backup SRAM OFF,
Page    3: 3.3.2       Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26
Page    4: 3.29     Real-time clock (RTC), backup SRAM and backup registers . . . . . . . . . . 46
Page    8: Table 7.    Flash memory and SRAM memory mapping for STM32H742xI/G . . . . . . . . . . . . . . . . . . . 54
Page    9: Table 66.   Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings . . . . . . . . . . . . . . . . . 148
Page    9: Table 67.   Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings . . . . . . . . . . 148
Page    9: Table 68.   Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings . . . . . . . . . . . . . . . . . 149
Page    9: Table 69.   Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings. . . . . . . . . . 150
Page    9: Table 70.   Asynchronous multiplexed PSRAM/NOR read timings. . . . . . . . . . . . . . . . . . . . . . . . . . . 151
Page    9: Table 71.   Asynchronous multiplexed PSRAM/NOR read-NWAIT timings . . . . . . . . . . . . . . . . . . . . 151
Page    9: Table 72.   Asynchronous multiplexed PSRAM/NOR write timings . . . . . . . . . . . . . . . . . . . . . . . . . . 152
Page    9: Table 73.   Asynchronous multiplexed PSRAM/NOR write-NWAIT timings . . . . . . . . . . . . . . . . . . . . 153
Page    9: Table 74.   Synchronous multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . . . . 155
Page    9: Table 75.   Synchronous multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 157
Page    9: Table 76.   Synchronous non-multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . 158
Page    9: Table 77.   Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159
Page   11: Table 163.   Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings . . . . . . . . . . . . . . . . . 253
Page   11: Table 164.   Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings . . . . . . . . . . . 253
Page   11: Table 165.   Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings . . . . . . . . . . . . . . . . . 255
Page   11: Table 166.   Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings. . . . . . . . . . . 255
Page   11: Table 167.   Asynchronous multiplexed PSRAM/NOR read timings. . . . . . . . . . . . . . . . . . . . . . . . . . . 257
Page   11: Table 168.   Asynchronous multiplexed PSRAM/NOR read-NWAIT timings . . . . . . . . . . . . . . . . . . . . 257
Page   11: Table 169.   Asynchronous multiplexed PSRAM/NOR write timings . . . . . . . . . . . . . . . . . . . . . . . . . . 258
Page   11: Table 170.   Asynchronous multiplexed PSRAM/NOR write-NWAIT timings . . . . . . . . . . . . . . . . . . . . 258
Page   11: Table 171.   Synchronous multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . . . . 260
Page   11: Table 172.   Synchronous multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 262
Page   11: Table 173.   Synchronous non-multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . 264
Page   11: Table 174.   Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 266
Page   13: Figure 24.   Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms . . . . . . . . . . . . . . 147
Page   13: Figure 25.   Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms . . . . . . . . . . . . . . 149
Page   13: Figure 26.   Asynchronous multiplexed PSRAM/NOR read waveforms. . . . . . . . . . . . . . . . . . . . . . . . 150
Page   13: Figure 27.   Asynchronous multiplexed PSRAM/NOR write waveforms . . . . . . . . . . . . . . . . . . . . . . . 152
Page   13: Figure 28.   Synchronous multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . . . . 154
Page   13: Figure 29.   Synchronous multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 156
Page   13: Figure 30.   Synchronous non-multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . 158
Page   13: Figure 31.   Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 159
Page   14: Figure 77.   Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms . . . . . . . . . . . . . . 252
Page   14: Figure 78.   Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms . . . . . . . . . . . . . . 254
Page   14: Figure 79.   Asynchronous multiplexed PSRAM/NOR read waveforms. . . . . . . . . . . . . . . . . . . . . . . . 256
Page   14: Figure 80.   Synchronous multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . . . . 259
Page   14: Figure 81.   Synchronous multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 261
Page   14: Figure 82.   Synchronous non-multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . 263
Page   14: Figure 83.   Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 265
Page   17: (including 192 Kbytes of TCM RAM, up to 864 Kbytes of user SRAM and 4 Kbytes of
Page   17: backup SRAM), as well as an extensive range of enhanced I/Os and peripherals connected
Page   19: SRAM
Page   19: SRAM1
Page   19: SRAM in
Page   19: SRAM2
Page   19: SRAM3
Page   19: SRAM4
Page   19: Backup SRAM (Kbytes)                                                                                                                                                                                                            4
Page   23: AHBS                                             SRAM                                                                                                                                                          SRAM1         SRAM2
Page   23: 10 KB SRAM
Page   23: 4 chan. (TIM8_CH1[1:4], ETR,             TIM8/PWM 16b                                                                                                                                               64 KB SRAM                                         4 KB BKP                                                                         SPDIFRX1                             IN[1:4] as AF
Page   24: SRAM                                                                          Mux1                                                                           SRAM1 SRAM2 SRAM3
Page   24: 10 KB SRAM
Page   24: 4 chan. (TIM8_CH1[1:4], ETR, BKIN as             TIM8/PWM 16b                                                                                                                                               64 KB SRAM                                         4 KB BKP                                                                         SPDIFRX1                             IN[1:4] as AF
Page   25: •   Tightly Coupled Memory (TCM) interface designed for fast and deterministic SRAM
Page   26: 3.3.2      Embedded SRAM
Page   26: •    384 (STM32H742xI/G) or 512 Kbytes (STM32H743xI/G) of AXI-SRAM mapped onto
Page   26: •    SRAM1 mapped on D2 domain: 32 (STM32H742xI/G) or 128 Kbytes
Page   26: •    SRAM2 mapped on D2 domain: 16 (STM32H742xI/G) or 128 Kbytes
Page   26: •    SRAM3 mapped on D2 domain: 32 Kbytes (STM32H743xI/G only)
Page   26: •    SRAM4 mapped on D3 domain: 64 Kbytes
Page   26: •    4 Kbytes of backup SRAM
Page   27: SRAM data are protected by ECC:
Page   27: •   8 ECC bits are added per 64-bit word for AXI-SRAM and ITCM-RAM.
Page   27: •   All RAM address space: ITCM, DTCM RAMs and SRAMs
Page   33: AXI SRAM
Page   33: 0x58000000 - 0x5FFFFFFF                                                                       SRAM4
Page   33: 0x50000000 - 0x57FFFFFF and                                                                   SRAM
Page   36: –      Static random access memory (SRAM)
Page   36: –      PSRAM (4 memory banks)
Page   37: The VBAT power domain contains the RTC, the backup registers and the backup SRAM.
Page   37: The VBAT pin supplies the RTC, the backup registers and the backup SRAM.
Page   46: 3.29       Real-time clock (RTC), backup SRAM and backup registers
Page   51: transfers between the interface and the SRAM.
Page   53: •   Dedicated DMA controller allowing high-speed transfers between the dedicated SRAM
Page   54: Refer to Table 7 for details on STM32H742xI/G flash and SRAM block memory mapping
Page   54: Details on STM32H743xGxI/G flash and SRAM block memory mapping and boundary
Page   54: Table 7. Flash memory and SRAM memory mapping for STM32H742xI/G
Page   54: Backup SRAM                 4                 0x3880 0000
Page   54: SRAM4                    64                0x3800 0000
Page   54: SRAM2                    16                0x3002 0000
Page   54: SRAM1                    32                0x3000 0000
Page   54: AXI-SRAM                  384                0x2400 0000
Page  113: SRAM
Page  113: SRAM1         400              2012        105                   52
Page  113: Supply current                 SRAM4         400              2012        105                   52             µA/
Page  113: SRAM
Page  113: SRAM1         400              472         74.5                 158
Page  113: SRAM4         400              432          72                  167
Page  114: SRAM       & LSE                                         25°C       85°C        105°C 125°C
Page  115: SRAM         LSE                                  25°C     85°C     105°C 125°C
Page  117: D1SRAM1              7.6           6.8              6.1
Page  118: D2SRAM1             3.3           3.1            2.8
Page  118: D2SRAM2             2.9           2.7            2.5
Page  118: D2SRAM3             1.9           1.8            1.7
Page  118: Backup SRAM           1.9           1.8            1.8
Page  147: Figure 24. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms
Page  148: Table 66. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)
Page  148: Table 67. Asynchronous non-multiplexed SRAM/PSRAM/NOR read - NWAIT timings(1)(2)
Page  149: Figure 25. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms
Page  149: Table 68. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)
Page  150: Table 69. Asynchronous non-multiplexed SRAM/PSRAM/NOR write - NWAIT timings(1)(2)
Page  150: Figure 26. Asynchronous multiplexed PSRAM/NOR read waveforms
Page  151: Table 70. Asynchronous multiplexed PSRAM/NOR read timings(1)
Page  151: Table 71. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings(1)
Page  152: Figure 27. Asynchronous multiplexed PSRAM/NOR write waveforms
Page  152: Table 72. Asynchronous multiplexed PSRAM/NOR write timings(1)
Page  153: Table 73. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings(1)
Page  153: •    DataLatency = 1 for NOR flash; DataLatency = 0 for PSRAM
Page  154: Figure 28. Synchronous multiplexed NOR/PSRAM read timings
Page  155: Table 74. Synchronous multiplexed NOR/PSRAM read timings(1)
Page  156: Figure 29. Synchronous multiplexed PSRAM write timings
Page  157: Table 75. Synchronous multiplexed PSRAM write timings(1)
Page  158: Figure 30. Synchronous non-multiplexed NOR/PSRAM read timings
Page  158: Table 76. Synchronous non-multiplexed NOR/PSRAM read timings(1)
Page  159: Figure 31. Synchronous non-multiplexed PSRAM write timings
Page  159: Table 77. Synchronous non-multiplexed PSRAM write timings(1)
Page  221: SRAM                                                       °C    °C     °C     °C
Page  222: SRAM                                                   Tj=25 Tj=85 Tj=105      Tj=125
Page  224: D1SRAM1             13.0           11.0       9.9      8.7
Page  225: D2SRAM1              5.7            4.9         4.4         3.9
Page  225: D2SRAM2              5.2            4.5         4.0         3.5
Page  225: D2SRAM3              4.1            3.6         3.2         2.8
Page  252: Figure 77. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms
Page  253: Table 163. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)
Page  253: Table 164. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT
Page  254: Figure 78. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms
Page  255: Table 165. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)
Page  255: Table 166. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT
Page  256: Figure 79. Asynchronous multiplexed PSRAM/NOR read waveforms
Page  257: Table 167. Asynchronous multiplexed PSRAM/NOR read timings(1)
Page  257: Table 168. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings(1)(2)
Page  258: Table 169. Asynchronous multiplexed PSRAM/NOR write timings(1)
Page  258: Table 170. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings(1)(2)
Page  258: •       DataLatency = 1 for NOR flash; DataLatency = 0 for PSRAM
Page  259: Figure 80. Synchronous multiplexed NOR/PSRAM read timings
Page  260: Table 171. Synchronous multiplexed NOR/PSRAM read timings(1)
Page  261: Figure 81. Synchronous multiplexed PSRAM write timings
Page  262: Table 172. Synchronous multiplexed PSRAM write timings(1)
Page  263: Figure 82. Synchronous non-multiplexed NOR/PSRAM read timings
Page  264: Table 173. Synchronous non-multiplexed NOR/PSRAM read timings(1)
Page  265: Figure 83. Synchronous non-multiplexed PSRAM write timings
Page  266: Table 174. Synchronous non-multiplexed PSRAM write timings(1)
Page  350: Updated Error code correction (ECC) in Section 3.3.2: Embedded SRAM. Change
Page  353: Synchronous multiplexed NOR/PSRAM read timings. Changed t(NWAIT-CLKH) to
Page  353: in Table 76: Synchronous non-multiplexed NOR/PSRAM read timings. Updated
Page  354: Synchronous multiplexed NOR/PSRAM read timings. Changed t(NWAIT-CLKH) to
Page  354: in Table 173: Synchronous non-multiplexed NOR/PSRAM read timings. Updated
