<h1>Lab 3 - Analog Interfaces</h1>

<h5>Objective:</h5>
DAC and ADC's


<h5>Files:</h5>
* __Lab3Notes.txt__ - Notes for the lab, including current objectives and tasks
* __sample.c__ - Example C code used to interface with the verilog file and SPX interface
* __DAC.v__ - Finite state machine to create sine or triangle wave with variable period and amplitude
* __TriDAC.v__ - Finite state machine to solely create fixed triangle wave
* __interface.c__ - C interface coded to work with DAC.v
