

================================================================
== Vivado HLS Report for 'DNN_wlo_166'
================================================================
* Date:           Wed Aug 17 17:19:17 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dnn
* Solution:       wordlength_opt__16_6
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1077|  1077|  1077|  1077|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                                  |                       |  Latency  |  Interval | Pipeline|
        |             Instance             |         Module        | min | max | min | max |   Type  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+
        |grp_L2_wlo_166_fu_471             |L2_wlo_166             |  269|  269|  269|  269|   none  |
        |grp_normalize_wlo_166_fu_789      |normalize_wlo_166      |  137|  137|  137|  137|   none  |
        |grp_L3_wlo_166_fu_798             |L3_wlo_166             |  443|  443|  443|  443|   none  |
        |grp_separate_complex_wlo_fu_961   |separate_complex_wlo   |   56|   56|   56|   56|   none  |
        |grp_reconstruct_complex_s_fu_970  |reconstruct_complex_s  |   57|   57|   57|   57|   none  |
        +----------------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- denormalization  |  105|  105|         3|          1|          1|   104|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|     82|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        4|    156|   14946|  10853|    -|
|Memory           |        4|      -|       4|      7|    0|
|Multiplexer      |        -|      -|       -|    329|    -|
|Register         |        -|      -|    2844|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        8|    157|   17794|  11271|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        2|     71|      16|     21|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------+---------+-------+------+------+-----+
    |             Instance             |         Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------+-----------------------+---------+-------+------+------+-----+
    |grp_L2_wlo_166_fu_471             |L2_wlo_166             |        0|    104|  7049|  3588|    0|
    |grp_L3_wlo_166_fu_798             |L3_wlo_166             |        1|     52|  2615|   813|    0|
    |grp_normalize_wlo_166_fu_789      |normalize_wlo_166      |        1|      0|  3641|  3185|    0|
    |grp_reconstruct_complex_s_fu_970  |reconstruct_complex_s  |        0|      0|   908|  1745|    0|
    |grp_separate_complex_wlo_fu_961   |separate_complex_wlo   |        2|      0|   733|  1522|    0|
    +----------------------------------+-----------------------+---------+-------+------+------+-----+
    |Total                             |                       |        4|    156| 14946| 10853|    0|
    +----------------------------------+-----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |DNN_wlo_166_mac_mc2C_U500  |DNN_wlo_166_mac_mc2C  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |LS_data_V_U     |DNN_wlo_166_LS_dac0C  |        1|  0|   0|    0|   104|   16|     1|         1664|
    |denorm_DNN_V_U  |DNN_wlo_166_denorc1C  |        1|  0|   0|    0|   104|   16|     1|         1664|
    |mean_o_V_U      |DNN_wlo_166_mean_cZC  |        0|  4|   7|    0|   104|    4|     1|          416|
    |std_o_V_U       |DNN_wlo_166_std_o_V   |        1|  0|   0|    0|   104|   10|     1|         1040|
    |y_L3_V_U        |DNN_wlo_166_y_L3_V    |        1|  0|   0|    0|   104|   16|     1|         1664|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                      |        4|  4|   7|    0|   520|   62|     5|         6448|
    +----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_1765_p2                                     |     +    |      0|  0|  15|           7|           1|
    |DNN_out_V_data_1_load_A                          |    and   |      0|  0|   2|           1|           1|
    |DNN_out_V_data_1_load_B                          |    and   |      0|  0|   2|           1|           1|
    |DNN_out_V_last_V_1_load_A                        |    and   |      0|  0|   2|           1|           1|
    |DNN_out_V_last_V_1_load_B                        |    and   |      0|  0|   2|           1|           1|
    |LS_stream_V_data_0_load_A                        |    and   |      0|  0|   2|           1|           1|
    |LS_stream_V_data_0_load_B                        |    and   |      0|  0|   2|           1|           1|
    |LS_stream_V_last_V_0_load_A                      |    and   |      0|  0|   2|           1|           1|
    |LS_stream_V_last_V_0_load_B                      |    and   |      0|  0|   2|           1|           1|
    |DNN_out_V_data_1_state_cmp_full                  |   icmp   |      0|  0|   8|           2|           1|
    |DNN_out_V_last_V_1_state_cmp_full                |   icmp   |      0|  0|   8|           2|           1|
    |LS_stream_V_data_0_state_cmp_full                |   icmp   |      0|  0|   8|           2|           1|
    |LS_stream_V_last_V_0_state_cmp_full              |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln653_fu_1759_p2                            |   icmp   |      0|  0|  11|           7|           6|
    |ap_block_state13                                 |    or    |      0|  0|   2|           1|           1|
    |grp_reconstruct_complex_s_fu_970_DNN_out_TREADY  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                    |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                          |    xor   |      0|  0|   2|           2|           1|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                            |          |      0|  0|  82|          35|          24|
    +-------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |DNN_out_V_data_1_data_out      |   9|          2|   64|        128|
    |DNN_out_V_data_1_state         |  15|          3|    2|          6|
    |DNN_out_V_last_V_1_data_out    |   9|          2|    1|          2|
    |DNN_out_V_last_V_1_state       |  15|          3|    2|          6|
    |LS_data_V_address0             |  15|          3|    7|         21|
    |LS_data_V_ce0                  |  15|          3|    1|          3|
    |LS_data_V_ce1                  |   9|          2|    1|          2|
    |LS_data_V_we0                  |   9|          2|    1|          2|
    |LS_data_V_we1                  |   9|          2|    1|          2|
    |LS_stream_V_data_0_ack_out     |   9|          2|    1|          2|
    |LS_stream_V_data_0_data_out    |   9|          2|   64|        128|
    |LS_stream_V_data_0_state       |  15|          3|    2|          6|
    |LS_stream_V_last_V_0_ack_out   |   9|          2|    1|          2|
    |LS_stream_V_last_V_0_data_out  |   9|          2|    1|          2|
    |LS_stream_V_last_V_0_state     |  15|          3|    2|          6|
    |ap_NS_fsm                      |  53|         12|    1|         12|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2        |   9|          2|    1|          2|
    |denorm_DNN_V_address0          |  15|          3|    7|         21|
    |denorm_DNN_V_ce0               |  15|          3|    1|          3|
    |denorm_DNN_V_ce1               |   9|          2|    1|          2|
    |i_0_i_reg_460                  |   9|          2|    7|         14|
    |y_L3_V_address0                |  15|          3|    7|         21|
    |y_L3_V_ce0                     |  15|          3|    1|          3|
    |y_L3_V_we0                     |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 329|         70|  179|        400|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |DNN_out_V_data_1_payload_A                     |  64|   0|   64|          0|
    |DNN_out_V_data_1_payload_B                     |  64|   0|   64|          0|
    |DNN_out_V_data_1_sel_rd                        |   1|   0|    1|          0|
    |DNN_out_V_data_1_sel_wr                        |   1|   0|    1|          0|
    |DNN_out_V_data_1_state                         |   2|   0|    2|          0|
    |DNN_out_V_last_V_1_payload_A                   |   1|   0|    1|          0|
    |DNN_out_V_last_V_1_payload_B                   |   1|   0|    1|          0|
    |DNN_out_V_last_V_1_sel_rd                      |   1|   0|    1|          0|
    |DNN_out_V_last_V_1_sel_wr                      |   1|   0|    1|          0|
    |DNN_out_V_last_V_1_state                       |   2|   0|    2|          0|
    |LS_stream_V_data_0_payload_A                   |  64|   0|   64|          0|
    |LS_stream_V_data_0_payload_B                   |  64|   0|   64|          0|
    |LS_stream_V_data_0_sel_rd                      |   1|   0|    1|          0|
    |LS_stream_V_data_0_sel_wr                      |   1|   0|    1|          0|
    |LS_stream_V_data_0_state                       |   2|   0|    2|          0|
    |LS_stream_V_last_V_0_payload_A                 |   1|   0|    1|          0|
    |LS_stream_V_last_V_0_payload_B                 |   1|   0|    1|          0|
    |LS_stream_V_last_V_0_sel_rd                    |   1|   0|    1|          0|
    |LS_stream_V_last_V_0_sel_wr                    |   1|   0|    1|          0|
    |LS_stream_V_last_V_0_state                     |   2|   0|    2|          0|
    |ap_CS_fsm                                      |  11|   0|   11|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |grp_L2_wlo_166_fu_471_ap_start_reg             |   1|   0|    1|          0|
    |grp_L3_wlo_166_fu_798_ap_start_reg             |   1|   0|    1|          0|
    |grp_normalize_wlo_166_fu_789_ap_start_reg      |   1|   0|    1|          0|
    |grp_reconstruct_complex_s_fu_970_ap_start_reg  |   1|   0|    1|          0|
    |grp_separate_complex_wlo_fu_961_ap_start_reg   |   1|   0|    1|          0|
    |i_0_i_reg_460                                  |   7|   0|    7|          0|
    |icmp_ln653_reg_2594                            |   1|   0|    1|          0|
    |icmp_ln653_reg_2594_pp0_iter1_reg              |   1|   0|    1|          0|
    |norm_LS_data_0_0_V_reg_1814                    |  16|   0|   16|          0|
    |norm_LS_data_0_1_V_reg_1819                    |  16|   0|   16|          0|
    |norm_LS_data_10_0_s_reg_1914                   |  16|   0|   16|          0|
    |norm_LS_data_10_1_s_reg_1919                   |  16|   0|   16|          0|
    |norm_LS_data_11_0_s_reg_1924                   |  16|   0|   16|          0|
    |norm_LS_data_11_1_s_reg_1929                   |  16|   0|   16|          0|
    |norm_LS_data_12_0_s_reg_1934                   |  16|   0|   16|          0|
    |norm_LS_data_12_1_s_reg_1939                   |  16|   0|   16|          0|
    |norm_LS_data_13_0_s_reg_1944                   |  16|   0|   16|          0|
    |norm_LS_data_13_1_s_reg_1949                   |  16|   0|   16|          0|
    |norm_LS_data_14_0_s_reg_1954                   |  16|   0|   16|          0|
    |norm_LS_data_14_1_s_reg_1959                   |  16|   0|   16|          0|
    |norm_LS_data_15_0_s_reg_1964                   |  16|   0|   16|          0|
    |norm_LS_data_15_1_s_reg_1969                   |  16|   0|   16|          0|
    |norm_LS_data_16_0_s_reg_1974                   |  16|   0|   16|          0|
    |norm_LS_data_16_1_s_reg_1979                   |  16|   0|   16|          0|
    |norm_LS_data_17_0_s_reg_1984                   |  16|   0|   16|          0|
    |norm_LS_data_17_1_s_reg_1989                   |  16|   0|   16|          0|
    |norm_LS_data_18_0_s_reg_1994                   |  16|   0|   16|          0|
    |norm_LS_data_18_1_s_reg_1999                   |  16|   0|   16|          0|
    |norm_LS_data_19_0_s_reg_2004                   |  16|   0|   16|          0|
    |norm_LS_data_19_1_s_reg_2009                   |  16|   0|   16|          0|
    |norm_LS_data_1_0_V_reg_1824                    |  16|   0|   16|          0|
    |norm_LS_data_1_1_V_reg_1829                    |  16|   0|   16|          0|
    |norm_LS_data_20_0_s_reg_2014                   |  16|   0|   16|          0|
    |norm_LS_data_20_1_s_reg_2019                   |  16|   0|   16|          0|
    |norm_LS_data_21_0_s_reg_2024                   |  16|   0|   16|          0|
    |norm_LS_data_21_1_s_reg_2029                   |  16|   0|   16|          0|
    |norm_LS_data_22_0_s_reg_2034                   |  16|   0|   16|          0|
    |norm_LS_data_22_1_s_reg_2039                   |  16|   0|   16|          0|
    |norm_LS_data_23_0_s_reg_2044                   |  16|   0|   16|          0|
    |norm_LS_data_23_1_s_reg_2049                   |  16|   0|   16|          0|
    |norm_LS_data_24_0_s_reg_2054                   |  16|   0|   16|          0|
    |norm_LS_data_24_1_s_reg_2059                   |  16|   0|   16|          0|
    |norm_LS_data_25_0_s_reg_2064                   |  16|   0|   16|          0|
    |norm_LS_data_25_1_s_reg_2069                   |  16|   0|   16|          0|
    |norm_LS_data_26_0_s_reg_2074                   |  16|   0|   16|          0|
    |norm_LS_data_26_1_s_reg_2079                   |  16|   0|   16|          0|
    |norm_LS_data_27_0_s_reg_2084                   |  16|   0|   16|          0|
    |norm_LS_data_27_1_s_reg_2089                   |  16|   0|   16|          0|
    |norm_LS_data_28_0_s_reg_2094                   |  16|   0|   16|          0|
    |norm_LS_data_28_1_s_reg_2099                   |  16|   0|   16|          0|
    |norm_LS_data_29_0_s_reg_2104                   |  16|   0|   16|          0|
    |norm_LS_data_29_1_s_reg_2109                   |  16|   0|   16|          0|
    |norm_LS_data_2_0_V_reg_1834                    |  16|   0|   16|          0|
    |norm_LS_data_2_1_V_reg_1839                    |  16|   0|   16|          0|
    |norm_LS_data_30_0_s_reg_2114                   |  16|   0|   16|          0|
    |norm_LS_data_30_1_s_reg_2119                   |  16|   0|   16|          0|
    |norm_LS_data_31_0_s_reg_2124                   |  16|   0|   16|          0|
    |norm_LS_data_31_1_s_reg_2129                   |  16|   0|   16|          0|
    |norm_LS_data_32_0_s_reg_2134                   |  16|   0|   16|          0|
    |norm_LS_data_32_1_s_reg_2139                   |  16|   0|   16|          0|
    |norm_LS_data_33_0_s_reg_2144                   |  16|   0|   16|          0|
    |norm_LS_data_33_1_s_reg_2149                   |  16|   0|   16|          0|
    |norm_LS_data_34_0_s_reg_2154                   |  16|   0|   16|          0|
    |norm_LS_data_34_1_s_reg_2159                   |  16|   0|   16|          0|
    |norm_LS_data_35_0_s_reg_2164                   |  16|   0|   16|          0|
    |norm_LS_data_35_1_s_reg_2169                   |  16|   0|   16|          0|
    |norm_LS_data_36_0_s_reg_2174                   |  16|   0|   16|          0|
    |norm_LS_data_36_1_s_reg_2179                   |  16|   0|   16|          0|
    |norm_LS_data_37_0_s_reg_2184                   |  16|   0|   16|          0|
    |norm_LS_data_37_1_s_reg_2189                   |  16|   0|   16|          0|
    |norm_LS_data_38_0_s_reg_2194                   |  16|   0|   16|          0|
    |norm_LS_data_38_1_s_reg_2199                   |  16|   0|   16|          0|
    |norm_LS_data_39_0_s_reg_2204                   |  16|   0|   16|          0|
    |norm_LS_data_39_1_s_reg_2209                   |  16|   0|   16|          0|
    |norm_LS_data_3_0_V_reg_1844                    |  16|   0|   16|          0|
    |norm_LS_data_3_1_V_reg_1849                    |  16|   0|   16|          0|
    |norm_LS_data_40_0_s_reg_2214                   |  16|   0|   16|          0|
    |norm_LS_data_40_1_s_reg_2219                   |  16|   0|   16|          0|
    |norm_LS_data_41_0_s_reg_2224                   |  16|   0|   16|          0|
    |norm_LS_data_41_1_s_reg_2229                   |  16|   0|   16|          0|
    |norm_LS_data_42_0_s_reg_2234                   |  16|   0|   16|          0|
    |norm_LS_data_42_1_s_reg_2239                   |  16|   0|   16|          0|
    |norm_LS_data_43_0_s_reg_2244                   |  16|   0|   16|          0|
    |norm_LS_data_43_1_s_reg_2249                   |  16|   0|   16|          0|
    |norm_LS_data_44_0_s_reg_2254                   |  16|   0|   16|          0|
    |norm_LS_data_44_1_s_reg_2259                   |  16|   0|   16|          0|
    |norm_LS_data_45_0_s_reg_2264                   |  16|   0|   16|          0|
    |norm_LS_data_45_1_s_reg_2269                   |  16|   0|   16|          0|
    |norm_LS_data_46_0_s_reg_2274                   |  16|   0|   16|          0|
    |norm_LS_data_46_1_s_reg_2279                   |  16|   0|   16|          0|
    |norm_LS_data_47_0_s_reg_2284                   |  16|   0|   16|          0|
    |norm_LS_data_47_1_s_reg_2289                   |  16|   0|   16|          0|
    |norm_LS_data_48_0_s_reg_2294                   |  16|   0|   16|          0|
    |norm_LS_data_48_1_s_reg_2299                   |  16|   0|   16|          0|
    |norm_LS_data_49_0_s_reg_2304                   |  16|   0|   16|          0|
    |norm_LS_data_49_1_s_reg_2309                   |  16|   0|   16|          0|
    |norm_LS_data_4_0_V_reg_1854                    |  16|   0|   16|          0|
    |norm_LS_data_4_1_V_reg_1859                    |  16|   0|   16|          0|
    |norm_LS_data_50_0_s_reg_2314                   |  16|   0|   16|          0|
    |norm_LS_data_50_1_s_reg_2319                   |  16|   0|   16|          0|
    |norm_LS_data_51_0_s_reg_2324                   |  16|   0|   16|          0|
    |norm_LS_data_51_1_s_reg_2329                   |  16|   0|   16|          0|
    |norm_LS_data_5_0_V_reg_1864                    |  16|   0|   16|          0|
    |norm_LS_data_5_1_V_reg_1869                    |  16|   0|   16|          0|
    |norm_LS_data_6_0_V_reg_1874                    |  16|   0|   16|          0|
    |norm_LS_data_6_1_V_reg_1879                    |  16|   0|   16|          0|
    |norm_LS_data_7_0_V_reg_1884                    |  16|   0|   16|          0|
    |norm_LS_data_7_1_V_reg_1889                    |  16|   0|   16|          0|
    |norm_LS_data_8_0_V_reg_1894                    |  16|   0|   16|          0|
    |norm_LS_data_8_1_V_reg_1899                    |  16|   0|   16|          0|
    |norm_LS_data_9_0_V_reg_1904                    |  16|   0|   16|          0|
    |norm_LS_data_9_1_V_reg_1909                    |  16|   0|   16|          0|
    |p_Val2_12_reg_2633                             |   4|   0|    4|          0|
    |std_o_V_load_reg_2628                          |  10|   0|   10|          0|
    |y_L2_0_0_V_reg_2334                            |  16|   0|   16|          0|
    |y_L2_0_1_V_reg_2339                            |  16|   0|   16|          0|
    |y_L2_10_0_V_reg_2434                           |  16|   0|   16|          0|
    |y_L2_10_1_V_reg_2439                           |  16|   0|   16|          0|
    |y_L2_11_0_V_reg_2444                           |  16|   0|   16|          0|
    |y_L2_11_1_V_reg_2449                           |  16|   0|   16|          0|
    |y_L2_12_0_V_reg_2454                           |  16|   0|   16|          0|
    |y_L2_12_1_V_reg_2459                           |  16|   0|   16|          0|
    |y_L2_13_0_V_reg_2464                           |  16|   0|   16|          0|
    |y_L2_13_1_V_reg_2469                           |  16|   0|   16|          0|
    |y_L2_14_0_V_reg_2474                           |  16|   0|   16|          0|
    |y_L2_14_1_V_reg_2479                           |  16|   0|   16|          0|
    |y_L2_15_0_V_reg_2484                           |  16|   0|   16|          0|
    |y_L2_15_1_V_reg_2489                           |  16|   0|   16|          0|
    |y_L2_16_0_V_reg_2494                           |  16|   0|   16|          0|
    |y_L2_16_1_V_reg_2499                           |  16|   0|   16|          0|
    |y_L2_17_0_V_reg_2504                           |  16|   0|   16|          0|
    |y_L2_17_1_V_reg_2509                           |  16|   0|   16|          0|
    |y_L2_18_0_V_reg_2514                           |  16|   0|   16|          0|
    |y_L2_18_1_V_reg_2519                           |  16|   0|   16|          0|
    |y_L2_19_0_V_reg_2524                           |  16|   0|   16|          0|
    |y_L2_19_1_V_reg_2529                           |  16|   0|   16|          0|
    |y_L2_1_0_V_reg_2344                            |  16|   0|   16|          0|
    |y_L2_1_1_V_reg_2349                            |  16|   0|   16|          0|
    |y_L2_20_0_V_reg_2534                           |  16|   0|   16|          0|
    |y_L2_20_1_V_reg_2539                           |  16|   0|   16|          0|
    |y_L2_21_0_V_reg_2544                           |  16|   0|   16|          0|
    |y_L2_21_1_V_reg_2549                           |  16|   0|   16|          0|
    |y_L2_22_0_V_reg_2554                           |  16|   0|   16|          0|
    |y_L2_22_1_V_reg_2559                           |  16|   0|   16|          0|
    |y_L2_23_0_V_reg_2564                           |  16|   0|   16|          0|
    |y_L2_23_1_V_reg_2569                           |  16|   0|   16|          0|
    |y_L2_24_0_V_reg_2574                           |  16|   0|   16|          0|
    |y_L2_24_1_V_reg_2579                           |  16|   0|   16|          0|
    |y_L2_25_0_V_reg_2584                           |  16|   0|   16|          0|
    |y_L2_25_1_V_reg_2589                           |  16|   0|   16|          0|
    |y_L2_2_0_V_reg_2354                            |  16|   0|   16|          0|
    |y_L2_2_1_V_reg_2359                            |  16|   0|   16|          0|
    |y_L2_3_0_V_reg_2364                            |  16|   0|   16|          0|
    |y_L2_3_1_V_reg_2369                            |  16|   0|   16|          0|
    |y_L2_4_0_V_reg_2374                            |  16|   0|   16|          0|
    |y_L2_4_1_V_reg_2379                            |  16|   0|   16|          0|
    |y_L2_5_0_V_reg_2384                            |  16|   0|   16|          0|
    |y_L2_5_1_V_reg_2389                            |  16|   0|   16|          0|
    |y_L2_6_0_V_reg_2394                            |  16|   0|   16|          0|
    |y_L2_6_1_V_reg_2399                            |  16|   0|   16|          0|
    |y_L2_7_0_V_reg_2404                            |  16|   0|   16|          0|
    |y_L2_7_1_V_reg_2409                            |  16|   0|   16|          0|
    |y_L2_8_0_V_reg_2414                            |  16|   0|   16|          0|
    |y_L2_8_1_V_reg_2419                            |  16|   0|   16|          0|
    |y_L2_9_0_V_reg_2424                            |  16|   0|   16|          0|
    |y_L2_9_1_V_reg_2429                            |  16|   0|   16|          0|
    |y_L3_V_load_reg_2623                           |  16|   0|   16|          0|
    |zext_ln655_reg_2603                            |   7|   0|   64|         57|
    |zext_ln655_reg_2603_pp0_iter1_reg              |   7|   0|   64|         57|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          |2844|   0| 2958|        114|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+--------------+--------------------+--------------+
|     RTL Ports    | Dir | Bits|   Protocol   |    Source Object   |    C Type    |
+------------------+-----+-----+--------------+--------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_none |     DNN_wlo_166    | return value |
|ap_rst_n          |  in |    1| ap_ctrl_none |     DNN_wlo_166    | return value |
|LS_stream_TDATA   |  in |   64|     axis     |  LS_stream_V_data  |    pointer   |
|LS_stream_TVALID  |  in |    1|     axis     | LS_stream_V_last_V |    pointer   |
|LS_stream_TREADY  | out |    1|     axis     | LS_stream_V_last_V |    pointer   |
|LS_stream_TLAST   |  in |    1|     axis     | LS_stream_V_last_V |    pointer   |
|DNN_out_TDATA     | out |   64|     axis     |   DNN_out_V_data   |    pointer   |
|DNN_out_TVALID    | out |    1|     axis     |  DNN_out_V_last_V  |    pointer   |
|DNN_out_TREADY    |  in |    1|     axis     |  DNN_out_V_last_V  |    pointer   |
|DNN_out_TLAST     | out |    1|     axis     |  DNN_out_V_last_V  |    pointer   |
+------------------+-----+-----+--------------+--------------------+--------------+

