// Seed: 3214029401
module module_0 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    output logic id_4,
    output id_5,
    output id_6,
    input logic id_7,
    output id_8,
    input logic id_9,
    output supply1 id_10
);
  assign id_10[1'b0] = 1;
  logic id_11;
  generate
    assign id_5 = id_7;
  endgenerate
  type_1 id_12 (
      .id_0(id_1),
      .id_1(id_11),
      .id_2((id_5)),
      .id_3(1),
      .id_4(),
      .id_5(id_0),
      .id_6(id_1[1'b0]),
      .id_7(id_2)
  );
endmodule
module module_1 (
    id_1,
    id_2
);
  output id_2;
  output id_1;
  assign id_2[1'b0] = "";
  assign id_5 = id_7;
  logic id_11 = 1;
endmodule
