@article{fpga-history,
  author={S. M. {Trimberger}},
  journal={Proceedings of the IEEE}, 
  title={Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology}, 
  year={2015},
  volume={103},
  number={3},
  pages={318-331},
  doi={10.1109/JPROC.2015.2392104}
}

@article{fpga-market,
  author          = {Ankita Bhutani,Shubhangi Yadav},
  title           = {"Field Programmable Gate Array (FPGA) Market Size By Architecture (SRAM, Flash, Antifuse), By Process Technology (<28 nm, 28 nm – 90 nm, >90 nm), By Configuration (Low-range FPGA, Mid-range FPGA, High-range FPGA), By Application (Consumer Electronics, Automotive, Industrial, Communications \& Data Center, Aerospace \& Defense), Industry Analysis Report, Regional Outlook, Growth Potential, Competitive Market Share \& Forecast, 2019 – 2026"},
  journal         = {Global Market Insights},
  volume          = {},
  number          = {},
  year            = {2019}
}

@article{10.1145/3358192,
author = {Jiang, Weiwen and Sha, Edwin H.-M. and Zhang, Xinyi and Yang, Lei and Zhuge, Qingfeng and Shi, Yiyu and Hu, Jingtong},
title = {Achieving Super-Linear Speedup across Multi-FPGA for Real-Time DNN Inference},
year = {2019},
issue_date = {October 2019},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
volume = {18},
number = {5s},
issn = {1539-9087},
url = {https://doi.org/10.1145/3358192},
doi = {10.1145/3358192},
journal = {ACM Trans. Embed. Comput. Syst.},
month = oct,
articleno = {67},
numpages = {23},
keywords = {DNN inference, FPGA, parallel computing, real-time}
}

@article{8822485,
  author={M. {Milton} and A. {Benigni} and A. {Monti}},
  journal={IEEE Transactions on Energy Conversion}, 
  title={Real-Time Multi-FPGA Simulation of Energy Conversion Systems}, 
  year={2019},
  volume={34},
  number={4},
  pages={2198-2208},
  doi={10.1109/TEC.2019.2938811}
}

@inproceedings{10.1145/3020078.3021739,
author = {Dai, Guohao and Huang, Tianhao and Chi, Yuze and Xu, Ningyi and Wang, Yu and Yang, Huazhong},
title = {ForeGraph: Exploring Large-Scale Graph Processing on Multi-FPGA Architecture},
year = {2017},
isbn = {9781450343541},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3020078.3021739},
doi = {10.1145/3020078.3021739},
pages = {217–226},
numpages = {10},
keywords = {large-scale graph processing, multi-FPGA architecture},
location = {Monterey, California, USA},
series = {FPGA '17}
}

@inproceedings{10.1145/3337821.3337846,
author = {Wang, Deguang and Shen, Junzhong and Wen, Mei and Zhang, Chunyuan},
title = {An Efficient Design Flow for Accelerating Complicated-Connected CNNs on a Multi-FPGA Platform},
year = {2019},
isbn = {9781450362955},
publisher = {Association for Computing Machinery},
address = {New York, NY, USA},
url = {https://doi.org/10.1145/3337821.3337846},
doi = {10.1145/3337821.3337846},
booktitle = {Proceedings of the 48th International Conference on Parallel Processing},
articleno = {98},
numpages = {10},
keywords = {multi-FPGAs, hardware acceleration, task partition, complicated-connected CNN},
location = {Kyoto, Japan},
series = {ICPP 2019}
}