INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Inst_Mem' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'Inst_Mem'...
WARNING:sim - A core named 'Inst_Mem' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Inst_Mem'...
Delivering associated files for 'Inst_Mem'...
Delivering EJava files for 'Inst_Mem'...
Generating implementation netlist for 'Inst_Mem'...
INFO:sim - Pre-processing HDL files for 'Inst_Mem'...
Running synthesis for 'Inst_Mem'
Running ngcbuild...
Writing VEO instantiation template for 'Inst_Mem'...
Writing Verilog behavioral simulation model for 'Inst_Mem'...
WARNING:sim - Overwriting existing file
   C:/CA_LAB/singal_cpu/ipcore_dir/tmp/_cg/Inst_Mem/doc/dist_mem_gen_v7_2_vinfo.
   html with file from view xilinx_documentation
Delivered 2 files into directory
C:/CA_LAB/singal_cpu/ipcore_dir/tmp/_cg/Inst_Mem
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Inst_Mem'...
Generating metadata file...
Regenerating ISE project file for 'Inst_Mem'...
Generating ISE project...
XCO file found: Inst_Mem.xco
XMDF file found: Inst_Mem_xmdf.tcl
Adding C:/CA_LAB/singal_cpu/ipcore_dir/tmp/_cg/Inst_Mem.asy -view all
-origin_type imported
Adding C:/CA_LAB/singal_cpu/ipcore_dir/tmp/_cg/Inst_Mem.ngc -view all
-origin_type created
Checking file "C:/CA_LAB/singal_cpu/ipcore_dir/tmp/_cg/Inst_Mem.ngc" for project
device match ...
File "C:/CA_LAB/singal_cpu/ipcore_dir/tmp/_cg/Inst_Mem.ngc" device information
matches project device.
Adding C:/CA_LAB/singal_cpu/ipcore_dir/tmp/_cg/Inst_Mem.sym -view all
-origin_type imported
Adding C:/CA_LAB/singal_cpu/ipcore_dir/tmp/_cg/Inst_Mem.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/CA_LAB/singal_cpu/ipcore_dir/tmp/_cg/Inst_Mem.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/CA_LAB/singal_cpu/ipcore_dir/tmp/_cg/Inst_Mem.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Inst_Mem"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Inst_Mem'.
