#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Jun  5 22:00:42 2018
# Process ID: 2680
# Current directory: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8368 C:\Users\dr\GitHub\uEVB\Sample-Projects\Project-0\FPGA\source\uEVB.xpr
# Log file: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/vivado.log
# Journal file: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.xpr
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'Top_xdma_0_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'Top_util_ds_buf_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'Top_axi_smc_0_synth_1' not found
WARNING: [Project 1-509] GeneratedRun file for 'Top_xlconstant_1_0_synth_1' not found
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'Top_mig_7series_0_0' generated file not found 'c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/.Xil/Vivado-9340-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/Top_mig_7series_0_0.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_mig_7series_0_0' generated file not found 'c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/.Xil/Vivado-9340-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/Top_mig_7series_0_0_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_mig_7series_0_0' generated file not found 'c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/.Xil/Vivado-9340-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/Top_mig_7series_0_0_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_mig_7series_0_0' generated file not found 'c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/.Xil/Vivado-9340-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/Top_mig_7series_0_0_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'Top_mig_7series_0_0' generated file not found 'c:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/.Xil/Vivado-9340-DESKTOP-HN3HE5I/coregen/Top_mig_7series_0_0/Top_mig_7series_0_0_sim_netlist.vhdl'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 795.246 ; gain = 127.973
launch_runs synth_1 -jobs 2
[Tue Jun  5 22:01:53 2018] Launched Top_xdma_0_0_synth_1, Top_util_ds_buf_0_synth_1, Top_axi_smc_0_synth_1, Top_xlconstant_1_0_synth_1, Top_mig_7series_0_0_synth_1...
Run output will be captured here:
Top_xdma_0_0_synth_1: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/Top_xdma_0_0_synth_1/runme.log
Top_util_ds_buf_0_synth_1: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/Top_util_ds_buf_0_synth_1/runme.log
Top_axi_smc_0_synth_1: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/Top_axi_smc_0_synth_1/runme.log
Top_xlconstant_1_0_synth_1: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/Top_xlconstant_1_0_synth_1/runme.log
Top_mig_7series_0_0_synth_1: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/Top_mig_7series_0_0_synth_1/runme.log
[Tue Jun  5 22:01:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 832.805 ; gain = 6.957
update_compile_order -fileset sources_1
launch_runs impl_1 -jobs 2
[Tue Jun  5 22:23:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Tue Jun  5 22:40:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2236 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2249.855 ; gain = 21.684
Restored from archive | CPU: 9.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2249.855 ; gain = 21.684
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 825 instances were transformed.
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 15 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 48 instances
  RAM16X1S => RAM32X1S (RAMS32): 13 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 700 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM64X1S => RAM64X1S (RAMS64E): 9 instances
  SRLC32E => SRL16E: 1 instances

open_run: Time (s): cpu = 00:01:24 ; elapsed = 00:01:14 . Memory (MB): peak = 2305.668 ; gain = 1329.887
open_report: Time (s): cpu = 00:00:49 ; elapsed = 00:00:27 . Memory (MB): peak = 2460.480 ; gain = 146.051
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
write_cfgmem  -format mcs -size 16 -interface SPIx4 -loadbit {up 0x00000000 "C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/impl_1/Top_wrapper.bit" } -file "C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/mcs/R1.mcs"
Command: write_cfgmem -format mcs -size 16 -interface SPIx4 -loadbit {up 0x00000000 "C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/impl_1/Top_wrapper.bit" } -file C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/mcs/R1.mcs
Creating config memory files...
Creating bitstream load up from address 0x00000000
Loading bitfile C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/impl_1/Top_wrapper.bit
Writing file C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/mcs/R1.mcs
Writing log file C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/mcs/R1.prm
===================================
Configuration Memory information
===================================
File Format        MCS
Interface          SPIX4
Size               16M
Start Address      0x00000000
End Address        0x00FFFFFF

Addr1         Addr2         Date                    File(s)
0x00000000    0x002E6303    Jun  5 22:44:07 2018    C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.runs/impl_1/Top_wrapper.bit
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_cfgmem completed successfully
close_design
open_bd_design {C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd}
Adding cell -- xilinx.com:ip:mig_7series:4.1 - mig_7series_0
Adding cell -- xilinx.com:ip:xdma:4.1 - xdma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Successfully read diagram <Top> from BD file <C:/Users/dr/GitHub/uEVB/Sample-Projects/Project-0/FPGA/source/uEVB.srcs/sources_1/bd/Top/Top.bd>
open_bd_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3420.969 ; gain = 0.000
not writing pins
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
not writing pins
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting value property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property on PARAM_VALUE.ECC_EN is not allowed in procedure update_gui_for_PARAM_VALUE.parity_settings
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFE0000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
INFO: [xilinx.com:ip:xdma:4.1-1] Top_xdma_0_0:  Val_hex_64:FFFFF000
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  5 22:56:07 2018...
