<html><body><samp><pre>
<!@TC:1409861412>
#Build: Synplify Pro I-2013.09L-SP1-1 , Build 098R, Apr 15 2014
#install: C:\lscc\diamond\3.2_x64\synpbase
#OS: Windows 7 6.1
#Hostname: LATTICEDVM

#Implementation: ApproachSensitivity

<a name=compilerReport1>$ Start of Compile</a>
#Thu Sep 04 22:10:12 2014

Synopsys VHDL Compiler, version comp201309rcp1, Build 147R, built Apr 16 2014
@N: : <!@TM:1409861412> | Running in 64-bit mode 
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\lscc\diamond\3.2_x64\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1409861412> | Setting time resolution to ns
Top entity isn't set yet!
VHDL syntax check successful!
<a name=error2><font color=red>@E:<a href="@E:CD605:@XP_HELP">CD605</a> : <a href="E:\FX3ApproachCell\ACuptodate\ApproachCell_tb.vhd:6:7:6:22:@E:CD605:@XP_MSG">ApproachCell_tb.vhd(6)</a><!@TM:1409861412> | Top level entity ApproachCell_tb has no ports </font>
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Sep 04 22:10:12 2014

###########################################################]

</pre></samp></body></html>
