<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>dft</TopModelName>
        <TargetClockPeriod>5.60</TargetClockPeriod>
        <ClockUncertainty>1.51</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>4.054</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>50210</Best-caseLatency>
            <Average-caseLatency>50210</Average-caseLatency>
            <Worst-caseLatency>50210</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.281 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.281 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.281 ms</Worst-caseRealTimeLatency>
            <Interval-min>50211</Interval-min>
            <Interval-max>50211</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_18_1_VITIS_LOOP_20_2>
                <TripCount>50176</TripCount>
                <Latency>50208</Latency>
                <AbsoluteTimeLatency>281164</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>34</PipelineDepth>
                <InstanceList/>
            </VITIS_LOOP_18_1_VITIS_LOOP_20_2>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>84</BRAM_18K>
            <DSP>212</DSP>
            <FF>32729</FF>
            <LUT>32735</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>dft</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_address0</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_ce0</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_sample_q0</name>
            <Object>real_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_address0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_ce0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_we0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_d0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_q0</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_address1</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_ce1</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_we1</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_d1</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_sample_q1</name>
            <Object>imag_sample</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_0_address0</name>
            <Object>real_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_0_ce0</name>
            <Object>real_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_0_we0</name>
            <Object>real_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_0_d0</name>
            <Object>real_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_0_address1</name>
            <Object>real_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_0_ce1</name>
            <Object>real_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_0_q1</name>
            <Object>real_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_1_address0</name>
            <Object>real_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_1_ce0</name>
            <Object>real_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_1_we0</name>
            <Object>real_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_1_d0</name>
            <Object>real_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_1_address1</name>
            <Object>real_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_1_ce1</name>
            <Object>real_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_1_q1</name>
            <Object>real_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_2_address0</name>
            <Object>real_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_2_ce0</name>
            <Object>real_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_2_we0</name>
            <Object>real_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_2_d0</name>
            <Object>real_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_2_address1</name>
            <Object>real_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_2_ce1</name>
            <Object>real_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_2_q1</name>
            <Object>real_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_3_address0</name>
            <Object>real_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_3_ce0</name>
            <Object>real_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_3_we0</name>
            <Object>real_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_3_d0</name>
            <Object>real_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_3_address1</name>
            <Object>real_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_3_ce1</name>
            <Object>real_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_3_q1</name>
            <Object>real_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_4_address0</name>
            <Object>real_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_4_ce0</name>
            <Object>real_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_4_we0</name>
            <Object>real_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_4_d0</name>
            <Object>real_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_4_address1</name>
            <Object>real_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_4_ce1</name>
            <Object>real_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_4_q1</name>
            <Object>real_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_5_address0</name>
            <Object>real_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_5_ce0</name>
            <Object>real_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_5_we0</name>
            <Object>real_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_5_d0</name>
            <Object>real_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_5_address1</name>
            <Object>real_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_5_ce1</name>
            <Object>real_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_5_q1</name>
            <Object>real_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_6_address0</name>
            <Object>real_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_6_ce0</name>
            <Object>real_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_6_we0</name>
            <Object>real_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_6_d0</name>
            <Object>real_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_6_address1</name>
            <Object>real_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_6_ce1</name>
            <Object>real_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_6_q1</name>
            <Object>real_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_7_address0</name>
            <Object>real_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_7_ce0</name>
            <Object>real_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_7_we0</name>
            <Object>real_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_7_d0</name>
            <Object>real_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_7_address1</name>
            <Object>real_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_7_ce1</name>
            <Object>real_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_7_q1</name>
            <Object>real_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_8_address0</name>
            <Object>real_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_8_ce0</name>
            <Object>real_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_8_we0</name>
            <Object>real_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_8_d0</name>
            <Object>real_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_8_address1</name>
            <Object>real_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_8_ce1</name>
            <Object>real_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_8_q1</name>
            <Object>real_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_9_address0</name>
            <Object>real_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_9_ce0</name>
            <Object>real_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_9_we0</name>
            <Object>real_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_9_d0</name>
            <Object>real_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_9_address1</name>
            <Object>real_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_9_ce1</name>
            <Object>real_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_9_q1</name>
            <Object>real_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_10_address0</name>
            <Object>real_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_10_ce0</name>
            <Object>real_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_10_we0</name>
            <Object>real_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_10_d0</name>
            <Object>real_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_10_address1</name>
            <Object>real_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_10_ce1</name>
            <Object>real_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_10_q1</name>
            <Object>real_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_11_address0</name>
            <Object>real_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_11_ce0</name>
            <Object>real_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_11_we0</name>
            <Object>real_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_11_d0</name>
            <Object>real_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_11_address1</name>
            <Object>real_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_11_ce1</name>
            <Object>real_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_11_q1</name>
            <Object>real_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_12_address0</name>
            <Object>real_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_12_ce0</name>
            <Object>real_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_12_we0</name>
            <Object>real_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_12_d0</name>
            <Object>real_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_12_address1</name>
            <Object>real_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_12_ce1</name>
            <Object>real_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_12_q1</name>
            <Object>real_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_13_address0</name>
            <Object>real_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_13_ce0</name>
            <Object>real_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_13_we0</name>
            <Object>real_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_13_d0</name>
            <Object>real_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_13_address1</name>
            <Object>real_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_13_ce1</name>
            <Object>real_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_13_q1</name>
            <Object>real_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_14_address0</name>
            <Object>real_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_14_ce0</name>
            <Object>real_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_14_we0</name>
            <Object>real_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_14_d0</name>
            <Object>real_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_14_address1</name>
            <Object>real_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_14_ce1</name>
            <Object>real_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_14_q1</name>
            <Object>real_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_15_address0</name>
            <Object>real_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_15_ce0</name>
            <Object>real_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_15_we0</name>
            <Object>real_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_15_d0</name>
            <Object>real_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_15_address1</name>
            <Object>real_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_15_ce1</name>
            <Object>real_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_15_q1</name>
            <Object>real_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_16_address0</name>
            <Object>real_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_16_ce0</name>
            <Object>real_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_16_we0</name>
            <Object>real_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_16_d0</name>
            <Object>real_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_16_address1</name>
            <Object>real_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_16_ce1</name>
            <Object>real_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_16_q1</name>
            <Object>real_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_17_address0</name>
            <Object>real_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_17_ce0</name>
            <Object>real_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_17_we0</name>
            <Object>real_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_17_d0</name>
            <Object>real_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_17_address1</name>
            <Object>real_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_17_ce1</name>
            <Object>real_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_17_q1</name>
            <Object>real_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_18_address0</name>
            <Object>real_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_18_ce0</name>
            <Object>real_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_18_we0</name>
            <Object>real_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_18_d0</name>
            <Object>real_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_18_address1</name>
            <Object>real_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_18_ce1</name>
            <Object>real_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_18_q1</name>
            <Object>real_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_19_address0</name>
            <Object>real_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_19_ce0</name>
            <Object>real_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_19_we0</name>
            <Object>real_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_19_d0</name>
            <Object>real_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_19_address1</name>
            <Object>real_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_19_ce1</name>
            <Object>real_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_19_q1</name>
            <Object>real_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_20_address0</name>
            <Object>real_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_20_ce0</name>
            <Object>real_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_20_we0</name>
            <Object>real_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_20_d0</name>
            <Object>real_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_20_address1</name>
            <Object>real_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_20_ce1</name>
            <Object>real_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>real_op_20_q1</name>
            <Object>real_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_0_address0</name>
            <Object>imag_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_0_ce0</name>
            <Object>imag_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_0_we0</name>
            <Object>imag_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_0_d0</name>
            <Object>imag_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_0_address1</name>
            <Object>imag_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_0_ce1</name>
            <Object>imag_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_0_q1</name>
            <Object>imag_op_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_1_address0</name>
            <Object>imag_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_1_ce0</name>
            <Object>imag_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_1_we0</name>
            <Object>imag_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_1_d0</name>
            <Object>imag_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_1_address1</name>
            <Object>imag_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_1_ce1</name>
            <Object>imag_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_1_q1</name>
            <Object>imag_op_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_2_address0</name>
            <Object>imag_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_2_ce0</name>
            <Object>imag_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_2_we0</name>
            <Object>imag_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_2_d0</name>
            <Object>imag_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_2_address1</name>
            <Object>imag_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_2_ce1</name>
            <Object>imag_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_2_q1</name>
            <Object>imag_op_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_3_address0</name>
            <Object>imag_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_3_ce0</name>
            <Object>imag_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_3_we0</name>
            <Object>imag_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_3_d0</name>
            <Object>imag_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_3_address1</name>
            <Object>imag_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_3_ce1</name>
            <Object>imag_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_3_q1</name>
            <Object>imag_op_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_4_address0</name>
            <Object>imag_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_4_ce0</name>
            <Object>imag_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_4_we0</name>
            <Object>imag_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_4_d0</name>
            <Object>imag_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_4_address1</name>
            <Object>imag_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_4_ce1</name>
            <Object>imag_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_4_q1</name>
            <Object>imag_op_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_5_address0</name>
            <Object>imag_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_5_ce0</name>
            <Object>imag_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_5_we0</name>
            <Object>imag_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_5_d0</name>
            <Object>imag_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_5_address1</name>
            <Object>imag_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_5_ce1</name>
            <Object>imag_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_5_q1</name>
            <Object>imag_op_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_6_address0</name>
            <Object>imag_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_6_ce0</name>
            <Object>imag_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_6_we0</name>
            <Object>imag_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_6_d0</name>
            <Object>imag_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_6_address1</name>
            <Object>imag_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_6_ce1</name>
            <Object>imag_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_6_q1</name>
            <Object>imag_op_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_7_address0</name>
            <Object>imag_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_7_ce0</name>
            <Object>imag_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_7_we0</name>
            <Object>imag_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_7_d0</name>
            <Object>imag_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_7_address1</name>
            <Object>imag_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_7_ce1</name>
            <Object>imag_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_7_q1</name>
            <Object>imag_op_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_8_address0</name>
            <Object>imag_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_8_ce0</name>
            <Object>imag_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_8_we0</name>
            <Object>imag_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_8_d0</name>
            <Object>imag_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_8_address1</name>
            <Object>imag_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_8_ce1</name>
            <Object>imag_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_8_q1</name>
            <Object>imag_op_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_9_address0</name>
            <Object>imag_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_9_ce0</name>
            <Object>imag_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_9_we0</name>
            <Object>imag_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_9_d0</name>
            <Object>imag_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_9_address1</name>
            <Object>imag_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_9_ce1</name>
            <Object>imag_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_9_q1</name>
            <Object>imag_op_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_10_address0</name>
            <Object>imag_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_10_ce0</name>
            <Object>imag_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_10_we0</name>
            <Object>imag_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_10_d0</name>
            <Object>imag_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_10_address1</name>
            <Object>imag_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_10_ce1</name>
            <Object>imag_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_10_q1</name>
            <Object>imag_op_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_11_address0</name>
            <Object>imag_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_11_ce0</name>
            <Object>imag_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_11_we0</name>
            <Object>imag_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_11_d0</name>
            <Object>imag_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_11_address1</name>
            <Object>imag_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_11_ce1</name>
            <Object>imag_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_11_q1</name>
            <Object>imag_op_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_12_address0</name>
            <Object>imag_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_12_ce0</name>
            <Object>imag_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_12_we0</name>
            <Object>imag_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_12_d0</name>
            <Object>imag_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_12_address1</name>
            <Object>imag_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_12_ce1</name>
            <Object>imag_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_12_q1</name>
            <Object>imag_op_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_13_address0</name>
            <Object>imag_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_13_ce0</name>
            <Object>imag_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_13_we0</name>
            <Object>imag_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_13_d0</name>
            <Object>imag_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_13_address1</name>
            <Object>imag_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_13_ce1</name>
            <Object>imag_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_13_q1</name>
            <Object>imag_op_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_14_address0</name>
            <Object>imag_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_14_ce0</name>
            <Object>imag_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_14_we0</name>
            <Object>imag_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_14_d0</name>
            <Object>imag_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_14_address1</name>
            <Object>imag_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_14_ce1</name>
            <Object>imag_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_14_q1</name>
            <Object>imag_op_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_15_address0</name>
            <Object>imag_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_15_ce0</name>
            <Object>imag_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_15_we0</name>
            <Object>imag_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_15_d0</name>
            <Object>imag_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_15_address1</name>
            <Object>imag_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_15_ce1</name>
            <Object>imag_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_15_q1</name>
            <Object>imag_op_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_16_address0</name>
            <Object>imag_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_16_ce0</name>
            <Object>imag_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_16_we0</name>
            <Object>imag_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_16_d0</name>
            <Object>imag_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_16_address1</name>
            <Object>imag_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_16_ce1</name>
            <Object>imag_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_16_q1</name>
            <Object>imag_op_16</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_17_address0</name>
            <Object>imag_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_17_ce0</name>
            <Object>imag_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_17_we0</name>
            <Object>imag_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_17_d0</name>
            <Object>imag_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_17_address1</name>
            <Object>imag_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_17_ce1</name>
            <Object>imag_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_17_q1</name>
            <Object>imag_op_17</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_18_address0</name>
            <Object>imag_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_18_ce0</name>
            <Object>imag_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_18_we0</name>
            <Object>imag_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_18_d0</name>
            <Object>imag_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_18_address1</name>
            <Object>imag_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_18_ce1</name>
            <Object>imag_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_18_q1</name>
            <Object>imag_op_18</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_19_address0</name>
            <Object>imag_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_19_ce0</name>
            <Object>imag_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_19_we0</name>
            <Object>imag_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_19_d0</name>
            <Object>imag_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_19_address1</name>
            <Object>imag_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_19_ce1</name>
            <Object>imag_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_19_q1</name>
            <Object>imag_op_19</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_20_address0</name>
            <Object>imag_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_20_ce0</name>
            <Object>imag_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_20_we0</name>
            <Object>imag_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_20_d0</name>
            <Object>imag_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_20_address1</name>
            <Object>imag_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_20_ce1</name>
            <Object>imag_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>imag_op_20_q1</name>
            <Object>imag_op_20</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>dft</ModuleName>
            <BindInstances>add_ln18_fu_1869_p2 add_ln18_1_fu_1897_p2 mul_10s_10s_10_3_1_U85 index1_fu_1967_p2 index2_fu_1971_p2 index3_fu_1981_p2 index4_fu_1985_p2 index5_fu_2005_p2 index6_fu_2009_p2 index7_fu_2024_p2 index8_fu_2028_p2 index9_fu_2043_p2 index10_fu_2047_p2 index11_fu_2062_p2 index12_fu_2066_p2 index13_fu_2081_p2 index14_fu_2085_p2 index15_fu_2100_p2 index16_fu_2104_p2 index17_fu_2124_p2 index18_fu_2128_p2 index19_fu_2143_p2 index20_fu_2147_p2 fmul_32ns_32ns_32_7_max_dsp_1_U43 mul_mul_11ns_12ns_23_4_1_U86 fadd_32ns_32ns_32_10_full_dsp_1_U1 fmul_32ns_32ns_32_7_max_dsp_1_U44 fadd_32ns_32ns_32_10_full_dsp_1_U2 fmul_32ns_32ns_32_7_max_dsp_1_U45 fadd_32ns_32ns_32_10_full_dsp_1_U3 fmul_32ns_32ns_32_7_max_dsp_1_U46 fadd_32ns_32ns_32_10_full_dsp_1_U4 fmul_32ns_32ns_32_7_max_dsp_1_U47 fadd_32ns_32ns_32_10_full_dsp_1_U5 fmul_32ns_32ns_32_7_max_dsp_1_U48 fadd_32ns_32ns_32_10_full_dsp_1_U6 fmul_32ns_32ns_32_7_max_dsp_1_U49 fadd_32ns_32ns_32_10_full_dsp_1_U7 fmul_32ns_32ns_32_7_max_dsp_1_U50 fadd_32ns_32ns_32_10_full_dsp_1_U8 fmul_32ns_32ns_32_7_max_dsp_1_U51 fadd_32ns_32ns_32_10_full_dsp_1_U9 fmul_32ns_32ns_32_7_max_dsp_1_U52 fadd_32ns_32ns_32_10_full_dsp_1_U10 fmul_32ns_32ns_32_7_max_dsp_1_U53 fadd_32ns_32ns_32_10_full_dsp_1_U11 fmul_32ns_32ns_32_7_max_dsp_1_U54 fadd_32ns_32ns_32_10_full_dsp_1_U12 fmul_32ns_32ns_32_7_max_dsp_1_U55 fadd_32ns_32ns_32_10_full_dsp_1_U13 fmul_32ns_32ns_32_7_max_dsp_1_U56 fadd_32ns_32ns_32_10_full_dsp_1_U14 fmul_32ns_32ns_32_7_max_dsp_1_U57 fadd_32ns_32ns_32_10_full_dsp_1_U15 fmul_32ns_32ns_32_7_max_dsp_1_U58 fadd_32ns_32ns_32_10_full_dsp_1_U16 fmul_32ns_32ns_32_7_max_dsp_1_U59 fadd_32ns_32ns_32_10_full_dsp_1_U17 fmul_32ns_32ns_32_7_max_dsp_1_U60 fadd_32ns_32ns_32_10_full_dsp_1_U18 fmul_32ns_32ns_32_7_max_dsp_1_U61 fadd_32ns_32ns_32_10_full_dsp_1_U19 fmul_32ns_32ns_32_7_max_dsp_1_U62 fadd_32ns_32ns_32_10_full_dsp_1_U20 fmul_32ns_32ns_32_7_max_dsp_1_U63 fadd_32ns_32ns_32_10_full_dsp_1_U21 fmul_32ns_32ns_32_7_max_dsp_1_U64 fadd_32ns_32ns_32_10_full_dsp_1_U22 fmul_32ns_32ns_32_7_max_dsp_1_U65 fadd_32ns_32ns_32_10_full_dsp_1_U23 fmul_32ns_32ns_32_7_max_dsp_1_U66 fadd_32ns_32ns_32_10_full_dsp_1_U24 fmul_32ns_32ns_32_7_max_dsp_1_U67 fadd_32ns_32ns_32_10_full_dsp_1_U25 fmul_32ns_32ns_32_7_max_dsp_1_U68 fadd_32ns_32ns_32_10_full_dsp_1_U26 fmul_32ns_32ns_32_7_max_dsp_1_U69 fadd_32ns_32ns_32_10_full_dsp_1_U27 fmul_32ns_32ns_32_7_max_dsp_1_U70 fadd_32ns_32ns_32_10_full_dsp_1_U28 fmul_32ns_32ns_32_7_max_dsp_1_U71 fadd_32ns_32ns_32_10_full_dsp_1_U29 fmul_32ns_32ns_32_7_max_dsp_1_U72 fadd_32ns_32ns_32_10_full_dsp_1_U30 fmul_32ns_32ns_32_7_max_dsp_1_U73 fadd_32ns_32ns_32_10_full_dsp_1_U31 fmul_32ns_32ns_32_7_max_dsp_1_U74 fadd_32ns_32ns_32_10_full_dsp_1_U32 fmul_32ns_32ns_32_7_max_dsp_1_U75 fmul_32ns_32ns_32_7_max_dsp_1_U76 fmul_32ns_32ns_32_7_max_dsp_1_U77 fmul_32ns_32ns_32_7_max_dsp_1_U78 fmul_32ns_32ns_32_7_max_dsp_1_U79 fmul_32ns_32ns_32_7_max_dsp_1_U80 fmul_32ns_32ns_32_7_max_dsp_1_U81 fmul_32ns_32ns_32_7_max_dsp_1_U82 fmul_32ns_32ns_32_7_max_dsp_1_U83 fmul_32ns_32ns_32_7_max_dsp_1_U84 fadd_32ns_32ns_32_10_full_dsp_1_U33 fadd_32ns_32ns_32_10_full_dsp_1_U34 fadd_32ns_32ns_32_10_full_dsp_1_U35 fadd_32ns_32ns_32_10_full_dsp_1_U36 fadd_32ns_32ns_32_10_full_dsp_1_U37 fadd_32ns_32ns_32_10_full_dsp_1_U38 fadd_32ns_32ns_32_10_full_dsp_1_U39 fadd_32ns_32ns_32_10_full_dsp_1_U40 fadd_32ns_32ns_32_10_full_dsp_1_U41 fadd_32ns_32ns_32_10_full_dsp_1_U42 add_ln20_fu_1929_p2 p_ZL22cos_coefficients_table_0_U p_ZL22sin_coefficients_table_0_U p_ZL22cos_coefficients_table_1_U p_ZL22sin_coefficients_table_1_U p_ZL22cos_coefficients_table_2_U p_ZL22sin_coefficients_table_2_U p_ZL22cos_coefficients_table_3_U p_ZL22sin_coefficients_table_3_U p_ZL22cos_coefficients_table_4_U p_ZL22sin_coefficients_table_4_U p_ZL22cos_coefficients_table_5_U p_ZL22sin_coefficients_table_5_U p_ZL22cos_coefficients_table_6_U p_ZL22sin_coefficients_table_6_U p_ZL22cos_coefficients_table_7_U p_ZL22sin_coefficients_table_7_U p_ZL22cos_coefficients_table_8_U p_ZL22sin_coefficients_table_8_U p_ZL22cos_coefficients_table_9_U p_ZL22sin_coefficients_table_9_U p_ZL22cos_coefficients_table_10_U p_ZL22sin_coefficients_table_10_U p_ZL22cos_coefficients_table_11_U p_ZL22sin_coefficients_table_11_U p_ZL22cos_coefficients_table_12_U p_ZL22sin_coefficients_table_12_U p_ZL22cos_coefficients_table_13_U p_ZL22sin_coefficients_table_13_U p_ZL22cos_coefficients_table_14_U p_ZL22sin_coefficients_table_14_U p_ZL22cos_coefficients_table_15_U p_ZL22sin_coefficients_table_15_U p_ZL22cos_coefficients_table_16_U p_ZL22sin_coefficients_table_16_U p_ZL22cos_coefficients_table_17_U p_ZL22sin_coefficients_table_17_U p_ZL22cos_coefficients_table_18_U p_ZL22sin_coefficients_table_18_U p_ZL22cos_coefficients_table_19_U p_ZL22sin_coefficients_table_19_U p_ZL22cos_coefficients_table_20_U p_ZL22sin_coefficients_table_20_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dft</Name>
            <Loops>
                <VITIS_LOOP_18_1_VITIS_LOOP_20_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.60</TargetClockPeriod>
                    <ClockUncertainty>1.51</ClockUncertainty>
                    <EstimatedClockPeriod>4.054</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>50210</Best-caseLatency>
                    <Average-caseLatency>50210</Average-caseLatency>
                    <Worst-caseLatency>50210</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.281 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.281 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.281 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>50211</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1_VITIS_LOOP_20_2>
                        <Name>VITIS_LOOP_18_1_VITIS_LOOP_20_2</Name>
                        <TripCount>50176</TripCount>
                        <Latency>50208</Latency>
                        <AbsoluteTimeLatency>0.281 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>34</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_18_1_VITIS_LOOP_20_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>84</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>30</UTIL_BRAM>
                    <DSP>212</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>96</UTIL_DSP>
                    <FF>32729</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>30</UTIL_FF>
                    <LUT>32735</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>61</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_1869_p2" SOURCE="DFT/dft.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_1_fu_1897_p2" SOURCE="DFT/dft.cpp:18" URAM="0" VARIABLE="add_ln18_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_10s_10s_10_3_1_U85" SOURCE="DFT/dft.cpp:23" URAM="0" VARIABLE="index0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index1_fu_1967_p2" SOURCE="DFT/dft.cpp:24" URAM="0" VARIABLE="index1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index2_fu_1971_p2" SOURCE="DFT/dft.cpp:25" URAM="0" VARIABLE="index2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index3_fu_1981_p2" SOURCE="DFT/dft.cpp:26" URAM="0" VARIABLE="index3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index4_fu_1985_p2" SOURCE="DFT/dft.cpp:27" URAM="0" VARIABLE="index4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index5_fu_2005_p2" SOURCE="DFT/dft.cpp:28" URAM="0" VARIABLE="index5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index6_fu_2009_p2" SOURCE="DFT/dft.cpp:29" URAM="0" VARIABLE="index6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index7_fu_2024_p2" SOURCE="DFT/dft.cpp:30" URAM="0" VARIABLE="index7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index8_fu_2028_p2" SOURCE="DFT/dft.cpp:31" URAM="0" VARIABLE="index8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index9_fu_2043_p2" SOURCE="DFT/dft.cpp:32" URAM="0" VARIABLE="index9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index10_fu_2047_p2" SOURCE="DFT/dft.cpp:33" URAM="0" VARIABLE="index10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index11_fu_2062_p2" SOURCE="DFT/dft.cpp:34" URAM="0" VARIABLE="index11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index12_fu_2066_p2" SOURCE="DFT/dft.cpp:35" URAM="0" VARIABLE="index12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index13_fu_2081_p2" SOURCE="DFT/dft.cpp:36" URAM="0" VARIABLE="index13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index14_fu_2085_p2" SOURCE="DFT/dft.cpp:37" URAM="0" VARIABLE="index14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index15_fu_2100_p2" SOURCE="DFT/dft.cpp:38" URAM="0" VARIABLE="index15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index16_fu_2104_p2" SOURCE="DFT/dft.cpp:39" URAM="0" VARIABLE="index16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index17_fu_2124_p2" SOURCE="DFT/dft.cpp:40" URAM="0" VARIABLE="index17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index18_fu_2128_p2" SOURCE="DFT/dft.cpp:41" URAM="0" VARIABLE="index18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index19_fu_2143_p2" SOURCE="DFT/dft.cpp:42" URAM="0" VARIABLE="index19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="index20_fu_2147_p2" SOURCE="DFT/dft.cpp:43" URAM="0" VARIABLE="index20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U43" SOURCE="DFT/dft.cpp:45" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_11ns_12ns_23_4_1_U86" SOURCE="DFT/dft.cpp:45" URAM="0" VARIABLE="mul_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U1" SOURCE="DFT/dft.cpp:45" URAM="0" VARIABLE="add"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U44" SOURCE="DFT/dft.cpp:46" URAM="0" VARIABLE="mul1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U2" SOURCE="DFT/dft.cpp:46" URAM="0" VARIABLE="add1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U45" SOURCE="DFT/dft.cpp:47" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U3" SOURCE="DFT/dft.cpp:47" URAM="0" VARIABLE="add2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U46" SOURCE="DFT/dft.cpp:48" URAM="0" VARIABLE="mul3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U4" SOURCE="DFT/dft.cpp:48" URAM="0" VARIABLE="add3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U47" SOURCE="DFT/dft.cpp:49" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U5" SOURCE="DFT/dft.cpp:49" URAM="0" VARIABLE="add4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U48" SOURCE="DFT/dft.cpp:50" URAM="0" VARIABLE="mul5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U6" SOURCE="DFT/dft.cpp:50" URAM="0" VARIABLE="add5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U49" SOURCE="DFT/dft.cpp:51" URAM="0" VARIABLE="mul6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U7" SOURCE="DFT/dft.cpp:51" URAM="0" VARIABLE="add6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U50" SOURCE="DFT/dft.cpp:52" URAM="0" VARIABLE="mul7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U8" SOURCE="DFT/dft.cpp:52" URAM="0" VARIABLE="add7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U51" SOURCE="DFT/dft.cpp:53" URAM="0" VARIABLE="mul8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U9" SOURCE="DFT/dft.cpp:53" URAM="0" VARIABLE="add8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U52" SOURCE="DFT/dft.cpp:54" URAM="0" VARIABLE="mul9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U10" SOURCE="DFT/dft.cpp:54" URAM="0" VARIABLE="add9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U53" SOURCE="DFT/dft.cpp:55" URAM="0" VARIABLE="mul10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U11" SOURCE="DFT/dft.cpp:55" URAM="0" VARIABLE="add10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U54" SOURCE="DFT/dft.cpp:56" URAM="0" VARIABLE="mul11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U12" SOURCE="DFT/dft.cpp:56" URAM="0" VARIABLE="add11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U55" SOURCE="DFT/dft.cpp:57" URAM="0" VARIABLE="mul12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U13" SOURCE="DFT/dft.cpp:57" URAM="0" VARIABLE="add12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U56" SOURCE="DFT/dft.cpp:58" URAM="0" VARIABLE="mul13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U14" SOURCE="DFT/dft.cpp:58" URAM="0" VARIABLE="add13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U57" SOURCE="DFT/dft.cpp:59" URAM="0" VARIABLE="mul14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U15" SOURCE="DFT/dft.cpp:59" URAM="0" VARIABLE="add14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U58" SOURCE="DFT/dft.cpp:60" URAM="0" VARIABLE="mul15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U16" SOURCE="DFT/dft.cpp:60" URAM="0" VARIABLE="add15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U59" SOURCE="DFT/dft.cpp:61" URAM="0" VARIABLE="mul16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U17" SOURCE="DFT/dft.cpp:61" URAM="0" VARIABLE="add16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U60" SOURCE="DFT/dft.cpp:62" URAM="0" VARIABLE="mul17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U18" SOURCE="DFT/dft.cpp:62" URAM="0" VARIABLE="add17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U61" SOURCE="DFT/dft.cpp:63" URAM="0" VARIABLE="mul18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U19" SOURCE="DFT/dft.cpp:63" URAM="0" VARIABLE="add18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U62" SOURCE="DFT/dft.cpp:64" URAM="0" VARIABLE="mul19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U20" SOURCE="DFT/dft.cpp:64" URAM="0" VARIABLE="add19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U63" SOURCE="DFT/dft.cpp:65" URAM="0" VARIABLE="mul20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U21" SOURCE="DFT/dft.cpp:65" URAM="0" VARIABLE="add20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U64" SOURCE="DFT/dft.cpp:66" URAM="0" VARIABLE="mul21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U22" SOURCE="DFT/dft.cpp:66" URAM="0" VARIABLE="add21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U65" SOURCE="DFT/dft.cpp:67" URAM="0" VARIABLE="mul22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U23" SOURCE="DFT/dft.cpp:67" URAM="0" VARIABLE="add22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U66" SOURCE="DFT/dft.cpp:68" URAM="0" VARIABLE="mul23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U24" SOURCE="DFT/dft.cpp:68" URAM="0" VARIABLE="add23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U67" SOURCE="DFT/dft.cpp:69" URAM="0" VARIABLE="mul24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U25" SOURCE="DFT/dft.cpp:69" URAM="0" VARIABLE="add24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U68" SOURCE="DFT/dft.cpp:70" URAM="0" VARIABLE="mul25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U26" SOURCE="DFT/dft.cpp:70" URAM="0" VARIABLE="add25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U69" SOURCE="DFT/dft.cpp:71" URAM="0" VARIABLE="mul26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U27" SOURCE="DFT/dft.cpp:71" URAM="0" VARIABLE="add26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U70" SOURCE="DFT/dft.cpp:72" URAM="0" VARIABLE="mul27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U28" SOURCE="DFT/dft.cpp:72" URAM="0" VARIABLE="add27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U71" SOURCE="DFT/dft.cpp:73" URAM="0" VARIABLE="mul28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U29" SOURCE="DFT/dft.cpp:73" URAM="0" VARIABLE="add28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U72" SOURCE="DFT/dft.cpp:74" URAM="0" VARIABLE="mul29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U30" SOURCE="DFT/dft.cpp:74" URAM="0" VARIABLE="add29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U73" SOURCE="DFT/dft.cpp:75" URAM="0" VARIABLE="mul30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U31" SOURCE="DFT/dft.cpp:75" URAM="0" VARIABLE="add30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U74" SOURCE="DFT/dft.cpp:76" URAM="0" VARIABLE="mul31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U32" SOURCE="DFT/dft.cpp:76" URAM="0" VARIABLE="add31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U75" SOURCE="DFT/dft.cpp:91" URAM="0" VARIABLE="temp_r16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U76" SOURCE="DFT/dft.cpp:92" URAM="0" VARIABLE="temp_i16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U77" SOURCE="DFT/dft.cpp:93" URAM="0" VARIABLE="temp_r17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U78" SOURCE="DFT/dft.cpp:94" URAM="0" VARIABLE="temp_i17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U79" SOURCE="DFT/dft.cpp:95" URAM="0" VARIABLE="temp_r18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U80" SOURCE="DFT/dft.cpp:96" URAM="0" VARIABLE="temp_i18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U81" SOURCE="DFT/dft.cpp:97" URAM="0" VARIABLE="temp_r19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U82" SOURCE="DFT/dft.cpp:98" URAM="0" VARIABLE="temp_i19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U83" SOURCE="DFT/dft.cpp:99" URAM="0" VARIABLE="temp_r20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="6" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_7_max_dsp_1_U84" SOURCE="DFT/dft.cpp:100" URAM="0" VARIABLE="temp_i20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U33" SOURCE="DFT/dft.cpp:103" URAM="0" VARIABLE="add32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U34" SOURCE="DFT/dft.cpp:104" URAM="0" VARIABLE="add33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U35" SOURCE="DFT/dft.cpp:105" URAM="0" VARIABLE="add34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U36" SOURCE="DFT/dft.cpp:106" URAM="0" VARIABLE="add35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U37" SOURCE="DFT/dft.cpp:107" URAM="0" VARIABLE="add36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U38" SOURCE="DFT/dft.cpp:108" URAM="0" VARIABLE="add37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U39" SOURCE="DFT/dft.cpp:109" URAM="0" VARIABLE="add38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U40" SOURCE="DFT/dft.cpp:110" URAM="0" VARIABLE="add39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U41" SOURCE="DFT/dft.cpp:111" URAM="0" VARIABLE="add40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="9" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_10_full_dsp_1_U42" SOURCE="DFT/dft.cpp:112" URAM="0" VARIABLE="add41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1_VITIS_LOOP_20_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_1929_p2" SOURCE="DFT/dft.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_0_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_1_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_2_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_3_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_4_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_5_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_6_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_7_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_7_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_8_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_8_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_9_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_9_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_10_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_10_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_11_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_11_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_12_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_12_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_13_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_13_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_14_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_14_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_15_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_15_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_15"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_16_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_16_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_16"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_17_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_17_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_17"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_18_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_18_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_18"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_19_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_19_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_19"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22cos_coefficients_table_20_U" SOURCE="" URAM="0" VARIABLE="p_ZL22cos_coefficients_table_20"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL22sin_coefficients_table_20_U" SOURCE="" URAM="0" VARIABLE="p_ZL22sin_coefficients_table_20"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="real_sample" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="real_sample_address0" name="real_sample_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_sample_ce0" name="real_sample_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_sample_q0" name="real_sample_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_sample" index="1" direction="unused" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="imag_sample_address0" name="imag_sample_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_ce0" name="imag_sample_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_we0" name="imag_sample_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_d0" name="imag_sample_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_sample_q0" name="imag_sample_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_sample_address1" name="imag_sample_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_sample_ce1" name="imag_sample_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_we1" name="imag_sample_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_sample_d1" name="imag_sample_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_sample_q1" name="imag_sample_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="real_op" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="real_op_0_address0" name="real_op_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_0_ce0" name="real_op_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_0_we0" name="real_op_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_0_d0" name="real_op_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_0_address1" name="real_op_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_0_ce1" name="real_op_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_0_q1" name="real_op_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_1_address0" name="real_op_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_1_ce0" name="real_op_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_1_we0" name="real_op_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_1_d0" name="real_op_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_1_address1" name="real_op_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_1_ce1" name="real_op_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_1_q1" name="real_op_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_2_address0" name="real_op_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_2_ce0" name="real_op_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_2_we0" name="real_op_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_2_d0" name="real_op_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_2_address1" name="real_op_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_2_ce1" name="real_op_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_2_q1" name="real_op_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_3_address0" name="real_op_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_3_ce0" name="real_op_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_3_we0" name="real_op_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_3_d0" name="real_op_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_3_address1" name="real_op_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_3_ce1" name="real_op_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_3_q1" name="real_op_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_4_address0" name="real_op_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_4_ce0" name="real_op_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_4_we0" name="real_op_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_4_d0" name="real_op_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_4_address1" name="real_op_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_4_ce1" name="real_op_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_4_q1" name="real_op_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_5_address0" name="real_op_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_5_ce0" name="real_op_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_5_we0" name="real_op_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_5_d0" name="real_op_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_5_address1" name="real_op_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_5_ce1" name="real_op_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_5_q1" name="real_op_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_6_address0" name="real_op_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_6_ce0" name="real_op_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_6_we0" name="real_op_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_6_d0" name="real_op_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_6_address1" name="real_op_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_6_ce1" name="real_op_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_6_q1" name="real_op_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_7_address0" name="real_op_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_7_ce0" name="real_op_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_7_we0" name="real_op_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_7_d0" name="real_op_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_7_address1" name="real_op_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_7_ce1" name="real_op_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_7_q1" name="real_op_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_8_address0" name="real_op_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_8_ce0" name="real_op_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_8_we0" name="real_op_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_8_d0" name="real_op_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_8_address1" name="real_op_8_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_8_ce1" name="real_op_8_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_8_q1" name="real_op_8_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_9_address0" name="real_op_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_9_ce0" name="real_op_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_9_we0" name="real_op_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_9_d0" name="real_op_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_9_address1" name="real_op_9_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_9_ce1" name="real_op_9_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_9_q1" name="real_op_9_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_10_address0" name="real_op_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_10_ce0" name="real_op_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_10_we0" name="real_op_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_10_d0" name="real_op_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_10_address1" name="real_op_10_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_10_ce1" name="real_op_10_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_10_q1" name="real_op_10_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_11_address0" name="real_op_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_11_ce0" name="real_op_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_11_we0" name="real_op_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_11_d0" name="real_op_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_11_address1" name="real_op_11_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_11_ce1" name="real_op_11_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_11_q1" name="real_op_11_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_12_address0" name="real_op_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_12_ce0" name="real_op_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_12_we0" name="real_op_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_12_d0" name="real_op_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_12_address1" name="real_op_12_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_12_ce1" name="real_op_12_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_12_q1" name="real_op_12_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_13_address0" name="real_op_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_13_ce0" name="real_op_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_13_we0" name="real_op_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_13_d0" name="real_op_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_13_address1" name="real_op_13_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_13_ce1" name="real_op_13_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_13_q1" name="real_op_13_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_14_address0" name="real_op_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_14_ce0" name="real_op_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_14_we0" name="real_op_14_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_14_d0" name="real_op_14_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_14_address1" name="real_op_14_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_14_ce1" name="real_op_14_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_14_q1" name="real_op_14_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_15_address0" name="real_op_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_15_ce0" name="real_op_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_15_we0" name="real_op_15_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_15_d0" name="real_op_15_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_15_address1" name="real_op_15_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_15_ce1" name="real_op_15_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_15_q1" name="real_op_15_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_16_address0" name="real_op_16_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_16_ce0" name="real_op_16_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_16_we0" name="real_op_16_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_16_d0" name="real_op_16_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_16_address1" name="real_op_16_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_16_ce1" name="real_op_16_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_16_q1" name="real_op_16_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_17_address0" name="real_op_17_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_17_ce0" name="real_op_17_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_17_we0" name="real_op_17_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_17_d0" name="real_op_17_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_17_address1" name="real_op_17_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_17_ce1" name="real_op_17_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_17_q1" name="real_op_17_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_18_address0" name="real_op_18_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_18_ce0" name="real_op_18_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_18_we0" name="real_op_18_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_18_d0" name="real_op_18_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_18_address1" name="real_op_18_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_18_ce1" name="real_op_18_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_18_q1" name="real_op_18_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_19_address0" name="real_op_19_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_19_ce0" name="real_op_19_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_19_we0" name="real_op_19_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_19_d0" name="real_op_19_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_19_address1" name="real_op_19_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_19_ce1" name="real_op_19_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_19_q1" name="real_op_19_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="real_op_20_address0" name="real_op_20_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_20_ce0" name="real_op_20_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_20_we0" name="real_op_20_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_20_d0" name="real_op_20_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="real_op_20_address1" name="real_op_20_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="real_op_20_ce1" name="real_op_20_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="real_op_20_q1" name="real_op_20_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="imag_op" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="imag_op_0_address0" name="imag_op_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_0_ce0" name="imag_op_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_0_we0" name="imag_op_0_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_0_d0" name="imag_op_0_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_0_address1" name="imag_op_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_0_ce1" name="imag_op_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_0_q1" name="imag_op_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_1_address0" name="imag_op_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_1_ce0" name="imag_op_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_1_we0" name="imag_op_1_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_1_d0" name="imag_op_1_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_1_address1" name="imag_op_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_1_ce1" name="imag_op_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_1_q1" name="imag_op_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_2_address0" name="imag_op_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_2_ce0" name="imag_op_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_2_we0" name="imag_op_2_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_2_d0" name="imag_op_2_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_2_address1" name="imag_op_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_2_ce1" name="imag_op_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_2_q1" name="imag_op_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_3_address0" name="imag_op_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_3_ce0" name="imag_op_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_3_we0" name="imag_op_3_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_3_d0" name="imag_op_3_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_3_address1" name="imag_op_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_3_ce1" name="imag_op_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_3_q1" name="imag_op_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_4_address0" name="imag_op_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_4_ce0" name="imag_op_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_4_we0" name="imag_op_4_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_4_d0" name="imag_op_4_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_4_address1" name="imag_op_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_4_ce1" name="imag_op_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_4_q1" name="imag_op_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_5_address0" name="imag_op_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_5_ce0" name="imag_op_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_5_we0" name="imag_op_5_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_5_d0" name="imag_op_5_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_5_address1" name="imag_op_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_5_ce1" name="imag_op_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_5_q1" name="imag_op_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_6_address0" name="imag_op_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_6_ce0" name="imag_op_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_6_we0" name="imag_op_6_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_6_d0" name="imag_op_6_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_6_address1" name="imag_op_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_6_ce1" name="imag_op_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_6_q1" name="imag_op_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_7_address0" name="imag_op_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_7_ce0" name="imag_op_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_7_we0" name="imag_op_7_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_7_d0" name="imag_op_7_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_7_address1" name="imag_op_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_7_ce1" name="imag_op_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_7_q1" name="imag_op_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_8_address0" name="imag_op_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_8_ce0" name="imag_op_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_8_we0" name="imag_op_8_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_8_d0" name="imag_op_8_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_8_address1" name="imag_op_8_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_8_ce1" name="imag_op_8_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_8_q1" name="imag_op_8_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_9_address0" name="imag_op_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_9_ce0" name="imag_op_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_9_we0" name="imag_op_9_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_9_d0" name="imag_op_9_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_9_address1" name="imag_op_9_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_9_ce1" name="imag_op_9_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_9_q1" name="imag_op_9_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_10_address0" name="imag_op_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_10_ce0" name="imag_op_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_10_we0" name="imag_op_10_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_10_d0" name="imag_op_10_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_10_address1" name="imag_op_10_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_10_ce1" name="imag_op_10_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_10_q1" name="imag_op_10_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_11_address0" name="imag_op_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_11_ce0" name="imag_op_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_11_we0" name="imag_op_11_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_11_d0" name="imag_op_11_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_11_address1" name="imag_op_11_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_11_ce1" name="imag_op_11_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_11_q1" name="imag_op_11_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_12_address0" name="imag_op_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_12_ce0" name="imag_op_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_12_we0" name="imag_op_12_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_12_d0" name="imag_op_12_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_12_address1" name="imag_op_12_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_12_ce1" name="imag_op_12_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_12_q1" name="imag_op_12_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_13_address0" name="imag_op_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_13_ce0" name="imag_op_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_13_we0" name="imag_op_13_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_13_d0" name="imag_op_13_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_13_address1" name="imag_op_13_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_13_ce1" name="imag_op_13_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_13_q1" name="imag_op_13_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_14_address0" name="imag_op_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_14_ce0" name="imag_op_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_14_we0" name="imag_op_14_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_14_d0" name="imag_op_14_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_14_address1" name="imag_op_14_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_14_ce1" name="imag_op_14_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_14_q1" name="imag_op_14_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_15_address0" name="imag_op_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_15_ce0" name="imag_op_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_15_we0" name="imag_op_15_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_15_d0" name="imag_op_15_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_15_address1" name="imag_op_15_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_15_ce1" name="imag_op_15_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_15_q1" name="imag_op_15_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_16_address0" name="imag_op_16_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_16_ce0" name="imag_op_16_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_16_we0" name="imag_op_16_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_16_d0" name="imag_op_16_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_16_address1" name="imag_op_16_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_16_ce1" name="imag_op_16_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_16_q1" name="imag_op_16_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_17_address0" name="imag_op_17_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_17_ce0" name="imag_op_17_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_17_we0" name="imag_op_17_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_17_d0" name="imag_op_17_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_17_address1" name="imag_op_17_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_17_ce1" name="imag_op_17_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_17_q1" name="imag_op_17_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_18_address0" name="imag_op_18_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_18_ce0" name="imag_op_18_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_18_we0" name="imag_op_18_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_18_d0" name="imag_op_18_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_18_address1" name="imag_op_18_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_18_ce1" name="imag_op_18_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_18_q1" name="imag_op_18_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_19_address0" name="imag_op_19_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_19_ce0" name="imag_op_19_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_19_we0" name="imag_op_19_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_19_d0" name="imag_op_19_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_19_address1" name="imag_op_19_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_19_ce1" name="imag_op_19_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_19_q1" name="imag_op_19_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="imag_op_20_address0" name="imag_op_20_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_20_ce0" name="imag_op_20_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_20_we0" name="imag_op_20_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_20_d0" name="imag_op_20_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="imag_op_20_address1" name="imag_op_20_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="imag_op_20_ce1" name="imag_op_20_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="imag_op_20_q1" name="imag_op_20_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="real_sample_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="real_sample_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_sample_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_sample_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_sample_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="imag_sample_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="imag_sample_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_sample_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_sample_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_sample_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_sample"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_8_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_8_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_8_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_8_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_8_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_8_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_9_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_9_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_9_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_9_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_9_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_9_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_10_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_10_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_10_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_10_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_10_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_10_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_11_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_11_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_11_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_11_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_11_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_11_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_12_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_12_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_12_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_12_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_12_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_12_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_13_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_13_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_13_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_13_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_13_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_13_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_14_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_14_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_14_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_14_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_14_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_14_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_14_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_14_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_14_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_15_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_15_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_15_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_15_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_15_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_15_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_15_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_15_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_15_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_16_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_16_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_16_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_16_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_16_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_16_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_16_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_16_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_16_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_16_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_16_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_16_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_17_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_17_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_17_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_17_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_17_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_17_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_17_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_17_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_17_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_17_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_17_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_17_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_18_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_18_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_18_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_18_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_18_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_18_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_18_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_18_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_18_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_18_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_18_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_18_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_19_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_19_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_19_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_19_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_19_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_19_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_19_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_19_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_19_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_19_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_19_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_19_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_20_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_20_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_20_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_20_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_20_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_20_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_20_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="real_op_20_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_20_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="real_op_20_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="real_op_20_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>real_op_20_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="real_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_0_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_0_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_0_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_1_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_1_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_1_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_2_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_2_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_2_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_3_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_3_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_3_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_4_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_4_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_4_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_5_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_5_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_5_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_6_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_6_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_6_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_7_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_7_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_7_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_8_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_8_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_8_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_8_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_8_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_8_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_8_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_8_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_8_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_9_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_9_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_9_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_9_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_9_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_9_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_9_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_9_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_9_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_10_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_10_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_10_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_10_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_10_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_10_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_10_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_10_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_10_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_11_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_11_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_11_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_11_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_11_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_11_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_11_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_11_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_11_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_12_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_12_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_12_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_12_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_12_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_12_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_12_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_12_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_12_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_13_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_13_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_13_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_13_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_13_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_13_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_13_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_13_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_13_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_14_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_14_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_14_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_14_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_14_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_14_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_14_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_14_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_14_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_15_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_15_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_15_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_15_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_15_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_15_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_15_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_15_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_15_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_16_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_16_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_16_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_16_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_16_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_16_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_16_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_16_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_16_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_16_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_16_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_16_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_17_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_17_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_17_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_17_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_17_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_17_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_17_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_17_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_17_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_17_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_17_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_17_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_18_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_18_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_18_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_18_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_18_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_18_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_18_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_18_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_18_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_18_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_18_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_18_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_19_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_19_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_19_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_19_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_19_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_19_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_19_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_19_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_19_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_19_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_19_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_19_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_20_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_20_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_20_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_20_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_20_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_20_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_20_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="imag_op_20_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_20_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="imag_op_20_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="imag_op_20_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>imag_op_20_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="imag_op"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="imag_op_0_address0">6, , </column>
                    <column name="imag_op_0_address1">6, , </column>
                    <column name="imag_op_0_d0">32, , </column>
                    <column name="imag_op_0_q1">32, , </column>
                    <column name="imag_op_10_address0">6, , </column>
                    <column name="imag_op_10_address1">6, , </column>
                    <column name="imag_op_10_d0">32, , </column>
                    <column name="imag_op_10_q1">32, , </column>
                    <column name="imag_op_11_address0">6, , </column>
                    <column name="imag_op_11_address1">6, , </column>
                    <column name="imag_op_11_d0">32, , </column>
                    <column name="imag_op_11_q1">32, , </column>
                    <column name="imag_op_12_address0">6, , </column>
                    <column name="imag_op_12_address1">6, , </column>
                    <column name="imag_op_12_d0">32, , </column>
                    <column name="imag_op_12_q1">32, , </column>
                    <column name="imag_op_13_address0">6, , </column>
                    <column name="imag_op_13_address1">6, , </column>
                    <column name="imag_op_13_d0">32, , </column>
                    <column name="imag_op_13_q1">32, , </column>
                    <column name="imag_op_14_address0">6, , </column>
                    <column name="imag_op_14_address1">6, , </column>
                    <column name="imag_op_14_d0">32, , </column>
                    <column name="imag_op_14_q1">32, , </column>
                    <column name="imag_op_15_address0">6, , </column>
                    <column name="imag_op_15_address1">6, , </column>
                    <column name="imag_op_15_d0">32, , </column>
                    <column name="imag_op_15_q1">32, , </column>
                    <column name="imag_op_16_address0">6, , </column>
                    <column name="imag_op_16_address1">6, , </column>
                    <column name="imag_op_16_d0">32, , </column>
                    <column name="imag_op_16_q1">32, , </column>
                    <column name="imag_op_17_address0">6, , </column>
                    <column name="imag_op_17_address1">6, , </column>
                    <column name="imag_op_17_d0">32, , </column>
                    <column name="imag_op_17_q1">32, , </column>
                    <column name="imag_op_18_address0">6, , </column>
                    <column name="imag_op_18_address1">6, , </column>
                    <column name="imag_op_18_d0">32, , </column>
                    <column name="imag_op_18_q1">32, , </column>
                    <column name="imag_op_19_address0">6, , </column>
                    <column name="imag_op_19_address1">6, , </column>
                    <column name="imag_op_19_d0">32, , </column>
                    <column name="imag_op_19_q1">32, , </column>
                    <column name="imag_op_1_address0">6, , </column>
                    <column name="imag_op_1_address1">6, , </column>
                    <column name="imag_op_1_d0">32, , </column>
                    <column name="imag_op_1_q1">32, , </column>
                    <column name="imag_op_20_address0">6, , </column>
                    <column name="imag_op_20_address1">6, , </column>
                    <column name="imag_op_20_d0">32, , </column>
                    <column name="imag_op_20_q1">32, , </column>
                    <column name="imag_op_2_address0">6, , </column>
                    <column name="imag_op_2_address1">6, , </column>
                    <column name="imag_op_2_d0">32, , </column>
                    <column name="imag_op_2_q1">32, , </column>
                    <column name="imag_op_3_address0">6, , </column>
                    <column name="imag_op_3_address1">6, , </column>
                    <column name="imag_op_3_d0">32, , </column>
                    <column name="imag_op_3_q1">32, , </column>
                    <column name="imag_op_4_address0">6, , </column>
                    <column name="imag_op_4_address1">6, , </column>
                    <column name="imag_op_4_d0">32, , </column>
                    <column name="imag_op_4_q1">32, , </column>
                    <column name="imag_op_5_address0">6, , </column>
                    <column name="imag_op_5_address1">6, , </column>
                    <column name="imag_op_5_d0">32, , </column>
                    <column name="imag_op_5_q1">32, , </column>
                    <column name="imag_op_6_address0">6, , </column>
                    <column name="imag_op_6_address1">6, , </column>
                    <column name="imag_op_6_d0">32, , </column>
                    <column name="imag_op_6_q1">32, , </column>
                    <column name="imag_op_7_address0">6, , </column>
                    <column name="imag_op_7_address1">6, , </column>
                    <column name="imag_op_7_d0">32, , </column>
                    <column name="imag_op_7_q1">32, , </column>
                    <column name="imag_op_8_address0">6, , </column>
                    <column name="imag_op_8_address1">6, , </column>
                    <column name="imag_op_8_d0">32, , </column>
                    <column name="imag_op_8_q1">32, , </column>
                    <column name="imag_op_9_address0">6, , </column>
                    <column name="imag_op_9_address1">6, , </column>
                    <column name="imag_op_9_d0">32, , </column>
                    <column name="imag_op_9_q1">32, , </column>
                    <column name="imag_sample_address0">10, , </column>
                    <column name="imag_sample_address1">10, , </column>
                    <column name="imag_sample_d0">32, , </column>
                    <column name="imag_sample_d1">32, , </column>
                    <column name="imag_sample_q0">32, , </column>
                    <column name="imag_sample_q1">32, , </column>
                    <column name="real_op_0_address0">6, , </column>
                    <column name="real_op_0_address1">6, , </column>
                    <column name="real_op_0_d0">32, , </column>
                    <column name="real_op_0_q1">32, , </column>
                    <column name="real_op_10_address0">6, , </column>
                    <column name="real_op_10_address1">6, , </column>
                    <column name="real_op_10_d0">32, , </column>
                    <column name="real_op_10_q1">32, , </column>
                    <column name="real_op_11_address0">6, , </column>
                    <column name="real_op_11_address1">6, , </column>
                    <column name="real_op_11_d0">32, , </column>
                    <column name="real_op_11_q1">32, , </column>
                    <column name="real_op_12_address0">6, , </column>
                    <column name="real_op_12_address1">6, , </column>
                    <column name="real_op_12_d0">32, , </column>
                    <column name="real_op_12_q1">32, , </column>
                    <column name="real_op_13_address0">6, , </column>
                    <column name="real_op_13_address1">6, , </column>
                    <column name="real_op_13_d0">32, , </column>
                    <column name="real_op_13_q1">32, , </column>
                    <column name="real_op_14_address0">6, , </column>
                    <column name="real_op_14_address1">6, , </column>
                    <column name="real_op_14_d0">32, , </column>
                    <column name="real_op_14_q1">32, , </column>
                    <column name="real_op_15_address0">6, , </column>
                    <column name="real_op_15_address1">6, , </column>
                    <column name="real_op_15_d0">32, , </column>
                    <column name="real_op_15_q1">32, , </column>
                    <column name="real_op_16_address0">6, , </column>
                    <column name="real_op_16_address1">6, , </column>
                    <column name="real_op_16_d0">32, , </column>
                    <column name="real_op_16_q1">32, , </column>
                    <column name="real_op_17_address0">6, , </column>
                    <column name="real_op_17_address1">6, , </column>
                    <column name="real_op_17_d0">32, , </column>
                    <column name="real_op_17_q1">32, , </column>
                    <column name="real_op_18_address0">6, , </column>
                    <column name="real_op_18_address1">6, , </column>
                    <column name="real_op_18_d0">32, , </column>
                    <column name="real_op_18_q1">32, , </column>
                    <column name="real_op_19_address0">6, , </column>
                    <column name="real_op_19_address1">6, , </column>
                    <column name="real_op_19_d0">32, , </column>
                    <column name="real_op_19_q1">32, , </column>
                    <column name="real_op_1_address0">6, , </column>
                    <column name="real_op_1_address1">6, , </column>
                    <column name="real_op_1_d0">32, , </column>
                    <column name="real_op_1_q1">32, , </column>
                    <column name="real_op_20_address0">6, , </column>
                    <column name="real_op_20_address1">6, , </column>
                    <column name="real_op_20_d0">32, , </column>
                    <column name="real_op_20_q1">32, , </column>
                    <column name="real_op_2_address0">6, , </column>
                    <column name="real_op_2_address1">6, , </column>
                    <column name="real_op_2_d0">32, , </column>
                    <column name="real_op_2_q1">32, , </column>
                    <column name="real_op_3_address0">6, , </column>
                    <column name="real_op_3_address1">6, , </column>
                    <column name="real_op_3_d0">32, , </column>
                    <column name="real_op_3_q1">32, , </column>
                    <column name="real_op_4_address0">6, , </column>
                    <column name="real_op_4_address1">6, , </column>
                    <column name="real_op_4_d0">32, , </column>
                    <column name="real_op_4_q1">32, , </column>
                    <column name="real_op_5_address0">6, , </column>
                    <column name="real_op_5_address1">6, , </column>
                    <column name="real_op_5_d0">32, , </column>
                    <column name="real_op_5_q1">32, , </column>
                    <column name="real_op_6_address0">6, , </column>
                    <column name="real_op_6_address1">6, , </column>
                    <column name="real_op_6_d0">32, , </column>
                    <column name="real_op_6_q1">32, , </column>
                    <column name="real_op_7_address0">6, , </column>
                    <column name="real_op_7_address1">6, , </column>
                    <column name="real_op_7_d0">32, , </column>
                    <column name="real_op_7_q1">32, , </column>
                    <column name="real_op_8_address0">6, , </column>
                    <column name="real_op_8_address1">6, , </column>
                    <column name="real_op_8_d0">32, , </column>
                    <column name="real_op_8_q1">32, , </column>
                    <column name="real_op_9_address0">6, , </column>
                    <column name="real_op_9_address1">6, , </column>
                    <column name="real_op_9_d0">32, , </column>
                    <column name="real_op_9_q1">32, , </column>
                    <column name="real_sample_address0">10, , </column>
                    <column name="real_sample_q0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="real_sample">in, float*</column>
                    <column name="imag_sample">unused, float*</column>
                    <column name="real_op">inout, float*</column>
                    <column name="imag_op">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="real_sample">real_sample_address0, port, offset, </column>
                    <column name="real_sample">real_sample_ce0, port, , </column>
                    <column name="real_sample">real_sample_q0, port, , </column>
                    <column name="imag_sample">imag_sample_address0, port, offset, </column>
                    <column name="imag_sample">imag_sample_ce0, port, , </column>
                    <column name="imag_sample">imag_sample_we0, port, , </column>
                    <column name="imag_sample">imag_sample_d0, port, , </column>
                    <column name="imag_sample">imag_sample_q0, port, , </column>
                    <column name="imag_sample">imag_sample_address1, port, offset, </column>
                    <column name="imag_sample">imag_sample_ce1, port, , </column>
                    <column name="imag_sample">imag_sample_we1, port, , </column>
                    <column name="imag_sample">imag_sample_d1, port, , </column>
                    <column name="imag_sample">imag_sample_q1, port, , </column>
                    <column name="real_op">real_op_0_address0, port, offset, </column>
                    <column name="real_op">real_op_0_ce0, port, , </column>
                    <column name="real_op">real_op_0_we0, port, , </column>
                    <column name="real_op">real_op_0_d0, port, , </column>
                    <column name="real_op">real_op_0_address1, port, offset, </column>
                    <column name="real_op">real_op_0_ce1, port, , </column>
                    <column name="real_op">real_op_0_q1, port, , </column>
                    <column name="real_op">real_op_1_address0, port, offset, </column>
                    <column name="real_op">real_op_1_ce0, port, , </column>
                    <column name="real_op">real_op_1_we0, port, , </column>
                    <column name="real_op">real_op_1_d0, port, , </column>
                    <column name="real_op">real_op_1_address1, port, offset, </column>
                    <column name="real_op">real_op_1_ce1, port, , </column>
                    <column name="real_op">real_op_1_q1, port, , </column>
                    <column name="real_op">real_op_2_address0, port, offset, </column>
                    <column name="real_op">real_op_2_ce0, port, , </column>
                    <column name="real_op">real_op_2_we0, port, , </column>
                    <column name="real_op">real_op_2_d0, port, , </column>
                    <column name="real_op">real_op_2_address1, port, offset, </column>
                    <column name="real_op">real_op_2_ce1, port, , </column>
                    <column name="real_op">real_op_2_q1, port, , </column>
                    <column name="real_op">real_op_3_address0, port, offset, </column>
                    <column name="real_op">real_op_3_ce0, port, , </column>
                    <column name="real_op">real_op_3_we0, port, , </column>
                    <column name="real_op">real_op_3_d0, port, , </column>
                    <column name="real_op">real_op_3_address1, port, offset, </column>
                    <column name="real_op">real_op_3_ce1, port, , </column>
                    <column name="real_op">real_op_3_q1, port, , </column>
                    <column name="real_op">real_op_4_address0, port, offset, </column>
                    <column name="real_op">real_op_4_ce0, port, , </column>
                    <column name="real_op">real_op_4_we0, port, , </column>
                    <column name="real_op">real_op_4_d0, port, , </column>
                    <column name="real_op">real_op_4_address1, port, offset, </column>
                    <column name="real_op">real_op_4_ce1, port, , </column>
                    <column name="real_op">real_op_4_q1, port, , </column>
                    <column name="real_op">real_op_5_address0, port, offset, </column>
                    <column name="real_op">real_op_5_ce0, port, , </column>
                    <column name="real_op">real_op_5_we0, port, , </column>
                    <column name="real_op">real_op_5_d0, port, , </column>
                    <column name="real_op">real_op_5_address1, port, offset, </column>
                    <column name="real_op">real_op_5_ce1, port, , </column>
                    <column name="real_op">real_op_5_q1, port, , </column>
                    <column name="real_op">real_op_6_address0, port, offset, </column>
                    <column name="real_op">real_op_6_ce0, port, , </column>
                    <column name="real_op">real_op_6_we0, port, , </column>
                    <column name="real_op">real_op_6_d0, port, , </column>
                    <column name="real_op">real_op_6_address1, port, offset, </column>
                    <column name="real_op">real_op_6_ce1, port, , </column>
                    <column name="real_op">real_op_6_q1, port, , </column>
                    <column name="real_op">real_op_7_address0, port, offset, </column>
                    <column name="real_op">real_op_7_ce0, port, , </column>
                    <column name="real_op">real_op_7_we0, port, , </column>
                    <column name="real_op">real_op_7_d0, port, , </column>
                    <column name="real_op">real_op_7_address1, port, offset, </column>
                    <column name="real_op">real_op_7_ce1, port, , </column>
                    <column name="real_op">real_op_7_q1, port, , </column>
                    <column name="real_op">real_op_8_address0, port, offset, </column>
                    <column name="real_op">real_op_8_ce0, port, , </column>
                    <column name="real_op">real_op_8_we0, port, , </column>
                    <column name="real_op">real_op_8_d0, port, , </column>
                    <column name="real_op">real_op_8_address1, port, offset, </column>
                    <column name="real_op">real_op_8_ce1, port, , </column>
                    <column name="real_op">real_op_8_q1, port, , </column>
                    <column name="real_op">real_op_9_address0, port, offset, </column>
                    <column name="real_op">real_op_9_ce0, port, , </column>
                    <column name="real_op">real_op_9_we0, port, , </column>
                    <column name="real_op">real_op_9_d0, port, , </column>
                    <column name="real_op">real_op_9_address1, port, offset, </column>
                    <column name="real_op">real_op_9_ce1, port, , </column>
                    <column name="real_op">real_op_9_q1, port, , </column>
                    <column name="real_op">real_op_10_address0, port, offset, </column>
                    <column name="real_op">real_op_10_ce0, port, , </column>
                    <column name="real_op">real_op_10_we0, port, , </column>
                    <column name="real_op">real_op_10_d0, port, , </column>
                    <column name="real_op">real_op_10_address1, port, offset, </column>
                    <column name="real_op">real_op_10_ce1, port, , </column>
                    <column name="real_op">real_op_10_q1, port, , </column>
                    <column name="real_op">real_op_11_address0, port, offset, </column>
                    <column name="real_op">real_op_11_ce0, port, , </column>
                    <column name="real_op">real_op_11_we0, port, , </column>
                    <column name="real_op">real_op_11_d0, port, , </column>
                    <column name="real_op">real_op_11_address1, port, offset, </column>
                    <column name="real_op">real_op_11_ce1, port, , </column>
                    <column name="real_op">real_op_11_q1, port, , </column>
                    <column name="real_op">real_op_12_address0, port, offset, </column>
                    <column name="real_op">real_op_12_ce0, port, , </column>
                    <column name="real_op">real_op_12_we0, port, , </column>
                    <column name="real_op">real_op_12_d0, port, , </column>
                    <column name="real_op">real_op_12_address1, port, offset, </column>
                    <column name="real_op">real_op_12_ce1, port, , </column>
                    <column name="real_op">real_op_12_q1, port, , </column>
                    <column name="real_op">real_op_13_address0, port, offset, </column>
                    <column name="real_op">real_op_13_ce0, port, , </column>
                    <column name="real_op">real_op_13_we0, port, , </column>
                    <column name="real_op">real_op_13_d0, port, , </column>
                    <column name="real_op">real_op_13_address1, port, offset, </column>
                    <column name="real_op">real_op_13_ce1, port, , </column>
                    <column name="real_op">real_op_13_q1, port, , </column>
                    <column name="real_op">real_op_14_address0, port, offset, </column>
                    <column name="real_op">real_op_14_ce0, port, , </column>
                    <column name="real_op">real_op_14_we0, port, , </column>
                    <column name="real_op">real_op_14_d0, port, , </column>
                    <column name="real_op">real_op_14_address1, port, offset, </column>
                    <column name="real_op">real_op_14_ce1, port, , </column>
                    <column name="real_op">real_op_14_q1, port, , </column>
                    <column name="real_op">real_op_15_address0, port, offset, </column>
                    <column name="real_op">real_op_15_ce0, port, , </column>
                    <column name="real_op">real_op_15_we0, port, , </column>
                    <column name="real_op">real_op_15_d0, port, , </column>
                    <column name="real_op">real_op_15_address1, port, offset, </column>
                    <column name="real_op">real_op_15_ce1, port, , </column>
                    <column name="real_op">real_op_15_q1, port, , </column>
                    <column name="real_op">real_op_16_address0, port, offset, </column>
                    <column name="real_op">real_op_16_ce0, port, , </column>
                    <column name="real_op">real_op_16_we0, port, , </column>
                    <column name="real_op">real_op_16_d0, port, , </column>
                    <column name="real_op">real_op_16_address1, port, offset, </column>
                    <column name="real_op">real_op_16_ce1, port, , </column>
                    <column name="real_op">real_op_16_q1, port, , </column>
                    <column name="real_op">real_op_17_address0, port, offset, </column>
                    <column name="real_op">real_op_17_ce0, port, , </column>
                    <column name="real_op">real_op_17_we0, port, , </column>
                    <column name="real_op">real_op_17_d0, port, , </column>
                    <column name="real_op">real_op_17_address1, port, offset, </column>
                    <column name="real_op">real_op_17_ce1, port, , </column>
                    <column name="real_op">real_op_17_q1, port, , </column>
                    <column name="real_op">real_op_18_address0, port, offset, </column>
                    <column name="real_op">real_op_18_ce0, port, , </column>
                    <column name="real_op">real_op_18_we0, port, , </column>
                    <column name="real_op">real_op_18_d0, port, , </column>
                    <column name="real_op">real_op_18_address1, port, offset, </column>
                    <column name="real_op">real_op_18_ce1, port, , </column>
                    <column name="real_op">real_op_18_q1, port, , </column>
                    <column name="real_op">real_op_19_address0, port, offset, </column>
                    <column name="real_op">real_op_19_ce0, port, , </column>
                    <column name="real_op">real_op_19_we0, port, , </column>
                    <column name="real_op">real_op_19_d0, port, , </column>
                    <column name="real_op">real_op_19_address1, port, offset, </column>
                    <column name="real_op">real_op_19_ce1, port, , </column>
                    <column name="real_op">real_op_19_q1, port, , </column>
                    <column name="real_op">real_op_20_address0, port, offset, </column>
                    <column name="real_op">real_op_20_ce0, port, , </column>
                    <column name="real_op">real_op_20_we0, port, , </column>
                    <column name="real_op">real_op_20_d0, port, , </column>
                    <column name="real_op">real_op_20_address1, port, offset, </column>
                    <column name="real_op">real_op_20_ce1, port, , </column>
                    <column name="real_op">real_op_20_q1, port, , </column>
                    <column name="imag_op">imag_op_0_address0, port, offset, </column>
                    <column name="imag_op">imag_op_0_ce0, port, , </column>
                    <column name="imag_op">imag_op_0_we0, port, , </column>
                    <column name="imag_op">imag_op_0_d0, port, , </column>
                    <column name="imag_op">imag_op_0_address1, port, offset, </column>
                    <column name="imag_op">imag_op_0_ce1, port, , </column>
                    <column name="imag_op">imag_op_0_q1, port, , </column>
                    <column name="imag_op">imag_op_1_address0, port, offset, </column>
                    <column name="imag_op">imag_op_1_ce0, port, , </column>
                    <column name="imag_op">imag_op_1_we0, port, , </column>
                    <column name="imag_op">imag_op_1_d0, port, , </column>
                    <column name="imag_op">imag_op_1_address1, port, offset, </column>
                    <column name="imag_op">imag_op_1_ce1, port, , </column>
                    <column name="imag_op">imag_op_1_q1, port, , </column>
                    <column name="imag_op">imag_op_2_address0, port, offset, </column>
                    <column name="imag_op">imag_op_2_ce0, port, , </column>
                    <column name="imag_op">imag_op_2_we0, port, , </column>
                    <column name="imag_op">imag_op_2_d0, port, , </column>
                    <column name="imag_op">imag_op_2_address1, port, offset, </column>
                    <column name="imag_op">imag_op_2_ce1, port, , </column>
                    <column name="imag_op">imag_op_2_q1, port, , </column>
                    <column name="imag_op">imag_op_3_address0, port, offset, </column>
                    <column name="imag_op">imag_op_3_ce0, port, , </column>
                    <column name="imag_op">imag_op_3_we0, port, , </column>
                    <column name="imag_op">imag_op_3_d0, port, , </column>
                    <column name="imag_op">imag_op_3_address1, port, offset, </column>
                    <column name="imag_op">imag_op_3_ce1, port, , </column>
                    <column name="imag_op">imag_op_3_q1, port, , </column>
                    <column name="imag_op">imag_op_4_address0, port, offset, </column>
                    <column name="imag_op">imag_op_4_ce0, port, , </column>
                    <column name="imag_op">imag_op_4_we0, port, , </column>
                    <column name="imag_op">imag_op_4_d0, port, , </column>
                    <column name="imag_op">imag_op_4_address1, port, offset, </column>
                    <column name="imag_op">imag_op_4_ce1, port, , </column>
                    <column name="imag_op">imag_op_4_q1, port, , </column>
                    <column name="imag_op">imag_op_5_address0, port, offset, </column>
                    <column name="imag_op">imag_op_5_ce0, port, , </column>
                    <column name="imag_op">imag_op_5_we0, port, , </column>
                    <column name="imag_op">imag_op_5_d0, port, , </column>
                    <column name="imag_op">imag_op_5_address1, port, offset, </column>
                    <column name="imag_op">imag_op_5_ce1, port, , </column>
                    <column name="imag_op">imag_op_5_q1, port, , </column>
                    <column name="imag_op">imag_op_6_address0, port, offset, </column>
                    <column name="imag_op">imag_op_6_ce0, port, , </column>
                    <column name="imag_op">imag_op_6_we0, port, , </column>
                    <column name="imag_op">imag_op_6_d0, port, , </column>
                    <column name="imag_op">imag_op_6_address1, port, offset, </column>
                    <column name="imag_op">imag_op_6_ce1, port, , </column>
                    <column name="imag_op">imag_op_6_q1, port, , </column>
                    <column name="imag_op">imag_op_7_address0, port, offset, </column>
                    <column name="imag_op">imag_op_7_ce0, port, , </column>
                    <column name="imag_op">imag_op_7_we0, port, , </column>
                    <column name="imag_op">imag_op_7_d0, port, , </column>
                    <column name="imag_op">imag_op_7_address1, port, offset, </column>
                    <column name="imag_op">imag_op_7_ce1, port, , </column>
                    <column name="imag_op">imag_op_7_q1, port, , </column>
                    <column name="imag_op">imag_op_8_address0, port, offset, </column>
                    <column name="imag_op">imag_op_8_ce0, port, , </column>
                    <column name="imag_op">imag_op_8_we0, port, , </column>
                    <column name="imag_op">imag_op_8_d0, port, , </column>
                    <column name="imag_op">imag_op_8_address1, port, offset, </column>
                    <column name="imag_op">imag_op_8_ce1, port, , </column>
                    <column name="imag_op">imag_op_8_q1, port, , </column>
                    <column name="imag_op">imag_op_9_address0, port, offset, </column>
                    <column name="imag_op">imag_op_9_ce0, port, , </column>
                    <column name="imag_op">imag_op_9_we0, port, , </column>
                    <column name="imag_op">imag_op_9_d0, port, , </column>
                    <column name="imag_op">imag_op_9_address1, port, offset, </column>
                    <column name="imag_op">imag_op_9_ce1, port, , </column>
                    <column name="imag_op">imag_op_9_q1, port, , </column>
                    <column name="imag_op">imag_op_10_address0, port, offset, </column>
                    <column name="imag_op">imag_op_10_ce0, port, , </column>
                    <column name="imag_op">imag_op_10_we0, port, , </column>
                    <column name="imag_op">imag_op_10_d0, port, , </column>
                    <column name="imag_op">imag_op_10_address1, port, offset, </column>
                    <column name="imag_op">imag_op_10_ce1, port, , </column>
                    <column name="imag_op">imag_op_10_q1, port, , </column>
                    <column name="imag_op">imag_op_11_address0, port, offset, </column>
                    <column name="imag_op">imag_op_11_ce0, port, , </column>
                    <column name="imag_op">imag_op_11_we0, port, , </column>
                    <column name="imag_op">imag_op_11_d0, port, , </column>
                    <column name="imag_op">imag_op_11_address1, port, offset, </column>
                    <column name="imag_op">imag_op_11_ce1, port, , </column>
                    <column name="imag_op">imag_op_11_q1, port, , </column>
                    <column name="imag_op">imag_op_12_address0, port, offset, </column>
                    <column name="imag_op">imag_op_12_ce0, port, , </column>
                    <column name="imag_op">imag_op_12_we0, port, , </column>
                    <column name="imag_op">imag_op_12_d0, port, , </column>
                    <column name="imag_op">imag_op_12_address1, port, offset, </column>
                    <column name="imag_op">imag_op_12_ce1, port, , </column>
                    <column name="imag_op">imag_op_12_q1, port, , </column>
                    <column name="imag_op">imag_op_13_address0, port, offset, </column>
                    <column name="imag_op">imag_op_13_ce0, port, , </column>
                    <column name="imag_op">imag_op_13_we0, port, , </column>
                    <column name="imag_op">imag_op_13_d0, port, , </column>
                    <column name="imag_op">imag_op_13_address1, port, offset, </column>
                    <column name="imag_op">imag_op_13_ce1, port, , </column>
                    <column name="imag_op">imag_op_13_q1, port, , </column>
                    <column name="imag_op">imag_op_14_address0, port, offset, </column>
                    <column name="imag_op">imag_op_14_ce0, port, , </column>
                    <column name="imag_op">imag_op_14_we0, port, , </column>
                    <column name="imag_op">imag_op_14_d0, port, , </column>
                    <column name="imag_op">imag_op_14_address1, port, offset, </column>
                    <column name="imag_op">imag_op_14_ce1, port, , </column>
                    <column name="imag_op">imag_op_14_q1, port, , </column>
                    <column name="imag_op">imag_op_15_address0, port, offset, </column>
                    <column name="imag_op">imag_op_15_ce0, port, , </column>
                    <column name="imag_op">imag_op_15_we0, port, , </column>
                    <column name="imag_op">imag_op_15_d0, port, , </column>
                    <column name="imag_op">imag_op_15_address1, port, offset, </column>
                    <column name="imag_op">imag_op_15_ce1, port, , </column>
                    <column name="imag_op">imag_op_15_q1, port, , </column>
                    <column name="imag_op">imag_op_16_address0, port, offset, </column>
                    <column name="imag_op">imag_op_16_ce0, port, , </column>
                    <column name="imag_op">imag_op_16_we0, port, , </column>
                    <column name="imag_op">imag_op_16_d0, port, , </column>
                    <column name="imag_op">imag_op_16_address1, port, offset, </column>
                    <column name="imag_op">imag_op_16_ce1, port, , </column>
                    <column name="imag_op">imag_op_16_q1, port, , </column>
                    <column name="imag_op">imag_op_17_address0, port, offset, </column>
                    <column name="imag_op">imag_op_17_ce0, port, , </column>
                    <column name="imag_op">imag_op_17_we0, port, , </column>
                    <column name="imag_op">imag_op_17_d0, port, , </column>
                    <column name="imag_op">imag_op_17_address1, port, offset, </column>
                    <column name="imag_op">imag_op_17_ce1, port, , </column>
                    <column name="imag_op">imag_op_17_q1, port, , </column>
                    <column name="imag_op">imag_op_18_address0, port, offset, </column>
                    <column name="imag_op">imag_op_18_ce0, port, , </column>
                    <column name="imag_op">imag_op_18_we0, port, , </column>
                    <column name="imag_op">imag_op_18_d0, port, , </column>
                    <column name="imag_op">imag_op_18_address1, port, offset, </column>
                    <column name="imag_op">imag_op_18_ce1, port, , </column>
                    <column name="imag_op">imag_op_18_q1, port, , </column>
                    <column name="imag_op">imag_op_19_address0, port, offset, </column>
                    <column name="imag_op">imag_op_19_ce0, port, , </column>
                    <column name="imag_op">imag_op_19_we0, port, , </column>
                    <column name="imag_op">imag_op_19_d0, port, , </column>
                    <column name="imag_op">imag_op_19_address1, port, offset, </column>
                    <column name="imag_op">imag_op_19_ce1, port, , </column>
                    <column name="imag_op">imag_op_19_q1, port, , </column>
                    <column name="imag_op">imag_op_20_address0, port, offset, </column>
                    <column name="imag_op">imag_op_20_ce0, port, , </column>
                    <column name="imag_op">imag_op_20_we0, port, , </column>
                    <column name="imag_op">imag_op_20_d0, port, , </column>
                    <column name="imag_op">imag_op_20_address1, port, offset, </column>
                    <column name="imag_op">imag_op_20_ce1, port, , </column>
                    <column name="imag_op">imag_op_20_q1, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="bind_storage" location="DFT/dft.cpp:7" status="warning" parentFunction="dft" variable="real_op" isDirective="0" options="variable=real_op type=ram_2p">
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="bind_storage" location="DFT/dft.cpp:8" status="warning" parentFunction="dft" variable="imag_op" isDirective="0" options="variable=imag_op type=ram_2p">
            <Msg msg_id="214-340" msg_severity="WARNING" msg_body="The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead"/>
        </Pragma>
        <Pragma type="array_partition" location="DFT/dft.cpp:15" status="valid" parentFunction="dft" variable="real_op" isDirective="0" options="dim=1 factor=21 type=cyclic variable=real_op"/>
        <Pragma type="array_partition" location="DFT/dft.cpp:16" status="valid" parentFunction="dft" variable="imag_op" isDirective="0" options="dim=1 factor=21 type=cyclic variable=imag_op"/>
        <Pragma type="pipeline" location="DFT/dft.cpp:21" status="valid" parentFunction="dft" variable="" isDirective="0" options="II=1"/>
        <Pragma type="bind_op" location="DFT/opt2_unroll/directives.tcl:7" status="valid" parentFunction="dft" variable="real_op" isDirective="1" options="variable=real_op op=fadd"/>
    </PragmaReport>
</profile>

