// Seed: 4132058474
module module_0 (
    input  tri0 id_0,
    input  tri1 id_1,
    output wor  id_2
);
  wire id_4;
  module_2(
      id_1, id_0, id_2
  );
  wire id_5;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    output supply0 id_5,
    input supply0 id_6,
    input wor id_7,
    output supply0 id_8,
    output wand id_9,
    output uwire id_10
);
  initial assume (1);
  module_0(
      id_2, id_7, id_1
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  tri0  id_1
    , id_4,
    output wor   id_2
);
  final $display(id_1 - id_4);
endmodule
