<?xml version="1.0" ?>
<rvx>
  <def_interface>
    <name>ahb_common</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_addr</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
      <range type="text">32,64,128</range>
    </def_parameter>
    <signal>
      <name>addr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>burst</name>
      <width type="text">3</width>
      <port>output</port>
    </signal>
    <signal>
      <name>masterlock</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>prot</name>
      <width type="text">4</width>
      <port>output</port>
    </signal>
    <signal>
      <name>size</name>
      <width type="text">3</width>
      <port>output</port>
    </signal>
    <signal>
      <name>trans</name>
      <width type="text">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>write</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>wdata</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rdata</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
    <signal>
      <name>resp</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>ahbm</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_addr</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
      <range type="text">32,64,128</range>
    </def_parameter>
    <signal>
      <name>hready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>haddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hburst</name>
      <width type="text">3</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hmasterlock</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hprot</name>
      <width type="text">4</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hsize</name>
      <width type="text">3</width>
      <port>output</port>
    </signal>
    <signal>
      <name>htrans</name>
      <width type="text">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hwrite</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hwdata</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hrdata</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
    <signal>
      <name>hresp</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>ahbs</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_addr</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
      <range type="text">32,64,128</range>
    </def_parameter>
    <signal>
      <name>hsel</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hreadyout</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>haddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hburst</name>
      <width type="text">3</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hmasterlock</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hprot</name>
      <width type="text">4</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hsize</name>
      <width type="text">3</width>
      <port>output</port>
    </signal>
    <signal>
      <name>htrans</name>
      <width type="text">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hwrite</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hwdata</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hrdata</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
    <signal>
      <name>hresp</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>aioif</name>
    <role>sender</role>
    <signal>
      <name>dq_oe</name>
      <width type="text">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>dq_oval</name>
      <width type="text">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>dq_ival</name>
      <width type="text">2</width>
      <port>input</port>
    </signal>
    <tristate_info>
      <id>dq</id>
      <library_name>tristate_oe</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="dec">2</value>
      </parameter>
    </tristate_info>
  </def_interface>
  <def_interface>
    <name>apb</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_addr</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
      <range type="text">32,64,128</range>
    </def_parameter>
    <signal>
      <name>psel</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>penable</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>pwrite</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>paddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>pwdata</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>pready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>prdata</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
    <signal>
      <name>pslverr</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>apb_alone</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_addr</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
      <range type="text">32,64,128</range>
    </def_parameter>
    <signal>
      <name>psel</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>penable</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>pwrite</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>paddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>pwdata</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>pready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>prdata</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
    <signal>
      <name>pslverr</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>axi</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_addr</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
      <range type="text">32,64,128</range>
    </def_parameter>
    <def_parameter>
      <name>bw_tid</name>
      <value type="dec">4</value>
      <range type="text">1~16</range>
    </def_parameter>
    <signal>
      <name>xawready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>xawvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xawaddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xawid</name>
      <width type="text">bw_tid</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xawlen</name>
      <width type="text">8</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xawsize</name>
      <width type="text">3</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xawburst</name>
      <width type="text">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xwready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>xwvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xwid</name>
      <width type="text">bw_tid</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xwdata</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xwstrb</name>
      <width type="text">bw_data/8</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xwlast</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xbready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xbvalid</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>xbid</name>
      <width type="text">bw_tid</width>
      <port>input</port>
    </signal>
    <signal>
      <name>xbresp</name>
      <width type="text">2</width>
      <port>input</port>
    </signal>
    <signal>
      <name>xarready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>xarvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xaraddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xarid</name>
      <width type="text">bw_tid</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xarlen</name>
      <width type="text">8</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xarsize</name>
      <width type="text">3</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xarburst</name>
      <width type="text">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xrready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>xrvalid</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>xrid</name>
      <width type="text">bw_tid</width>
      <port>input</port>
    </signal>
    <signal>
      <name>xrdata</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
    <signal>
      <name>xrlast</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>xrresp</name>
      <width type="text">2</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>axi4</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_addr</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
      <range type="text">32,64,128</range>
    </def_parameter>
    <def_parameter>
      <name>bw_tid</name>
      <value type="dec">4</value>
      <range type="text">1~16</range>
    </def_parameter>
    <signal>
      <name>x4awready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4awvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4awaddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4awid</name>
      <width type="text">bw_tid</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4awlen</name>
      <width type="text">8</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4awsize</name>
      <width type="text">3</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4awburst</name>
      <width type="text">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4wready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4wvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4wdata</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4wstrb</name>
      <width type="text">bw_data/8</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4wlast</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4bready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4bvalid</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4bid</name>
      <width type="text">bw_tid</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4bresp</name>
      <width type="text">2</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4arready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4arvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4araddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4arid</name>
      <width type="text">bw_tid</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4arlen</name>
      <width type="text">8</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4arsize</name>
      <width type="text">3</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4arburst</name>
      <width type="text">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4rready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4rvalid</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4rid</name>
      <width type="text">bw_tid</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4rdata</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4rlast</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4rresp</name>
      <width type="text">2</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>axi4l</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_addr</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
      <range type="text">32,64,128</range>
    </def_parameter>
    <signal>
      <name>x4lawready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4lawvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4lawaddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4lwready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4lwvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4lwdata</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4lwstrb</name>
      <width type="text">bw_data/8</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4lbready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4lbvalid</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4lbresp</name>
      <width type="text">2</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4larready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4larvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4laraddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4lrready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>x4lrvalid</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4lrdata</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
    <signal>
      <name>x4lrresp</name>
      <width type="text">2</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>gpio_mmio</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>wenable</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>wdata</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>renable</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rdata</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
    <signal>
      <name>user_pinout</name>
      <width type="text">`BW_GPIO_VALUE</width>
      <port>output</port>
    </signal>
    <signal>
      <name>user_pinin</name>
      <width type="text">`BW_GPIO_VALUE</width>
      <port>input</port>
    </signal>
    <signal>
      <name>interrupt</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>i2c</name>
    <role>sender</role>
    <signal>
      <name>clk_od</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_oval</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_ival</name>
      <width type="text">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>data_od</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>data_oval</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>data_ival</name>
      <width type="text">1</width>
      <port>input</port>
    </signal>
    <tristate_info>
      <id>clk</id>
      <library_name>tristate_od</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="dec">1</value>
      </parameter>
    </tristate_info>
    <tristate_info>
      <id>data</id>
      <library_name>tristate_od</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="dec">1</value>
      </parameter>
    </tristate_info>
  </def_interface>
  <def_interface>
    <name>jtag</name>
    <role>receiver</role>
    <signal>
      <name>tck</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>trstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tms</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tdi</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tdo</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>mlsi</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_axi_data</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>lsu_para</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>bw_lpi_burden</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>matrix_num_col</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>bw_tensor_scalar</name>
      <value type="dec">33</value>
    </def_parameter>
    <signal>
      <name>inst_wvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>inst_wdata</name>
      <width type="text">`BW_DCA_MATRIX_LSU_INST</width>
      <port>output</port>
    </signal>
    <signal>
      <name>inst_wready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>inst_decode_finish</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>inst_execute_finish</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>inst_busy</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>load_tensor_row_wvalid</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>load_tensor_row_wlast</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>load_tensor_row_wdata</name>
      <width type="text">bw_tensor_scalar*matrix_num_col</width>
      <port>input</port>
    </signal>
    <signal>
      <name>load_tensor_row_wready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>store_tensor_row_rvalid</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>store_tensor_row_rlast</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>store_tensor_row_rready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>store_tensor_row_rdata</name>
      <width type="text">bw_tensor_scalar*matrix_num_col</width>
      <port>output</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>mmiox1</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_config</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_status</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_log</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_inst</name>
      <value type="dec">64</value>
    </def_parameter>
    <def_parameter>
      <name>bw_input</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_output</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>config_default_value</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>log_fifo_depth</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>inst_fifo_depth</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>input_fifo_depth</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>output_fifo_depth</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>mx_core_config</name>
      <width type="text">bw_config</width>
      <port>output</port>
    </signal>
    <signal>
      <name>mx_core_status</name>
      <width type="text">bw_status</width>
      <port>input</port>
    </signal>
    <signal>
      <name>mx_clear_request</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>mx_clear_finish</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>mx_log_fifo_wready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>mx_log_fifo_wrequest</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>mx_log_fifo_wdata</name>
      <width type="text">bw_log</width>
      <port>input</port>
    </signal>
    <signal>
      <name>mx_inst_fifo_rready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>mx_inst_fifo_rdata</name>
      <width type="text">bw_inst</width>
      <port>output</port>
    </signal>
    <signal>
      <name>mx_inst_fifo_rrequest</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>mx_operation_finish</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>mx_input_fifo_rready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>mx_input_fifo_rdata</name>
      <width type="text">bw_input</width>
      <port>output</port>
    </signal>
    <signal>
      <name>mx_input_fifo_rrequest</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>mx_output_fifo_wready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>mx_output_fifo_wrequest</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>mx_output_fifo_wdata</name>
      <width type="text">bw_output</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>moi</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_addr</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
      <range type="text">32,64,128</range>
    </def_parameter>
    <def_parameter>
      <name>has_burden</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>bw_burden</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>lmqdready</name>
      <width type="dec">2</width>
      <port>input</port>
    </signal>
    <signal>
      <name>lmqvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lmqaddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lmqwrite</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lmqwdata</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lmqwpermit</name>
      <width type="text">bw_data/8</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lmqburden</name>
      <width type="text">bw_burden</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lmydready</name>
      <width type="dec">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lmyvalid</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>lmyrdata</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
    <signal>
      <name>lmyburden</name>
      <width type="text">bw_burden</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>fni</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_phit</name>
      <value type="dec">8</value>
    </def_parameter>
    <signal>
      <name>fni_link</name>
      <width type="text">`BW_FNI_LINK(bw_phit)</width>
      <port>output</port>
    </signal>
    <signal>
      <name>fni_ready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>bni</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_phit</name>
      <value type="dec">8</value>
    </def_parameter>
    <signal>
      <name>bni_link</name>
      <width type="text">`BW_BNI_LINK(bw_phit)</width>
      <port>output</port>
    </signal>
    <signal>
      <name>bni_ready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>ni</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_fwn_phit</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>bw_bwn_phit</name>
      <value type="dec">8</value>
    </def_parameter>
    <signal>
      <name>fni_link</name>
      <width type="text">`BW_FNI_LINK(bw_fni_phit)</width>
      <port>output</port>
    </signal>
    <signal>
      <name>fni_ready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>bni_link</name>
      <width type="text">`BW_BNI_LINK(bw_bni_phit)</width>
      <port>input</port>
    </signal>
    <signal>
      <name>bni_ready</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>olede</name>
    <role>sender</role>
    <signal>
      <name>dcsel_oe</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>dcsel_oval</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>dcsel_ival</name>
      <width type="text">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_oe</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_oval</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_ival</name>
      <width type="text">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>vbat_oe</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>vbat_oval</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>vbat_ival</name>
      <width type="text">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>vdd_oe</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>vdd_oval</name>
      <width type="text">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>vdd_ival</name>
      <width type="text">1</width>
      <port>input</port>
    </signal>
    <tristate_info>
      <id>dcsel</id>
      <library_name>tristate_oe</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="dec">1</value>
      </parameter>
    </tristate_info>
    <tristate_info>
      <id>rstnn</id>
      <library_name>tristate_oe</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="dec">1</value>
      </parameter>
    </tristate_info>
    <tristate_info>
      <id>vbat</id>
      <library_name>tristate_oe</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="dec">1</value>
      </parameter>
    </tristate_info>
    <tristate_info>
      <id>vdd</id>
      <library_name>tristate_oe</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="dec">1</value>
      </parameter>
    </tristate_info>
  </def_interface>
  <def_interface>
    <name>pc</name>
    <role>sender</role>
    <signal>
      <name>pc</name>
      <width type="dec">32</width>
      <port>output</port>
    </signal>
    <signal>
      <name>inst</name>
      <width type="dec">32</width>
      <port>output</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>spi</name>
    <role>sender</role>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>cs</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>dq0</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>dq1</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>svri_single</name>
    <role>sender</role>
    <signal>
      <name>link</name>
      <width type="text">`BW_SVRING_LINK</width>
      <port>output</port>
    </signal>
    <signal>
      <name>ack</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>svri</name>
    <role>both</role>
    <signal>
      <name>rlink</name>
      <width type="text">`BW_SVRING_LINK</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rack</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>slink</name>
      <width type="text">`BW_SVRING_LINK</width>
      <port>output</port>
    </signal>
    <signal>
      <name>sack</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>tristate_oe</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>oe</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>oval</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>ival</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>tristate_od</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>od</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>oval</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>ival</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>uart</name>
    <role>sender</role>
    <signal>
      <name>tx</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rx</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>valid_ready_data</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>valid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>ready</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>data</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>wifie</name>
    <role>sender</role>
    <signal>
      <name>itr</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>wp</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>hibernate</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
  </def_interface>
  <def_interface>
    <name>xmi</name>
    <role>sender</role>
    <def_parameter>
      <name>bw_addr</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>bw_data</name>
      <value type="dec">32</value>
      <range type="text">32,64,128</range>
    </def_parameter>
    <def_parameter>
      <name>has_burden</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>bw_burden</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>lxqdready</name>
      <width type="dec">2</width>
      <port>input</port>
    </signal>
    <signal>
      <name>lxqvalid</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lxqlast</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lxqwrite</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lxqlen</name>
      <width type="text">8</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lxqsize</name>
      <width type="text">3</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lxqburst</name>
      <width type="text">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lxqwstrb</name>
      <width type="text">bw_data/8</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lxqwdata</name>
      <width type="text">bw_data</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lxqaddr</name>
      <width type="text">bw_addr</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lxqburden</name>
      <width type="text">bw_burden</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lxydready</name>
      <width type="dec">2</width>
      <port>output</port>
    </signal>
    <signal>
      <name>lxyvalid</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>lxylast</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>lxywreply</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>lxyresp</name>
      <width type="text">2</width>
      <port>input</port>
    </signal>
    <signal>
      <name>lxyrdata</name>
      <width type="text">bw_data</width>
      <port>input</port>
    </signal>
    <signal>
      <name>lxyburden</name>
      <width type="text">bw_burden</width>
      <port>input</port>
    </signal>
  </def_interface>
  <dec_ip>
    <name>adc_apb_template</name>
    <hdl_name/>
    <def_parameter>
      <name>CAPACITY</name>
      <value type="hex">0x100</value>
    </def_parameter>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_CONFIG</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_VOLTAGE</name>
      <value type="dec">1</value>
    </def_parameter>
    <non_rtl/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_1us</comm_type>
    </signal>
    <signal>
      <name>voltage_input</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_0</name>
    </core>
    <interface>
      <name>no_name</name>
      <library_name>apb</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">CAPACITY</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>aioifm</name>
    <hdl_name>ERVP_AIOIF</hdl_name>
    <def_parameter>
      <name>NUM_AIOIF</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">8</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system_external</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_gpio</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_gpio</comm_type>
    </signal>
    <signal>
      <name>aioif_type</name>
      <width type="text">`BW_AIOIF_TYPE</width>
      <port>input</port>
      <comm_type>aioif_type_list</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_1</name>
    </core>
    <interface>
      <name>spi</name>
      <library_name>spi</library_name>
      <role>receiver</role>
      <comm_type>spi</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>uart</name>
      <library_name>uart</library_name>
      <role>receiver</role>
      <comm_type>uart</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>i2c</name>
      <library_name>i2c</library_name>
      <role>receiver</role>
      <comm_type>i2c</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>gpio</name>
      <library_name>gpio_mmio</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <array type="dec">2</array>
      <role>receiver</role>
      <comm_type>gpio_mmio</comm_type>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>aioif</name>
      <library_name>aioif</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>apb_bus</name>
    <hdl_name>ERVP_APB_BUS</hdl_name>
    <def_parameter>
      <name>NUM_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>SEL_UPPER_INDEX</name>
      <value type="dec">31</value>
    </def_parameter>
    <def_parameter>
      <name>BW_SEL_INDEX</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_2</name>
    </core>
    <interface>
      <name>no_name</name>
      <library_name>apb</library_name>
      <role>receiver</role>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>master</name>
      <library_name>apb</library_name>
      <role>sender</role>
      <array type="text">NUM_DATA</array>
      <parameter>
        <id>num_data</id>
        <value type="text">NUM_DATA</value>
      </parameter>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>apb_dummy_slave</name>
    <hdl_name>ERVP_APB_DUMMY_SLAVE</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>READY</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>ERROR</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>special</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_3</name>
    </core>
    <interface>
      <name>no_name</name>
      <hdl_prefix/>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>clock_gate</name>
    <hdl_name>ERVP_CLOCK_GATE</hdl_name>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>enable</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>gclk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_4</name>
    </core>
  </dec_ip>
  <dec_ip>
    <name>clock_pll_template</name>
    <hdl_name>CLOCK_PLL</hdl_name>
    <imp_dependent/>
    <signal>
      <name>external_clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>external_clk_pair</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>external_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
  </dec_ip>
  <dec_ip>
    <name>common_peri_group</name>
    <hdl_name>ERVP_COMMON_PERI_GROUP</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_LOCK</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_AUTO_ID</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_GLOBAL_TAG</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>lock_status_list</name>
      <width type="text">NUM_LOCK</width>
      <port>output</port>
      <comm_type>lock_status_list</comm_type>
    </signal>
    <signal>
      <name>real_clock</name>
      <width type="dec">64</width>
      <port>input</port>
      <comm_type>real_clock</comm_type>
    </signal>
    <signal>
      <name>global_tag_list</name>
      <width type="text">NUM_GLOBAL_TAG</width>
      <port>output</port>
      <comm_type>global_tag_list</comm_type>
    </signal>
    <signal>
      <name>system_tick_config</name>
      <width type="dec">11</width>
      <port>output</port>
      <comm_type>system_tick_config</comm_type>
    </signal>
    <signal>
      <name>core_tick_config</name>
      <width type="dec">11</width>
      <port>output</port>
      <comm_type>core_tick_config</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_5</name>
    </core>
    <interface>
      <name>no_name</name>
      <library_name>apb</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">2**16</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>core_peri_group</name>
    <hdl_name>ERVP_CORE_PERI_GROUP</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>PROCESS_ID</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_LOCK</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_GLOBAL_TAG</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_local_access</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_timer</comm_type>
    </signal>
    <signal>
      <name>delay_notice</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>delay_notice_group</comm_type>
    </signal>
    <signal>
      <name>plic_interrupt</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>plic_interrupts</comm_type>
    </signal>
    <signal>
      <name>lock_status_list</name>
      <width type="text">NUM_LOCK</width>
      <port>input</port>
      <comm_type>lock_status_list</comm_type>
    </signal>
    <signal>
      <name>global_tag_list</name>
      <width type="text">NUM_GLOBAL_TAG</width>
      <port>input</port>
      <comm_type>global_tag_list</comm_type>
    </signal>
    <signal>
      <name>core_interrupt_vector</name>
      <width type="dec">32</width>
      <port>output</port>
      <comm_type>core_interrupt_vector_#</comm_type>
    </signal>
    <signal>
      <name>allows_holds</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>local_allows_holds_#</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_6</name>
    </core>
    <interface>
      <name>no_name</name>
      <hdl_prefix/>
      <library_name>apb</library_name>
      <role>receiver</role>
      <memorymap>
        <size type="text">2**15</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>tcu</name>
      <library_name>apb</library_name>
      <role>sender</role>
      <comm_type>tcu_control_#</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>florian</name>
      <library_name>apb</library_name>
      <role>sender</role>
      <comm_type>florian_#</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>dca_matrix_conv2d_mmiox_mlsu</name>
    <hdl_name>DCA_MATRIX_CONV2D_MMIOX_MLSU</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>MA_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MB_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MC_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>INPUT_MATRIX_SIZE</name>
      <value type="dec">14</value>
    </def_parameter>
    <def_parameter>
      <name>KERNEL_MATRIX_SIZE</name>
      <value type="dec">7</value>
    </def_parameter>
    <def_parameter>
      <name>OUTPUT_MATRIX_SIZE</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>TENSOR_PARA</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>BW_CONFIG</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_STATUS</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_LOG</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_INST</name>
      <value type="dec">512</value>
    </def_parameter>
    <def_parameter>
      <name>BW_INPUT</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_OUTPUT</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>CONFIG_DEFAULT_VALUE</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>LOG_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INST_FIFO_DEPTH</name>
      <value type="dec">4</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INPUT_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>OUTPUT_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_dca_core</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_7</name>
    </core>
    <interface>
      <name>control</name>
      <library_name>mmiox1</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_config</id>
        <value type="text">BW_CONFIG</value>
      </parameter>
      <parameter>
        <id>bw_status</id>
        <value type="text">BW_STATUS</value>
      </parameter>
      <parameter>
        <id>bw_log</id>
        <value type="text">BW_LOG</value>
      </parameter>
      <parameter>
        <id>bw_inst</id>
        <value type="text">BW_INST</value>
      </parameter>
      <parameter>
        <id>bw_input</id>
        <value type="text">BW_INPUT</value>
      </parameter>
      <parameter>
        <id>bw_output</id>
        <value type="text">BW_OUTPUT</value>
      </parameter>
      <parameter>
        <id>config_default_value</id>
        <value type="text">CONFIG_DEFAULT_VALUE</value>
      </parameter>
      <parameter>
        <id>log_fifo_depth</id>
        <value type="text">LOG_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>inst_fifo_depth</id>
        <value type="text">INST_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>input_fifo_depth</id>
        <value type="text">INPUT_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>output_fifo_depth</id>
        <value type="text">OUTPUT_FIFO_DEPTH</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>mi</name>
      <library_name>mlsi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_axi_data</id>
        <value type="text">MA_BW_DATA</value>
      </parameter>
      <parameter>
        <id>lsu_para</id>
        <value type="text">MAKE_LSU_READ_ONLY(0)</value>
      </parameter>
      <parameter>
        <id>bw_tensor_scalar</id>
        <value type="text">TENSOR_PARA</value>
      </parameter>
      <parameter>
        <id>matrix_num_col</id>
        <value type="text">INPUT_MATRIX_SIZE</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>mk</name>
      <library_name>mlsi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_axi_data</id>
        <value type="text">MB_BW_DATA</value>
      </parameter>
      <parameter>
        <id>lsu_para</id>
        <value type="text">MAKE_LSU_READ_ONLY(0)</value>
      </parameter>
      <parameter>
        <id>bw_tensor_scalar</id>
        <value type="text">TENSOR_PARA</value>
      </parameter>
      <parameter>
        <id>matrix_num_col</id>
        <value type="text">KERNEL_MATRIX_SIZE</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>mo</name>
      <library_name>mlsi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_axi_data</id>
        <value type="text">MC_BW_DATA</value>
      </parameter>
      <parameter>
        <id>lsu_para</id>
        <value type="text">MAKE_LSU_WRITE_ONLY(0)</value>
      </parameter>
      <parameter>
        <id>bw_tensor_scalar</id>
        <value type="text">TENSOR_PARA</value>
      </parameter>
      <parameter>
        <id>matrix_num_col</id>
        <value type="text">OUTPUT_MATRIX_SIZE</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>dca_matrix_mac</name>
    <hdl_name>DCA_MATRIX_MAC</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>MA_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MA_HAS_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>MA_BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>MB_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MB_HAS_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>MB_BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>MC_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MC_HAS_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>MC_BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>CONTROL_MEMORYMAP</name>
      <value type="hex">0x1000</value>
    </def_parameter>
    <def_parameter>
      <name>CONTROL_BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>MATRIX_SIZE_PARA</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>TENSOR_PARA</name>
      <value type="dec">0</value>
    </def_parameter>
    <signal>
      <name>clk_core</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_dca_core</comm_type>
    </signal>
    <signal>
      <name>rstnn_core</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_mmio</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn_mmio</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>rstnn_noc</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_core</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk_core</sync>
      <init>rstnn_core</init>
      <name>autoname_8</name>
    </core>
    <interface>
      <name>control</name>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">CONTROL_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">CONTROL_BW_DATA</value>
      </parameter>
      <sync>clk_mmio</sync>
      <init>rstnn_mmio</init>
    </interface>
    <interface>
      <name>ma</name>
      <library_name>xmi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">MA_BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">MA_HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">MA_BW_BURDEN</value>
      </parameter>
      <sync>clk_core</sync>
      <init>rstnn_core</init>
    </interface>
    <interface>
      <name>mb</name>
      <library_name>xmi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">MB_BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">MB_HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">MB_BW_BURDEN</value>
      </parameter>
      <sync>clk_core</sync>
      <init>rstnn_core</init>
    </interface>
    <interface>
      <name>mc</name>
      <library_name>xmi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">MC_BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">MC_HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">MC_BW_BURDEN</value>
      </parameter>
      <sync>clk_core</sync>
      <init>rstnn_core</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>dca_matrix_mac_mmiox</name>
    <hdl_name>DCA_MATRIX_MAC_MMIOX</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>MA_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MA_HAS_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>MA_BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>MB_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MB_HAS_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>MB_BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>MC_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MC_HAS_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>MC_BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>MATRIX_SIZE_PARA</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>TENSOR_PARA</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>BW_CONFIG</name>
      <value type="dec">1</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_STATUS</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_LOG</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_INST</name>
      <value type="dec">512</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_INPUT</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_OUTPUT</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>CONFIG_DEFAULT_VALUE</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>LOG_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INST_FIFO_DEPTH</name>
      <value type="dec">4</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INPUT_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>OUTPUT_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_dca_core</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_9</name>
    </core>
    <interface>
      <name>control</name>
      <library_name>mmiox1</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_config</id>
        <value type="text">BW_CONFIG</value>
      </parameter>
      <parameter>
        <id>bw_status</id>
        <value type="text">BW_STATUS</value>
      </parameter>
      <parameter>
        <id>bw_log</id>
        <value type="text">BW_LOG</value>
      </parameter>
      <parameter>
        <id>bw_inst</id>
        <value type="text">BW_INST</value>
      </parameter>
      <parameter>
        <id>bw_input</id>
        <value type="text">BW_INPUT</value>
      </parameter>
      <parameter>
        <id>bw_output</id>
        <value type="text">BW_OUTPUT</value>
      </parameter>
      <parameter>
        <id>config_default_value</id>
        <value type="text">CONFIG_DEFAULT_VALUE</value>
      </parameter>
      <parameter>
        <id>log_fifo_depth</id>
        <value type="text">LOG_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>inst_fifo_depth</id>
        <value type="text">INST_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>input_fifo_depth</id>
        <value type="text">INPUT_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>output_fifo_depth</id>
        <value type="text">OUTPUT_FIFO_DEPTH</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>ma</name>
      <library_name>xmi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">MA_BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">MA_HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">MA_BW_BURDEN</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>mb</name>
      <library_name>xmi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">MB_BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">MB_HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">MB_BW_BURDEN</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>mc</name>
      <library_name>xmi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">MC_BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">MC_HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">MC_BW_BURDEN</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>dca_matrix_mac_mmiox_mlsu</name>
    <hdl_name>DCA_MATRIX_MAC_MMIOX_MLSU</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>MA_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MB_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MC_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MATRIX_SIZE_PARA</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>TENSOR_PARA</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>BW_CONFIG</name>
      <value type="dec">1</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_STATUS</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_LOG</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_INST</name>
      <value type="dec">512</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_INPUT</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_OUTPUT</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>CONFIG_DEFAULT_VALUE</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>LOG_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INST_FIFO_DEPTH</name>
      <value type="dec">4</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INPUT_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>OUTPUT_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>LSU_PARA</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_dca_core</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_10</name>
    </core>
    <interface>
      <name>control</name>
      <library_name>mmiox1</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_config</id>
        <value type="text">BW_CONFIG</value>
      </parameter>
      <parameter>
        <id>bw_status</id>
        <value type="text">BW_STATUS</value>
      </parameter>
      <parameter>
        <id>bw_log</id>
        <value type="text">BW_LOG</value>
      </parameter>
      <parameter>
        <id>bw_inst</id>
        <value type="text">BW_INST</value>
      </parameter>
      <parameter>
        <id>bw_input</id>
        <value type="text">BW_INPUT</value>
      </parameter>
      <parameter>
        <id>bw_output</id>
        <value type="text">BW_OUTPUT</value>
      </parameter>
      <parameter>
        <id>config_default_value</id>
        <value type="text">CONFIG_DEFAULT_VALUE</value>
      </parameter>
      <parameter>
        <id>log_fifo_depth</id>
        <value type="text">LOG_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>inst_fifo_depth</id>
        <value type="text">INST_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>input_fifo_depth</id>
        <value type="text">INPUT_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>output_fifo_depth</id>
        <value type="text">OUTPUT_FIFO_DEPTH</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>ma</name>
      <library_name>mlsi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_axi_data</id>
        <value type="text">MA_BW_DATA</value>
      </parameter>
      <parameter>
        <id>lsu_para</id>
        <value type="text">MAKE_LSU_READ_ONLY(LSU_PARA)</value>
      </parameter>
      <parameter>
        <id>bw_tensor_scalar</id>
        <value type="text">TENSOR_PARA</value>
      </parameter>
      <parameter>
        <id>matrix_num_col</id>
        <value type="text">MATRIX_SIZE_PARA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>mb</name>
      <library_name>mlsi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_axi_data</id>
        <value type="text">MB_BW_DATA</value>
      </parameter>
      <parameter>
        <id>lsu_para</id>
        <value type="text">MAKE_LSU_READ_ONLY(LSU_PARA)</value>
      </parameter>
      <parameter>
        <id>bw_tensor_scalar</id>
        <value type="text">TENSOR_PARA</value>
      </parameter>
      <parameter>
        <id>matrix_num_col</id>
        <value type="text">MATRIX_SIZE_PARA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>mc</name>
      <library_name>mlsi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_axi_data</id>
        <value type="text">MC_BW_DATA</value>
      </parameter>
      <parameter>
        <id>lsu_para</id>
        <value type="text">LSU_PARA</value>
      </parameter>
      <parameter>
        <id>bw_tensor_scalar</id>
        <value type="text">TENSOR_PARA</value>
      </parameter>
      <parameter>
        <id>matrix_num_col</id>
        <value type="text">MATRIX_SIZE_PARA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>dca_member_module_template</name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk_core</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_dca_core</comm_type>
    </signal>
    <signal>
      <name>rstnn_core</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_mmio</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_dca_mmio</comm_type>
    </signal>
    <signal>
      <name>rstnn_mmio</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>rstnn_noc</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_core</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk_core</sync>
      <init>rstnn_core</init>
      <name>autoname_11</name>
    </core>
  </dec_ip>
  <dec_ip>
    <name>dca_mru_mmiox_mlsu</name>
    <hdl_name>DCA_MATRIX_REORDER_UNIT_MMIOX_MLSU</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>MI_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MO_BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>MATRIX_SIZE_PARA</name>
      <value type="dec">16</value>
    </def_parameter>
    <def_parameter>
      <name>TENSOR_PARA</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>BW_CONFIG</name>
      <value type="dec">1</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_STATUS</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_LOG</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_INST</name>
      <value type="dec">352</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_INPUT</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_OUTPUT</name>
      <value type="dec">32</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>CONFIG_DEFAULT_VALUE</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>LOG_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INST_FIFO_DEPTH</name>
      <value type="dec">4</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INPUT_FIFO_DEPTH</name>
      <value type="text">INST_FIFO_DEPTH</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>OUTPUT_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>LSU_PARA</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_dca_core</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_12</name>
    </core>
    <interface>
      <name>control</name>
      <library_name>mmiox1</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_config</id>
        <value type="text">BW_CONFIG</value>
      </parameter>
      <parameter>
        <id>bw_status</id>
        <value type="text">BW_STATUS</value>
      </parameter>
      <parameter>
        <id>bw_log</id>
        <value type="text">BW_LOG</value>
      </parameter>
      <parameter>
        <id>bw_inst</id>
        <value type="text">BW_INST</value>
      </parameter>
      <parameter>
        <id>bw_input</id>
        <value type="text">BW_INPUT</value>
      </parameter>
      <parameter>
        <id>bw_output</id>
        <value type="text">BW_OUTPUT</value>
      </parameter>
      <parameter>
        <id>config_default_value</id>
        <value type="text">CONFIG_DEFAULT_VALUE</value>
      </parameter>
      <parameter>
        <id>log_fifo_depth</id>
        <value type="text">LOG_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>inst_fifo_depth</id>
        <value type="text">INST_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>input_fifo_depth</id>
        <value type="text">INPUT_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>output_fifo_depth</id>
        <value type="text">OUTPUT_FIFO_DEPTH</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>mi</name>
      <library_name>mlsi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_axi_data</id>
        <value type="text">MI_BW_DATA</value>
      </parameter>
      <parameter>
        <id>lsu_para</id>
        <value type="text">MAKE_LSU_READ_ONLY(LSU_PARA)</value>
      </parameter>
      <parameter>
        <id>bw_tensor_scalar</id>
        <value type="text">TENSOR_PARA</value>
      </parameter>
      <parameter>
        <id>matrix_num_col</id>
        <value type="text">MATRIX_SIZE_PARA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>mo</name>
      <library_name>mlsi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_axi_data</id>
        <value type="text">MO_BW_DATA</value>
      </parameter>
      <parameter>
        <id>lsu_para</id>
        <value type="text">MAKE_LSU_WRITE_ONLY(LSU_PARA)</value>
      </parameter>
      <parameter>
        <id>bw_tensor_scalar</id>
        <value type="text">TENSOR_PARA</value>
      </parameter>
      <parameter>
        <id>matrix_num_col</id>
        <value type="text">MATRIX_SIZE_PARA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>dca_top_module_template</name>
    <include_header>munoc_network_include</include_header>
    <signal>
      <name>clk_core</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_dca_core</comm_type>
    </signal>
    <signal>
      <name>rstnn_core</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_mmio</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_dca_mmio</comm_type>
    </signal>
    <signal>
      <name>rstnn_mmio</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>rstnn_noc</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_core</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk_core</sync>
      <init>rstnn_core</init>
      <name>autoname_13</name>
    </core>
  </dec_ip>
  <dec_ip>
    <name>default_slave</name>
    <hdl_name>MUNOC_DEFAULT_SNIM</hdl_name>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>USE_JTAG_INTERFACE</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>USE_SW_INTERFACE</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>NOC_CONTROLLER_BASEADDR</name>
      <value type="dec">0</value>
    </def_parameter>
    <signal>
      <name>clk_network</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_debug</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system_debug</comm_type>
    </signal>
    <signal>
      <name>rstnn_debug</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>not_used</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_network</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <reset_property>
      <id>rstnn_debug</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk_debug</sync>
      <init>rstnn_debug</init>
      <name>autoname_14</name>
    </core>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>receiver</role>
      <hdl_prefix/>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x1000</size>
      </memorymap>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
    </interface>
    <interface>
      <name>debug</name>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>noc_debug</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk_debug</sync>
      <init>rstnn_debug</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>dma</name>
    <hdl_name>ERVP_DMA</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_APB_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk_axi</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn_axi</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_apb</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn_apb</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_1us</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_axi</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <reset_property>
      <id>rstnn_apb</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
      <name>autoname_15</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_AXI_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
    </interface>
    <interface>
      <name>control</name>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x1000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_APB_DATA</value>
      </parameter>
      <sync>clk_apb</sync>
      <init>rstnn_apb</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>dma_twoport</name>
    <hdl_name>ERVP_DMA_TWOPORT</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_APB_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk_axi</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn_axi</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_apb</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn_apb</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_1us</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_axi</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <reset_property>
      <id>rstnn_apb</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
      <name>autoname_16</name>
    </core>
    <interface>
      <name>read</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_AXI_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
    </interface>
    <interface>
      <name>write</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_AXI_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
    </interface>
    <interface>
      <name>control</name>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x1000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_APB_DATA</value>
      </parameter>
      <sync>clk_apb</sync>
      <init>rstnn_apb</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>edge_video_system</name>
    <hdl_name>EDGE_VIDEO_SYSTEM</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>global_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>rstnn_noc</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_video</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_1us</comm_type>
    </signal>
    <signal>
      <name>clk_apb</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>clk_vdma</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>clk_vimif</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_noc</comm_type>
    </signal>
    <signal>
      <name>clk_vomif</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_noc</comm_type>
    </signal>
    <signal>
      <name>clk_25M</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_25M</comm_type>
    </signal>
    <signal>
      <name>clk_50M</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_50M</comm_type>
    </signal>
    <signal>
      <name>clk_150M</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_150M</comm_type>
    </signal>
    <signal>
      <name>clk_200M</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_200M</comm_type>
    </signal>
    <signal>
      <name>clk_300M</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_300M</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_noc</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <reset_property>
      <id>rstnn_video</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <interface>
      <name>vdma</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_vdma</sync>
      <init>rstnn_noc</init>
    </interface>
    <interface>
      <name>vdma_ctrl</name>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x10000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk_vdma</sync>
      <init>rstnn_noc</init>
    </interface>
    <interface>
      <name>vim</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_vimif</sync>
      <init>rstnn_noc</init>
    </interface>
    <interface>
      <name>vom</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">128</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_vomif</sync>
      <init>rstnn_noc</init>
    </interface>
    <interface>
      <name>video_ctrl</name>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x20000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk_apb</sync>
      <init>rstnn_noc</init>
    </interface>
    <interface>
      <name>cis</name>
      <library_name>i2c</library_name>
      <role>receiver</role>
      <comm_type>i2c</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>hdmi</name>
      <library_name>i2c</library_name>
      <role>receiver</role>
      <comm_type>i2c</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <included_port>video_module</included_port>
  </dec_ip>
  <dec_ip>
    <name>external_peri_group</name>
    <hdl_name>ERVP_EXTERNAL_PERI_GROUP</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_UART</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_SPI</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_I2C</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_GPIO</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_AIOIF</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system_external</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_1us</comm_type>
    </signal>
    <signal>
      <name>tick_gpio</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>tick_gpio</comm_type>
    </signal>
    <signal>
      <name>uart_interrupts</name>
      <width type="dec">32</width>
      <port>output</port>
      <comm_type>uart_interrupts</comm_type>
    </signal>
    <signal>
      <name>spi_interrupt</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>spi_interrupts</comm_type>
    </signal>
    <signal>
      <name>i2c_interrupts</name>
      <width type="dec">32</width>
      <port>output</port>
      <comm_type>i2c_interrupts</comm_type>
    </signal>
    <signal>
      <name>gpio_interrupts</name>
      <width type="dec">32</width>
      <port>output</port>
      <comm_type>gpio_interrupts</comm_type>
    </signal>
    <signal>
      <name>wifi_interrupt</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>wifi_interrupts</comm_type>
    </signal>
    <signal>
      <name>spi_common_sclk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>spi_common_sdq0</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>aioif_type</name>
      <width type="text">`BW_AIOIF_TYPE</width>
      <port>output</port>
      <array type="text">NUM_AIOIF</array>
      <comm_type>aioif_type_list</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_17</name>
    </core>
    <interface>
      <name>no_name</name>
      <hdl_prefix/>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">2**16</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>uart</name>
      <library_name>uart</library_name>
      <role>sender</role>
      <comm_type>uart</comm_type>
      <array type="text">NUM_UART</array>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>spi</name>
      <library_name>spi</library_name>
      <role>sender</role>
      <comm_type>spi</comm_type>
      <array type="text">NUM_SPI</array>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>i2c</name>
      <library_name>i2c</library_name>
      <role>sender</role>
      <comm_type>i2c</comm_type>
      <array type="text">NUM_I2C</array>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>olede</name>
      <library_name>olede</library_name>
      <role>sender</role>
      <hdl_prefix>oled_</hdl_prefix>
      <comm_type>not_used</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>wifie</name>
      <library_name>wifie</library_name>
      <role>sender</role>
      <hdl_prefix>wifi_</hdl_prefix>
      <comm_type>not_used</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>gpio</name>
      <library_name>gpio_mmio</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <role>sender</role>
      <array type="text">NUM_GPIO</array>
      <comm_type>gpio_mmio</comm_type>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>fast_dram</name>
    <hdl_name>ERVP_FAST_DRAM</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">128</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">16</value>
    </def_parameter>
    <imp_dependent/>
    <signal>
      <name>clk_ref</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_dram_ref</comm_type>
    </signal>
    <signal>
      <name>clk_sys</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_dram_sys</comm_type>
    </signal>
    <signal>
      <name>rstnn_sys</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>clk_dram_if</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>clk_dram_if</comm_type>
    </signal>
    <signal>
      <name>rstnn_dram_if</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>initialized</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>init</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_dram_if</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk_sys</sync>
      <init>rstnn_sys</init>
      <name>autoname_18</name>
    </core>
    <interface>
      <name>no_name</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:data_c</comm_type>
      <memorymap>
        <size type="hex">0x40000000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </interface>
    <included_port>fast_dram_cell</included_port>
  </dec_ip>
  <dec_ip>
    <name>florian</name>
    <hdl_name>ERVP_FLORIAN</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>SUPPORT_DOUBLE</name>
      <value type="dec">0</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_local_access</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_19</name>
    </core>
    <interface>
      <name>control</name>
      <library_name>apb</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>florian_#</comm_type>
      <memorymap>
        <size type="hex">0x1000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>gpio</name>
    <hdl_name>ERVP_GPIO</hdl_name>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_GPIO</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_gpio</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_gpio</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <interface>
      <name>mmio</name>
      <hdl_prefix/>
      <library_name>gpio_mmio</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <role>receiver</role>
      <comm_type>gpio_mmio</comm_type>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>gpio</name>
      <library_name>tristate_oe</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_GPIO</value>
      </parameter>
      <role>sender</role>
      <comm_type>special</comm_type>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>i2s_master</name>
    <hdl_name>ERVP_I2S_MASTER</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_i2s</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>i2s_tx_mclk</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>
    <signal>
      <name>i2s_tx_lrck</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>
    <signal>
      <name>i2s_tx_sclk</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>
    <signal>
      <name>i2s_tx_dout</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>
    <signal>
      <name>i2s_rx_mclk</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>
    <signal>
      <name>i2s_rx_lrck</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>
    <signal>
      <name>i2s_rx_sclk</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>
    <signal>
      <name>i2s_rx_din</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external</comm_type>
    </signal>
    <signal>
      <name>rx_interrupt</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>i2s_interrupts</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_20</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>apb</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x100</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>inter_router_fifo</name>
    <hdl_name>MUNOC_INTER_ROUTER_FIFO</hdl_name>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <interface>
      <name>ni_slave</name>
      <library_name>ni</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>ni_master</name>
      <library_name>ni</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>special</comm_type>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>inter_router_fifo_asynch</name>
    <hdl_name>MUNOC_INTER_ROUTER_FIFO_ASYNCH</hdl_name>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <signal>
      <name>clk_rch</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_sch</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <interface>
      <name>ni_slave</name>
      <library_name>ni</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_rch</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>ni_master</name>
      <library_name>ni</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>special</comm_type>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_sch</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>jpeg_encoder</name>
    <hdl_name>ERVP_JPEG_ENCODER</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">64</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_jpeg</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_axi</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn_axi</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>rstnn_noc</comm_type>
    </signal>
    <signal>
      <name>clk_ahb</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn_ahb</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>rstnn_noc</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_21</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
    </interface>
    <interface>
      <name>slave</name>
      <library_name>ahbs</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x1000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk_ahb</sync>
      <init>rstnn_ahb</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>jpegls_encoder</name>
    <hdl_name>ERVP_JPEGLS_ENCODER</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_jpegls</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_axi</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn_axi</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>rstnn_noc</comm_type>
    </signal>
    <signal>
      <name>clk_apb</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn_apb</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>rstnn_noc</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_22</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
    </interface>
    <interface>
      <name>slave</name>
      <library_name>apb</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x1000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk_apb</sync>
      <init>rstnn_apb</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>led_checker</name>
    <hdl_name>ERVP_LED_CHECKER</hdl_name>
    <def_parameter>
      <name>NUM_LED</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system_external</comm_type>
    </signal>
    <signal>
      <name>tick_62d5ms</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_62d5ms</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>app_finished</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>app_finished</comm_type>
    </signal>
    <signal>
      <name>led</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>external</comm_type>
      <array type="text">NUM_LED</array>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
  </dec_ip>
  <dec_ip>
    <name>matrix_lsu</name>
    <hdl_name>ERVP_MATRIX_LSU</hdl_name>
    <def_parameter>
      <name>BW_AXI_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>LSU_PARA</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>BW_TENSOR_SCALAR</name>
      <value type="dec">33</value>
    </def_parameter>
    <def_parameter>
      <name>MATRIX_NUM_COL</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_23</name>
    </core>
    <interface>
      <name>ip_part</name>
      <library_name>mlsi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <parameter>
        <id>bw_axi_data</id>
        <value type="text">BW_AXI_DATA</value>
      </parameter>
      <parameter>
        <id>lsu_para</id>
        <value type="text">LSU_PARA</value>
      </parameter>
      <parameter>
        <id>bw_tensor_scalar</id>
        <value type="text">BW_TENSOR_SCALAR</value>
      </parameter>
      <parameter>
        <id>matrix_num_col</id>
        <value type="text">MATRIX_NUM_COL</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>noc_part</name>
      <library_name>xmi</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>special</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_AXI_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_AXI_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="dec">1</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>member_mmio</name>
    <hdl_name>MEMBER_MMIO</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_gpio</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_gpio</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_24</name>
    </core>
    <interface>
      <name>no_name</name>
      <hdl_prefix/>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x400</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>mmiox1_interface</name>
    <hdl_name>ERVP_MMIOX1_INTERFACE</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_APB_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_CONFIG</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_STATUS</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_LOG</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_INST</name>
      <value type="dec">64</value>
    </def_parameter>
    <def_parameter>
      <name>BW_INPUT</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_OUTPUT</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>CONFIG_DEFAULT_VALUE</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>LOG_FIFO_DEPTH</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>INST_FIFO_DEPTH</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>INPUT_FIFO_DEPTH</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>OUTPUT_FIFO_DEPTH</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk_mmio</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn_mmio</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>interrupt_list</name>
      <width type="dec">32</width>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_acc</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_acc</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn_mmio</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk_mmio</sync>
      <init>rstnn_mmio</init>
      <name>autoname_25</name>
    </core>
    <interface>
      <name>mmio</name>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <memorymap>
        <size type="hex">0x1000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_APB_DATA</value>
      </parameter>
      <sync>clk_mmio</sync>
      <init>rstnn_mmio</init>
    </interface>
    <interface>
      <name>mmiox</name>
      <library_name>mmiox1</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>special</comm_type>
      <parameter>
        <id>bw_config</id>
        <value type="text">BW_CONFIG</value>
      </parameter>
      <parameter>
        <id>bw_status</id>
        <value type="text">BW_STATUS</value>
      </parameter>
      <parameter>
        <id>bw_log</id>
        <value type="text">BW_LOG</value>
      </parameter>
      <parameter>
        <id>bw_inst</id>
        <value type="text">BW_INST</value>
      </parameter>
      <parameter>
        <id>bw_input</id>
        <value type="text">BW_INPUT</value>
      </parameter>
      <parameter>
        <id>bw_output</id>
        <value type="text">BW_OUTPUT</value>
      </parameter>
      <parameter>
        <id>config_default_value</id>
        <value type="text">CONFIG_DEFAULT_VALUE</value>
      </parameter>
      <parameter>
        <id>log_fifo_depth</id>
        <value type="text">LOG_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>inst_fifo_depth</id>
        <value type="text">INST_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>input_fifo_depth</id>
        <value type="text">INPUT_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>output_fifo_depth</id>
        <value type="text">OUTPUT_FIFO_DEPTH</value>
      </parameter>
      <sync>clk_acc</sync>
      <init>rstnn_acc</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>mni_ahbm_asynch</name>
    <hdl_name>MUNOC_AHB_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_master</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_master</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>not_used</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_network</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstnn_master</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
      <name>autoname_26</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>ahbm</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk_master</sync>
      <init>rstnn_master</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>mni_ahbm_synch</name>
    <hdl_name>MUNOC_AHB_MASTER_NETWORK_INTERFACE_MODULE</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_27</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>ahbm</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk</sync>
      <init>rstnn</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>mni_axi4_asynch</name>
    <hdl_name>MUNOC_AXI4_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_MASTER_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>LOCAL_ENABLE</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>LOCAL_UPPER_ADDR</name>
      <value type="dec">0</value>
    </def_parameter>
    <signal>
      <name>clk_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_master</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_master</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <signal>
      <name>local_allows_holds</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <reset_property>
      <id>rstnn_network</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstnn_master</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
      <name>autoname_28</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi4</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk_master</sync>
      <init>rstnn_master</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_MASTER_TID</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>local</name>
      <library_name>apb</library_name>
      <role>sender</role>
      <comm_type>not_used</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>mni_axi4_synch</name>
    <hdl_name>MUNOC_AXI4_MASTER_NETWORK_INTERFACE_MODULE</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_MASTER_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>LOCAL_ENABLE</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>LOCAL_UPPER_ADDR</name>
      <value type="dec">0</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <signal>
      <name>local_allows_holds</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_29</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi4</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk</sync>
      <init>rstnn</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_MASTER_TID</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>local</name>
      <library_name>apb</library_name>
      <role>sender</role>
      <comm_type>not_used</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>mni_axi4l_asynch</name>
    <hdl_name>MUNOC_AXI4L_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_master</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_master</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_network</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstnn_master</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
      <name>autoname_30</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi4l</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk_master</sync>
      <init>rstnn_master</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>mni_axi4l_synch</name>
    <hdl_name>MUNOC_AXI4L_MASTER_NETWORK_INTERFACE_MODULE</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_31</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi4l</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk</sync>
      <init>rstnn</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>mni_axi_asynch</name>
    <hdl_name>MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_MASTER_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>CHECK_WID</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>LOCAL_ENABLE</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>LOCAL_UPPER_ADDR</name>
      <value type="dec">0</value>
    </def_parameter>
    <signal>
      <name>clk_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_master</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_master</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <signal>
      <name>local_allows_holds</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <reset_property>
      <id>rstnn_network</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstnn_master</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
      <name>autoname_32</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk_master</sync>
      <init>rstnn_master</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_MASTER_TID</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>local</name>
      <library_name>apb</library_name>
      <role>sender</role>
      <comm_type>not_used</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>mni_axi_synch</name>
    <hdl_name>MUNOC_AXI_MASTER_NETWORK_INTERFACE_MODULE</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_MASTER_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>CHECK_WID</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>LOCAL_ENABLE</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>LOCAL_UPPER_ADDR</name>
      <value type="dec">0</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <signal>
      <name>local_allows_holds</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_33</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk</sync>
      <init>rstnn</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_MASTER_TID</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>local</name>
      <library_name>apb</library_name>
      <role>sender</role>
      <comm_type>not_used</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>mni_moi_asynch</name>
    <hdl_name>MUNOC_MOI_MASTER_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>HAS_BURDEN</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_master</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_master</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_network</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstnn_master</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
      <name>autoname_34</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>moi</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk_master</sync>
      <init>rstnn_master</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">BW_BURDEN</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>mni_moi_synch</name>
    <hdl_name>MUNOC_MOI_MASTER_NETWORK_INTERFACE_MODULE</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>HAS_BURDEN</name>
      <value type="dec">4</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_35</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>moi</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk</sync>
      <init>rstnn</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">BW_BURDEN</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>platform_controller</name>
    <hdl_name>ERVP_PLATFORM_CONTROLLER</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_RESET</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_AUTO_RESET</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_EXTERNAL</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_CORE</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>external_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external_rstnn</comm_type>
    </signal>
    <signal>
      <name>global_rstnn</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>global_rstpp</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>global_rstpp</comm_type>
    </signal>
    <signal>
      <name>rstnn_seqeunce</name>
      <width type="text">NUM_RESET</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstpp_seqeunce</name>
      <width type="text">NUM_RESET</width>
      <port>output</port>
    </signal>
    <signal>
      <name>boot_mode</name>
      <width type="text">`BW_BOOT_MODE</width>
      <port>input</port>
      <comm_type>boot_mode</comm_type>
    </signal>
    <signal>
      <name>jtag_select</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>jtag_select</comm_type>
    </signal>
    <signal>
      <name>initialized</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>init</comm_type>
    </signal>
    <signal>
      <name>app_finished</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>app_finished</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>external_rstnn</init>
      <name>autoname_36</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>ahbm</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>no_name</name>
      <library_name>apb</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">2**18</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>pjtag</name>
      <library_name>jtag</library_name>
      <role>receiver</role>
      <comm_type>external</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>noc_debug</name>
      <library_name>apb</library_name>
      <role>sender</role>
      <comm_type>noc_debug</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>pc</name>
      <library_name>pc</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>pc</comm_type>
      <sync>None</sync>
      <init>None</init>
      <array type="text">NUM_CORE</array>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>plic</name>
    <hdl_name>FRVP_PLIC</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_UART</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_SPI</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_I2C</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_GPIO</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_local_access</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>uart_interrupts</name>
      <width type="dec">32</width>
      <port>input</port>
      <comm_type>uart_interrupts</comm_type>
    </signal>
    <signal>
      <name>spi_interrupt</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>spi_interrupts</comm_type>
    </signal>
    <signal>
      <name>i2s_interrupt</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>i2s_interrupts</comm_type>
    </signal>
    <signal>
      <name>i2c_interrupts</name>
      <width type="dec">32</width>
      <port>input</port>
      <comm_type>i2c_interrupts</comm_type>
    </signal>
    <signal>
      <name>gpio_interrupts</name>
      <width type="dec">32</width>
      <port>input</port>
      <comm_type>gpio_interrupts</comm_type>
    </signal>
    <signal>
      <name>wifi_interrupt</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>wifi_interrupts</comm_type>
    </signal>
    <signal>
      <name>hbc1_interrupt</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>hbc1_rx_interrupts</comm_type>
    </signal>
    <signal>
      <name>user_interrupts</name>
      <width type="dec">32</width>
      <port>input</port>
    </signal>
    <signal>
      <name>plic_interrupt</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>plic_interrupts</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_37</name>
    </core>
    <interface>
      <name>no_name</name>
      <hdl_prefix/>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">2**27</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>prvp_c2c_master</name>
    <hdl_name>PRVP_C2C_MASTER</hdl_name>
    <def_parameter>
      <name>NUM_MASTER</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_APB_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BUFFER_DEPTH</name>
      <value type="dec">10</value>
    </def_parameter>
    <signal>
      <name>clk_apb</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn_apb</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>c2cm_clk</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>
    <signal>
      <name>c2cm_csn</name>
      <width type="text">NUM_MASTER</width>
      <port>output</port>
      <comm_type>external</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_apb</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <interface>
      <name>control</name>
      <library_name>apb</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x20000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_APB_DATA</value>
      </parameter>
      <sync>clk_apb</sync>
      <init>rstnn_apb</init>
    </interface>
    <interface>
      <name>c2cm_dq</name>
      <library_name>tristate_od</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="dec">4</value>
      </parameter>
      <role>sender</role>
      <comm_type>external</comm_type>
      <sync>clk_apb</sync>
      <init>rstnn_apb</init>
      <tristate_info>
        <id/>
        <library_name>tristate_od</library_name>
        <parameter>
          <id>bw_data</id>
          <value type="dec">4</value>
        </parameter>
      </tristate_info>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>prvp_c2c_slave00</name>
    <hdl_name>PRVP_C2C_SLAVE00</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk_axi</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn_axi</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>c2cs00_clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external</comm_type>
    </signal>
    <signal>
      <name>c2cs00_csn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_axi</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
      <name>autoname_38</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi4</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_AXI_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
    </interface>
    <interface>
      <name>c2cs00_dq</name>
      <library_name>tristate_od</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="dec">4</value>
      </parameter>
      <role>sender</role>
      <comm_type>external</comm_type>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
      <tristate_info>
        <id/>
        <library_name>tristate_od</library_name>
        <parameter>
          <id>bw_data</id>
          <value type="dec">4</value>
        </parameter>
      </tristate_info>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>prvp_c2c_slave01</name>
    <hdl_name>PRVP_C2C_SLAVE01</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk_axi</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn_axi</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>c2cs01_clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external</comm_type>
    </signal>
    <signal>
      <name>c2cs01_csn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_axi</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
      <name>autoname_39</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi4</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_AXI_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
    </interface>
    <interface>
      <name>c2cs01_dq</name>
      <library_name>tristate_od</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="dec">4</value>
      </parameter>
      <role>sender</role>
      <comm_type>external</comm_type>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
      <tristate_info>
        <id/>
        <library_name>tristate_od</library_name>
        <parameter>
          <id>bw_data</id>
          <value type="dec">4</value>
        </parameter>
      </tristate_info>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>real_clock</name>
    <hdl_name>ERVP_REAL_CLOCK</hdl_name>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_1us</comm_type>
    </signal>
    <signal>
      <name>real_clock</name>
      <width type="dec">64</width>
      <port>output</port>
      <comm_type>real_clock</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_40</name>
    </core>
  </dec_ip>
  <dec_ip>
    <name>rom_axi_template</name>
    <hdl_name/>
    <def_parameter>
      <name>CAPACITY</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
    </def_parameter>
    <non_rtl/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_41</name>
    </core>
    <interface>
      <name>no_name</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">CAPACITY</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>router</name>
    <hdl_name>MUNOC_NETWORK_DUAL_ROUTER</hdl_name>
    <def_parameter>
      <name>ROUTER_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_MASTER</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_SLAVE</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_42</name>
    </core>
    <interface>
      <name>ni_slave</name>
      <library_name>ni</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
      <array type="text">NUM_MASTER</array>
    </interface>
    <interface>
      <name>ni_master</name>
      <library_name>ni</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
      <array type="text">NUM_SLAVE</array>
    </interface>
  </dec_ip>
  <dec_ip>
    <type>cpu_sub</type>
    <name>rvc_orca_plus_sub</name>
    <hdl_name>RVC_ORCA_PLUS</hdl_name>
    <def_parameter>
      <name>RESET_VECTOR</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>ENABLE_EXCEPTIONS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>ENABLE_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>#</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>interrupt_vector</name>
      <width type="text">NUM_INTERRUPTS</width>
      <port>input</port>
      <comm_type>core_interrupt_vector_#</comm_type>
    </signal>
    <signal>
      <name>interrupt_out</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>core_interrupt_group</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>4</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_43</name>
    </core>
    <interface>
      <name>inst</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:inst</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>data_c</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>data_uc</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:data_uc</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>pc</name>
      <library_name>pc</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>pc</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <type>cpu_sub</type>
    <name>rvc_orca_sub</name>
    <hdl_name>RVC_ORCA</hdl_name>
    <def_parameter>
      <name>RESET_VECTOR</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>ENABLE_EXCEPTIONS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>ENABLE_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>#</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>interrupt_vector</name>
      <width type="text">NUM_INTERRUPTS</width>
      <port>input</port>
      <comm_type>core_interrupt_vector_#</comm_type>
    </signal>
    <signal>
      <name>interrupt_out</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>core_interrupt_group</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>4</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_44</name>
    </core>
    <interface>
      <name>inst</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:inst</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>data</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>pc</name>
      <library_name>pc</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>pc</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <type>cpu_sub</type>
    <name>rvc_rocket_big_sub</name>
    <hdl_name>RVC_ROCKET_BIG</hdl_name>
    <def_parameter user_editable="False">
      <name>ENABLE_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>NUM_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>#</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>interrupt_vector</name>
      <width type="text">NUM_INTERRUPTS</width>
      <port>input</port>
      <comm_type>core_interrupt_vector_#</comm_type>
    </signal>
    <signal>
      <name>interrupt_out</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>core_interrupt_group</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>4</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_45</name>
    </core>
    <interface>
      <name>no_name</name>
      <hdl_prefix/>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>pc</name>
      <library_name>pc</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>pc</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sdram</name>
    <hdl_name>ERVP_SDRAM</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">16</value>
    </def_parameter>
    <imp_dependent/>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_cell</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_sdram_cell</comm_type>
    </signal>
    <signal>
      <name>clk_axi</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_sdram_if</comm_type>
    </signal>
    <signal>
      <name>clk_apb</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>LPSDR_DQ_sod_byte</name>
      <width type="dec">4</width>
      <port>output</port>
    </signal>
    <signal>
      <name>LPSDR_DQ_soe_byte</name>
      <width type="dec">4</width>
      <port>output</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <interface>
      <name>memory</name>
      <library_name>axi</library_name>
      <role>receiver</role>
      <comm_type>memory:data_c</comm_type>
      <memorymap>
        <size type="hex">0x08000000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_axi</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>ctrl</name>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x1000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk_apb</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>LPSDR_DQ</name>
      <library_name>tristate_od</library_name>
      <role>sender</role>
      <comm_type>external</comm_type>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>None</sync>
      <init>None</init>
      <tristate_info>
        <id/>
        <library_name>tristate_od</library_name>
        <parameter>
          <id>bw_data</id>
          <value type="dec">32</value>
        </parameter>
      </tristate_info>
    </interface>
    <included_port>sdram_cell</included_port>
  </dec_ip>
  <dec_ip>
    <name>slow_dram</name>
    <hdl_name>ERVP_SLOW_DRAM</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">16</value>
    </def_parameter>
    <imp_dependent/>
    <signal>
      <name>clk_ref</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_dram_ref</comm_type>
    </signal>
    <signal>
      <name>clk_sys</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_dram_sys</comm_type>
    </signal>
    <signal>
      <name>rstnn_sys</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>clk_dram_if</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>clk_dram_if</comm_type>
    </signal>
    <signal>
      <name>rstnn_dram_if</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>initialized</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>init</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_dram_if</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk_sys</sync>
      <init>rstnn_sys</init>
      <name>autoname_46</name>
    </core>
    <interface>
      <name>no_name</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:data_c</comm_type>
      <memorymap>
        <size type="hex">0x40000000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </interface>
    <included_port>slow_dram_cell</included_port>
  </dec_ip>
  <dec_ip>
    <name>sni_ahbs_asynch</name>
    <hdl_name>MUNOC_AHB_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_slave</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_slave</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>not_used</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_network</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstnn_slave</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
      <name>autoname_47</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>ahbs</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk_slave</sync>
      <init>rstnn_slave</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sni_ahbs_synch</name>
    <hdl_name>MUNOC_AHB_SLAVE_NETWORK_INTERFACE_MODULE</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_48</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>ahbs</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk</sync>
      <init>rstnn</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sni_apb_asynch</name>
    <hdl_name>MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_slave</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_slave</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>not_used</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_network</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstnn_slave</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
      <name>autoname_49</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>apb</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk_slave</sync>
      <init>rstnn_slave</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sni_apb_synch</name>
    <hdl_name>MUNOC_APB_SLAVE_NETWORK_INTERFACE_MODULE</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_50</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>apb</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk</sync>
      <init>rstnn</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sni_axi4_asynch</name>
    <hdl_name>MUNOC_AXI4_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_SLAVE_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_slave</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_slave</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>not_used</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_network</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstnn_slave</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
      <name>autoname_51</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi4</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk_slave</sync>
      <init>rstnn_slave</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_SLAVE_TID</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sni_axi4_synch</name>
    <hdl_name>MUNOC_AXI4_SLAVE_NETWORK_INTERFACE_MODULE</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_SLAVE_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_52</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi4</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk</sync>
      <init>rstnn</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_SLAVE_TID</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sni_axi4l_asynch</name>
    <hdl_name>MUNOC_AXI4L_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_slave</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_slave</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>not_used</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_network</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstnn_slave</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
      <name>autoname_53</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi4l</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk_slave</sync>
      <init>rstnn_slave</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sni_axi4l_synch</name>
    <hdl_name>MUNOC_AXI4L_SLAVE_NETWORK_INTERFACE_MODULE</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_54</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi4l</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk</sync>
      <init>rstnn</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sni_axi_asynch</name>
    <hdl_name>MUNOC_AXI_SLAVE_NETWORK_INTERFACE_MODULE_ASYNCH</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_SLAVE_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_network</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_slave</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn_slave</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>not_used</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_network</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstnn_slave</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
      <name>autoname_55</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk_slave</sync>
      <init>rstnn_slave</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_SLAVE_TID</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk_network</sync>
      <init>rstnn_network</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sni_axi_synch</name>
    <hdl_name>MUNOC_AXI_SLAVE_NETWORK_INTERFACE_MODULE</hdl_name>
    <def_parameter>
      <name>NAME</name>
      <value type="text">&quot;&quot;</value>
    </def_parameter>
    <def_parameter>
      <name>NODE_ID</name>
      <value type="dec">-1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="dec">8</value>
    </def_parameter>
    <def_parameter>
      <name>BW_PLATFORM_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_NODE_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_SLAVE_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>comm_disable</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>comm_disable_#</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_56</name>
    </core>
    <interface>
      <name>ipif</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <sync>clk</sync>
      <init>rstnn</init>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_PLATFORM_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_NODE_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_SLAVE_TID</value>
      </parameter>
    </interface>
    <interface>
      <name>ni</name>
      <library_name>ni</library_name>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <hdl_prefix/>
      <parameter>
        <id>bw_fni_phit</id>
        <value type="text">BW_FNI_PHIT</value>
      </parameter>
      <parameter>
        <id>bw_bni_phit</id>
        <value type="text">BW_BNI_PHIT</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>svri</name>
      <library_name>svri</library_name>
      <role>both</role>
      <comm_type>supervision</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sram_axi</name>
    <hdl_name>ERVP_SRAM_AXI</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
    </def_parameter>
    <def_parameter>
      <name>CAPACITY</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>CELL_SIZE</name>
      <value type="text">CAPACITY</value>
    </def_parameter>
    <def_parameter>
      <name>CELL_WIDTH</name>
      <value type="text">BW_DATA</value>
    </def_parameter>
    <imp_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_57</name>
    </core>
    <interface>
      <name>no_name</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:data_c</comm_type>
      <memorymap>
        <size type="text">CAPACITY</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>sram_xmi</name>
    <hdl_name>ERVP_SRAM_XMI</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_LPI_BURDEN</name>
      <value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
    </def_parameter>
    <def_parameter>
      <name>CAPACITY</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter>
      <name>CELL_SIZE</name>
      <value type="text">CAPACITY</value>
    </def_parameter>
    <def_parameter>
      <name>CELL_WIDTH</name>
      <value type="text">BW_DATA</value>
    </def_parameter>
    <imp_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_58</name>
    </core>
    <interface>
      <name>no_name</name>
      <library_name>xmi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:data_c</comm_type>
      <memorymap>
        <size type="hex">0x10000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">BW_LPI_BURDEN</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <type>cpu_tcu</type>
    <name>temporary_caching_unit</name>
    <hdl_name>ERVP_TEMPORARY_CACHING_UNIT</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">1</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>#</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_59</name>
    </core>
    <interface>
      <name>from_core</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <hdl_suffix>_x</hdl_suffix>
      <role>receiver</role>
      <comm_type>special</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>to_noc</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <hdl_suffix>_y</hdl_suffix>
      <role>sender</role>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>control</name>
      <library_name>apb</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>tcu_control_#</comm_type>
      <memorymap>
        <size type="hex">0x10000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>tick_generator</name>
    <hdl_name>ERVP_TICK_GENERATOR</hdl_name>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_config</name>
      <width type="dec">11</width>
      <port>input</port>
      <comm_type>system_tick_config</comm_type>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>tick_1us</comm_type>
    </signal>
    <signal>
      <name>tick_62d5ms</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>tick_62d5ms</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_60</name>
    </core>
  </dec_ip>
  <dec_ip>
    <name>timer_tick_generator</name>
    <hdl_name>ERVP_TICK_GENERATOR</hdl_name>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_local_access</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_config</name>
      <width type="dec">11</width>
      <port>input</port>
      <comm_type>core_tick_config</comm_type>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>tick_timer</comm_type>
    </signal>
    <signal>
      <name>tick_62d5ms</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>not_used</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_61</name>
    </core>
  </dec_ip>
  <dec_ip>
    <name>traffic_generator</name>
    <hdl_name>ERVP_DMA</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_APB_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk_axi</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn_axi</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>clk_apb</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_system</comm_type>
    </signal>
    <signal>
      <name>rstnn_apb</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_1us</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_axi</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <reset_property>
      <id>rstnn_apb</id>
      <type>asynch</type>
      <type>negative</type>
      <group>2</group>
    </reset_property>
    <core>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
      <name>autoname_62</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_AXI_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_axi</sync>
      <init>rstnn_axi</init>
    </interface>
    <interface>
      <name>control</name>
      <library_name>apb</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="hex">0x1000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_APB_DATA</value>
      </parameter>
      <sync>clk_apb</sync>
      <init>rstnn_apb</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>tristate_buffer_oe</name>
    <hdl_name>TRISTATE_BUFFER_OE</hdl_name>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <imp_dependent/>
    <interface>
      <name>receiver</name>
      <library_name>tristate_oe</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <hdl_prefix/>
      <role>receiver</role>
      <sync>None</sync>
      <init>None</init>
      <array type="text">NUM_DATA</array>
    </interface>
    <signal>
      <name>inout_port</name>
      <width type="text">BW_DATA</width>
      <port>inout</port>
      <array type="text">NUM_DATA</array>
    </signal>
  </dec_ip>
  <dec_ip>
    <name>tristate_buffer_od</name>
    <hdl_name>TRISTATE_BUFFER_OD</hdl_name>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>NUM_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <imp_dependent/>
    <interface>
      <name>receiver</name>
      <library_name>tristate_od</library_name>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <hdl_prefix/>
      <role>receiver</role>
      <sync>None</sync>
      <init>None</init>
      <array type="text">NUM_DATA</array>
    </interface>
    <signal>
      <name>inout_port</name>
      <width type="text">BW_DATA</width>
      <port>inout</port>
      <array type="text">NUM_DATA</array>
    </signal>
  </dec_ip>
  <dec_ip>
    <name>user_clock</name>
    <hdl_name>USER_IP</hdl_name>
    <signal>
      <name>clk_out</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <user_dependent/>
  </dec_ip>
  <dec_ip>
    <name>user_gpio</name>
    <hdl_name>USER_IP</hdl_name>
    <interface>
      <name>slave</name>
      <hdl_prefix/>
      <library_name>tristate_od</library_name>
      <role>receiver</role>
      <comm_type>gpio</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <user_dependent/>
  </dec_ip>
  <dec_ip>
    <name>user_i2c</name>
    <hdl_name>USER_IP</hdl_name>
    <interface>
      <name>slave</name>
      <hdl_prefix/>
      <library_name>i2c</library_name>
      <role>receiver</role>
      <comm_type>i2c</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <user_dependent/>
  </dec_ip>
  <dec_ip>
    <name>user_spi</name>
    <hdl_name>USER_IP</hdl_name>
    <interface>
      <name>slave</name>
      <hdl_prefix/>
      <library_name>spi</library_name>
      <role>receiver</role>
      <comm_type>spi</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <user_dependent/>
  </dec_ip>
  <dec_ip>
    <name>user_uart</name>
    <hdl_name>USER_IP</hdl_name>
    <interface>
      <name>slave</name>
      <hdl_prefix/>
      <library_name>uart</library_name>
      <role>receiver</role>
      <comm_type>uart</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <user_dependent/>
  </dec_ip>
  <dec_ip>
    <name>vta</name>
    <hdl_name>ERVP_VTA</hdl_name>
    <def_parameter user_editable="False">
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>BW_AXI_TID</name>
      <value type="dec">4</value>
    </def_parameter>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>gclk_vta</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>4</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_63</name>
    </core>
    <interface>
      <name>data</name>
      <library_name>axi4</library_name>
      <role>sender</role>
      <comm_type>memory:fast</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">64</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>config</name>
      <library_name>axi4l</library_name>
      <role>receiver</role>
      <comm_type>memory:peri</comm_type>
      <memorymap>
        <size type="hex">0x10000</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>extinput_backend</name>
    <hdl_name>ERVP_EXTINPUT_BACKEND</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_CONFIG</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_STATUS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_EXTINPUT</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BACKEND_CONFIG</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_BACKEND_STATUS</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INST_FIFO_DEPTH</name>
      <value type="dec">4</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>OUTPUT_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <signal>
      <name>clk_system</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_1us</comm_type>
    </signal>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <user_dependent/>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>extinput_config</name>
      <width type="text">BW_CONFIG</width>
      <port>output</port>
      <user_dependent/>
    </signal>
    <signal>
      <name>extinput_status</name>
      <width type="text">BW_STATUS</width>
      <port>input</port>
      <user_dependent/>
    </signal>
    <signal>
      <name>extinput_valid</name>
      <width type="dec">1</width>
      <port>input</port>
      <user_dependent/>
    </signal>
    <signal>
      <name>extinput_data</name>
      <width type="text">BW_EXTINPUT</width>
      <port>input</port>
      <user_dependent/>
    </signal>
    <signal>
      <name>extinput_ready</name>
      <width type="dec">1</width>
      <port>output</port>
      <user_dependent/>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_64</name>
    </core>
    <interface>
      <name>control</name>
      <library_name>mmiox1</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_config</id>
        <value type="text">BW_CONFIG+BW_BACKEND_CONFIG</value>
      </parameter>
      <parameter>
        <id>bw_status</id>
        <value type="text">BW_STATUS+BW_BACKEND_STATUS</value>
      </parameter>
      <parameter>
        <id>bw_log</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>bw_inst</id>
        <value type="dec">77</value>
      </parameter>
      <parameter>
        <id>bw_input</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>bw_output</id>
        <value type="text">BW_EXTINPUT</value>
      </parameter>
      <parameter>
        <id>config_default_value</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>log_fifo_depth</id>
        <value type="dec">2</value>
      </parameter>
      <parameter>
        <id>inst_fifo_depth</id>
        <value type="text">INST_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>input_fifo_depth</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>output_fifo_depth</id>
        <value type="text">OUTPUT_FIFO_DEPTH</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>extinput_backend_dma</name>
    <hdl_name>ERVP_EXTINPUT_BACKEND_DMA</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_CONFIG</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_STATUS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>BW_EXTINPUT</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter>
      <name>DMA_FIFO_DEPTH</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BACKEND_CONFIG</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>BW_BACKEND_STATUS</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INST_FIFO_DEPTH</name>
      <value type="dec">4</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>OUTPUT_FIFO_DEPTH</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <signal>
      <name>clk_system</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>tick_1us</comm_type>
    </signal>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <user_dependent/>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>extinput_config</name>
      <width type="text">BW_CONFIG</width>
      <port>output</port>
      <user_dependent/>
    </signal>
    <signal>
      <name>extinput_status</name>
      <width type="text">BW_STATUS</width>
      <port>input</port>
      <user_dependent/>
    </signal>
    <signal>
      <name>extinput_valid</name>
      <width type="dec">1</width>
      <port>input</port>
      <user_dependent/>
    </signal>
    <signal>
      <name>extinput_data</name>
      <width type="text">BW_EXTINPUT</width>
      <port>input</port>
      <user_dependent/>
    </signal>
    <signal>
      <name>extinput_ready</name>
      <width type="dec">1</width>
      <port>output</port>
      <user_dependent/>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_65</name>
    </core>
    <interface>
      <name>control</name>
      <library_name>mmiox1</library_name>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_config</id>
        <value type="text">BW_CONFIG+BW_BACKEND_CONFIG</value>
      </parameter>
      <parameter>
        <id>bw_status</id>
        <value type="text">BW_STATUS+BW_BACKEND_STATUS</value>
      </parameter>
      <parameter>
        <id>bw_log</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>bw_inst</id>
        <value type="dec">77</value>
      </parameter>
      <parameter>
        <id>bw_input</id>
        <value type="dec">1</value>
      </parameter>
      <parameter>
        <id>bw_output</id>
        <value type="text">BW_EXTINPUT</value>
      </parameter>
      <parameter>
        <id>config_default_value</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>log_fifo_depth</id>
        <value type="dec">2</value>
      </parameter>
      <parameter>
        <id>inst_fifo_depth</id>
        <value type="text">INST_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>input_fifo_depth</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>output_fifo_depth</id>
        <value type="text">OUTPUT_FIFO_DEPTH</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>dma</name>
      <library_name>xmi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_AXI_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="dec">0</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="dec">1</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <type>cpu_main</type>
    <name>rvc_orca</name>
    <hdl_name>RVC_ORCA</hdl_name>
    <unique>cpu_main</unique>
    <essential>cpu_main</essential>
    <def_parameter user_editable="False">
      <name>RESET_VECTOR</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>ENABLE_EXCEPTIONS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>ENABLE_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>NUM_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <cpu_info>
      <define>
        <name>include_cache</name>
        <value type="bool">False</value>
      </define>
    </cpu_info>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>#</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>interrupt_vector</name>
      <width type="text">NUM_INTERRUPTS</width>
      <port>input</port>
      <comm_type>core_interrupt_vector_#</comm_type>
    </signal>
    <signal>
      <name>interrupt_out</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>core_interrupt_group</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>4</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_66</name>
    </core>
    <interface>
      <name>inst</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:inst</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>data</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>pc</name>
      <library_name>pc</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>pc</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <type>cpu_main</type>
    <name>rvc_orca_plus</name>
    <hdl_name>RVC_ORCA_PLUS</hdl_name>
    <unique>cpu_main</unique>
    <essential>cpu_main</essential>
    <def_parameter user_editable="False">
      <name>RESET_VECTOR</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>ENABLE_EXCEPTIONS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>ENABLE_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>NUM_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <cpu_info>
      <define>
        <name>include_cache</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>cache_line_size</name>
        <value type="dec">16</value>
      </define>
    </cpu_info>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>#</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>interrupt_vector</name>
      <width type="text">NUM_INTERRUPTS</width>
      <port>input</port>
      <comm_type>core_interrupt_vector_#</comm_type>
    </signal>
    <signal>
      <name>interrupt_out</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>core_interrupt_group</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>4</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_67</name>
    </core>
    <interface>
      <name>inst</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:inst</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>data_c</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>data_uc</name>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:data_uc</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>pc</name>
      <library_name>pc</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>pc</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <type>cpu_main</type>
    <name>rvc_rocket_big</name>
    <hdl_name>RVC_ROCKET_BIG</hdl_name>
    <unique>cpu_main</unique>
    <essential>cpu_main</essential>
    <def_parameter user_editable="False">
      <name>ENABLE_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>NUM_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <cpu_info>
      <define>
        <name>include_cache</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>include_fpu</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>cache_line_size</name>
        <value type="dec">64</value>
      </define>
    </cpu_info>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>#</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>interrupt_vector</name>
      <width type="text">NUM_INTERRUPTS</width>
      <port>input</port>
      <comm_type>core_interrupt_vector_#</comm_type>
    </signal>
    <signal>
      <name>interrupt_out</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>core_interrupt_group</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>4</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_68</name>
    </core>
    <interface>
      <name>no_name</name>
      <hdl_prefix/>
      <library_name>axi</library_name>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>pc</name>
      <library_name>pc</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>pc</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <type>cpu_main</type>
    <name>rvc_swerv_eh1</name>
    <hdl_name>RVC_SWERV_EH1</hdl_name>
    <unique>cpu_main</unique>
    <essential>cpu_main</essential>
    <def_parameter user_editable="False">
      <name>RESET_VECTOR</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>ENABLE_EXCEPTIONS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>ENABLE_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="False">
      <name>NUM_INTERRUPTS</name>
      <value type="dec">1</value>
    </def_parameter>
    <cpu_info>
      <define>
        <name>include_cache</name>
        <value type="bool">True</value>
      </define>
      <define>
        <name>cache_line_size</name>
        <value type="dec">16</value>
      </define>
    </cpu_info>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>#</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>global_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>interrupt_vector</name>
      <width type="text">NUM_INTERRUPTS</width>
      <port>input</port>
      <comm_type>core_interrupt_vector_#</comm_type>
    </signal>
    <signal>
      <name>interrupt_out</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>core_interrupt_group</comm_type>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>4</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_69</name>
    </core>
    <interface>
      <name>ifu</name>
      <library_name>axi4</library_name>
      <role>sender</role>
      <comm_type>memory:inst</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">64</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">3</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>lsu</name>
      <library_name>axi4</library_name>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">64</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">4</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>sb</name>
      <library_name>axi4</library_name>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="dec">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="dec">64</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="dec">1</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <interface>
      <name>pc</name>
      <library_name>pc</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>pc</comm_type>
      <sync>None</sync>
      <init>None</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_ddr3</name>
    <hdl_name>USER_DDR3</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">16</value>
    </def_parameter>
    <def_parameter>
      <name>CAPACITY</name>
      <value type="dec">0</value>
    </def_parameter>
    <imp_dependent/>
    <signal>
      <name>rstnn_sys</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>clk_dram_if</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_dram_if</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>initialized</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>init</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_dram_if</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk_dram_if</sync>
      <init>rstnn_sys</init>
      <name>autoname_70</name>
    </core>
    <interface>
      <name>no_name</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:data_c</comm_type>
      <memorymap>
        <size type="text">CAPACITY</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </interface>
    <included_port>user_ddr3</included_port>
  </dec_ip>
  <dec_ip>
    <name>user_ddr4</name>
    <hdl_name>USER_DDR4</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="dec">16</value>
    </def_parameter>
    <def_parameter>
      <name>CAPACITY</name>
      <value type="dec">0</value>
    </def_parameter>
    <imp_dependent/>
    <signal>
      <name>rstnn_sys</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>clk_dram_if</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_dram_if</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>initialized</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>init</comm_type>
    </signal>
    <reset_property>
      <id>rstnn_dram_if</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk_dram_if</sync>
      <init>rstnn_sys</init>
      <name>autoname_71</name>
    </core>
    <interface>
      <name>no_name</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:data_c</comm_type>
      <memorymap>
        <size type="text">CAPACITY</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk_dram_if</sync>
      <init>rstnn_dram_if</init>
    </interface>
    <included_port>user_ddr4</included_port>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_ahb_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_72</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>ahbm</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_ahb_clkout</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_73</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>ahbm</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_axi4_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_AXI_TID</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_74</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi4</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_axi4_clkout</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_AXI_TID</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_75</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi4</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_axi4l_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_76</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi4l</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_axi4l_clkout</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_77</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi4l</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_axi_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_AXI_TID</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_78</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_axi_clkout</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_AXI_TID</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_79</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_moi_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>HAS_BURDEN</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_80</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>moi</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">BW_BURDEN</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_moi_clkout</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>HAS_BURDEN</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_81</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>moi</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">BW_BURDEN</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_xmi_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>HAS_BURDEN</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_82</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>xmi</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">BW_BURDEN</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_masterif_xmi_clkout</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>HAS_BURDEN</name>
      <value type="dec">0</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_BURDEN</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_83</name>
    </core>
    <interface>
      <name>master</name>
      <library_name>xmi</library_name>
      <hdl_prefix/>
      <role>sender</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>has_burden</id>
        <value type="text">HAS_BURDEN</value>
      </parameter>
      <parameter>
        <id>bw_burden</id>
        <value type="text">BW_BURDEN</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_mmiox1</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_APB_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_CONFIG</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_STATUS</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_LOG</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_INST</name>
      <value type="dec">64</value>
    </def_parameter>
    <def_parameter>
      <name>BW_INPUT</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_OUTPUT</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>CONFIG_DEFAULT_VALUE</name>
      <value type="dec">0</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>LOG_FIFO_DEPTH</name>
      <value type="dec">4</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INST_FIFO_DEPTH</name>
      <value type="dec">4</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>INPUT_FIFO_DEPTH</name>
      <value type="dec">4</value>
      <virtual/>
    </def_parameter>
    <def_parameter>
      <name>OUTPUT_FIFO_DEPTH</name>
      <value type="dec">4</value>
      <virtual/>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_84</name>
    </core>
    <interface>
      <name>mmiox</name>
      <library_name>mmiox1</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <parameter>
        <id>bw_config</id>
        <value type="text">BW_CONFIG</value>
      </parameter>
      <parameter>
        <id>bw_status</id>
        <value type="text">BW_STATUS</value>
      </parameter>
      <parameter>
        <id>bw_log</id>
        <value type="text">BW_LOG</value>
      </parameter>
      <parameter>
        <id>bw_inst</id>
        <value type="text">BW_INST</value>
      </parameter>
      <parameter>
        <id>bw_input</id>
        <value type="text">BW_INPUT</value>
      </parameter>
      <parameter>
        <id>bw_output</id>
        <value type="text">BW_OUTPUT</value>
      </parameter>
      <parameter>
        <id>config_default_value</id>
        <value type="text">CONFIG_DEFAULT_VALUE</value>
      </parameter>
      <parameter>
        <id>log_fifo_depth</id>
        <value type="text">LOG_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>inst_fifo_depth</id>
        <value type="text">INST_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>input_fifo_depth</id>
        <value type="text">INPUT_FIFO_DEPTH</value>
      </parameter>
      <parameter>
        <id>output_fifo_depth</id>
        <value type="text">OUTPUT_FIFO_DEPTH</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_ahb_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_85</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>ahbs</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_ahb_clkout</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_86</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>ahbs</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_apb_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_87</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>apb</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_apb_clkout</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_88</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>apb</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_axi4_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_AXI_TID</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_89</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>axi4</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_axi4_clkout</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_AXI_TID</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_90</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>axi4</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_axi4l_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_91</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>axi4l</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_axi4l_clkout</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_92</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>axi4l</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_axi_clkin</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_AXI_TID</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_93</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_axi_clkin_cacheable</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_AXI_TID</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_94</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:data_c</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_axi_clkout</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_AXI_TID</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_95</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:all</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>user_slaveif_axi_clkout_cacheable</name>
    <hdl_name>USER_IP</hdl_name>
    <def_parameter user_editable="True">
      <name>SIZE_OF_MEMORYMAP</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_ADDR</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_DATA</name>
      <value type="dec">1</value>
    </def_parameter>
    <def_parameter user_editable="True">
      <name>BW_AXI_TID</name>
      <value type="dec">1</value>
    </def_parameter>
    <user_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>3</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_96</name>
    </core>
    <interface>
      <name>slave</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:data_c</comm_type>
      <memorymap>
        <size type="text">SIZE_OF_MEMORYMAP</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>clock_pll_0</name>
    <hdl_name>CLOCK_PLL</hdl_name>
    <imp_dependent/>
    <signal>
      <name>external_clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>external_clk_pair</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>external_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>clk_system</name>
      <port>output</port>
      <width type="dec">1</width>
      <comm_type>clk_system</comm_type>
    </signal>
  </dec_ip>
  <dec_ip>
    <name>tip_hello_clock_pll_0_00</name>
    <hdl_name>TIP_HELLO_CLOCK_PLL_0_00</hdl_name>
    <imp_dependent/>
    <signal>
      <name>external_clk</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>external_clk_pair</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <signal>
      <name>external_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>clk_system</name>
      <port>output</port>
      <width type="dec">1</width>
      <comm_type>clk_system</comm_type>
    </signal>
  </dec_ip>
  <dec_ip>
    <name>tip_hello_sram_axi_01</name>
    <hdl_name>TIP_HELLO_SRAM_AXI_01</hdl_name>
    <def_parameter>
      <name>BW_ADDR</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_DATA</name>
      <value type="dec">32</value>
    </def_parameter>
    <def_parameter>
      <name>BW_AXI_TID</name>
      <value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
    </def_parameter>
    <def_parameter>
      <name>CAPACITY</name>
      <value type="dec">131072</value>
    </def_parameter>
    <def_parameter>
      <name>CELL_SIZE</name>
      <value type="dec">131072</value>
    </def_parameter>
    <def_parameter>
      <name>CELL_WIDTH</name>
      <value type="dec">32</value>
    </def_parameter>
    <imp_dependent/>
    <signal>
      <name>clk</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
    </signal>
    <reset_property>
      <id>rstnn</id>
      <type>asynch</type>
      <type>negative</type>
      <group>1</group>
    </reset_property>
    <core>
      <sync>clk</sync>
      <init>rstnn</init>
      <name>autoname_57</name>
    </core>
    <interface>
      <name>no_name</name>
      <library_name>axi</library_name>
      <hdl_prefix/>
      <role>receiver</role>
      <comm_type>memory:data_c</comm_type>
      <memorymap>
        <size type="text">CAPACITY</size>
      </memorymap>
      <parameter>
        <id>bw_addr</id>
        <value type="text">BW_ADDR</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">BW_DATA</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">BW_AXI_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
  </dec_ip>
  <dec_ip>
    <name>tip_hello_rtl</name>
    <hdl_name>TIP_HELLO_RTL</hdl_name>
    <signal>
      <name>clk_system</name>
      <width type="dec">1</width>
      <comm_type>clk_system</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_core</name>
      <width type="dec">1</width>
      <comm_type>clk_core</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_system_external</name>
      <width type="dec">1</width>
      <comm_type>clk_system_external</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_system_debug</name>
      <width type="dec">1</width>
      <comm_type>clk_system_debug</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_local_access</name>
      <width type="dec">1</width>
      <comm_type>clk_local_access</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_process_000</name>
      <width type="dec">1</width>
      <comm_type>clk_process_000</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>clk_noc</name>
      <width type="dec">1</width>
      <comm_type>clk_noc</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_system</name>
      <width type="dec">1</width>
      <comm_type>gclk_system</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_core</name>
      <width type="dec">1</width>
      <comm_type>gclk_core</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_system_external</name>
      <width type="dec">1</width>
      <comm_type>gclk_system_external</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_system_debug</name>
      <width type="dec">1</width>
      <comm_type>gclk_system_debug</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_local_access</name>
      <width type="dec">1</width>
      <comm_type>gclk_local_access</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_process_000</name>
      <width type="dec">1</width>
      <comm_type>gclk_process_000</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>gclk_noc</name>
      <width type="dec">1</width>
      <comm_type>gclk_noc</comm_type>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>tick_1us</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>tick_62d5ms</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>tick_gpio</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>spi_common_sclk</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>spi_common_sdq0</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>external_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external_rstnn</comm_type>
    </signal>
    <signal>
      <name>global_rstnn</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>global_rstpp</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_seqeunce</name>
      <width type="dec">5</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>rstpp_seqeunce</name>
      <width type="dec">5</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>rstnn_user</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>rstpp_user</name>
      <width type="dec">1</width>
      <user_available/>
      <port>output</port>
    </signal>
    <signal>
      <name>i_pll0_external_rstnn</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>global_rstnn</comm_type>
    </signal>
    <signal>
      <name>i_pll0_clk_system</name>
      <port>input</port>
      <width type="dec">1</width>
      <comm_type>clk_system</comm_type>
    </signal>
    <signal>
      <name>i_system_sram_clk</name>
      <width type="dec">1</width>
      <port>output</port>
      <comm_type>clk_network</comm_type>
    </signal>
    <signal>
      <name>i_system_sram_rstnn</name>
      <width type="dec">1</width>
      <port>output</port>
    </signal>
    <interface>
      <name>pjtag</name>
      <library_name>jtag</library_name>
      <role>receiver</role>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>printf</name>
      <library_name>uart</library_name>
      <role>both</role>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>i_system_sram_no_name</name>
      <library_name>axi</library_name>
      <hdl_prefix>i_system_sram_</hdl_prefix>
      <role>sender</role>
      <comm_type>memory:data_c</comm_type>
      <parameter>
        <id>bw_addr</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>bw_data</id>
        <value type="text">32</value>
      </parameter>
      <parameter>
        <id>bw_tid</id>
        <value type="text">`REQUIRED_BW_OF_SLAVE_TID</value>
      </parameter>
      <sync>clk</sync>
      <init>rstnn</init>
    </interface>
    <include_header>ervp_platform_controller_memorymap_offset</include_header>
    <include_header>ervp_external_peri_group_memorymap_offset</include_header>
    <include_header>memorymap_info</include_header>
    <include_header>ervp_global</include_header>
    <include_header>platform_info</include_header>
    <include_header>munoc_network_include</include_header>
    <def_parameter>
      <name>BW_FNI_PHIT</name>
      <value type="text">`MAX_BW_FNI_PHIT</value>
    </def_parameter>
    <def_parameter>
      <name>BW_BNI_PHIT</name>
      <value type="text">`MAX_BW_BNI_PHIT</value>
    </def_parameter>
    <reset_property>
      <id>rstnn_seqeunce</id>
      <type>asynch</type>
      <type>negative</type>
    </reset_property>
    <reset_property>
      <id>rstpp_seqeunce</id>
      <type>asynch</type>
      <type>positive</type>
    </reset_property>
    <reset_property>
      <type>asynch</type>
      <type>negative</type>
      <id>rstnn_noc</id>
    </reset_property>
  </dec_ip>
  <dec_ip>
    <name>tip_hello</name>
    <hdl_name>TIP_HELLO</hdl_name>
    <signal>
      <name>external_clk_0</name>
      <port>input</port>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_clk_0_pair</name>
      <port>input</port>
      <width type="dec">1</width>
    </signal>
    <signal>
      <name>external_rstnn</name>
      <width type="dec">1</width>
      <port>input</port>
      <comm_type>external_rstnn</comm_type>
    </signal>
    <interface>
      <name>pjtag</name>
      <library_name>jtag</library_name>
      <role>receiver</role>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <interface>
      <name>printf</name>
      <library_name>uart</library_name>
      <role>both</role>
      <sync>None</sync>
      <init>None</init>
    </interface>
    <include_header>ervp_platform_controller_memorymap_offset</include_header>
    <include_header>ervp_external_peri_group_memorymap_offset</include_header>
    <include_header>memorymap_info</include_header>
    <include_header>ervp_global</include_header>
    <include_header>platform_info</include_header>
    <include_header>munoc_network_include</include_header>
    <top_module/>
  </dec_ip>
</rvx>
