Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto e3669dcd01d943f28e06bcf602117b07 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot lab3_3_1_tb_func_synth xil_defaultlib.lab3_3_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.lab3_3_1
Compiling module xil_defaultlib.lab3_3_1_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab3_3_1_tb_func_synth
