/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [7:0] _04_;
  wire [20:0] _05_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_55z;
  wire celloutsig_0_57z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_60z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire [30:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = ~(celloutsig_0_19z & celloutsig_0_4z);
  assign celloutsig_0_4z = ~(celloutsig_0_1z & celloutsig_0_2z);
  assign celloutsig_0_57z = ~(celloutsig_0_35z & _00_);
  assign celloutsig_0_59z = ~(celloutsig_0_0z & celloutsig_0_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_0z & celloutsig_0_8z);
  assign celloutsig_0_23z = ~(celloutsig_0_8z & celloutsig_0_5z);
  assign celloutsig_1_9z = !(celloutsig_1_7z[5] ? celloutsig_1_6z : celloutsig_1_2z[22]);
  assign celloutsig_1_16z = !(celloutsig_1_6z ? celloutsig_1_9z : celloutsig_1_13z[0]);
  assign celloutsig_1_0z = ~((in_data[107] | in_data[139]) & in_data[140]);
  assign celloutsig_1_1z = ~((in_data[98] | in_data[108]) & in_data[135]);
  assign celloutsig_0_27z = ~((celloutsig_0_5z | celloutsig_0_8z) & celloutsig_0_3z);
  assign celloutsig_0_0z = ~((in_data[33] | in_data[80]) & (in_data[4] | in_data[19]));
  assign celloutsig_0_33z = ~((celloutsig_0_24z | celloutsig_0_14z[2]) & (celloutsig_0_21z[1] | celloutsig_0_27z));
  assign celloutsig_0_5z = ~((celloutsig_0_4z | celloutsig_0_1z) & (celloutsig_0_0z | celloutsig_0_4z));
  assign celloutsig_0_8z = ~((in_data[87] | in_data[43]) & (celloutsig_0_3z | _01_));
  assign celloutsig_0_18z = ~((_02_ | _03_) & (celloutsig_0_4z | celloutsig_0_16z));
  assign celloutsig_1_6z = celloutsig_1_3z | in_data[133];
  assign celloutsig_0_10z = in_data[62] | celloutsig_0_1z;
  reg [7:0] _24_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _24_ <= 8'h00;
    else _24_ <= { celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_, _04_[6:1], _01_ } = _24_;
  reg [20:0] _25_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _25_ <= 21'h000000;
    else _25_ <= { celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, _02_, _04_[6:1], _01_, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z };
  assign { _05_[20:13], _00_, _05_[11:2], _03_, _05_[0] } = _25_;
  assign celloutsig_0_28z = { celloutsig_0_12z[6:1], celloutsig_0_24z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_22z } & { celloutsig_0_12z[12:1], celloutsig_0_24z, celloutsig_0_10z };
  assign celloutsig_1_14z = celloutsig_1_7z[7:3] & { in_data[170:167], celloutsig_1_10z };
  assign celloutsig_0_12z = { _05_[13], _00_, _05_[11:2], celloutsig_0_4z, celloutsig_0_9z } & { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, _02_, _04_[6:1], _01_ };
  assign celloutsig_0_15z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_3z } & { _05_[5:4], celloutsig_0_5z };
  assign celloutsig_0_22z = { celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_4z } & in_data[94:91];
  assign celloutsig_0_3z = { in_data[34:10], celloutsig_0_1z } === { in_data[57:33], celloutsig_0_0z };
  assign celloutsig_1_3z = in_data[167:153] === in_data[173:159];
  assign celloutsig_1_10z = { in_data[100:96], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_0z } === { in_data[176:174], celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_2z = in_data[92:87] === { in_data[84:83], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_19z = { _04_[4:2], celloutsig_0_13z } > { _05_[9:7], celloutsig_0_4z };
  assign celloutsig_1_15z = celloutsig_1_2z[16:8] % { 1'h1, celloutsig_1_2z[29:24], celloutsig_1_6z, celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_15z[7:0], celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_0z } % { 1'h1, celloutsig_1_2z[18:11], celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_20z = { _00_, _05_[11], celloutsig_0_0z } % { 1'h1, celloutsig_0_14z[4:3] };
  assign celloutsig_0_60z = { celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_49z, celloutsig_0_57z } | celloutsig_0_55z[4:1];
  assign celloutsig_1_13z = { in_data[183], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z } | { celloutsig_1_11z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z };
  assign celloutsig_0_21z = { in_data[76], celloutsig_0_1z, celloutsig_0_10z } | { celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_1_12z = & celloutsig_1_7z[4:1];
  assign celloutsig_0_49z = | { _05_[9:3], celloutsig_0_33z, celloutsig_0_19z, celloutsig_0_42z };
  assign celloutsig_0_35z = celloutsig_0_30z & celloutsig_0_24z;
  assign celloutsig_0_42z = celloutsig_0_24z & celloutsig_0_22z[3];
  assign celloutsig_1_4z = celloutsig_1_2z[14] & celloutsig_1_3z;
  assign celloutsig_1_8z = celloutsig_1_2z[2] & in_data[173];
  assign celloutsig_1_11z = celloutsig_1_0z & celloutsig_1_5z;
  assign celloutsig_0_9z = in_data[25] & celloutsig_0_0z;
  assign celloutsig_0_1z = in_data[48] & in_data[37];
  assign celloutsig_0_24z = celloutsig_0_23z & celloutsig_0_18z;
  assign celloutsig_0_55z = celloutsig_0_28z[10:3] >>> { celloutsig_0_12z[10:4], celloutsig_0_18z };
  assign celloutsig_0_14z = { _05_[18:16], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_9z } >>> in_data[24:18];
  assign celloutsig_1_2z = { in_data[131:102], celloutsig_1_1z } ^ in_data[182:152];
  assign celloutsig_1_7z = { celloutsig_1_2z[17:11], celloutsig_1_4z } ^ { celloutsig_1_2z[5], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_5z = ~((celloutsig_1_4z & celloutsig_1_3z) | (in_data[148] & celloutsig_1_3z));
  assign celloutsig_1_17z = ~((celloutsig_1_16z & celloutsig_1_14z[0]) | (celloutsig_1_6z & celloutsig_1_3z));
  assign celloutsig_0_16z = ~((celloutsig_0_2z & in_data[21]) | (celloutsig_0_10z & celloutsig_0_2z));
  assign celloutsig_0_25z = ~((celloutsig_0_4z & celloutsig_0_15z[2]) | (celloutsig_0_10z & celloutsig_0_20z[0]));
  assign { out_data[98:97], out_data[99], out_data[107:100] } = { celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_3z, in_data[174:167] } ^ { celloutsig_1_14z[1:0], celloutsig_1_14z[2], celloutsig_1_13z[3:1], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_1z, celloutsig_1_14z[4:3] };
  assign { _04_[7], _04_[0] } = { _02_, _01_ };
  assign { _05_[12], _05_[1] } = { _00_, _03_ };
  assign { out_data[138:128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, 1'h0, celloutsig_0_59z, celloutsig_0_60z };
endmodule
