<?xml version="1.0" encoding="UTF-8"?>
<project>
  <core name="" type="" target="">
    <kernel name="acc" language="c" vlnv="xilinx.com:hls:acc:1.0" attributes="" hash="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" debug="false" interrupt="true">
      <port name="M_AXI_MEM_BUS" mode="master" range="0xFFFFFFFF" dataWidth="64" portType="addressable" base="0x00000000"/>
      <port name="S_AXI_CTRL_BUS" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x00000000"/>
      <arg name="id" addressQualifier="0" id="0" port="S_AXI_CTRL_BUS" size="0x4" offset="0x10" hostOffset="0x0" hostSize="0x4" type="unsigned int*"/>
      <arg name="args" addressQualifier="0" id="1" port="S_AXI_CTRL_BUS" size="0x4" offset="0x20" hostOffset="0x0" hostSize="0x4" type="unsigned int[]"/>
      <arg name="mem_in_V" addressQualifier="1" id="2" port="M_AXI_MEM_BUS" size="0x4" offset="0x40" hostOffset="0x0" hostSize="0x4" type="*"/>
      <arg name="mem_out_V" addressQualifier="1" id="3" port="M_AXI_MEM_BUS" size="0x4" offset="0x48" hostOffset="0x0" hostSize="0x4" type="*"/>
      <compileWorkGroupSize x="1" y="1" z="1"/>
    </kernel>
  </core>
</project>
