I 000044 55 6961          1606664253241 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664253242 2020.11.29 10:37:33)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 444511461312155245434612511e144217434142454217)
	(_coverage d)
	(_ent
		(_time 1606664253159)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664253339 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664253340 2020.11.29 10:37:33)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code a2a3f2f5a1f4f2b4a1aee4f8f5a4f4a5a0a5a5a4a3)
	(_coverage d)
	(_ent
		(_time 1606664253332)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664253376 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664253377 2020.11.29 10:37:33)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code c1c09095c895c3d6c493d398c6c6c3c7c4c7c6c7c4)
	(_coverage d)
	(_ent
		(_time 1606664253371)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664253448 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664253449 2020.11.29 10:37:33)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 0f0e5c090f5959180b0f1e545c090b0a59095b080a)
	(_coverage d)
	(_ent
		(_time 1606664253438)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606664253487 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606664253488 2020.11.29 10:37:33)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 3e3f623b6f6a3c283e3c266739393c383b38393037)
	(_coverage d)
	(_ent
		(_time 1606664253481)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606664253537 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664253538 2020.11.29 10:37:33)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 6d6c316d3f396f7b666979346a6a6f6b686b6a6b64)
	(_coverage d)
	(_ent
		(_time 1606664253531)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606664253580 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664253581 2020.11.29 10:37:33)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 8c8dd0828adadb9b8a8d9ed7d88a8f8b8889da8a8e)
	(_coverage d)
	(_ent
		(_time 1606664253575)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000056 55 1342          1606664253648 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664253649 2020.11.29 10:37:33)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code cbcb9e9f9b9cc9ddcecfd9919bcd9fce9dcdc8cd9d)
	(_coverage d)
	(_ent
		(_time 1606664253642)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606664253705 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664253706 2020.11.29 10:37:33)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 19194d1e154e4a0f45190a424c1f1c1e1b1c4f1f1f)
	(_coverage d)
	(_ent
		(_time 1606664253694)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664253756 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664253757 2020.11.29 10:37:33)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 48481d4b491e1f5f4c4f4f4e0c131a4f414f4b4f4c464d)
	(_coverage d)
	(_ent
		(_time 1606664253747)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4549          1606664253789 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606664253790 2020.11.29 10:37:33)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 67673266693130706a35723d626231606361656064)
	(_coverage d)
	(_ent
		(_time 1606664253778)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int continue_program -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int start_time -2 0 87(_arch(_uni((ns 4645744490609377280))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 115(_prcs 1)))
		(_file(_int read_file -4 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -4 0 164(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 165(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_read(3)(35)(36)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5))(_mon))))
			(testing(_arch 2 0 162(_prcs(_wait_for)(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(1819043144 1870078063 6581362)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000051 55 1527          1606664253916 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664253917 2020.11.29 10:37:33)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code e4e5bbb7b5b2b3f3e2b0f6bfb0e2e7e3e0e1b2e2e2)
	(_coverage d)
	(_ent
		(_time 1606664253615)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000044 55 6961          1606664263148 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664263149 2020.11.29 10:37:43)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code f6a1f4a6a3a0a7e0f7f1f4a0e3aca6f0a5f1f3f0f7f0a5)
	(_coverage d)
	(_ent
		(_time 1606664253158)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664263212 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664263213 2020.11.29 10:37:43)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 25722521217375332629637f722373222722222324)
	(_coverage d)
	(_ent
		(_time 1606664253331)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664263243 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664263244 2020.11.29 10:37:43)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 54035556580056435106460d535356525152535251)
	(_coverage d)
	(_ent
		(_time 1606664253370)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664263278 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664263279 2020.11.29 10:37:43)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 732471722625256477736228207577762575277476)
	(_coverage d)
	(_ent
		(_time 1606664253437)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606664263313 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606664263314 2020.11.29 10:37:43)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code a2f5aff5a4f6a0b4a2a0bafba5a5a0a4a7a4a5acab)
	(_coverage d)
	(_ent
		(_time 1606664253480)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606664263349 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664263350 2020.11.29 10:37:43)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code c295cf97c696c0d4c9c6d69bc5c5c0c4c7c4c5c4cb)
	(_coverage d)
	(_ent
		(_time 1606664253530)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606664263393 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664263394 2020.11.29 10:37:43)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code f0a7fda0a5a6a7e7f6f1e2aba4f6f3f7f4f5a6f6f2)
	(_coverage d)
	(_ent
		(_time 1606664253574)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606664263431 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664263432 2020.11.29 10:37:43)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 10471c17454647071644024b441613171415461616)
	(_coverage d)
	(_ent
		(_time 1606664253615)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606664263466 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664263467 2020.11.29 10:37:43)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 2f792a2a7b782d392a2b3d757f297b2a79292c2979)
	(_coverage d)
	(_ent
		(_time 1606664253641)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606664263505 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664263506 2020.11.29 10:37:43)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 5e08595d0e090d48025e4d050b585b595c5b085858)
	(_coverage d)
	(_ent
		(_time 1606664253693)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664263558 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664263559 2020.11.29 10:37:43)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 8ddb8b82d0dbda9a898a8a8bc9d6df8a848a8e8a898388)
	(_coverage d)
	(_ent
		(_time 1606664253746)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4549          1606664263584 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606664263585 2020.11.29 10:37:43)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 9cca9a92c6cacb8b91ce89c69999ca9b989a9e9b9f)
	(_coverage d)
	(_ent
		(_time 1606664253777)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int continue_program -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int start_time -2 0 87(_arch(_uni((ns 4645744490609377280))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 115(_prcs 1)))
		(_file(_int read_file -4 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -4 0 164(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 165(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_read(3)(35)(36)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5))(_mon))))
			(testing(_arch 2 0 162(_prcs(_wait_for)(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(1819043144 1870078063 6581362)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606664285679 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664285680 2020.11.29 10:38:05)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code faaaa9aaf8acabecfbfdf8acefa0aafca9fdfffcfbfca9)
	(_coverage d)
	(_ent
		(_time 1606664253158)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664285777 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664285778 2020.11.29 10:38:05)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 5707005451010741545b110d005101505550505156)
	(_coverage d)
	(_ent
		(_time 1606664253331)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664285798 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664285799 2020.11.29 10:38:05)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 67373166683365706235753e606065616261606162)
	(_coverage d)
	(_ent
		(_time 1606664253370)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664285826 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664285827 2020.11.29 10:38:05)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 86d6d388d6d0d091828697ddd5808283d080d28183)
	(_coverage d)
	(_ent
		(_time 1606664253437)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606664285851 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606664285852 2020.11.29 10:38:05)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code a6f6fcf1a4f2a4b0a6a4beffa1a1a4a0a3a0a1a8af)
	(_coverage d)
	(_ent
		(_time 1606664253480)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606664285872 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664285873 2020.11.29 10:38:05)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code b5e5efe1b6e1b7a3beb1a1ecb2b2b7b3b0b3b2b3bc)
	(_coverage d)
	(_ent
		(_time 1606664253530)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606664285901 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664285902 2020.11.29 10:38:05)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code c5959f90959392d2c3c4d79e91c3c6c2c1c093c3c7)
	(_coverage d)
	(_ent
		(_time 1606664253574)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606664285926 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664285927 2020.11.29 10:38:05)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code e4b4beb7b5b2b3f3e2b0f6bfb0e2e7e3e0e1b2e2e2)
	(_coverage d)
	(_ent
		(_time 1606664253615)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606664285944 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664285945 2020.11.29 10:38:05)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 035257040254011506071159530557065505000555)
	(_coverage d)
	(_ent
		(_time 1606664253641)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606664285969 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664285970 2020.11.29 10:38:05)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 13424514154440054f130048461516141116451515)
	(_coverage d)
	(_ent
		(_time 1606664253693)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664286014 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664286015 2020.11.29 10:38:06)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 421315414914155546454544061910454b454145464c47)
	(_coverage d)
	(_ent
		(_time 1606664253746)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4549          1606664286026 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606664286027 2020.11.29 10:38:06)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 51000653590706465c03440b545407565557535652)
	(_coverage d)
	(_ent
		(_time 1606664253777)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int continue_program -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int start_time -2 0 87(_arch(_uni((ns 4645744490609377280))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 115(_prcs 1)))
		(_file(_int read_file -4 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -4 0 164(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 165(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_read(3)(35)(36)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5))(_mon))))
			(testing(_arch 2 0 162(_prcs(_wait_for)(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(1819043144 1870078063 6581362)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6880          1606664346060 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664346061 2020.11.29 10:39:06)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code d182d783838780c7d0d6d387c48b81d782d6d4d7d0d782)
	(_coverage d)
	(_ent
		(_time 1606664346036)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664346128 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664346129 2020.11.29 10:39:06)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 0f5c030958595f190c034955580959080d0808090e)
	(_coverage d)
	(_ent
		(_time 1606664346126)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664346160 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664346161 2020.11.29 10:39:06)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 3e6d333a636a3c293b6c2c6739393c383b3839383b)
	(_coverage d)
	(_ent
		(_time 1606664346152)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664346186 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664346187 2020.11.29 10:39:06)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 4e1d404c4d1818594a4e5f151d484a4b18481a494b)
	(_coverage d)
	(_ent
		(_time 1606664346184)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1043          1606664346242 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664346243 2020.11.29 10:39:06)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 8cdf8d82d9d88e9a878898d58b8b8e8a898a8b8a85)
	(_coverage d)
	(_ent
		(_time 1606664346235)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1448          1606664346285 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664346286 2020.11.29 10:39:06)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code bbe8baefbcedecacbdbaa9e0efbdb8bcbfbeedbdb9)
	(_coverage d)
	(_ent
		(_time 1606664346277)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606664346332 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664346333 2020.11.29 10:39:06)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code da89db88de8c8dcddc8ec8818edcd9dddedf8cdcdc)
	(_coverage d)
	(_ent
		(_time 1606664346321)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606664346369 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664346370 2020.11.29 10:39:06)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 095b000e025e0b1f0c0d1b53590f5d0c5f0f0a0f5f)
	(_coverage d)
	(_ent
		(_time 1606664346363)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8284          1606664346415 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664346416 2020.11.29 10:39:06)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 386a333d356f6b2e64382b636d3e3d3f3a3d6e3e3e)
	(_coverage d)
	(_ent
		(_time 1606664346406)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664346479 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664346480 2020.11.29 10:39:06)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 77257d777921206073707071332c25707e707470737972)
	(_coverage d)
	(_ent
		(_time 1606664346470)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 6880          1606664375611 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664375612 2020.11.29 10:39:35)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 3c3f6f393c6a6d2a3d3b3e6a29666c3a6f3b393a3d3a6f)
	(_coverage d)
	(_ent
		(_time 1606664346035)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664375702 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664375703 2020.11.29 10:39:35)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 999acf9691cfc98f9a95dfc3ce9fcf9e9b9e9e9f98)
	(_coverage d)
	(_ent
		(_time 1606664346125)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664375723 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664375724 2020.11.29 10:39:35)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code b9baeeecb8edbbaebcebabe0bebebbbfbcbfbebfbc)
	(_coverage d)
	(_ent
		(_time 1606664346151)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664375744 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664375745 2020.11.29 10:39:35)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code c8cb9c9d969e9edfccc8d9939bcecccd9ece9ccfcd)
	(_coverage d)
	(_ent
		(_time 1606664346183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 1043          1606664375786 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664375787 2020.11.29 10:39:35)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code f7f4aca7f6a3f5e1fcf3e3aef0f0f5f1f2f1f0f1fe)
	(_coverage d)
	(_ent
		(_time 1606664346234)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1448          1606664375804 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664375805 2020.11.29 10:39:35)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 07045d01555150100106155c530104000302510105)
	(_coverage d)
	(_ent
		(_time 1606664346276)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606664375824 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664375825 2020.11.29 10:39:35)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 16154c11454041011042044d421015111213401010)
	(_coverage d)
	(_ent
		(_time 1606664346320)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606664375849 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664375850 2020.11.29 10:39:35)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 26247523227124302322347c762072237020252070)
	(_coverage d)
	(_ent
		(_time 1606664346362)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8284          1606664375878 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664375879 2020.11.29 10:39:35)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 45471447451216531945561e104340424740134343)
	(_coverage d)
	(_ent
		(_time 1606664346405)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664375913 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664375914 2020.11.29 10:39:35)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 747624747922236370737372302f26737d737773707a71)
	(_coverage d)
	(_ent
		(_time 1606664346469)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 6880          1606664401618 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664401619 2020.11.29 10:40:01)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code db8eda89da8d8acddadcd98dce818bdd88dcdedddadd88)
	(_coverage d)
	(_ent
		(_time 1606664346035)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664401716 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664401717 2020.11.29 10:40:01)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 396c3c3c316f692f3a357f636e3f6f3e3b3e3e3f38)
	(_coverage d)
	(_ent
		(_time 1606664346125)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664401740 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664401741 2020.11.29 10:40:01)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 580d5c5a580c5a4f5d0a4a015f5f5a5e5d5e5f5e5d)
	(_coverage d)
	(_ent
		(_time 1606664346151)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664401759 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664401760 2020.11.29 10:40:01)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 683d6f68363e3e7f6c6879333b6e6c6d3e6e3c6f6d)
	(_coverage d)
	(_ent
		(_time 1606664346183)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606664401795 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606664401796 2020.11.29 10:40:01)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 87d28f8984d3859187859fde80808581828180818e)
	(_coverage d)
	(_ent
		(_time 1606664401788)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606664401819 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664401820 2020.11.29 10:40:01)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code a6f3aef1a6f2a4b0ada2b2ffa1a1a4a0a3a0a1a0af)
	(_coverage d)
	(_ent
		(_time 1606664346234)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1448          1606664401848 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664401849 2020.11.29 10:40:01)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code b6e3bee2e5e0e1a1b0b7a4ede2b0b5b1b2b3e0b0b4)
	(_coverage d)
	(_ent
		(_time 1606664346276)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606664401868 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664401869 2020.11.29 10:40:01)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code d580dd87858382c2d381c78e81d3d6d2d1d083d3d3)
	(_coverage d)
	(_ent
		(_time 1606664346320)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606664401888 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664401889 2020.11.29 10:40:01)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code e5b1e4b7e2b2e7f3e0e1f7bfb5e3b1e0b3e3e6e3b3)
	(_coverage d)
	(_ent
		(_time 1606664346362)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8284          1606664401916 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664401917 2020.11.29 10:40:01)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code f4a0f7a4f5a3a7e2a8f4e7afa1f2f1f3f6f1a2f2f2)
	(_coverage d)
	(_ent
		(_time 1606664346405)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664401961 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664401962 2020.11.29 10:40:01)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 237722262975743427242425677871242a242024272526)
	(_coverage d)
	(_ent
		(_time 1606664346469)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4283          1606664401980 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606664401981 2020.11.29 10:40:01)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 33673237396564243e612669363665343735313430)
	(_coverage d)
	(_ent
		(_time 1606664346495)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int continue_program -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int start_time -2 0 87(_arch(_uni((ns 4645744490609377280))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 115(_prcs 1)))
		(_file(_int read_file -4 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -4 0 164(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 165(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_read(3)(35)(36)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5))(_mon))))
			(testing(_arch 2 0 162(_prcs(_wait_for)(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 0))
			(_ext READ(3 6))
			(_ext WRITE(2 24))
			(_ext WRITELINE(2 17))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(STD_LOGIC_TEXTIO))(ieee(NUMERIC_STD)))
	(_static
		(1868787791 1949197668 29816)
		(33686018 514)
		(1819043144 1870078063 6581362)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606664537527 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664537528 2020.11.29 10:42:17)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code bdefbfe9baebecabbcbabfeba8e7edbbeebab8bbbcbbee)
	(_coverage d)
	(_ent
		(_time 1606664537497)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664537624 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664537625 2020.11.29 10:42:17)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 2b792b2f787d7b3d28276d717c2d7d2c292c2c2d2a)
	(_coverage d)
	(_ent
		(_time 1606664537622)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664537651 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664537652 2020.11.29 10:42:17)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 3a683b3e636e382d3f6828633d3d383c3f3c3d3c3f)
	(_coverage d)
	(_ent
		(_time 1606664537649)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664537686 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664537687 2020.11.29 10:42:17)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 5a0858595d0c0c4d5e5a4b01095c5e5f0c5c0e5d5f)
	(_coverage d)
	(_ent
		(_time 1606664537678)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606664537711 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606664537712 2020.11.29 10:42:17)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 792b7478742d7b6f797b61207e7e7b7f7c7f7e7f70)
	(_coverage d)
	(_ent
		(_time 1606664537709)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606664537737 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664537738 2020.11.29 10:42:17)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 89db848786dd8b9f828d9dd08e8e8b8f8c8f8e8f80)
	(_coverage d)
	(_ent
		(_time 1606664537735)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606664537793 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664537794 2020.11.29 10:42:17)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code c795ca92959190d0c1c6d59c93c1c4c0c3c291c1c5)
	(_coverage d)
	(_ent
		(_time 1606664537791)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606664537826 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664537827 2020.11.29 10:42:17)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code e6b4ebb5b5b0b1f1e0b2f4bdb2e0e5e1e2e3b0e0e0)
	(_coverage d)
	(_ent
		(_time 1606664537823)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606664537846 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664537847 2020.11.29 10:42:17)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code f6a5f2a7f2a1f4e0f3f2e4aca6f0a2f3a0f0f5f0a0)
	(_coverage d)
	(_ent
		(_time 1606664537844)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606664537880 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664537881 2020.11.29 10:42:17)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 25762221257276337925367e702320222720732323)
	(_coverage d)
	(_ent
		(_time 1606664537875)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664537920 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664537921 2020.11.29 10:42:17)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 441742474912135340434342001f16434d434743404241)
	(_coverage d)
	(_ent
		(_time 1606664537912)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4472          1606664537938 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606664537939 2020.11.29 10:42:17)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 63306562693534746e317639666635646765616460)
	(_coverage d)
	(_ent
		(_time 1606664537930)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int continue_program -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int start_time -2 0 87(_arch(_uni((ns 4645744490609377280))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 115(_prcs 1)))
		(_file(_int read_file -4 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -4 0 164(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 165(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_read(3)(35)(36)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5))(_mon))))
			(testing(_arch 2 0 162(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606664549758 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664549759 2020.11.29 10:42:29)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 888e8a86d3ded99e898f8ade9dd2d88edb8f8d8e898edb)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664549884 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664549885 2020.11.29 10:42:29)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 05030503015355130609435f520353020702020304)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664549909 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664549910 2020.11.29 10:42:29)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 14121512184016031146064d131316121112131211)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664549946 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664549947 2020.11.29 10:42:29)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 34323631666262233034256f673230316232603331)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606664549979 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606664549980 2020.11.29 10:42:29)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 63656e636437617563617b3a64646165666564656a)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606664550013 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664550014 2020.11.29 10:42:30)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 82848f8c86d68094898696db85858084878485848b)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606664550044 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664550045 2020.11.29 10:42:30)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code a1a7acf6f5f7f6b6a7a0b3faf5a7a2a6a5a4f7a7a3)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606664550070 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664550071 2020.11.29 10:42:30)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code c0c6cd95959697d7c694d29b94c6c3c7c4c596c6c6)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606664550093 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664550094 2020.11.29 10:42:30)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code e0e7e4b2e2b7e2f6e5e4f2bab0e6b4e5b6e6e3e6b6)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606664550125 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664550126 2020.11.29 10:42:30)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code efe8e9bcbcb8bcf9b3effcb4bae9eae8edeab9e9e9)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664550183 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664550184 2020.11.29 10:42:30)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 2e29282b727879392a2929286a757c2927292d292a282b)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4549          1606664550204 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606664550205 2020.11.29 10:42:30)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 4d4a4b4e101b1a5a401f581748481b4a494b4f4a4e)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int continue_program -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int start_time -2 0 87(_arch(_uni((ns 4645744490609377280))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 115(_prcs 1)))
		(_file(_int read_file -4 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -4 0 164(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 165(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_read(3)(35)(36)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5))(_mon))))
			(testing(_arch 2 0 162(_prcs(_wait_for)(_mon))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(1819043144 1870078063 6581362)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606664577901 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664577902 2020.11.29 10:42:57)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 747574752322256275737622612e247227737172757227)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664577989 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664577990 2020.11.29 10:42:57)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code d2d3d780d18482c4d1de948885d484d5d0d5d5d4d3)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664578011 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664578012 2020.11.29 10:42:58)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code e2e3e6b0e8b6e0f5e7b0f0bbe5e5e0e4e7e4e5e4e7)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664578043 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664578044 2020.11.29 10:42:58)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 01000507565757160501105a520705045707550604)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606664578068 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606664578069 2020.11.29 10:42:58)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 11101a161445130711130948161613171417161718)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606664578090 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664578091 2020.11.29 10:42:58)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 30313b35366432263b342469373732363536373639)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606664578116 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664578117 2020.11.29 10:42:58)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 40414b42151617574641521b144643474445164642)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606664578143 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664578144 2020.11.29 10:42:58)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 5f5e545c5c090848590b4d040b595c585b5a095959)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606664578167 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664578168 2020.11.29 10:42:58)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 7e7e7c7e29297c687b7a6c242e782a7b28787d7828)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606664578196 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664578197 2020.11.29 10:42:58)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 8e8e8e80ded9dd98d28e9dd5db888b898c8bd88888)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664578239 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664578240 2020.11.29 10:42:58)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code cccccd98969a9bdbc8cbcbca88979ecbc5cbcfcbc8cac9)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 6961          1606664766094 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664766095 2020.11.29 10:46:06)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 9093919fc3c6c186919792c685cac096c39795969196c3)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664766199 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664766200 2020.11.29 10:46:06)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code fdfef9ada8abadebfef1bba7aafbabfafffafafbfc)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664766246 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664766247 2020.11.29 10:46:06)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 2c2f282977782e3b297e3e752b2b2e2a292a2b2a29)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664766294 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664766295 2020.11.29 10:46:06)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 5b585c585f0d0d4c5f5b4a00085d5f5e0d5d0f5c5e)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606664766337 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606664766338 2020.11.29 10:46:06)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 8a898284dfde889c8a8892d38d8d888c8f8c8d8c83)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606664766386 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664766387 2020.11.29 10:46:06)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code b9bab1edb6edbbafb2bdade0bebebbbfbcbfbebfb0)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606664766437 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664766438 2020.11.29 10:46:06)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code e8ebe0bbb5bebfffeee9fab3bceeebefecedbeeeea)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606664766490 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664766491 2020.11.29 10:46:06)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 26252d22757071312072347d722025212223702020)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606664766534 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664766535 2020.11.29 10:46:06)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 55575757520257435051470f055301500353565303)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606664766582 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664766583 2020.11.29 10:46:06)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 8486848a85d3d792d88497dfd18281838681d28282)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664766644 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664766645 2020.11.29 10:46:06)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code c2c0c396c99495d5c6c5c5c4869990c5cbc5c1c5c6c4c7)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4472          1606664766672 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606664766673 2020.11.29 10:46:06)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code d2d0d381d98485c5df80c788d7d784d5d6d4d0d5d1)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int continue_program -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int start_time -2 0 87(_arch(_uni((ns 4645744490609377280))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 115(_prcs 1)))
		(_file(_int read_file -4 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -4 0 164(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 165(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_read(3)(35)(36)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5))(_mon))))
			(testing(_arch 2 0 162(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606664807314 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664807315 2020.11.29 10:46:47)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code a2f2a2f5f3f4f3b4a3a5a0f4b7f8f2a4f1a5a7a4a3a4f1)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664807379 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664807380 2020.11.29 10:46:47)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code e1b1e4b2e1b7b1f7e2eda7bbb6e7b7e6e3e6e6e7e0)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664807403 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664807404 2020.11.29 10:46:47)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code f0a0f4a1f8a4f2e7f5a2e2a9f7f7f2f6f5f6f7f6f5)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664807430 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664807431 2020.11.29 10:46:47)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 00500406565656170400115b530604055606540705)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606664807459 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606664807460 2020.11.29 10:46:47)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 2f7f242b7d7b2d392f2d377628282d292a29282926)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606664807485 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664807486 2020.11.29 10:46:47)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 3f6f343a6f6b3d29343b2b6638383d393a39383936)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606664807506 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664807507 2020.11.29 10:46:47)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 5e0e555d5e080949585f4c050a585d595a5b08585c)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606664807527 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664807528 2020.11.29 10:46:47)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 6d3d666d6c3b3a7a6b397f36396b6e6a69683b6b6b)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606664807554 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664807555 2020.11.29 10:46:47)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 8ddc8f82dbda8f9b88899fd7dd8bd988db8b8e8bdb)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606664807580 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664807581 2020.11.29 10:46:47)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code acfdacfbfafbffbaf0acbff7f9aaa9abaea9faaaaa)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664807621 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664807622 2020.11.29 10:46:47)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code cb9aca9f909d9cdccfcccccd8f9099ccc2ccc8cccfcdce)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4472          1606664807637 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606664807638 2020.11.29 10:46:47)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code db8ada88808d8cccd689ce81dede8ddcdfddd9dcd8)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int continue_program -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int start_time -2 0 87(_arch(_uni((ns 4645744490609377280))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 115(_prcs 1)))
		(_file(_int read_file -4 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -4 0 164(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 165(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_read(3)(35)(36)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5))(_mon))))
			(testing(_arch 2 0 162(_prcs(_wait_for)(_mon)(_read(6)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606664968349 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606664968350 2020.11.29 10:49:28)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 9a9a9d9598cccb8c9b9d98cc8fc0ca9cc99d9f9c9b9cc9)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606664968408 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606664968409 2020.11.29 10:49:28)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code d8d8da8ad18e88cedbd49e828fde8edfdadfdfded9)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606664968430 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606664968431 2020.11.29 10:49:28)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code f8f8fba9f8acfaeffdaaeaa1fffffafefdfefffefd)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606664968455 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606664968456 2020.11.29 10:49:28)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 17171610464141001317064c441113124111431012)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606664968491 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606664968492 2020.11.29 10:49:28)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 272729232473253127253f7e20202521222120212e)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606664968522 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606664968523 2020.11.29 10:49:28)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 55555b56560157435e51410c52525753505352535c)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606664968547 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606664968548 2020.11.29 10:49:28)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 65656b65353332726364773e316366626160336367)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606664968569 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606664968570 2020.11.29 10:49:28)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 75757b74252322627321672e217376727170237373)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606664968595 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606664968596 2020.11.29 10:49:28)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 9495939a92c39682919086cec492c091c2929792c2)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606664968624 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606664968625 2020.11.29 10:49:28)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code b3b2b6e7b5e4e0a5efb3a0e8e6b5b6b4b1b6e5b5b5)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606664968660 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606664968661 2020.11.29 10:49:28)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code d2d3d681d98485c5d6d5d5d4968980d5dbd5d1d5d6d4d7)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4408          1606664968669 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606664968670 2020.11.29 10:49:28)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code e2e3e6b0e9b4b5f5efb0f7b8e7e7b4e5e6e4e0e5e1)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int continue_program -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 87(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -2 0 115(_prcs 1)))
		(_file(_int read_file -3 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -3 0 164(_prcs 2(_code 3))))
		(_var(_int line_v -2 0 165(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_sens(36))(_read(3)(35)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5))(_mon))))
			(testing(_arch 2 0 162(_prcs(_sens(36))(_mon)(_read(6)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(0 6))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606665011968 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606665011969 2020.11.29 10:50:11)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 0304030553555215020401551659530550040605020550)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606665012032 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606665012033 2020.11.29 10:50:12)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 5156545251070147525d170b065707565356565750)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606665012058 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606665012059 2020.11.29 10:50:12)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 616665606835637664337338666663676467666764)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606665012085 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606665012086 2020.11.29 10:50:12)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 70777771262626677470612b237674752676247775)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606665012119 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606665012120 2020.11.29 10:50:12)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 9f989790cdcb9d899f9d87c698989d999a99989996)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606665012147 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606665012148 2020.11.29 10:50:12)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code beb9b6eaedeabca8b5baaae7b9b9bcb8bbb8b9b8b7)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606665012173 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606665012174 2020.11.29 10:50:12)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code cec9c69bce9899d9c8cfdc959ac8cdc9cacb98c8cc)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606665012195 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606665012196 2020.11.29 10:50:12)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code edeae5beecbbbafaebb9ffb6b9ebeeeae9e8bbebeb)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606665012220 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606665012221 2020.11.29 10:50:12)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code fdfbfcacabaaffebf8f9efa7adfba9f8abfbfefbab)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606665012250 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606665012251 2020.11.29 10:50:12)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 1c1a1c1b4a4b4f0a401c0f47491a191b1e194a1a1a)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606665012286 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606665012287 2020.11.29 10:50:12)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 3b3d3a3f606d6c2c3f3c3c3d7f60693c323c383c3f3d3e)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4412          1606665012295 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606665012296 2020.11.29 10:50:12)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 4b4d4a48101d1c5c461b5e114e4e1d4c4f4d494c48)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int continue_program -1 0 86(_arch(_uni((i 3))))))
		(_sig(_int start -1 0 87(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -2 0 115(_prcs 1)))
		(_file(_int read_file -3 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -3 0 166(_prcs 2(_code 3))))
		(_var(_int line_v -2 0 167(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_sens(36))(_read(3)(35)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(36))(_mon))))
			(testing(_arch 2 0 164(_prcs(_sens(36))(_mon)(_read(6)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
			(_ext WRITE(0 6))
			(_ext WRITELINE(1 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.TEXTIO.SIDE(1 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(1 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606665218908 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606665218909 2020.11.29 10:53:38)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 6c69646c6c3a3d7a6d6b6e3a79363c6a3f6b696a6d6a3f)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606665218995 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606665218996 2020.11.29 10:53:38)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code babfb7eeeaeceaacb9b6fce0edbcecbdb8bdbdbcbb)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606665219020 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606665219021 2020.11.29 10:53:39)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code d9dcd58ad88ddbcedc8bcb80dededbdfdcdfdedfdc)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606665219070 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606665219071 2020.11.29 10:53:39)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 080d5f0e565e5e1f0c0819535b0e0c0d5e0e5c0f0d)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606665219121 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606665219122 2020.11.29 10:53:39)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 37326f323463352137352f6e30303531323130313e)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606665219162 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606665219163 2020.11.29 10:53:39)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 66633e66663264706d62723f61616460636061606f)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606665219188 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606665219189 2020.11.29 10:53:39)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 8580dd8bd5d3d292838497ded18386828180d38387)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606665219216 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606665219217 2020.11.29 10:53:39)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 9590cd9ac5c3c28293c187cec19396929190c39393)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606665219259 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606665219260 2020.11.29 10:53:39)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code c4c09590c293c6d2c1c0d69e94c290c192c2c7c292)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606665219293 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606665219294 2020.11.29 10:53:39)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code e3e7b0b0e5b4b0f5bfe3f0b8b6e5e6e4e1e6b5e5e5)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606665219345 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606665219346 2020.11.29 10:53:39)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 222673272974753526252524667970252b252125262427)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4267          1606665219355 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606665219356 2020.11.29 10:53:39)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 22267327297475352f2d3778272774252624202521)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 89(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 113(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 113(_prcs 1((_others(i 2))))))
		(_var(_int line_v -2 0 114(_prcs 1)))
		(_file(_int read_file -3 0 115(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 116(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 116(_prcs 1)))
		(_file(_int write_file -3 0 165(_prcs 2(_code 3))))
		(_var(_int line_v -2 0 166(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 100(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)))))
			(reading_file(_arch 1 0 112(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 163(_prcs(_sens(35))(_mon)(_read(7)))))
		)
		(_subprogram
			(_ext READLINE(1 1))
			(_ext READ(0 4))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.TEXTIO.LINE(1 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(1 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(2 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(TEXTIO))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606665481301 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606665481302 2020.11.29 10:58:01)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 5356035003050245525451054609035500545655525500)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606665481367 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606665481368 2020.11.29 10:58:01)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code a1a4f4f6a1f7f1b7a2ade7fbf6a7f7a6a3a6a6a7a0)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606665481395 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606665481396 2020.11.29 10:58:01)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code c0c59494c894c2d7c592d299c7c7c2c6c5c6c7c6c5)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606665481427 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606665481428 2020.11.29 10:58:01)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code e0e5b7b3b6b6b6f7e4e0f1bbb3e6e4e5b6e6b4e7e5)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606665481460 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606665481461 2020.11.29 10:58:01)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code fffaa7afadabfde9fffde7a6f8f8fdf9faf9f8f9f6)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606665481491 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606665481492 2020.11.29 10:58:01)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 1e1b45194d4a1c08151a0a4719191c181b18191817)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606665481512 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606665481513 2020.11.29 10:58:01)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 2e2b752a2e787939282f3c757a282d292a2b78282c)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606665481534 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606665481535 2020.11.29 10:58:01)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 3d3866383c6b6a2a3b692f66693b3e3a39386b3b3b)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606665481560 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606665481561 2020.11.29 10:58:01)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 5d590f5f0b0a5f4b58594f070d5b09580b5b5e5b0b)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606665481583 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606665481584 2020.11.29 10:58:01)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 7c782c7d2a2b2f6a207c6f27297a797b7e792a7a7a)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606665481623 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606665481624 2020.11.29 10:58:01)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 9b9fca95c0cdcc8c9f9c9c9ddfc0c99c929c989c9f9d9e)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4624          1606665481635 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606665481636 2020.11.29 10:58:01)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code abaffafdf0fdfcbca6f8bef1aeaefdacafada9aca8)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 115(_prcs 1)))
		(_file(_int read_file -4 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -4 0 166(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 167(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 164(_prcs(_sens(35))(_mon)(_read(3)(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000050 55 4624          1606665549714 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606665549715 2020.11.29 10:59:09)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 999a9f9799cfce8e94cb8cc39c9ccf9e9d9f9b9e9a)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 114(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 114(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 115(_prcs 1)))
		(_file(_int read_file -4 0 116(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 117(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 117(_prcs 1)))
		(_file(_int write_file -4 0 166(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 167(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 101(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 113(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 164(_prcs(_sens(35))(_mon)(_read(3)(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606665721229 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606665721230 2020.11.29 11:02:01)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 95c6979ac3c3c483949297c380cfc593c69290939493c6)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606665721294 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606665721295 2020.11.29 11:02:01)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code d380d481d18583c5d0df958984d585d4d1d4d4d5d2)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606665721319 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606665721320 2020.11.29 11:02:01)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code f2a1f4a3f8a6f0e5f7a0e0abf5f5f0f4f7f4f5f4f7)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606665721345 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606665721346 2020.11.29 11:02:01)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 025100045654541506021359510406075404560507)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606665721379 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606665721380 2020.11.29 11:02:01)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 31623c343465332731332968363633373437363738)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606665721414 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606665721415 2020.11.29 11:02:01)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 50035d53560452465b544409575752565556575659)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606665721445 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606665721446 2020.11.29 11:02:01)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 6f3c626f6c393878696e7d343b696c686b6a39696d)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606665721469 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606665721470 2020.11.29 11:02:01)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 7f2c727e7c292868792b6d242b797c787b7a297979)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606665721494 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606665721495 2020.11.29 11:02:01)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 9ecc9a90c9c99c889b9a8cc4ce98ca9bc8989d98c8)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606665721522 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606665721523 2020.11.29 11:02:01)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code bdefbbe9eceaeeabe1bdaee6e8bbb8babfb8ebbbbb)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606665721561 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606665721562 2020.11.29 11:02:01)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code dd8fda8e808b8acad9dadadb99868fdad4dadedad9dbd8)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000044 55 6961          1606665740093 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606665740094 2020.11.29 11:02:20)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 404415421316115641474216551a104613474546414613)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606665740155 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606665740156 2020.11.29 11:02:20)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 7e7a2e7f2a282e687d723824297828797c7979787f)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606665740182 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606665740183 2020.11.29 11:02:20)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 9e9acf90c3ca9c899bcc8cc799999c989b9899989b)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606665740210 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606665740211 2020.11.29 11:02:20)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code bdb9efe9bfebebaab9bdace6eebbb9b8ebbbe9bab8)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606665740249 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606665740250 2020.11.29 11:02:20)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code ece8b1bfbbb8eefaeceef4b5ebebeeeae9eaebeae5)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606665740287 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606665740288 2020.11.29 11:02:20)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 0b0f570d5f5f091d000f1f520c0c090d0e0d0c0d02)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606665740314 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606665740315 2020.11.29 11:02:20)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 1b1f471c1c4d4c0c1d1a09404f1d181c1f1e4d1d19)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606665740343 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606665740344 2020.11.29 11:02:20)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 3a3e663f3e6c6d2d3c6e28616e3c393d3e3f6c3c3c)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606665740368 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606665740369 2020.11.29 11:02:20)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 595c0c5b520e5b4f5c5d4b03095f0d5c0f5f5a5f0f)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606665740402 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606665740403 2020.11.29 11:02:20)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 787d2f79752f2b6e24786b232d7e7d7f7a7d2e7e7e)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5667          1606665740441 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606665740442 2020.11.29 11:02:20)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code a7a2f1f1a9f1f0b0a3a0a0a1e3fcf5a0aea0a4a0a3a1a2)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
)
I 000050 55 4699          1606665740455 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606665740456 2020.11.29 11:02:20)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code b7b2e1e2b9e1e0a0e2b3a2edb2b2e1b0b3b1b5b0b4)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 167(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 168(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 165(_prcs(_sens(35))(_mon)(_read(3)(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606665801497 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606665801498 2020.11.29 11:03:21)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 1e194b1918484f081f191c480b444e184d191b181f184d)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606665801579 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606665801580 2020.11.29 11:03:21)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 6c6b3c6c3e3a3c7a6f602a363b6a3a6b6e6b6b6a6d)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606665801609 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606665801610 2020.11.29 11:03:21)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 9b9cca95c1cf998c9ec989c29c9c999d9e9d9c9d9e)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606665801636 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606665801637 2020.11.29 11:03:21)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code abacf9fcaffdfdbcafabbaf0f8adafaefdadffacae)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606665801666 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606665801667 2020.11.29 11:03:21)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code cacd979f9f9ec8dccac8d293cdcdc8cccfcccdccc3)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606665801695 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606665801696 2020.11.29 11:03:21)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code e9eeb4bae6bdebffe2edfdb0eeeeebefecefeeefe0)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606665801716 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606665801717 2020.11.29 11:03:21)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code f9fea4a9a5afaeeefff8eba2adfffafefdfcaffffb)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606665801739 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606665801740 2020.11.29 11:03:21)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 181f441f454e4f0f1e4c0a434c1e1b1f1c1d4e1e1e)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606665801773 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606665801774 2020.11.29 11:03:21)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 37316233326035213233256d673163326131343161)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606665801799 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606665801800 2020.11.29 11:03:21)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 57510054550004410b57440c025152505552015151)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606665801836 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606665801837 2020.11.29 11:03:21)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 767020767920216172717170322d24717f717571727073)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4699          1606665801870 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606665801871 2020.11.29 11:03:21)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 9593c39b99c3c282c09180cf9090c3929193979296)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 167(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 168(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 165(_prcs(_sens(35))(_mon)(_read(3)(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606665892982 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606665892983 2020.11.29 11:04:52)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 7b75787a7a2d2a6d7a7c792d6e212b7d287c7e7d7a7d28)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606665893074 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606665893075 2020.11.29 11:04:53)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code d8d6de8ad18e88cedbd49e828fde8edfdadfdfded9)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606665893098 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606665893099 2020.11.29 11:04:53)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code f8f6ffa9f8acfaeffdaaeaa1fffffafefdfefffefd)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606665893124 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606665893125 2020.11.29 11:04:53)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 17191210464141001317064c441113124111431012)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606665893156 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606665893157 2020.11.29 11:04:53)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 26282c222472243026243e7f21212420232021202f)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606665893183 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606665893184 2020.11.29 11:04:53)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 46484c44461244504d42521f41414440434041404f)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606665893205 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606665893206 2020.11.29 11:04:53)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 555b5f56050302425354470e015356525150035357)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606665893226 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606665893227 2020.11.29 11:04:53)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 757b7f74252322627321672e217376727170237373)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606665893250 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606665893251 2020.11.29 11:04:53)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 848b878b82d38692818096ded482d081d2828782d2)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606665893279 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606665893280 2020.11.29 11:04:53)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code a3aca2f4a5f4f0b5ffa3b0f8f6a5a6a4a1a6f5a5a5)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606665893317 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606665893318 2020.11.29 11:04:53)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code c3ccc397c99594d4c7c4c4c5879891c4cac4c0c4c7c5c6)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4699          1606665893345 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606665893346 2020.11.29 11:04:53)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code f2fdf2a3f9a4a5e5a7f6e7a8f7f7a4f5f6f4f0f5f1)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 167(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 168(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 165(_prcs(_sens(35))(_mon)(_read(3)(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606665982532 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606665982533 2020.11.29 11:06:22)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 550654560303044354525703400f055306525053545306)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606665982597 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606665982598 2020.11.29 11:06:22)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 94c7909b91c2c4829798d2cec392c2939693939295)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606665982620 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606665982621 2020.11.29 11:06:22)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code a3f0a6f5a8f7a1b4a6f1b1faa4a4a1a5a6a5a4a5a6)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606665982646 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606665982647 2020.11.29 11:06:22)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code c291c497969494d5c6c2d39991c4c6c794c496c5c7)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606665982677 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606665982678 2020.11.29 11:06:22)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code e2b1ebb1e4b6e0f4e2e0fabbe5e5e0e4e7e4e5e4eb)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606665982707 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606665982708 2020.11.29 11:06:22)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 01520907065503170a051558060603070407060708)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606665982726 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606665982727 2020.11.29 11:06:22)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 11421916454746061710034a451712161514471713)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606665982758 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606665982759 2020.11.29 11:06:22)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 30633835656667273664226b643633373435663636)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606665982784 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606665982785 2020.11.29 11:06:22)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 4f1d4e4c1b184d594a4b5d151f491b4a19494c4919)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606665982816 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606665982817 2020.11.29 11:06:22)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 6e3c6d6e3e393d78326e7d353b686b696c6b386868)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606665982855 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606665982856 2020.11.29 11:06:22)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 8edc8c81d2d8d9998a898988cad5dc8987898d898a888b)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4710          1606665982880 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606665982881 2020.11.29 11:06:22)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code adffaffbf0fbfabaf8a8b8f7a8a8fbaaa9abafaaae)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 167(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 168(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 165(_prcs(_trgt(35))(_sens(35))(_mon)(_read(3)(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606666013747 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666013748 2020.11.29 11:06:53)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 383b683d636e692e393f3a6e2d62683e6b3f3d3e393e6b)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666013813 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666013814 2020.11.29 11:06:53)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 7774227671212761747b312d207121707570707176)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666013841 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666013842 2020.11.29 11:06:53)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 9695c29898c2948193c484cf919194909390919093)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666013874 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666013875 2020.11.29 11:06:53)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code c5c69290969393d2c1c5d49e96c3c1c093c391c2c0)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666013918 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666013919 2020.11.29 11:06:53)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code e4e7bcb7e4b0e6f2e4e6fcbde3e3e6e2e1e2e3e2ed)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666013952 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666013953 2020.11.29 11:06:53)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 03005805065701150807175a04040105060504050a)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666013974 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666013975 2020.11.29 11:06:53)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 232078277575743425223178772520242726752521)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666013997 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666013998 2020.11.29 11:06:53)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 323169376564652534662069663431353637643434)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666014024 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666014025 2020.11.29 11:06:54)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 51530353520653475455430b015705540757525707)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666014050 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666014051 2020.11.29 11:06:54)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 61633161653632773d61723a346764666364376767)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666014086 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666014087 2020.11.29 11:06:54)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 9092c19e99c6c78794979796d4cbc29799979397949695)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4710          1606666014109 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606666014110 2020.11.29 11:06:54)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code a0a2f1f6a9f6f7b7f5a5b5faa5a5f6a7a4a6a2a7a3)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 167(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 168(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 165(_prcs(_trgt(35))(_sens(6)(35))(_mon)(_read(3)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606666191424 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666191425 2020.11.29 11:09:51)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 505751530306014651575206450a005603575556515603)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666191491 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666191492 2020.11.29 11:09:51)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 8e898a80dad8de988d82c8d4d988d8898c8989888f)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666191518 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666191519 2020.11.29 11:09:51)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code adaaa8fbf1f9afbaa8ffbff4aaaaafaba8abaaaba8)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666191549 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666191550 2020.11.29 11:09:51)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code cdcacb98cf9b9bdac9cddc969ecbc9c89bcb99cac8)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666191588 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666191589 2020.11.29 11:09:51)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code ecebe5bfbbb8eefaeceef4b5ebebeeeae9eaebeae5)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666191617 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666191618 2020.11.29 11:09:51)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 0b0c030d5f5f091d000f1f520c0c090d0e0d0c0d02)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666191642 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666191643 2020.11.29 11:09:51)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 2a2d222e2e7c7d3d2c2b38717e2c292d2e2f7c2c28)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666191664 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666191665 2020.11.29 11:09:51)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 3a3d323f3e6c6d2d3c6e28616e3c393d3e3f6c3c3c)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666191691 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666191692 2020.11.29 11:09:51)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 595f585b520e5b4f5c5d4b03095f0d5c0f5f5a5f0f)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666191722 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666191723 2020.11.29 11:09:51)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 696f6a69653e3a7f35697a323c6f6c6e6b6c3f6f6f)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666191763 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666191764 2020.11.29 11:09:51)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 989e9a9699cecf8f9c9f9f9edcc3ca9f919f9b9f9c9e9d)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4710          1606666191792 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606666191793 2020.11.29 11:09:51)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code b7b1b5e2b9e1e0a0e2e3a2edb2b2e1b0b3b1b5b0b4)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 167(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 168(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 165(_prcs(_trgt(35))(_sens(6)(35))(_mon)(_read(3)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000050 55 4725          1606666345250 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606666345251 2020.11.29 11:12:25)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 24252e21297273337171317e212172232022262327)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 167(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 168(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 165(_prcs(_wait_for)(_trgt(35))(_sens(35))(_mon)(_read(3)(6)(7)(36)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606666392658 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666392659 2020.11.29 11:13:12)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 6266616233343374636560347738326431656764636431)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666392724 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666392725 2020.11.29 11:13:12)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code a1a5a7f6a1f7f1b7a2ade7fbf6a7f7a6a3a6a6a7a0)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666392751 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666392752 2020.11.29 11:13:12)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code b0b4b7e5b8e4b2a7b5e2a2e9b7b7b2b6b5b6b7b6b5)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666392776 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666392777 2020.11.29 11:13:12)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code cfcbcb9acf9999d8cbcfde949cc9cbca99c99bc8ca)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666392817 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666392818 2020.11.29 11:13:12)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code fefaf5aeafaafce8fefce6a7f9f9fcf8fbf8f9f8f7)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666392855 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666392856 2020.11.29 11:13:12)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 1e1a14194d4a1c08151a0a4719191c181b18191817)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666392907 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666392908 2020.11.29 11:13:12)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 5c58565f5a0a0b4b5a5d4e07085a5f5b58590a5a5e)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666392931 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666392932 2020.11.29 11:13:12)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 6c68666c6a3a3b7b6a387e37386a6f6b68693a6a6a)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666392960 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666392961 2020.11.29 11:13:12)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 8b8e8884dbdc899d8e8f99d1db8ddf8edd8d888ddd)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666392992 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666392993 2020.11.29 11:13:12)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code aaafabfdfefdf9bcf6aab9f1ffacafada8affcacac)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666393039 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666393040 2020.11.29 11:13:13)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code d9dcd98ad98f8ecedddededf9d828bded0dedadedddfdc)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4710          1606666393066 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606666393067 2020.11.29 11:13:13)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code f8fdf8a9f9aeafefadaceda2fdfdaefffcfefafffb)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 167(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 168(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 165(_prcs(_trgt(35))(_sens(35))(_mon)(_read(3)(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606666427621 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666427622 2020.11.29 11:13:47)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code ebbcbbb8eabdbafdeaece9bdfeb1bbedb8eceeedeaedb8)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666427694 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666427695 2020.11.29 11:13:47)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 396e6f3c316f692f3a357f636e3f6f3e3b3e3e3f38)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666427716 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666427717 2020.11.29 11:13:47)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 491e1e4a481d4b5e4c1b5b104e4e4b4f4c4f4e4f4c)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666427748 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666427749 2020.11.29 11:13:47)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 683f3c68363e3e7f6c6879333b6e6c6d3e6e3c6f6d)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666427778 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666427779 2020.11.29 11:13:47)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 87d0dc8984d3859187859fde80808581828180818e)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666427805 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666427806 2020.11.29 11:13:47)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 97c0cc9896c395819c9383ce90909591929190919e)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666427829 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666427830 2020.11.29 11:13:47)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code b6e1ede2e5e0e1a1b0b7a4ede2b0b5b1b2b3e0b0b4)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666427853 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666427854 2020.11.29 11:13:47)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code d6818d84858081c1d082c48d82d0d5d1d2d380d0d0)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666427881 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666427882 2020.11.29 11:13:47)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code f5a3a7a4f2a2f7e3f0f1e7afa5f3a1f0a3f3f6f3a3)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666427911 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666427912 2020.11.29 11:13:47)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 14424513154347024814074f411211131611421212)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666427949 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666427950 2020.11.29 11:13:47)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 336563373965642437343435776861343a343034373536)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4710          1606666427970 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606666427971 2020.11.29 11:13:47)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 431513404915145416115619464615444745414440)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 169(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 170(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 167(_prcs(_trgt(35))(_sens(35))(_mon)(_read(3)(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606666432345 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666432346 2020.11.29 11:13:52)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 6a3e3f6a683c3b7c6b6d683c7f303a6c396d6f6c6b6c39)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666432517 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666432518 2020.11.29 11:13:52)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 15414412114345031619534f421343121712121314)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666432547 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666432548 2020.11.29 11:13:52)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 35616531386137223067276c323237333033323330)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666432581 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666432582 2020.11.29 11:13:52)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 54000757060202435054450f075250510252005351)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666432619 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666432620 2020.11.29 11:13:52)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 73272f727427716573716b2a74747175767574757a)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666432654 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666432655 2020.11.29 11:13:52)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 92c6ce9d96c69084999686cb95959094979495949b)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666432702 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666432703 2020.11.29 11:13:52)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code d1858d83858786c6d7d0c38a85d7d2d6d5d487d7d3)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666432740 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666432741 2020.11.29 11:13:52)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code f0a4aca0a5a6a7e7f6a4e2aba4f6f3f7f4f5a6f6f6)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666432783 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666432784 2020.11.29 11:13:52)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 1f4a49194b481d091a1b0d454f194b1a49191c1949)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666432815 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666432816 2020.11.29 11:13:52)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 3e6b6a3b6e696d28623e2d656b383b393c3b683838)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666432858 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666432859 2020.11.29 11:13:52)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 5e0b0b5c020809495a5959581a050c5957595d595a585b)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4710          1606666432885 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606666432886 2020.11.29 11:13:52)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 7d28287d202b2a6a282f682778782b7a797b7f7a7e)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 169(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 170(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 167(_prcs(_trgt(35))(_sens(35))(_mon)(_read(3)(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606666480060 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666480061 2020.11.29 11:14:40)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code c1c0c794939790d7c0c6c397d49b91c792c6c4c7c0c792)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666480125 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666480126 2020.11.29 11:14:40)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 0f0e030958595f190c034955580959080d0808090e)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666480157 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666480158 2020.11.29 11:14:40)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 1e1f1318434a1c091b4c0c4719191c181b1819181b)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666480183 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666480184 2020.11.29 11:14:40)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 3e3f303b3d6868293a3e2f656d383a3b68386a393b)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666480214 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666480215 2020.11.29 11:14:40)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 5d5c5c5e0d095f4b5d5f45045a5a5f5b585b5a5b54)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666480241 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666480242 2020.11.29 11:14:40)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 7c7d7d7d29287e6a777868257b7b7e7a797a7b7a75)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666480272 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666480273 2020.11.29 11:14:40)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 9b9a9a949ccdcc8c9d9a89c0cf9d989c9f9ecd9d99)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666480295 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666480296 2020.11.29 11:14:40)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code abaaaafcacfdfcbcadffb9f0ffada8acafaefdadad)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666480319 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666480320 2020.11.29 11:14:40)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code cacac29e999dc8dccfced8909acc9ecf9cccc9cc9c)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666480342 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666480343 2020.11.29 11:14:40)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code dadad0888e8d89cc86dac9818fdcdfddd8df8cdcdc)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666480381 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666480382 2020.11.29 11:14:40)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 0909030e095f5e1e0d0e0e0f4d525b0e000e0a0e0d0f0c)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4699          1606666480405 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606666480406 2020.11.29 11:14:40)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 1818121e194e4f0f4d4d0d421d1d4e1f1c1e1a1f1b)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 168(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 169(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 166(_prcs(_sens(35))(_mon)(_read(3)(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606666533329 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666533330 2020.11.29 11:15:33)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code e2e0e4b1b3b4b3f4e3e5e0b4f7b8b2e4b1e5e7e4e3e4b1)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666533391 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666533392 2020.11.29 11:15:33)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 11131d1611474107121d574b461747161316161710)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666533417 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666533418 2020.11.29 11:15:33)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 30323d343864322735622269373732363536373635)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666533445 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666533446 2020.11.29 11:15:33)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 4f4d414d4f1919584b4f5e141c494b4a19491b484a)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666533475 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666533476 2020.11.29 11:15:33)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 6f6d6e6f3d3b6d796f6d773668686d696a69686966)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666533501 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666533502 2020.11.29 11:15:33)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 8e8c8f80ddda8c98858a9ad789898c888b88898887)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666533524 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666533525 2020.11.29 11:15:33)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 9d9f9c929ccbca8a9b9c8fc6c99b9e9a9998cb9b9f)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666533546 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666533547 2020.11.29 11:15:33)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code adafacfaacfbfabaabf9bff6f9abaeaaa9a8fbabab)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666533573 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666533574 2020.11.29 11:15:33)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code cccfc4989d9bcedac9c8de969cca98c99acacfca9a)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666533601 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666533602 2020.11.29 11:15:33)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code ecefe6bfbabbbffab0ecffb7b9eae9ebeee9baeaea)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666533639 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666533640 2020.11.29 11:15:33)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 0b08010c505d5c1c0f0c0c0d4f50590c020c080c0f0d0e)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4721          1606666533668 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606666533669 2020.11.29 11:15:33)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 2a29202f727c7d3d7f7a3f702f2f7c2d2e2c282d29)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 90(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int PERIOD -2 0 87(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 115(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 115(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 116(_prcs 1)))
		(_file(_int read_file -4 0 117(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 118(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 118(_prcs 1)))
		(_file(_int write_file -4 0 168(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 169(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 102(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)))))
			(reading_file(_arch 1 0 114(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 166(_prcs(_wait_for)(_trgt(35))(_sens(35))(_mon)(_read(3)(6)(7)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606666750596 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666750597 2020.11.29 11:19:10)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 949b9d9bc3c2c582959396c281cec492c79391929592c7)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666750660 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666750661 2020.11.29 11:19:10)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code d2ddde80d18482c4d1de948885d484d5d0d5d5d4d3)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666750692 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666750693 2020.11.29 11:19:10)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code e2edefb0e8b6e0f5e7b0f0bbe5e5e0e4e7e4e5e4e7)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666750727 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666750728 2020.11.29 11:19:10)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 111e1e16464747061511004a421715144717451614)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666750765 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666750766 2020.11.29 11:19:10)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 303f30353464322630322869373732363536373639)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666750799 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666750800 2020.11.29 11:19:10)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 5f505f5c0f0b5d49545b4b0658585d595a59585956)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666750823 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666750824 2020.11.29 11:19:10)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 6e616e6e6e383979686f7c353a686d696a6b38686c)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666750852 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666750853 2020.11.29 11:19:10)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 8e818e808ed8d99988da9cd5da888d898a8bd88888)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666750876 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666750877 2020.11.29 11:19:10)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 9d939493cbca9f8b98998fc7cd9bc998cb9b9e9bcb)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666750905 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666750906 2020.11.29 11:19:10)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code bcb2b7e8eaebefaae0bcafe7e9bab9bbbeb9eababa)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666750943 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666750944 2020.11.29 11:19:10)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code ebe5e1b9b0bdbcfcefececedafb0b9ece2ece8ecefedee)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000044 55 6961          1606666772790 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666772791 2020.11.29 11:19:32)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 3f6c683a3a696e293e383d692a656f396c383a393e396c)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666772852 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666772853 2020.11.29 11:19:32)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 7e2d2c7f2a282e687d723824297828797c7979787f)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666772877 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666772878 2020.11.29 11:19:32)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 9dcece93c1c99f8a98cf8fc49a9a9f9b989b9a9b98)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666772902 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666772903 2020.11.29 11:19:32)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code acfffcfba9fafabba8acbdf7ffaaa8a9faaaf8aba9)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666772932 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666772933 2020.11.29 11:19:32)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code cc9f93999b98cedaccced495cbcbcecac9cacbcac5)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666772962 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666772963 2020.11.29 11:19:32)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code ebb8b4b8bfbfe9fde0efffb2ecece9edeeedecede2)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666772986 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666772987 2020.11.29 11:19:32)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 0a5a030c0e5c5d1d0c0b18515e0c090d0e0f5c0c08)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666773008 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666773009 2020.11.29 11:19:33)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 1a4a131d1e4c4d0d1c4e08414e1c191d1e1f4c1c1c)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666773034 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666773035 2020.11.29 11:19:33)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 3968393d326e3b2f3c3d2b63693f6d3c6f3f3a3f6f)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666773060 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666773061 2020.11.29 11:19:33)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 49184b4b451e1a5f15495a121c4f4c4e4b4c1f4f4f)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666773100 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666773101 2020.11.29 11:19:33)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 78297b78792e2f6f7c7f7f7e3c232a7f717f7b7f7c7e7d)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4782          1606666773123 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606666773124 2020.11.29 11:19:33)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 87d6848889d1d090d2d792dd8282d1808381858084)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 91(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 116(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 116(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 117(_prcs 1)))
		(_file(_int read_file -4 0 118(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 119(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 119(_prcs 1)))
		(_file(_int write_file -4 0 169(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 170(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 103(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 115(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 167(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606666877141 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666877142 2020.11.29 11:21:17)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code e6e8e1b5b3b0b7f0e7e1e4b0f3bcb6e0b5e1e3e0e7e0b5)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666877236 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666877237 2020.11.29 11:21:17)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 444a4746411214524748021e134212434643434245)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666877262 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666877263 2020.11.29 11:21:17)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 545a5656580056435106460d535356525152535251)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666877288 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666877289 2020.11.29 11:21:17)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 737d72722625256477736228207577762575277476)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666877323 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666877324 2020.11.29 11:21:17)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 929c9c9d94c6908492908acb95959094979495949b)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666877350 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666877351 2020.11.29 11:21:17)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code b2bcbce6b6e6b0a4b9b6a6ebb5b5b0b4b7b4b5b4bb)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666877371 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666877372 2020.11.29 11:21:17)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code c1cfcf94959796d6c7c0d39a95c7c2c6c5c497c7c3)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666877399 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666877400 2020.11.29 11:21:17)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code e0eeeeb3b5b6b7f7e6b4f2bbb4e6e3e7e4e5b6e6e6)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666877425 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666877426 2020.11.29 11:21:17)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 000f0807025702160504125a500654055606030656)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666877465 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666877466 2020.11.29 11:21:17)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 1f1015184c484c09431f0c444a191a181d1a491919)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666877503 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666877504 2020.11.29 11:21:17)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 4e41454d121819594a4949480a151c4947494d494a484b)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000044 55 6961          1606666922388 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666922389 2020.11.29 11:22:02)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 999c9f96c3cfc88f989e9bcf8cc3c99fca9e9c9f989fca)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666922452 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666922453 2020.11.29 11:22:02)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code d7d2d485d18187c1d4db918d80d181d0d5d0d0d1d6)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666922477 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666922478 2020.11.29 11:22:02)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code f7f2f5a6f8a3f5e0f2a5e5aef0f0f5f1f2f1f0f1f2)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666922505 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666922506 2020.11.29 11:22:02)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 16131811464040011216074d451012134010421113)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666922541 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666922542 2020.11.29 11:22:02)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 353034303461372335372d6c32323733303332333c)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666922572 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666922573 2020.11.29 11:22:02)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 54515557560056425f50400d53535652515253525d)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666922594 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666922595 2020.11.29 11:22:02)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 74717575252223637275662f207277737071227276)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666922617 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666922618 2020.11.29 11:22:02)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 8386828dd5d5d49485d791d8d78580848786d58585)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666922643 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666922644 2020.11.29 11:22:02)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code a2a6aaf4a2f5a0b4a7a6b0f8f2a4f6a7f4a4a1a4f4)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666922665 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666922666 2020.11.29 11:22:02)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code b2b6b8e6b5e5e1a4eeb2a1e9e7b4b7b5b0b7e4b4b4)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666922709 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666922710 2020.11.29 11:22:02)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code e1e5eab3e9b7b6f6e5e6e6e7a5bab3e6e8e6e2e6e5e7e4)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000044 55 6961          1606666934500 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666934501 2020.11.29 11:22:14)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code f6f6f1a6a3a0a7e0f7f1f4a0e3aca6f0a5f1f3f0f7f0a5)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666934595 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666934596 2020.11.29 11:22:14)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 54545757510204425758120e035202535653535255)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666934623 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666934624 2020.11.29 11:22:14)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 63636162683761746631713a646461656665646566)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666934656 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666934657 2020.11.29 11:22:14)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 9292939dc6c4c485969283c9c1949697c494c69597)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666934683 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666934684 2020.11.29 11:22:14)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code a2a2acf5a4f6a0b4a2a0bafba5a5a0a4a7a4a5a4ab)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666934705 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666934706 2020.11.29 11:22:14)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code c1c1cf94c695c3d7cac5d598c6c6c3c7c4c7c6c7c8)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666934724 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666934725 2020.11.29 11:22:14)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code d1d1df83858786c6d7d0c38a85d7d2d6d5d487d7d3)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666934742 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666934743 2020.11.29 11:22:14)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code e0e0eeb3b5b6b7f7e6b4f2bbb4e6e3e7e4e5b6e6e6)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666934764 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666934765 2020.11.29 11:22:14)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code f0f1f7a1f2a7f2e6f5f4e2aaa0f6a4f5a6f6f3f6a6)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666934787 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666934788 2020.11.29 11:22:14)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 0f0e05095c585c19530f1c545a090a080d0a590909)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666934825 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666934826 2020.11.29 11:22:14)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 2e2f252b727879392a2929286a757c2927292d292a282b)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4793          1606666934845 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606666934846 2020.11.29 11:22:14)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 3e3f353a62686929683d2b643b3b68393a383c393d)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 91(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 116(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 116(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 117(_prcs 1)))
		(_file(_int read_file -4 0 118(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 119(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 119(_prcs 1)))
		(_file(_int write_file -4 0 169(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 170(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 103(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 115(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 167(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(28252)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606666996995 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606666996996 2020.11.29 11:23:16)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 0a09590c085c5b1c0b0d085c1f505a0c590d0f0c0b0c59)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606666997067 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606666997068 2020.11.29 11:23:17)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 585b0e5b510e084e5b541e020f5e0e5f5a5f5f5e59)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606666997090 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606666997091 2020.11.29 11:23:17)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 686b3f69683c6a7f6d3a7a316f6f6a6e6d6e6f6e6d)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606666997116 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606666997117 2020.11.29 11:23:17)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 8784d389d6d1d190838796dcd4818382d181d38082)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606666997149 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606666997150 2020.11.29 11:23:17)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 9794cc9894c3958197958fce90909591929190919e)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606666997178 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606666997179 2020.11.29 11:23:17)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code c6c59d93c692c4d0cdc2d29fc1c1c4c0c3c0c1c0cf)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606666997199 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606666997200 2020.11.29 11:23:17)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code d5d68e87858382c2d3d4c78e81d3d6d2d1d083d3d7)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606666997221 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606666997222 2020.11.29 11:23:17)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code e5e6beb6b5b3b2f2e3b1f7beb1e3e6e2e1e0b3e3e3)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606666997254 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606666997255 2020.11.29 11:23:17)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 14164712124316021110064e441240114212171242)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606666997292 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606666997293 2020.11.29 11:23:17)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 33316236356460256f332068663536343136653535)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606666997337 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606666997338 2020.11.29 11:23:17)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 626032636934357566656564263930656b656165666467)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4790          1606666997360 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606666997361 2020.11.29 11:23:17)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 727022727924256524716728777724757674707571)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 91(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 116(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 116(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 117(_prcs 1)))
		(_file(_int read_file -4 0 118(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 119(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 119(_prcs 1)))
		(_file(_int write_file -4 0 169(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 170(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 103(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 115(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 167(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(32)
		(1953721929 1952675186 980316009 32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606667129879 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606667129880 2020.11.29 11:25:29)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 252526217373743324222773307f752376222023242376)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606667129944 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606667129945 2020.11.29 11:25:29)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 6363656361353375606f2539346535646164646562)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606667129969 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606667129970 2020.11.29 11:25:29)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 8383848c88d7819486d191da848481858685848586)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606667129995 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606667129996 2020.11.29 11:25:29)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 9292969dc6c4c485969283c9c1949697c494c69597)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606667130026 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606667130027 2020.11.29 11:25:30)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code b1b1bae5b4e5b3a7b1b3a9e8b6b6b3b7b4b7b6b7b8)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606667130053 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606667130054 2020.11.29 11:25:30)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code d1d1da83d685d3c7dad5c588d6d6d3d7d4d7d6d7d8)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606667130077 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606667130078 2020.11.29 11:25:30)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code e0e0ebb3b5b6b7f7e6e1f2bbb4e6e3e7e4e5b6e6e2)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606667130100 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606667130101 2020.11.29 11:25:30)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 00000a06555657170654125b540603070405560606)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606667130126 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606667130127 2020.11.29 11:25:30)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 0f0e0c085b580d190a0b1d555f095b0a59090c0959)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606667130156 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606667130157 2020.11.29 11:25:30)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 3e3f3f3b6e696d28623e2d656b383b393c3b683838)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606667130192 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606667130193 2020.11.29 11:25:30)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 5d5c5d5f000b0a4a595a5a5b19060f5a545a5e5a595b58)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4790          1606667130217 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606667130218 2020.11.29 11:25:30)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 6d6c6d6c303b3a7a3b6e783768683b6a696b6f6a6e)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 91(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 116(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 116(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 117(_prcs 1)))
		(_file(_int read_file -4 0 118(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 119(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 119(_prcs 1)))
		(_file(_int write_file -4 0 169(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 170(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 103(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 115(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 167(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606667169858 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606667169859 2020.11.29 11:26:09)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 461612441310175047414410531c164015414340474015)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606667169935 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606667169936 2020.11.29 11:26:09)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 94c4c59b91c2c4829798d2cec392c2939693939295)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606667169962 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606667169963 2020.11.29 11:26:09)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code b3e3e3e6b8e7b1a4b6e1a1eab4b4b1b5b6b5b4b5b6)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606667169988 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606667169989 2020.11.29 11:26:09)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code d2828180868484c5d6d2c38981d4d6d784d486d5d7)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606667170021 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606667170022 2020.11.29 11:26:10)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code f1a1ada1f4a5f3e7f1f3e9a8f6f6f3f7f4f7f6f7f8)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606667170051 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606667170052 2020.11.29 11:26:10)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 11414e16164513071a150548161613171417161718)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606667170073 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606667170074 2020.11.29 11:26:10)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 20707f24757677372621327b742623272425762622)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606667170097 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606667170098 2020.11.29 11:26:10)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 40101f42151617574614521b144643474445164646)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606667170122 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606667170123 2020.11.29 11:26:10)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 4f1e194c1b184d594a4b5d151f491b4a19494c4919)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606667170148 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606667170149 2020.11.29 11:26:10)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 6e3f3a6e3e393d78326e7d353b686b696c6b386868)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5809          1606667170185 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606667170186 2020.11.29 11:26:10)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 8edfdb81d2d8d9998a898988cad5dc8987898d898a888b)
	(_coverage d)
	(_ent
		(_time 1606664537911)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000050 55 4790          1606667170208 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606667170209 2020.11.29 11:26:10)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code adfcf8fbf0fbfabafbaeb8f7a8a8fbaaa9abafaaae)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 91(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 116(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 116(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 117(_prcs 1)))
		(_file(_int read_file -4 0 118(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 119(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 119(_prcs 1)))
		(_file(_int write_file -4 0 169(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 170(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 103(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 115(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 167(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606667760763 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606667760764 2020.11.29 11:36:00)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 8086838ed3d6d196818782d695dad086d38785868186d3)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606667760858 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606667760859 2020.11.29 11:36:00)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code ded8d88c8a888ec8ddd2988489d888d9dcd9d9d8df)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606667760904 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606667760905 2020.11.29 11:36:00)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 0c0a0a0b57580e1b095e1e550b0b0e0a090a0b0a09)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606667760939 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606667760940 2020.11.29 11:36:00)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 3b3d3e3e3f6d6d2c3f3b2a60683d3f3e6d3d6f3c3e)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606667760990 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606667760991 2020.11.29 11:36:00)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 6a6c606a3f3e687c6a6872336d6d686c6f6c6d6c63)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606667761055 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606667761056 2020.11.29 11:36:01)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code a9afa3fea6fdabbfa2adbdf0aeaeabafacafaeafa0)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606667761085 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606667761086 2020.11.29 11:36:01)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code c8cec29d959e9fdfcec9da939ccecbcfcccd9ececa)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606667761118 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606667761119 2020.11.29 11:36:01)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code e7e1edb4b5b1b0f0e1b3f5bcb3e1e4e0e3e2b1e1e1)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606667761149 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606667761150 2020.11.29 11:36:01)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 06010201025104100302145c560052035000050050)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606667761199 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606667761200 2020.11.29 11:36:01)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 35323330356266236935266e603330323730633333)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5957          1606667761253 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606667761254 2020.11.29 11:36:01)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 747373747922236370737372302f26737d737773707271)
	(_coverage d)
	(_ent
		(_time 1606667761248)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(9)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000050 55 4790          1606667761294 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606667761295 2020.11.29 11:36:01)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 9394949d99c5c484c59086c99696c5949795919490)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 91(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 116(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 116(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 117(_prcs 1)))
		(_file(_int read_file -4 0 118(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 119(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 119(_prcs 1)))
		(_file(_int write_file -4 0 169(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 170(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 103(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 115(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 167(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606667862522 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606667862523 2020.11.29 11:37:42)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 050a04035353541304020753105f550356020003040356)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606667862625 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606667862626 2020.11.29 11:37:42)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 737c777271252365707f3529247525747174747572)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606667862651 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606667862652 2020.11.29 11:37:42)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 828d878d88d6809587d090db858580848784858487)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606667862685 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606667862686 2020.11.29 11:37:42)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code a2ada4f5f6f4f4b5a6a2b3f9f1a4a6a7f4a4f6a5a7)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606667862719 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606667862720 2020.11.29 11:37:42)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code c1cec894c495c3d7c1c3d998c6c6c3c7c4c7c6c7c8)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606667862757 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606667862758 2020.11.29 11:37:42)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code f0fff9a0f6a4f2e6fbf4e4a9f7f7f2f6f5f6f7f6f9)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606667862789 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606667862790 2020.11.29 11:37:42)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 0f0007090c595818090e1d545b090c080b0a59090d)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606667862822 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606667862823 2020.11.29 11:37:42)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 2e21262a2e787939287a3c757a282d292a2b782828)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606667862855 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606667862856 2020.11.29 11:37:42)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 4e404f4d19194c584b4a5c141e481a4b18484d4818)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606667862889 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606667862890 2020.11.29 11:37:42)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 7c727f7d2a2b2f6a207c6f27297a797b7e792a7a7a)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5957          1606667862929 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606667862930 2020.11.29 11:37:42)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 9c929e92c6cacb8b989b9b9ad8c7ce9b959b9f9b989a99)
	(_coverage d)
	(_ent
		(_time 1606667761247)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(9)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000050 55 4821          1606667862980 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606667862981 2020.11.29 11:37:42)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code cbc5c99f909d9cdc9dcbde91cece9dcccfcdc9ccc8)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 91(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 117(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 117(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 118(_prcs 1)))
		(_file(_int read_file -4 0 119(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 120(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 120(_prcs 1)))
		(_file(_int write_file -4 0 170(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 171(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 104(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 116(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 168(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606668165916 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606668165917 2020.11.29 11:42:45)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 141114134342450215131642014e441247131112151247)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606668165982 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606668165983 2020.11.29 11:42:45)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 6366666361353375606f2539346535646164646562)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606668166004 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606668166005 2020.11.29 11:42:46)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 8287868d88d6809587d090db858580848784858487)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606668166031 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606668166032 2020.11.29 11:42:46)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 9194969ec6c7c786959180cac2979594c797c59694)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606668166059 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606668166060 2020.11.29 11:42:46)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code b1b4b9e5b4e5b3a7b1b3a9e8b6b6b3b7b4b7b6b7b8)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606668166086 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606668166087 2020.11.29 11:42:46)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code d0d5d882d684d2c6dbd4c489d7d7d2d6d5d6d7d6d9)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606668166106 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606668166107 2020.11.29 11:42:46)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code e0e5e8b3b5b6b7f7e6e1f2bbb4e6e3e7e4e5b6e6e2)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606668166128 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606668166129 2020.11.29 11:42:46)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code efeae7bcecb9b8f8e9bbfdb4bbe9ece8ebeab9e9e9)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606668166153 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606668166154 2020.11.29 11:42:46)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 0e0a0c0959590c180b0a1c545e085a0b58080d0858)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606668166176 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606668166177 2020.11.29 11:42:46)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 1e1a1e194e494d08421e0d454b181b191c1b481818)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5957          1606668166212 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606668166213 2020.11.29 11:42:46)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 4d494c4e101b1a5a494a4a4b09161f4a444a4e4a494b48)
	(_coverage d)
	(_ent
		(_time 1606667761247)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(9)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000050 55 4924          1606668166238 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606668166239 2020.11.29 11:42:46)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 6c686d6d363a3b7b3a38793669693a6b686a6e6b6f)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 118(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 118(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 119(_prcs 1)))
		(_file(_int read_file -4 0 120(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 121(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 121(_prcs 1)))
		(_file(_int write_file -4 0 171(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 172(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 105(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 117(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 169(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1986359888 1937076073 1936607520 1668641396 1852795252 8250)
		(32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000051 55 1527          1606668166363 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606668166364 2020.11.29 11:42:46)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code dadfd188de8c8dcddc8ec8818edcd9dddedf8cdcdc)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000044 55 6961          1606668171484 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606668171485 2020.11.29 11:42:51)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code dfddd88dda898ec9ded8dd89ca858fd98cd8dad9ded98c)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606668171558 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606668171559 2020.11.29 11:42:51)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 2d2f2e29787b7d3b2e216b777a2b7b2a2f2a2a2b2c)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606668171582 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606668171583 2020.11.29 11:42:51)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 4c4e4e4f17184e5b491e5e154b4b4e4a494a4b4a49)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606668171633 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606668171634 2020.11.29 11:42:51)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 7b797a7a7f2d2d6c7f7b6a20287d7f7e2d7d2f7c7e)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606668171772 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606668171773 2020.11.29 11:42:51)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 070506010453051107051f5e00000501020100010e)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606668171828 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606668171829 2020.11.29 11:42:51)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 46444744461244504d42521f41414440434041404f)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606668171879 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606668171880 2020.11.29 11:42:51)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 75777474252322627374672e217376727170237377)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606668171934 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606668171935 2020.11.29 11:42:51)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code a4a6a5f3f5f2f3b3a2f0b6fff0a2a7a3a0a1f2a2a2)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606668171972 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606668171973 2020.11.29 11:42:51)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code d3d0db80d284d1c5d6d7c18983d587d685d5d0d585)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606668172007 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606668172008 2020.11.29 11:42:52)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code f2f1f8a2f5a5a1e4aef2e1a9a7f4f7f5f0f7a4f4f4)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5957          1606668172066 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606668172067 2020.11.29 11:42:52)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 30333a343966672734373736746b623739373337343635)
	(_coverage d)
	(_ent
		(_time 1606667761247)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(9)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000050 55 4924          1606668172093 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606668172094 2020.11.29 11:42:52)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 50535a52590607470604450a555506575456525753)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 118(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 118(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 119(_prcs 1)))
		(_file(_int read_file -4 0 120(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 121(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 121(_prcs 1)))
		(_file(_int write_file -4 0 171(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 172(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 105(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 117(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 169(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1986359888 1937076073 1936607520 1668641396 1852795252 8250)
		(32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606668238613 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606668238614 2020.11.29 11:43:58)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 141641134342450215131642014e441247131112151247)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606668238675 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606668238676 2020.11.29 11:43:58)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 5250025151040244515e1408055404555055555453)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606668238697 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606668238698 2020.11.29 11:43:58)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 717320717825736674236328767673777477767774)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606668238722 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606668238723 2020.11.29 11:43:58)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 9193c39ec6c7c786959180cac2979594c797c59694)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606668238756 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606668238757 2020.11.29 11:43:58)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code a0a2fdf7a4f4a2b6a0a2b8f9a7a7a2a6a5a6a7a6a9)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606668238789 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606668238790 2020.11.29 11:43:58)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code bfbde2ebefebbda9b4bbabe6b8b8bdb9bab9b8b9b6)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606668238808 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606668238809 2020.11.29 11:43:58)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code dfdd828ddc8988c8d9decd848bd9dcd8dbda89d9dd)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606668238831 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606668238832 2020.11.29 11:43:58)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code eeecb3bdeeb8b9f9e8bafcb5bae8ede9eaebb8e8e8)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606668238860 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606668238861 2020.11.29 11:43:58)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 0e0d5b0959590c180b0a1c545e085a0b58080d0858)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606668238894 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606668238895 2020.11.29 11:43:58)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 2d2e7a297c7a7e3b712d3e76782b282a2f287b2b2b)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5957          1606668238931 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606668238932 2020.11.29 11:43:58)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 4c4f1a4f161a1b5b484b4b4a08171e4b454b4f4b484a49)
	(_coverage d)
	(_ent
		(_time 1606667761247)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(9)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000050 55 4924          1606668238954 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606668238955 2020.11.29 11:43:58)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 6b683d6a303d3c7c3d3f7e316e6e3d6c6f6d696c68)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 118(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 118(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 119(_prcs 1)))
		(_file(_int read_file -4 0 120(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 121(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 121(_prcs 1)))
		(_file(_int write_file -4 0 171(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 172(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 105(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 117(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 169(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1986359888 1937076073 1936607520 1668641396 1852795252 8250)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6961          1606668348709 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606668348710 2020.11.29 11:45:48)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 217172257377703720262377347b712772262427202772)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606668348769 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606668348770 2020.11.29 11:45:48)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 6f3f396f38393f796c632935386939686d6868696e)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606668348790 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606668348791 2020.11.29 11:45:48)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 7f2f287f212b7d687a2d6d2678787d797a7978797a)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606668348815 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606668348816 2020.11.29 11:45:48)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 8fdfdb818fd9d9988b8f9ed4dc898b8ad989db888a)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606668348850 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606668348851 2020.11.29 11:45:48)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code aefef5f9fffaacb8aeacb6f7a9a9aca8aba8a9a8a7)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606668348875 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606668348876 2020.11.29 11:45:48)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code cd9d96989f99cfdbc6c9d994cacacfcbc8cbcacbc4)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606668348895 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606668348896 2020.11.29 11:45:48)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code ecbcb7bfeababbfbeaedfeb7b8eaefebe8e9baeaee)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606668348917 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606668348918 2020.11.29 11:45:48)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code fcaca7acfaaaabebfaa8eea7a8fafffbf8f9aafafa)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606668348941 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606668348942 2020.11.29 11:45:48)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 0c5d5f0b5d5b0e1a09081e565c0a58095a0a0f0a5a)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8365          1606668348971 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606668348972 2020.11.29 11:45:48)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 3b6a6a3e6c6c682d673b28606e3d3e3c393e6d3d3d)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__250(_arch 1 0 250(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 33686018 33686018 33686018 33686018 2)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 5957          1606668349006 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606668349007 2020.11.29 11:45:49)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 4a1b1a49121c1d5d4e4d4d4c0e11184d434d494d4e4c4f)
	(_coverage d)
	(_ent
		(_time 1606667761247)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 2 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 3 0 86(_arch(_uni))))
		(_sig(_int rs2 3 0 87(_arch(_uni))))
		(_sig(_int rs3 3 0 88(_arch(_uni))))
		(_sig(_int rs1_o 3 0 90(_arch(_uni))))
		(_sig(_int rs2_o 3 0 91(_arch(_uni))))
		(_sig(_int rs3_o 3 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 4 0 94(_arch(_uni))))
		(_sig(_int RSel2 4 0 95(_arch(_uni))))
		(_sig(_int RSel3 4 0 96(_arch(_uni))))
		(_sig(_int RSelD 4 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 4 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 4 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 4 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 4 0 103(_arch(_uni))))
		(_sig(_int RselD_o 4 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 4 0 106(_arch(_uni))))
		(_sig(_int writeData 3 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 4 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 3 0 114(_arch(_uni))))
		(_sig(_int rd_out 3 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 5 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 3 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 3 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 3 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 4 0 127(_arch(_uni))))
		(_sig(_int instruct_t 4 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(9)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000050 55 4899          1606668349033 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606668349034 2020.11.29 11:45:49)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 79282979792f2e6e2f2d6c237c7c2f7e7d7f7b7e7a)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 118(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 118(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 119(_prcs 1)))
		(_file(_int read_file -4 0 120(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 121(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 121(_prcs 1)))
		(_file(_int write_file -4 0 171(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 172(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 105(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 117(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 169(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000051 55 8509          1606671222361 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606671222362 2020.11.29 12:33:42)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 693a6e68693f3e7e6d6e6e6f2d323b6e606e6a6e6d6f6c)
	(_coverage d)
	(_ent
		(_time 1606671214839)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(24)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(25)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(26)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(27)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(28)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(32)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(33)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(34)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(35)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(36)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(52)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(53)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(54)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(56)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(40)))))
			(line__184(_arch 15 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(22))(_sens(45)))))
			(line__185(_arch 16 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(23))(_sens(48)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 17 -1)
)
I 000050 55 7039          1606671398841 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606671398842 2020.11.29 12:36:38)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code beb1b8ebe2e8e9a9bab9bbe9fae7b9b9bab8bcb9bdb9b7)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 136(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 136(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 137(_prcs 1)))
		(_file(_int read_file -4 0 138(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 139(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 139(_prcs 1)))
		(_file(_int write_file -4 0 189(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 190(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 123(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 135(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 187(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000051 55 8977          1606673210758 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606673210759 2020.11.29 13:06:50)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 9095c19e99c6c78794979796d4cbc29799979397949695)
	(_coverage d)
	(_ent
		(_time 1606673210752)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(27)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(28)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(29)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(30)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(31)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(35)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(36)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(37)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(38)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(39)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(55)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(56)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(57)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(59)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(43)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(49)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(58)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(50)))))
			(line__184(_arch 18 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(25))(_sens(48)))))
			(line__185(_arch 19 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(26))(_sens(51)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 20 -1)
)
I 000050 55 7144          1606673213613 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606673213614 2020.11.29 13:06:53)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code bbbfbeeee0edecacbfbcbee9ffe2bcbcbfbdb9bcb8bcb2)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000051 55 8369          1606674396647 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606674396648 2020.11.29 13:26:36)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code f2f1f3a2f5a5a1e4aefde1a9a7f4f7f5f0f7a4f4f4)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000044 55 6961          1606674401609 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606674401610 2020.11.29 13:26:41)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 5b585d585a0d0a4d5a5c590d4e010b5d085c5e5d5a5d08)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606674401716 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606674401717 2020.11.29 13:26:41)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code b9babaedb1efe9afbab5ffe3eebfefbebbbebebfb8)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606674401741 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606674401742 2020.11.29 13:26:41)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code d8dbda8bd88cdacfdd8aca81dfdfdadedddedfdedd)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606674401773 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606674401774 2020.11.29 13:26:41)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code f7f4f6a7a6a1a1e0f3f7e6aca4f1f3f2a1f1a3f0f2)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606674401810 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606674401811 2020.11.29 13:26:41)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 171416101443150117150f4e10101511121110111e)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606674401836 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606674401837 2020.11.29 13:26:41)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 36353733366234203d32226f31313430333031303f)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606674401859 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606674401860 2020.11.29 13:26:41)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 55565456050302425354470e015356525150035357)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606674401891 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606674401892 2020.11.29 13:26:41)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 74777575252223637220662f207277737071227272)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606674401931 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606674401932 2020.11.29 13:26:41)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 94969c9a92c39682919086cec492c091c2929792c2)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606674401977 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606674401978 2020.11.29 13:26:41)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code c3c1c996c59490d59fccd09896c5c6c4c1c695c5c5)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 8977          1606674402019 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606674402020 2020.11.29 13:26:42)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code f1f3faa0f9a7a6e6f5f6f6f7b5aaa3f6f8f6f2f6f5f7f4)
	(_coverage d)
	(_ent
		(_time 1606673210751)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(27)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(28)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(29)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(30)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(31)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(35)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(36)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(37)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(38)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(39)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(55)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(56)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(57)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(59)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(43)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(49)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(58)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(50)))))
			(line__184(_arch 18 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(25))(_sens(48)))))
			(line__185(_arch 19 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(26))(_sens(51)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 20 -1)
)
I 000050 55 7144          1606674402051 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606674402052 2020.11.29 13:26:42)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 11131b1719474606151614435548161615171316121618)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000051 55 9456          1606675038388 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606675038389 2020.11.29 13:37:18)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code b9beefecb9efeeaebdbebebffde2ebbeb0bebabebdbfbc)
	(_coverage d)
	(_ent
		(_time 1606675038383)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000050 55 8032          1606675041723 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606675041724 2020.11.29 13:37:21)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code c9cf989dc99f9edecdcececa8d90cececdcfcbcecacec0)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 1818326560 975791477 32)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6668          1606675090945 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606675090946 2020.11.29 13:38:10)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 0b59590d0a5d5a1d0a0c095d1e515b0d580c0e0d0a0d58)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606675091039 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606675091040 2020.11.29 13:38:11)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 693b3e69613f397f6a652f333e6f3f6e6b6e6e6f68)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606675091068 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606675091069 2020.11.29 13:38:11)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 88dade8788dc8a9f8dda9ad18f8f8a8e8d8e8f8e8d)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606675091094 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606675091095 2020.11.29 13:38:11)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code a8fafdfff6fefebfaca8b9f3fbaeacadfeaefcafad)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606675091127 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606675091128 2020.11.29 13:38:11)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code c7959d92c493c5d1c7c5df9ec0c0c5c1c2c1c0c1ce)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606675091158 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606675091159 2020.11.29 13:38:11)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code e6b4bcb5e6b2e4f0ede2f2bfe1e1e4e0e3e0e1e0ef)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606675091181 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606675091182 2020.11.29 13:38:11)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code f6a4aca6a5a0a1e1f0f7e4ada2f0f5f1f2f3a0f0f4)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606675091210 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606675091211 2020.11.29 13:38:11)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 15474812454342021341074e411316121110431313)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606675091238 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606675091239 2020.11.29 13:38:11)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 34676030326336223130266e643260316232373262)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606675091269 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606675091270 2020.11.29 13:38:11)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 53000550550400450f5c4008065556545156055555)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606675091307 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606675091308 2020.11.29 13:38:11)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 732024737925246477747475372821747a747074777576)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000050 55 8032          1606675091343 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606675091344 2020.11.29 13:38:11)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code a2f1f5f4a9f4f5b5a6a5a5a1e6fba5a5a6a4a0a5a1a5ab)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 1818326560 975791477 32)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6668          1606675097420 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606675097421 2020.11.29 13:38:17)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 603064603336317661676236753a306633676566616633)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606675097499 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606675097500 2020.11.29 13:38:17)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 9ece9f91cac8ce889d92d8c4c998c8999c9999989f)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606675097530 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606675097531 2020.11.29 13:38:17)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code bdedbde8e1e9bfaab8efafe4bababfbbb8bbbabbb8)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606675097559 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606675097560 2020.11.29 13:38:17)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code dd8dde8fdf8b8bcad9ddcc868edbd9d88bdb89dad8)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606675097590 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606675097591 2020.11.29 13:38:17)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code fcacf0acaba8feeafcfee4a5fbfbfefaf9fafbfaf5)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606675097621 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606675097622 2020.11.29 13:38:17)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 1b4b141c4f4f190d101f0f421c1c191d1e1d1c1d12)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606675097645 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606675097646 2020.11.29 13:38:17)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 3a6a353f3e6c6d2d3c3b28616e3c393d3e3f6c3c38)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606675097670 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606675097671 2020.11.29 13:38:17)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 5a0a55595e0c0d4d5c0e48010e5c595d5e5f0c5c5c)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606675097700 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606675097701 2020.11.29 13:38:17)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 69386f68623e6b7f6c6d7b33396f3d6c3f6f6a6f3f)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606675097735 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606675097736 2020.11.29 13:38:17)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 98c99c9795cfcb8ec4978bc3cd9e9d9f9a9dce9e9e)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606675097779 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606675097780 2020.11.29 13:38:17)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code b7e6b2e2b9e1e0a0b3b0b0b1f3ece5b0beb0b4b0b3b1b2)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000050 55 8032          1606675097816 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606675097817 2020.11.29 13:38:17)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code e6b7e3b4e9b0b1f1e2e1e1e5a2bfe1e1e2e0e4e1e5e1ef)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 1818326560 975791477 32)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000050 55 8040          1606676357326 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606676357327 2020.11.29 13:59:17)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code e2e7b4b0e9b4b5f5e6e5e5e2a6bbe5e5e6e4e0e5e1e5eb)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 1818326560 975791477 32)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000050 55 8064          1606676466399 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606676466400 2020.11.29 14:01:06)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code e8bbe3bae9bebfffecefefe8acb1efefeceeeaefebefe1)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 1818326560 975791477 32)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000050 55 8040          1606676517498 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606676517499 2020.11.29 14:01:57)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 7e287d7e222829697a79797e3a2779797a787c797d7977)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 1818326560 975791477 32)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6668          1606676822508 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606676822509 2020.11.29 14:07:02)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code f6f4f0a6a3a0a7e0f7f1f4a0e3aca6f0a5f1f3f0f7f0a5)
	(_coverage d)
	(_ent
		(_time 1606664537496)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out((i 2))))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606676822607 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606676822608 2020.11.29 14:07:02)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 54565857510204425758120e035202535653535255)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606676822633 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606676822634 2020.11.29 14:07:02)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 73717e73782771647621612a747471757675747576)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606676822664 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606676822665 2020.11.29 14:07:02)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 92909c9dc6c4c485969283c9c1949697c494c69597)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606676822705 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606676822706 2020.11.29 14:07:02)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code c1c3c094c495c3d7c1c3d998c6c6c3c7c4c7c6c7c8)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606676822735 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606676822736 2020.11.29 14:07:02)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code d1d3d083d685d3c7dad5c588d6d6d3d7d4d7d6d7d8)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606676822760 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606676822761 2020.11.29 14:07:02)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code f0f2f1a0a5a6a7e7f6f1e2aba4f6f3f7f4f5a6f6f2)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606676822794 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606676822795 2020.11.29 14:07:02)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 0f0d0f090c595818095b1d545b090c080b0a590909)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606676822821 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606676822822 2020.11.29 14:07:02)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 2e2d272b79792c382b2a3c747e287a2b78282d2878)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606676822855 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606676822856 2020.11.29 14:07:02)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 4e4d454c1e191d5812415d151b484b494c4b184848)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606676822891 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606676822892 2020.11.29 14:07:02)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 7c7f767c262a2b6b787b7b7a38272e7b757b7f7b787a79)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000050 55 8048          1606676822931 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606676822932 2020.11.29 14:07:02)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 9c9f9692c6cacb8b989b9b9cd8c59b9b989a9e9b9f9b95)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6661          1606676866889 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606676866890 2020.11.29 14:07:46)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 5c0c585f5c0a0d4a5d5b5e0a49060c5a0f5b595a5d5a0f)
	(_coverage d)
	(_ent
		(_time 1606676866867)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000044 55 6661          1606676882517 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606676882518 2020.11.29 14:08:02)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 565355550300074057515400430c065005515350575005)
	(_coverage d)
	(_ent
		(_time 1606676866866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606676882605 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606676882606 2020.11.29 14:08:02)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code b4b1b2e0b1e2e4a2b7b8f2eee3b2e2b3b6b3b3b2b5)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606676882630 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606676882631 2020.11.29 14:08:02)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code d3d6d480d887d1c4d681c18ad4d4d1d5d6d5d4d5d6)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606676882655 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606676882656 2020.11.29 14:08:02)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code f2f7f6a2a6a4a4e5f6f2e3a9a1f4f6f7a4f4a6f5f7)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606676882686 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606676882687 2020.11.29 14:08:02)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 020708040456001402001a5b05050004070405040b)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606676882713 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606676882714 2020.11.29 14:08:02)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 21242b25267523372a253578262623272427262728)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606676882736 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606676882737 2020.11.29 14:08:02)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 40454a42151617574641521b144643474445164642)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606676882759 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606676882760 2020.11.29 14:08:02)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 50555a53050607475604420b045653575455065656)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606676882785 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606676882786 2020.11.29 14:08:02)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 5f5b5c5d0b085d495a5b4d050f590b5a09595c5909)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606676882812 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606676882813 2020.11.29 14:08:02)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 8e8a8f80ded9dd98d2819dd5db888b898c8bd88888)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606676882847 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606676882848 2020.11.29 14:08:02)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code aeaaaef8f2f8f9b9aaa9a9a8eaf5fca9a7a9ada9aaa8ab)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000050 55 8048          1606676882877 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606676882878 2020.11.29 14:08:02)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code bdb9bde8e0ebeaaab9bababdf9e4babab9bbbfbabebab4)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6661          1606677186904 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606677186905 2020.11.29 14:13:06)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 6c3e6a6c6c3a3d7a6d6b6e3a79363c6a3f6b696a6d6a3f)
	(_coverage d)
	(_ent
		(_time 1606676866866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606677187019 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606677187020 2020.11.29 14:13:07)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code d98bda8bd18f89cfdad59f838edf8fdedbdededfd8)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606677187048 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606677187049 2020.11.29 14:13:07)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code f9abfba8f8adfbeefcabeba0fefefbfffcfffefffc)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606677187080 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606677187081 2020.11.29 14:13:07)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 184a161f464e4e0f1c1809434b1e1c1d4e1e4c1f1d)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606677187115 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606677187116 2020.11.29 14:13:07)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 376536323463352137352f6e30303531323130313e)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606677187176 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606677187177 2020.11.29 14:13:07)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 76247777762274607d72622f71717470737071707f)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606677187198 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606677187199 2020.11.29 14:13:07)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 85d7848bd5d3d292838497ded18386828180d38387)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606677187228 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606677187229 2020.11.29 14:13:07)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code a5f7a4f2f5f3f2b2a3f1b7fef1a3a6a2a1a0f3a3a3)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606677187261 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606677187262 2020.11.29 14:13:07)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code c497cc90c293c6d2c1c0d69e94c290c192c2c7c292)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606677187294 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606677187295 2020.11.29 14:13:07)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code e3b0e9b0e5b4b0f5bfecf0b8b6e5e6e4e1e6b5e5e5)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606677187333 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606677187334 2020.11.29 14:13:07)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 124118141944450516151514564940151b151115161417)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000044 55 6661          1606677191018 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606677191019 2020.11.29 14:13:11)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 792a7f78232f286f787e7b2f6c23297f2a7e7c7f787f2a)
	(_coverage d)
	(_ent
		(_time 1606676866866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606677191080 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606677191081 2020.11.29 14:13:11)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code a8fbabffa1fef8beaba4eef2ffaefeafaaafafaea9)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606677191117 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606677191118 2020.11.29 14:13:11)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code d784d584d883d5c0d285c58ed0d0d5d1d2d1d0d1d2)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606677191142 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606677191143 2020.11.29 14:13:11)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code f6a5f7a6a6a0a0e1f2f6e7ada5f0f2f3a0f0a2f1f3)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606677191171 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606677191172 2020.11.29 14:13:11)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 065507000452041006041e5f01010400030001000f)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606677191203 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606677191204 2020.11.29 14:13:11)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 25762421267127332e21317c22222723202322232c)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606677191230 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606677191231 2020.11.29 14:13:11)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 45164447151312524344571e114346424140134347)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606677191252 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606677191253 2020.11.29 14:13:11)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 54075557050203435200460f005257535051025252)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606677191278 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606677191279 2020.11.29 14:13:11)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 73217b737224716576776129237527762575707525)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606677191306 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606677191307 2020.11.29 14:13:11)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 93c1999c95c4c085cf9c80c8c69596949196c59595)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(3)(8)(9)(15)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606677191342 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606677191343 2020.11.29 14:13:11)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code b2e0b9e7b9e4e5a5b6b5b5b4f6e9e0b5bbb5b1b5b6b4b7)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000044 55 6661          1606677202307 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606677202308 2020.11.29 14:13:22)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 8b8c89858addda9d8a8c89dd9ed1db8dd88c8e8d8a8dd8)
	(_coverage d)
	(_ent
		(_time 1606676866866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606677202414 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606677202415 2020.11.29 14:13:22)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code f8ffffa8f1aea8eefbf4bea2affeaefffafffffef9)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606677202444 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606677202445 2020.11.29 14:13:22)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 17101611184315001245054e101015111211101112)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606677202478 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606677202479 2020.11.29 14:13:22)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 37303532666161203337266c643133326131633032)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606677202520 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606677202521 2020.11.29 14:13:22)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 656268656431677365677d3c62626763606362636c)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606677202553 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606677202554 2020.11.29 14:13:22)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 8582888b86d187938e8191dc82828783808382838c)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606677202580 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606677202581 2020.11.29 14:13:22)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code a4a3a9f3f5f2f3b3a2a5b6fff0a2a7a3a0a1f2a2a6)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606677202602 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606677202603 2020.11.29 14:13:22)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code b4b3b9e0e5e2e3a3b2e0a6efe0b2b7b3b0b1e2b2b2)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606677202631 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606677202632 2020.11.29 14:13:22)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code d3d5d780d284d1c5d6d7c18983d587d685d5d0d585)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606677202662 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606677202663 2020.11.29 14:13:22)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code f2f4f4a2f5a5a1e4aefde1a9a7f4f7f5f0f7a4f4f4)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606677202706 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606677202707 2020.11.29 14:13:22)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 212727242977763625262627657a732628262226252724)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000050 55 8218          1606677202829 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606677202830 2020.11.29 14:13:22)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 9e989890c2c8c9899a999899dac799999a989c999d9997)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_var(_int count_down_to_end -8 0 194(_prcs 2((i 4)))))
		(_var(_int start_count_down -1 0 195(_prcs 2((i 2)))))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6661          1606677292641 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606677292642 2020.11.29 14:14:52)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 7273777323242364737570246728227421757774737421)
	(_coverage d)
	(_ent
		(_time 1606676866866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606677292741 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606677292742 2020.11.29 14:14:52)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code d0d1d082d18680c6d3dc968a87d686d7d2d7d7d6d1)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606677292772 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606677292773 2020.11.29 14:14:52)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code efeeeebdb1bbedf8eabdfdb6e8e8ede9eae9e8e9ea)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606677292797 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606677292798 2020.11.29 14:14:52)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 0f0e0c090f5959180b0f1e545c090b0a59095b080a)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606677292825 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606677292826 2020.11.29 14:14:52)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 1e1f12194f4a1c081e1c064719191c181b18191817)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606677292855 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606677292856 2020.11.29 14:14:52)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 3e3f323b6d6a3c28353a2a6739393c383b38393837)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606677292881 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606677292882 2020.11.29 14:14:52)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code 5d5c515e5c0b0a4a5b5c4f06095b5e5a59580b5b5f)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606677292903 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606677292904 2020.11.29 14:14:52)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 6c6d606c6a3a3b7b6a387e37386a6f6b68693a6a6a)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606677292931 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606677292932 2020.11.29 14:14:52)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 8c8c8983dddb8e9a89889ed6dc8ad889da8a8f8ada)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606677292961 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606677292962 2020.11.29 14:14:52)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code ababacfcfcfcf8bdf7a4b8f0feadaeaca9aefdadad)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606677292999 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606677293000 2020.11.29 14:14:52)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code dadadc89828c8dcddedddddc9e8188ddd3ddd9dddedcdf)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000050 55 8218          1606677293088 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606677293089 2020.11.29 14:14:53)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 28282d2d297e7f3f2c2f2e2f6c712f2f2c2e2a2f2b2f21)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_var(_int count_down_to_end -8 0 194(_prcs 2((i 4)))))
		(_var(_int start_count_down -1 0 195(_prcs 2((i 2)))))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6661          1606677304062 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606677304063 2020.11.29 14:15:04)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 104710174346410611171246054a401643171516111643)
	(_coverage d)
	(_ent
		(_time 1606676866866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606677304128 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606677304129 2020.11.29 14:15:04)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 4f184a4d18191f594c430915184919484d4848494e)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606677304164 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606677304165 2020.11.29 14:15:04)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 6e396a6f333a6c796b3c7c3769696c686b6869686b)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606677304196 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606677304197 2020.11.29 14:15:04)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 8dda8a838fdbdb9a898d9cd6de8b8988db8bd98a88)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606677304235 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606677304236 2020.11.29 14:15:04)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code bcebb4e8ebe8beaabcbea4e5bbbbbebab9babbbab5)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606677304267 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606677304268 2020.11.29 14:15:04)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code db8cd3898f8fd9cdd0dfcf82dcdcd9dddedddcddd2)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606677304301 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606677304302 2020.11.29 14:15:04)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code fbacf3abfcadacecfdfae9a0affdf8fcfffeadfdf9)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(0)(1)(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606677304330 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606677304331 2020.11.29 14:15:04)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code 1a4d111d1e4c4d0d1c4e08414e1c191d1e1f4c1c1c)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606677304362 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606677304363 2020.11.29 14:15:04)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 396f3b3d326e3b2f3c3d2b63693f6d3c6f3f3a3f6f)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606677304393 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606677304394 2020.11.29 14:15:04)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 580e585b550f0b4e04574b030d5e5d5f5a5d0e5e5e)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606677304442 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606677304443 2020.11.29 14:15:04)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 87d1868889d1d09083808081c3dcd5808e808480838182)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000050 55 8218          1606677304572 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606677304573 2020.11.29 14:15:04)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 045204030952531300030203405d03030002060307030d)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_var(_int count_down_to_end -8 0 194(_prcs 2((i 3)))))
		(_var(_int start_count_down -1 0 195(_prcs 2((i 2)))))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000044 55 6661          1606677307079 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606677307080 2020.11.29 14:15:07)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code d88f8a8a838e89ced9dfda8ecd8288de8bdfddded9de8b)
	(_coverage d)
	(_ent
		(_time 1606676866866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
I 000053 55 1360          1606677307147 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606677307148 2020.11.29 14:15:07)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 1641461111404600151a504c411040111411111017)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
I 000050 55 1482          1606677307181 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606677307182 2020.11.29 14:15:07)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 36616732386234213364246f313134303330313033)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
I 000052 55 1403          1606677307206 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606677307207 2020.11.29 14:15:07)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 55020756060303425155440e065351500353015250)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
I 000050 55 2747          1606677307236 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606677307237 2020.11.29 14:15:07)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code 742329757420766274766c2d73737672717273727d)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
I 000050 55 1043          1606677307271 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606677307272 2020.11.29 14:15:07)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code 93c4ce9c96c79185989787ca94949195969594959a)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
I 000056 55 1529          1606677307299 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606677307300 2020.11.29 14:15:07)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code b3e4eee7e5e5e4a4b5b2a1e8e7b5b0b4b7b6e5b5b1)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
I 000051 55 1527          1606677307332 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606677307333 2020.11.29 14:15:07)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code d2858f80858485c5d486c08986d4d1d5d6d784d4d4)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
I 000056 55 1342          1606677307362 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606677307363 2020.11.29 14:15:07)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code f1a7a5a0f2a6f3e7f4f5e3aba1f7a5f4a7f7f2f7a7)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
I 000051 55 8369          1606677307393 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606677307394 2020.11.29 14:15:07)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 10464717154743064c1f034b451615171215461616)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
I 000051 55 9456          1606677307444 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606677307445 2020.11.29 14:15:07)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 3f69693b606968283b3838397b646d3836383c383b393a)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
I 000050 55 8218          1606677307544 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606677307545 2020.11.29 14:15:07)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 9dcbcb93c0cbca8a999a9b9ad9c49a9a999b9f9a9e9a94)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_var(_int count_down_to_end -8 0 194(_prcs 2((i 3)))))
		(_var(_int start_count_down -1 0 195(_prcs 2((i 2)))))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
I 000050 55 8218          1606677307894 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606677307895 2020.11.29 14:15:07)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code 045107030952531300030203405d03030002060307030d)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_var(_int count_down_to_end -8 0 194(_prcs 2((i 3)))))
		(_var(_int start_count_down -1 0 195(_prcs 2((i 2)))))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1635017028 544175136 1768383826 1919251571 1701603654 2112041)
		(1886680399 1864397941 1480925286 541218607 1734440019 1395138661 1667591269 1699881076 1953720679 1948283493 1920409711 694514793 8250)
		(1886680399 1864397941 1480925286 541218607 1734440019 1462247525 1702127986 1650552389 1713399148 1377858159 1936287589 1181902196 694512745 8250)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
V 000044 55 6661          1606677398032 ALU
(_unit VHDL(alu 0 29(alu 0 45))
	(_version ve4)
	(_time 1606677398033 2020.11.29 14:16:38)
	(_source(\../src/ALU.vhd\))
	(_parameters dbg tan)
	(_code 212620257377703720262377347b712772262427202772)
	(_coverage d)
	(_ent
		(_time 1606676866866)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_in 0 0 31(_ent(_in))))
		(_port(_int rs2_in 0 0 32(_ent(_in))))
		(_port(_int rs3_in 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct 1 0 34(_ent(_in))))
		(_port(_int reg_des_in 1 0 35(_ent(_in))))
		(_port(_int rd 0 0 36(_ent(_out))))
		(_port(_int valid -1 0 37(_ent(_out))))
		(_port(_int reg_des_out 1 0 38(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~132 0 48(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~134 0 49(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~13 0 51(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~137 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~139 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1311 0 71(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1313 0 72(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1315 0 74(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1317 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~13 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1319 0 95(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1321 0 96(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~13 0 98(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1324 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1326 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1328 0 119(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{63~downto~0}~1330 0 120(_array -1((_dto i 63 i 0)))))
		(_type(_int ~SIGNED{63~downto~0}~1332 0 122(_array -1((_dto i 63 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1334 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 142(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1338 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1340 0 151(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1342 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~1344 0 161(_array -1((_dto i 31 i 0)))))
		(_type(_int ~SIGNED{31~downto~0}~1346 0 163(_array -1((_dto i 31 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1348 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~1350 0 179(_array -1((_dto i 15 i 0)))))
		(_type(_int ~SIGNED{15~downto~0}~13 0 181(_array -1((_dto i 15 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 201(_array -1((_dto i 127 i 0)))))
		(_var(_int reg_for_load 32 0 201(_prcs 0(_code 10))))
		(_prcs
			(line__200(_arch 0 0 200(_prcs(_simple)(_trgt(5)(5(d_127_96))(5(d_95_64))(5(d_63_32))(5(d_63_0))(5(d_31_0))(6))(_sens(0)(1)(2)(3))(_mon))))
			(line__451(_arch 1 0 451(_assignment(_alias((reg_des_out)(reg_des_in)))(_trgt(7))(_sens(4)))))
		)
		(_subprogram
			(_int signed_int_multiply_add 2 0 47(_arch(_func)))
			(_int signed_int_multiply_subtract 3 0 70(_arch(_func)))
			(_int signed_long_multiply_add 4 0 94(_arch(_func)))
			(_int signed_long_multiply_subtract 5 0 118(_arch(_func)))
			(_int MAX 6 0 142(_arch(_func)))
			(_int MIN 7 0 151(_arch(_func)))
			(_int count_ones_words 8 0 160(_arch(_func -2 27)))
			(_int add_word_saturated 9 0 178(_arch(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.NATURAL(2 NATURAL)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 2)
		(33686018 3)
		(50463234 2)
		(50463234 3)
		(33751554 2)
		(33751554 3)
		(50528770 2)
		(50528770 3)
		(33686274 2)
		(33686274 3)
		(50463490 2)
		(50463490 3)
		(33751810 2)
		(33751810 3)
		(50529026 2)
		(50529026 3)
		(33686019 2)
		(33686019 3)
		(50463235 2)
		(50463235 3)
		(33751555 2)
		(33751555 3)
		(50528771 2)
		(50528771 3)
		(131586)
		(197122)
		(131842)
		(197378)
		(131587)
		(197123)
		(131843)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(50529026 50529027 50529027 50529027)
		(33686019 33686018 33686018 33686018)
	)
	(_model . ALU 11 -1)
)
V 000053 55 1360          1606677398101 data_forward
(_unit VHDL(data_forward 0 29(data_forward 0 47))
	(_version ve4)
	(_time 1606677398102 2020.11.29 14:16:38)
	(_source(\../src/data_forward.vhd\))
	(_parameters dbg tan)
	(_code 6067646061363076636c263a376636676267676661)
	(_coverage d)
	(_ent
		(_time 1606664537621)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_Value 0 0 31(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 32(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 32(_ent(_out))))
		(_port(_int valid_rs1 -1 0 33(_ent(_in))))
		(_port(_int valid_rs2 -1 0 34(_ent(_in))))
		(_port(_int valid_rs3 -1 0 35(_ent(_in))))
		(_port(_int In_Value 0 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 37(_array -1((_dto i 4 i 0)))))
		(_port(_int In_reg_num 2 0 37(_ent(_in))))
		(_port(_int reg1_num 2 0 38(_ent(_in))))
		(_port(_int reg2_num 2 0 39(_ent(_in))))
		(_port(_int reg3_num 2 0 40(_ent(_in))))
		(_port(_int valid -1 0 41(_ent(_in))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(0)(1))(_sens(2)(3)(4)(5)(6)(7)(8)(9)(10)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(770)
		(515)
		(771)
		(514)
	)
	(_model . data_forward 1 -1)
)
V 000050 55 1482          1606677398131 EX_WB_Reg
(_unit VHDL(ex_wb_reg 0 28(ex_wb_reg 0 42))
	(_version ve4)
	(_time 1606677398132 2020.11.29 14:16:38)
	(_source(\../src/EX_WB_Reg.vhd\))
	(_parameters dbg tan)
	(_code 7f787a7f212b7d687a2d6d2678787d797a7978797a)
	(_coverage d)
	(_ent
		(_time 1606664537648)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int Input 0 0 31(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 32(_array -1((_dto i 4 i 0)))))
		(_port(_int Reg_Num_in 1 0 32(_ent(_in))))
		(_port(_int Valid -1 0 33(_ent(_in))))
		(_port(_int Output 0 0 34(_ent(_out))))
		(_port(_int Reg_Num_out 1 0 35(_ent(_out))))
		(_port(_int Valid_out -1 0 36(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 44(_array -1((_dto i 127 i 0)))))
		(_sig(_int reg_holder 2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 45(_array -1((_dto i 4 i 0)))))
		(_sig(_int reg_num_holder 3 0 45(_arch(_uni))))
		(_sig(_int valid_holder -1 0 46(_arch(_uni))))
		(_prcs
			(line__50(_arch 0 0 50(_prcs(_simple)(_trgt(7)(8)(9))(_sens(0))(_read(1)(2)(3)))))
			(line__60(_arch 1 0 60(_prcs(_simple)(_trgt(4)(5)(6))(_sens(0))(_read(1)(2)(3)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . EX_WB_Reg 2 -1)
)
V 000052 55 1403          1606677398161 forward_mux
(_unit VHDL(forward_mux 0 28(forward_mux 0 45))
	(_version ve4)
	(_time 1606677398162 2020.11.29 14:16:38)
	(_source(\../src/forward_mux.vhd\))
	(_parameters dbg tan)
	(_code 9e9998919dc8c8899a9e8fc5cd989a9bc898ca999b)
	(_coverage d)
	(_ent
		(_time 1606664537677)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 30(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_m 0 0 30(_ent(_in))))
		(_port(_int rs2_m 0 0 31(_ent(_in))))
		(_port(_int rs3_m 0 0 32(_ent(_in))))
		(_port(_int rs1_out_m 0 0 33(_ent(_out))))
		(_port(_int rs2_out_m 0 0 34(_ent(_out))))
		(_port(_int rs3_out_m 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 36(_array -1((_dto i 1 i 0)))))
		(_port(_int forward 1 0 36(_ent(_in))))
		(_port(_int WriteValue 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 38(_array -1((_dto i 4 i 0)))))
		(_port(_int ALU_instruct_in 2 0 38(_ent(_in))))
		(_port(_int ALU_instruct_out 2 0 39(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(2)(6))(_read(7)))))
			(line__78(_arch 1 0 78(_assignment(_alias((ALU_instruct_out)(ALU_instruct_in)))(_trgt(9))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . forward_mux 2 -1)
)
V 000050 55 2747          1606677398190 ID_EX_Reg
(_unit VHDL(id_ex_reg 0 28(id_ex_reg 0 59))
	(_version ve4)
	(_time 1606677398191 2020.11.29 14:16:38)
	(_source(\../src/ID_EX_Reg.vhd\))
	(_parameters dbg tan)
	(_code bdbab4e9ede9bfabbdbfa5e4bababfbbb8bbbabbb4)
	(_coverage d)
	(_ent
		(_time 1606664537708)
	)
	(_object
		(_port(_int Clk -1 0 30(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1_id 0 0 31(_ent(_in))))
		(_port(_int rs2_id 0 0 32(_ent(_in))))
		(_port(_int rs3_id 0 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 34(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_num 1 0 34(_ent(_in))))
		(_port(_int rs2_num 1 0 35(_ent(_in))))
		(_port(_int rs3_num 1 0 36(_ent(_in))))
		(_port(_int rd_num 1 0 37(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 38(_ent(_in))))
		(_port(_int valid_rs1_in -1 0 39(_ent(_in))))
		(_port(_int valid_rs2_in -1 0 40(_ent(_in))))
		(_port(_int valid_rs3_in -1 0 41(_ent(_in))))
		(_port(_int rs1_out 0 0 42(_ent(_out))))
		(_port(_int rs2_out 0 0 43(_ent(_out))))
		(_port(_int rs3_out 0 0 44(_ent(_out))))
		(_port(_int rs1_num_out 1 0 45(_ent(_out))))
		(_port(_int rs2_num_out 1 0 46(_ent(_out))))
		(_port(_int rs3_num_out 1 0 47(_ent(_out))))
		(_port(_int rd_num_out 1 0 48(_ent(_out))))
		(_port(_int ALU_Ctrl_out 1 0 49(_ent(_out))))
		(_port(_int valid_rs1_out -1 0 50(_ent(_out))))
		(_port(_int valid_rs2_out -1 0 51(_ent(_out))))
		(_port(_int valid_rs3_out -1 0 52(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 61(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1_temp 2 0 61(_arch(_uni))))
		(_sig(_int rs2_temp 2 0 62(_arch(_uni))))
		(_sig(_int rs3_temp 2 0 63(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 64(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1_num_temp 3 0 64(_arch(_uni))))
		(_sig(_int rs2_num_temp 3 0 65(_arch(_uni))))
		(_sig(_int rs3_num_temp 3 0 66(_arch(_uni))))
		(_sig(_int rd_num_temp 3 0 67(_arch(_uni))))
		(_sig(_int ALU_Ctrl_temp 3 0 68(_arch(_uni))))
		(_sig(_int valid_rs1_in_temp -1 0 69(_arch(_uni))))
		(_sig(_int valid_rs2_in_temp -1 0 70(_arch(_uni))))
		(_sig(_int valid_rs3_in_temp -1 0 71(_arch(_uni))))
		(_prcs
			(line__75(_arch 0 0 75(_prcs(_simple)(_trgt(23)(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
			(line__93(_arch 1 0 93(_prcs(_simple)(_trgt(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22))(_sens(0))(_read(1)(2)(3)(4)(5)(6)(7)(8)(9)(10)(11)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . ID_EX_Reg 2 -1)
)
V 000050 55 1043          1606677398217 IF_ID_reg
(_unit VHDL(if_id_reg 0 29(if_id_reg 0 39))
	(_version ve4)
	(_time 1606677398218 2020.11.29 14:16:38)
	(_source(\../src/IF_ID_reg.vhd\))
	(_parameters dbg tan)
	(_code cdcac4989f99cfdbc6c9d994cacacfcbc8cbcacbc4)
	(_coverage d)
	(_ent
		(_time 1606664537734)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 32(_array -1((_dto i 24 i 0)))))
		(_port(_int Instruct_in 0 0 32(_ent(_in))))
		(_port(_int Instruct_out 0 0 33(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 40(_array -1((_dto i 24 i 0)))))
		(_sig(_int temporary_holder 1 0 40(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_simple)(_trgt(3))(_sens(0))(_read(1)))))
			(line__52(_arch 1 0 52(_prcs(_simple)(_trgt(2))(_sens(0))(_read(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . IF_ID_reg 2 -1)
)
V 000056 55 1529          1606677398246 Instruct_Buffer
(_unit VHDL(instruct_buffer 0 29(instruct_buffer 0 41))
	(_version ve4)
	(_time 1606677398247 2020.11.29 14:16:38)
	(_source(\../src/Instruct_Buffer.vhd\))
	(_parameters dbg tan)
	(_code ecebe5bfeababbfbeaedfeb7b8eaefebe8e9baeaee)
	(_coverage d)
	(_ent
		(_time 1606664537790)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 31(_array -1((_dto i 5 i 0)))))
		(_port(_int PC 0 0 31(_ent(_in))))
		(_port(_int WriteMode -1 0 32(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 33(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 33(_ent(_in))))
		(_port(_int Clk -1 0 34(_ent(_in)(_event))))
		(_port(_int Instruct 1 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 43(_array -1((_dto i 24 i 0)))))
		(_type(_int Instruction_table 0 43(_array 2((_to i 0 i 63)))))
		(_sig(_int instruct_buffer 3 0 45(_arch(_uni((_others(_string \"1100000000000000000000000"\)))))))
		(_prcs
			(store_instruct(_arch 0 0 48(_prcs(_simple)(_trgt(5))(_sens(0)(1))(_mon)(_read(2)))))
			(read_instruct(_arch 1 0 56(_prcs(_simple)(_trgt(4))(_sens(3))(_mon)(_read(5)(0)(1)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Instruct_Buffer 2 -1)
)
V 000051 55 1527          1606677398267 structural
(_unit VHDL(instruct_fetch 0 33(structural 0 48))
	(_version ve4)
	(_time 1606677398268 2020.11.29 14:16:38)
	(_source(\../src/instruct_fetch.vhd\))
	(_parameters dbg tan)
	(_code fcfbf5acfaaaabebfaa8eea7a8fafffbf8f9aafafa)
	(_coverage d)
	(_ent
		(_time 1606664537822)
	)
	(_inst u1 0 53(_ent . Program_Counter)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((PC_new)(PC_new))
			((PC_out)(PC_out))
		)
	)
	(_inst u2 0 62(_ent . Instruct_Buffer)
		(_port
			((PC)(PC_out))
			((WriteMode)(WriteMode))
			((Opcode)(Opcode))
			((Clk)(Clk))
			((Instruct)(Instruct))
		)
	)
	(_object
		(_port(_int Clk -1 0 35(_ent(_in))))
		(_port(_int Rst -1 0 36(_ent(_in))))
		(_port(_int Set -1 0 37(_ent(_in))))
		(_port(_int WriteMode -1 0 38(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 39(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 39(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 40(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode 1 0 40(_ent(_in))))
		(_port(_int Instruct 1 0 41(_ent(_out))))
		(_port(_int PC_value 0 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_out 2 0 49(_arch(_uni))))
		(_prcs
			(line__52(_arch 0 0 52(_assignment(_alias((PC_value)(PC_out)))(_trgt(7))(_sens(8)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 1 -1)
)
V 000056 55 1342          1606677398293 Program_Counter
(_unit VHDL(program_counter 0 29(program_counter 0 41))
	(_version ve4)
	(_time 1606677398294 2020.11.29 14:16:38)
	(_source(\../src/Program_Counter.vhd\))
	(_parameters dbg tan)
	(_code 1b1d1a1d4b4c190d1e1f09414b1d4f1e4d1d181d4d)
	(_coverage d)
	(_ent
		(_time 1606664537843)
	)
	(_object
		(_port(_int Clk -1 0 31(_ent(_in)(_event))))
		(_port(_int Rst -1 0 32(_ent(_in))))
		(_port(_int Set -1 0 33(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 34(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 34(_ent(_in))))
		(_port(_int PC_out 0 0 35(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 43(_array -1((_dto i 5 i 0)))))
		(_sig(_int current_pc 1 0 43(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__46(_arch 0 0 46(_prcs(_simple)(_trgt(5))(_sens(0)(1)(2)(3))(_read(5)))))
			(line__60(_arch 1 0 60(_assignment(_alias((PC_out)(current_pc)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . Program_Counter 2 -1)
)
V 000051 55 8369          1606677398322 behavioral
(_unit VHDL(register_file 0 29(behavioral 0 52))
	(_version ve4)
	(_time 1606677398323 2020.11.29 14:16:38)
	(_source(\../src/register_file.vhd\))
	(_parameters dbg tan)
	(_code 3a3c393f6e6d692c663529616f3c3f3d383f6c3c3c)
	(_coverage d)
	(_ent
		(_time 1606664537874)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 31(_array -1((_dto i 127 i 0)))))
		(_port(_int rs1 0 0 31(_ent(_out))))
		(_port(_int rs2 0 0 32(_ent(_out))))
		(_port(_int rs3 0 0 33(_ent(_out))))
		(_port(_int writeData 0 0 34(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 35(_array -1((_dto i 4 i 0)))))
		(_port(_int RSel1 1 0 35(_ent(_out))))
		(_port(_int RSel2 1 0 36(_ent(_out))))
		(_port(_int RSel3 1 0 37(_ent(_out))))
		(_port(_int RSelD 1 0 38(_ent(_out))))
		(_port(_int writeRegSel 1 0 40(_ent(_in))))
		(_port(_int writeEnable -1 0 41(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 42(_array -1((_dto i 24 i 0)))))
		(_port(_int input 2 0 42(_ent(_in))))
		(_port(_int ALU_Ctrl 1 0 43(_ent(_out))))
		(_port(_int vRSel1 -1 0 44(_ent(_out))))
		(_port(_int vRSel2 -1 0 45(_ent(_out))))
		(_port(_int vRSel3 -1 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 53(_array -1((_dto i 127 i 0)))))
		(_type(_int registerFile 0 53(_array 3((_to i 0 i 31)))))
		(_sig(_int reg_array 4 0 54(_arch(_uni(((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"11001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100"\))((_string \"11011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\))((_string \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000"\))((_string \"00010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001"\))((_string \"00100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010"\))((_string \"00110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011"\))((_string \"01000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100"\))((_string \"01010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101"\))((_string \"01100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110"\))((_string \"01110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111"\))((_string \"10001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000100010001000"\))((_string \"10011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001100110011001"\))((_string \"10101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010101010"\))((_string \"10111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011"\))((_string \"00010000000000001000000000000000000100000000000010000000000000000001000000000000100000000000000000010000000000001000000000000000"\))((_string \"01111111111111111111000111101100011111111111111111110001111011000111111111111111111100011110110001111111111111111111000111101100"\))((_string \"11101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110111011101110"\))((_string \"11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~132 0 89(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 90(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~134 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~136 0 97(_array -1((_dto i 24 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~138 0 98(_array -1((_dto i 4 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1325 0 142(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel1 11 0 142(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1327 0 143(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel2 12 0 143(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1329 0 144(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSel3 13 0 144(_prcs 0)))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~1331 0 145(_array -1((_dto i 4 i 0)))))
		(_var(_int RegSelD 14 0 145(_prcs 0)))
		(_prcs
			(line__141(_arch 0 0 141(_prcs(_simple)(_trgt(0)(1(d_15_0))(1)(2(d_2_0))(2)(4)(5)(6)(7)(11)(12)(13)(14))(_sens(10))(_mon)(_read(15)(3)(8)(9)))))
			(line__251(_arch 1 0 251(_prcs(_simple)(_trgt(15))(_sens(3)(8)(9))(_mon))))
		)
		(_subprogram
			(_int R4_Instruction 2 0 89(_arch(_func -2 6)))
			(_int R3_Instruction 3 0 97(_arch(_func -2 9)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(1 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (15)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(134742787 33687560 134742530 134744072 134744072 134744072 8)
		(50528771 3)
		(33686018 2)
		(33686018)
		(33686275 2)
		(50463234)
		(33686274 2)
		(33751554)
		(33686274 3)
		(50528770)
		(50463490 2)
		(33686274)
		(50463490 3)
		(50463490)
		(33751810 2)
		(33751810)
		(33751810 3)
		(50529026)
		(50529026 2)
		(33686019)
		(50529026 3)
		(50463235)
		(33686019 2)
		(33751555)
		(33686019 3)
		(50528771)
		(50463235 2)
		(33686275)
		(50463235 3)
		(50463491)
		(33751555 2)
		(33751811)
		(33751555 3)
		(50529027)
		(50528771 2)
	)
	(_model . behavioral 4 -1)
)
V 000051 55 9456          1606677398359 structural
(_unit VHDL(system 0 31(structural 0 80))
	(_version ve4)
	(_time 1606677398360 2020.11.29 14:16:38)
	(_source(\../src/System.vhd\))
	(_parameters dbg tan)
	(_code 5a5c5858020c0d4d5e5d5d5c1e01085d535d595d5e5c5f)
	(_coverage d)
	(_ent
		(_time 1606675038382)
	)
	(_inst instruct_buffer 0 189(_ent . instruct_fetch)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode)(Opcode_in))
			((Instruct)(Instruct))
			((PC_value)(PC))
		)
	)
	(_inst IF_ID_Register 0 202(_ent . IF_ID_reg)
		(_port
			((Clk)(Clk))
			((Instruct_in)(Instruct))
			((Instruct_out)(Instruct_out))
		)
	)
	(_inst Register_file 0 209(_ent . register_file)
		(_port
			((rs1)(rs1))
			((rs2)(rs2))
			((rs3)(rs3))
			((writeData)(writeData))
			((RSel1)(RSel1))
			((RSel2)(RSel2))
			((RSel3)(RSel3))
			((RSelD)(RSelD))
			((writeRegSel)(writeRegSel))
			((writeEnable)(writeEnable))
			((input)(Instruct_out))
			((ALU_Ctrl)(ALU_Ctrl))
			((vRSel1)(valid_rs1_in))
			((vRSel2)(valid_rs2_in))
			((vRSel3)(valid_rs3_in))
		)
	)
	(_inst ID_EX_Register 0 229(_ent . ID_EX_Reg)
		(_port
			((Clk)(Clk))
			((rs1_id)(rs1))
			((rs2_id)(rs2))
			((rs3_id)(rs3))
			((rs1_num)(RSel1))
			((rs2_num)(RSel2))
			((rs3_num)(RSel3))
			((rd_num)(RSelD))
			((ALU_Ctrl)(ALU_Ctrl))
			((valid_rs1_in)(valid_rs1_in))
			((valid_rs2_in)(valid_rs2_in))
			((valid_rs3_in)(valid_rs3_in))
			((rs1_out)(rs1_o))
			((rs2_out)(rs2_o))
			((rs3_out)(rs3_o))
			((rs1_num_out)(RSel1_o))
			((rs2_num_out)(RSel2_o))
			((rs3_num_out)(RSel3_o))
			((rd_num_out)(RSelD_o))
			((ALU_Ctrl_out)(ALU_Ctrl_out))
			((valid_rs1_out)(valid_rs1))
			((valid_rs2_out)(valid_rs2))
			((valid_rs3_out)(valid_rs3))
		)
	)
	(_inst forward_mux 0 257(_ent . forward_mux)
		(_port
			((rs1_m)(rs1_o))
			((rs2_m)(rs2_o))
			((rs3_m)(rs3_o))
			((rs1_out_m)(rs1_out_m))
			((rs2_out_m)(rs2_out_m))
			((rs3_out_m)(rs3_out_m))
			((forward)(Select_M))
			((WriteValue)(WriteValue))
			((ALU_instruct_in)(ALU_Ctrl_out))
			((ALU_instruct_out)(instruct_t))
		)
	)
	(_inst Alu 0 271(_ent . ALU)
		(_port
			((rs1_in)(rs1_out_m))
			((rs2_in)(rs2_out_m))
			((rs3_in)(rs3_out_m))
			((ALU_instruct)(instruct_t))
			((reg_des_in)(RSelD_o))
			((rd)(rd_out))
			((valid)(valid))
			((reg_des_out)(reg_des_out))
		)
	)
	(_inst EX_WB_Register 0 284(_ent . EX_WB_Reg)
		(_port
			((Clk)(Clk))
			((Input)(rd_out))
			((Reg_Num_in)(reg_des_out))
			((Valid)(valid))
			((Output)(writeData))
			((Reg_Num_out)(writeRegSel))
			((Valid_out)(writeEnable))
		)
	)
	(_inst Data_forward 0 296(_ent . data_forward)
		(_port
			((Out_Value)(WriteValue))
			((forward)(Select_M))
			((valid_rs1)(valid_rs1))
			((valid_rs2)(valid_rs2))
			((valid_rs3)(valid_rs3))
			((In_Value)(writeData))
			((In_reg_num)(writeRegSel))
			((reg1_num)(RSel1_o))
			((reg2_num)(RSel2_o))
			((reg3_num)(RSel3_o))
			((valid)(writeEnable))
		)
	)
	(_object
		(_port(_int Clk -1 0 33(_ent(_in))))
		(_port(_int Rst -1 0 34(_ent(_in))))
		(_port(_int Set -1 0 35(_ent(_in))))
		(_port(_int WriteMode -1 0 36(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 37(_array -1((_dto i 5 i 0)))))
		(_port(_int PC_new 0 0 37(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~12 0 38(_array -1((_dto i 24 i 0)))))
		(_port(_int Opcode_in 1 0 38(_ent(_in))))
		(_port(_int PC 0 0 40(_ent(_out))))
		(_port(_int Out_Instruct 1 0 41(_ent(_out))))
		(_port(_int In_RegFile 1 0 42(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~12 0 44(_array -1((_dto i 127 i 0)))))
		(_port(_int Out_RegFile_R1 2 0 44(_ent(_out))))
		(_port(_int Out_RegFile_R2 2 0 45(_ent(_out))))
		(_port(_int Out_RegFile_R3 2 0 46(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 47(_array -1((_dto i 4 i 0)))))
		(_port(_int Out_RegFile_RSel1 3 0 47(_ent(_out))))
		(_port(_int Out_RegFile_RSel2 3 0 48(_ent(_out))))
		(_port(_int Out_RegFile_RSel3 3 0 49(_ent(_out))))
		(_port(_int Out_RegFile_RSelD 3 0 50(_ent(_out))))
		(_port(_int Out_RegFile_ALU_Ctrl 3 0 51(_ent(_out))))
		(_port(_int In_ALU_R1 2 0 53(_ent(_out))))
		(_port(_int In_ALU_R2 2 0 54(_ent(_out))))
		(_port(_int In_ALU_R3 2 0 55(_ent(_out))))
		(_port(_int In_ALU_Ctrl 3 0 56(_ent(_out))))
		(_port(_int In_ALU_RDest 3 0 57(_ent(_out))))
		(_port(_int Out_ALU_RD 2 0 59(_ent(_out))))
		(_port(_int Out_ALU_RDest 3 0 60(_ent(_out))))
		(_port(_int Out_ALU_Valid -1 0 61(_ent(_out))))
		(_port(_int Out_WB_Value 2 0 63(_ent(_out))))
		(_port(_int Out_WB_RDest 3 0 64(_ent(_out))))
		(_port(_int Out_WB_RWrite -1 0 65(_ent(_out))))
		(_port(_int Out_DataForward_Rd 2 0 73(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 74(_array -1((_dto i 1 i 0)))))
		(_port(_int Out_DataForward_MuxSel 4 0 74(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 82(_array -1((_dto i 24 i 0)))))
		(_sig(_int Instruct 5 0 82(_arch(_uni))))
		(_sig(_int Instruct_out 5 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 86(_array -1((_dto i 127 i 0)))))
		(_sig(_int rs1 6 0 86(_arch(_uni))))
		(_sig(_int rs2 6 0 87(_arch(_uni))))
		(_sig(_int rs3 6 0 88(_arch(_uni))))
		(_sig(_int rs1_o 6 0 90(_arch(_uni))))
		(_sig(_int rs2_o 6 0 91(_arch(_uni))))
		(_sig(_int rs3_o 6 0 92(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 94(_array -1((_dto i 4 i 0)))))
		(_sig(_int RSel1 7 0 94(_arch(_uni))))
		(_sig(_int RSel2 7 0 95(_arch(_uni))))
		(_sig(_int RSel3 7 0 96(_arch(_uni))))
		(_sig(_int RSelD 7 0 97(_arch(_uni))))
		(_sig(_int ALU_Ctrl 7 0 99(_arch(_uni))))
		(_sig(_int RSel1_o 7 0 101(_arch(_uni))))
		(_sig(_int RSel2_o 7 0 102(_arch(_uni))))
		(_sig(_int RSel3_o 7 0 103(_arch(_uni))))
		(_sig(_int RselD_o 7 0 104(_arch(_uni))))
		(_sig(_int ALU_Ctrl_out 7 0 106(_arch(_uni))))
		(_sig(_int writeData 6 0 109(_arch(_uni))))
		(_sig(_int writeRegSel 7 0 110(_arch(_uni))))
		(_sig(_int writeEnable -1 0 111(_arch(_uni))))
		(_sig(_int WriteValue 6 0 114(_arch(_uni))))
		(_sig(_int rd_out 6 0 117(_arch(_uni))))
		(_sig(_int valid -1 0 118(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 119(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select_M 8 0 119(_arch(_uni))))
		(_sig(_int valid_rs1 -1 0 120(_arch(_uni))))
		(_sig(_int valid_rs2 -1 0 121(_arch(_uni))))
		(_sig(_int valid_rs3 -1 0 122(_arch(_uni))))
		(_sig(_int rs1_out_m 6 0 124(_arch(_uni))))
		(_sig(_int rs2_out_m 6 0 125(_arch(_uni))))
		(_sig(_int rs3_out_m 6 0 126(_arch(_uni))))
		(_sig(_int reg_des_out 7 0 127(_arch(_uni))))
		(_sig(_int instruct_t 7 0 128(_arch(_uni))))
		(_sig(_int valid_rs1_in -1 0 129(_arch(_uni))))
		(_sig(_int valid_rs2_in -1 0 130(_arch(_uni))))
		(_sig(_int valid_rs3_in -1 0 131(_arch(_uni))))
		(_prcs
			(line__139(_arch 0 0 139(_assignment(_alias((Out_Instruct)(Instruct)))(_trgt(7))(_sens(30)))))
			(line__142(_arch 1 0 142(_assignment(_alias((In_RegFile)(Instruct_out)))(_trgt(8))(_sens(31)))))
			(line__145(_arch 2 0 145(_assignment(_alias((Out_RegFile_R1)(rs1)))(_trgt(9))(_sens(32)))))
			(line__146(_arch 3 0 146(_assignment(_alias((Out_RegFile_R2)(rs2)))(_trgt(10))(_sens(33)))))
			(line__147(_arch 4 0 147(_assignment(_alias((Out_RegFile_R3)(rs3)))(_trgt(11))(_sens(34)))))
			(line__148(_arch 5 0 148(_assignment(_alias((Out_RegFile_RSel1)(RSel1)))(_trgt(12))(_sens(38)))))
			(line__149(_arch 6 0 149(_assignment(_alias((Out_RegFile_RSel2)(RSel2)))(_trgt(13))(_sens(39)))))
			(line__150(_arch 7 0 150(_assignment(_alias((Out_RegFile_RSel3)(RSel3)))(_trgt(14))(_sens(40)))))
			(line__151(_arch 8 0 151(_assignment(_alias((Out_RegFile_RSelD)(RSelD)))(_trgt(15))(_sens(41)))))
			(line__152(_arch 9 0 152(_assignment(_alias((Out_RegFile_ALU_Ctrl)(ALU_Ctrl)))(_trgt(16))(_sens(42)))))
			(line__156(_arch 10 0 156(_assignment(_alias((In_ALU_R1)(rs1_out_m)))(_trgt(17))(_sens(58)))))
			(line__157(_arch 11 0 157(_assignment(_alias((In_ALU_R2)(rs2_out_m)))(_trgt(18))(_sens(59)))))
			(line__158(_arch 12 0 158(_assignment(_alias((In_ALU_R3)(rs3_out_m)))(_trgt(19))(_sens(60)))))
			(line__159(_arch 13 0 159(_assignment(_alias((In_ALU_Ctrl)(instruct_t)))(_trgt(20))(_sens(62)))))
			(line__160(_arch 14 0 160(_assignment(_alias((In_ALU_RDest)(RSelD_o)))(_trgt(21))(_sens(46)))))
			(line__164(_arch 15 0 164(_assignment(_alias((Out_ALU_RD)(rd_out)))(_trgt(22))(_sens(52)))))
			(line__165(_arch 16 0 165(_assignment(_alias((Out_ALU_RDest)(reg_des_out)))(_trgt(23))(_sens(61)))))
			(line__166(_arch 17 0 166(_assignment(_alias((Out_ALU_Valid)(valid)))(_simpleassign BUF)(_trgt(24))(_sens(53)))))
			(line__170(_arch 18 0 170(_assignment(_alias((Out_WB_Value)(writeData)))(_trgt(25))(_sens(48)))))
			(line__171(_arch 19 0 171(_assignment(_alias((Out_WB_RDest)(writeRegSel)))(_trgt(26))(_sens(49)))))
			(line__172(_arch 20 0 172(_assignment(_alias((Out_WB_RWrite)(writeEnable)))(_simpleassign BUF)(_trgt(27))(_sens(50)))))
			(line__184(_arch 21 0 184(_assignment(_alias((Out_DataForward_Rd)(WriteValue)))(_trgt(28))(_sens(51)))))
			(line__185(_arch 22 0 185(_assignment(_alias((Out_DataForward_MuxSel)(Select_M)))(_trgt(29))(_sens(54)))))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 23 -1)
)
V 000050 55 8243          1606677398475 System_tb
(_unit VHDL(system_tb 0 35(system_tb 0 40))
	(_version ve4)
	(_time 1606677398476 2020.11.29 14:16:38)
	(_source(\../src/System_tb.vhd\))
	(_parameters dbg tan usedpackagebody)
	(_code d7d1d584d98180c0d3d0d1d0938ed0d0d3d1d5d0d4d0de)
	(_coverage d)
	(_ent
		(_time 1606664537929)
	)
	(_inst UUT 0 92(_ent . System)
		(_port
			((Clk)(Clk))
			((Rst)(Rst))
			((Set)(Set))
			((WriteMode)(WriteMode))
			((PC_new)(PC_new))
			((Opcode_in)(Opcode))
			((PC)(PC))
			((Out_Instruct)(Out_Instruct))
			((In_RegFile)(In_RegFile))
			((Out_RegFile_R1)(Out_RegFile_R1))
			((Out_RegFile_R2)(Out_RegFile_R2))
			((Out_RegFile_R3)(Out_RegFile_R3))
			((Out_RegFile_RSel1)(Out_RegFile_RSel1))
			((Out_RegFile_RSel2)(Out_RegFile_RSel2))
			((Out_RegFile_RSel3)(Out_RegFile_RSel3))
			((Out_RegFile_RSelD)(Out_RegFile_RSelD))
			((Out_RegFile_ALU_Ctrl)(Out_RegFile_ALU_Ctrl))
			((In_ALU_R1)(In_ALU_R1))
			((In_ALU_R2)(In_ALU_R2))
			((In_ALU_R3)(In_ALU_R3))
			((In_ALU_Ctrl)(In_ALU_Ctrl))
			((In_ALU_RDest)(In_ALU_RDest))
			((Out_ALU_RD)(Out_ALU_RD))
			((Out_ALU_RDest)(Out_ALU_RDest))
			((Out_ALU_Valid)(Out_ALU_Valid))
			((Out_WB_Value)(Out_WB_Value))
			((Out_WB_RDest)(Out_WB_RDest))
			((Out_WB_RWrite)(Out_WB_RWrite))
			((Out_DataForward_Rd)(Out_DataForward_Rd))
			((Out_DataForward_MuxSel)(Out_DataForward_MuxSel))
		)
	)
	(_object
		(_sig(_int WriteMode -1 0 43(_arch(_uni))))
		(_sig(_int Rst -1 0 44(_arch(_uni))))
		(_sig(_int Set -1 0 45(_arch(_uni))))
		(_sig(_int Clk -1 0 46(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 47(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC_new 0 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~13 0 48(_array -1((_dto i 24 i 0)))))
		(_sig(_int Opcode 1 0 48(_arch(_uni))))
		(_sig(_int PC 0 0 50(_arch(_uni))))
		(_sig(_int Out_Instruct 1 0 51(_arch(_uni))))
		(_sig(_int In_RegFile 1 0 52(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{127~downto~0}~13 0 54(_array -1((_dto i 127 i 0)))))
		(_sig(_int Out_RegFile_R1 2 0 54(_arch(_uni))))
		(_sig(_int Out_RegFile_R2 2 0 55(_arch(_uni))))
		(_sig(_int Out_RegFile_R3 2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 57(_array -1((_dto i 4 i 0)))))
		(_sig(_int Out_RegFile_RSel1 3 0 57(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel2 3 0 58(_arch(_uni))))
		(_sig(_int Out_RegFile_RSel3 3 0 59(_arch(_uni))))
		(_sig(_int Out_RegFile_RSelD 3 0 60(_arch(_uni))))
		(_sig(_int Out_RegFile_ALU_Ctrl 3 0 61(_arch(_uni))))
		(_sig(_int In_ALU_R1 2 0 63(_arch(_uni))))
		(_sig(_int In_ALU_R2 2 0 64(_arch(_uni))))
		(_sig(_int In_ALU_R3 2 0 65(_arch(_uni))))
		(_sig(_int In_ALU_Ctrl 3 0 66(_arch(_uni))))
		(_sig(_int In_ALU_RDest 3 0 67(_arch(_uni))))
		(_sig(_int Out_ALU_RD 2 0 69(_arch(_uni))))
		(_sig(_int Out_ALU_RDest 3 0 70(_arch(_uni))))
		(_sig(_int Out_ALU_Valid -1 0 71(_arch(_uni))))
		(_sig(_int Out_WB_Value 2 0 73(_arch(_uni))))
		(_sig(_int Out_WB_RDest 3 0 74(_arch(_uni))))
		(_sig(_int Out_WB_RWrite -1 0 75(_arch(_uni))))
		(_sig(_int In_DataForward_R1_num 3 0 77(_arch(_uni))))
		(_sig(_int In_DataForward_R2_num 3 0 78(_arch(_uni))))
		(_sig(_int In_DataForward_R3_num 3 0 79(_arch(_uni))))
		(_sig(_int In_DataForward_Rd 2 0 80(_arch(_uni))))
		(_sig(_int In_DataForward_Rd_num 3 0 81(_arch(_uni))))
		(_sig(_int Out_DataForward_Rd 2 0 83(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 84(_array -1((_dto i 1 i 0)))))
		(_sig(_int Out_DataForward_MuxSel 4 0 84(_arch(_uni))))
		(_sig(_int start_clk -1 0 86(_arch(_uni((i 2))))))
		(_sig(_int end_clk -1 0 87(_arch(_uni((i 3))))))
		(_sig(_int PERIOD -2 0 88(_arch(_uni((ns 4632233691727265792))))))
		(_type(_int ~UNSIGNED{5~downto~0}~13 0 139(_array -1((_dto i 5 i 0)))))
		(_var(_int PC_counter 5 0 139(_prcs 1((_others(i 2))))))
		(_var(_int line_v -3 0 140(_prcs 1)))
		(_file(_int read_file -4 0 141(_prcs 1)))
		(_type(_int ~STD_LOGIC_VECTOR{24~downto~0}~133 0 142(_array -1((_dto i 24 i 0)))))
		(_var(_int instruct_opcode 6 0 142(_prcs 1)))
		(_file(_int write_file -4 0 192(_prcs 2(_code 3))))
		(_var(_int line_v -3 0 193(_prcs 2)))
		(_var(_int count_down_to_end -8 0 194(_prcs 2((i 3)))))
		(_var(_int start_count_down -1 0 195(_prcs 2((i 2)))))
		(_prcs
			(clock(_arch 0 0 126(_prcs(_wait_for)(_trgt(3))(_sens(35))(_read(3)(36)(37)))))
			(reading_file(_arch 1 0 138(_prcs(_wait_for)(_trgt(0)(2)(4)(5)(35))(_mon))))
			(testing(_arch 2 0 190(_prcs(_wait_for)(_trgt(36))(_sens(35))(_mon)(_read(6)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18)(19)(20)(21)(22)(23)(24)(25)(26)(27)(33)(34)(37)))))
		)
		(_subprogram
			(_ext READLINE(2 1))
			(_ext READ(0 4))
			(_ext WRITE(2 32))
			(_ext WRITE(0 6))
			(_ext WRITELINE(2 23))
			(_ext HWRITE(0 12))
			(_ext WRITE(0 5))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.TIME(1 TIME)))
		(_type(_ext ~extstd.TEXTIO.LINE(2 LINE)))
		(_type(_ext ~extstd.TEXTIO.TEXT(2 TEXT)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC_VECTOR(0 STD_ULOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED(3 UNRESOLVED_UNSIGNED)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.STRING(1 STRING)))
		(_type(_ext ~extstd.TEXTIO.SIDE(2 SIDE)))
		(_type(_ext ~extstd.TEXTIO.WIDTH(2 WIDTH)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(std(TEXTIO))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_TEXTIO)))
	(_static
		(1868787791 1949197668 29816)
		(1701734732 8250)
		(975192912 32)
		(33686018 514)
		(50529027 33686275 33686018 33686018 33686018 33686018 2)
		(540689232)
		(1953721929 1952675186 980316009 32)
		(1970302537 1852383348 1914728308 1936287589 544367988 1701603654 8250)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 829649448 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 846426664 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 863203880 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540090482 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540156018 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 540221554 1651340654 975794789 32)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1734693416 1702130537 1701060722 1852404851 1869182049 1970151534 1919246957 2112041)
		(1886680399 1864397941 1701978214 1953720679 1176531557 543517801 1431060776 1852785440 1819243124 1836412448 695362914 8250)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1699946599 1952671084 540701295)
		(1886680399 1864397941 1631854694 1176527220 1635218031 1852400754 1633034343 979727724 32)
		(1970302537 1718558836 1431060768 1936861216 540682545)
		(1970302537 1718558836 1431060768 1936861216 540682546)
		(1970302537 1718558836 1431060768 1936861216 540682547)
		(1970302537 1718558836 1431060768 1279338528 1866670165 1869771886 540682604)
		(1970302537 1718558836 1431060768 1683105824 1936024608 1634625908 1852795252 2112041)
		(1886680399 1864397941 1279336550 1915232341 540682596)
		(1886680399 1864397941 1279336550 1915232341 1701060708 1852404851 1869182049 540682606)
		(1886680399 1864397941 1279336550 1915232341 1635131492 795109740 1953067607 1634616677 543517794 544370534 1768383826 1919251571 2112041)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1918314528 1147499625 543257697 1377857396 1936287589 1181902196 694512745 8250)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1699948576 1952671084 1734693408 1702130537 1869881458 1769109280 975791476 32)
		(1886680399 1864397941 1480925286 541218607 1768383826 1919251571 1918314528 1164276841 1818386798 1868963941 1699881074 1953720679 1766224485 975791468 32)
		(32)
		(1970496850 779318380 7633012)
	)
	(_model . System_tb 4 -1)
)
