<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>          Lattice Mapping Report File for Design Module 'lauflicht'


<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-256HC -t TQFP100 -s 4 -oc Commercial
     Lauflicht_Lauflicht.ngd -o Lauflicht_Lauflicht_map.ncd -pr
     Lauflicht_Lauflicht.prf -mp Lauflicht_Lauflicht.mrp
     C:/Users/rrhar/Desktop/DT/Timer/Lauflicht.lpf -c 0 -gui
Target Vendor:  LATTICE
Target Device:  LCMXO2-256HCTQFP100
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.1.0.96
Mapped on:  06/19/18  22:58:28


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:     34 out of   424 (8%)
      PFU registers:           34 out of   256 (13%)
      PIO registers:            0 out of   168 (0%)
   Number of SLICEs:        30 out of   128 (23%)
      SLICEs as Logic/ROM:     30 out of   128 (23%)
      SLICEs as RAM:            0 out of    96 (0%)
      SLICEs as Carry:          5 out of   128 (4%)
   Number of LUT4s:         60 out of   256 (23%)
      Number of logic LUTs:       50
      Number of distributed RAM:   0 (0 LUT4s)
      Number of ripple logic:      5 (10 LUT4s)
      Number of shift registers:   0
   Number of PIO sites used: 18 + 4(JTAG) out of 56 (39%)
   Number of block RAMs:  0 out of 0
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       Yes
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  3
     Net Clock/Clk200Hz: 18 loads, 18 rising, 0 falling (Driver:
     Clock/CTInst0/EFBInst_0 )
     Net Clock/ClkOsc: 1 loads, 1 rising, 0 falling (Driver: Clock/OscInst0 )
     Net D14_c: 4 loads, 4 rising, 0 falling (Driver: Clock/i293/GATE )
   Number of Clock Enables:  0
   Number of LSRs:  4
     Net Clock/n132: 5 loads, 5 LSLICEs
     Net Clock/n131: 4 loads, 4 LSLICEs
     Net Clock/n130: 5 loads, 5 LSLICEs
     Net VCC_net: 1 loads, 0 LSLICEs

   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net DIR_c: 8 loads
     Net INV_c: 8 loads
     Net Clock/Counter.Counter1Hz_2: 6 loads
     Net Clock/Counter.Counter3Hz_1: 6 loads
     Net Clock/n130: 6 loads
     Net Clock/n132: 6 loads
     Net Clock/n6_adj_1: 6 loads
     Net Clock/n7: 6 loads
     Net Clock/Counter.Counter1Hz_3: 5 loads
     Net Clock/n131: 5 loads




   Number of warnings:  1
   Number of errors:    0




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: Using local reset signal 'VCC_net' to infer global GSR net.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| LED[5]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[6]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[7]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[4]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[3]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[2]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[1]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| LED[0]              | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D14                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| D15                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| DIR                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| INV                 | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| MLEFT[1]            | INPUT     | LVCMOS33  |            |

+---------------------+-----------+-----------+------------+
| MLEFT[0]            | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| MRIGHT[1]           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| MRIGHT[0]           | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| TLEFT               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| TRIGHT              | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal GND_net undriven or does not drive anything - clipped.
Signal Clock/Counter.Counter03Hz_35_add_4_1/S0 undriven or does not drive
     anything - clipped.
Signal Clock/Counter.Counter03Hz_35_add_4_1/CI undriven or does not drive
     anything - clipped.
Signal Clock/Counter.Counter03Hz_35_add_4_9/CO undriven or does not drive
     anything - clipped.
Block i1 was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                Clock/OscInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     Clock/ClkOsc
  OSC Nominal Frequency (MHz):                      2.08

Embedded Functional Block Connection Summary:
---------------------------------------------

   Desired WISHBONE clock frequency: 50.0 MHz
   Clock source:                     NONE
   Reset source:                     NONE
   Functions mode:
      I2C #1 (Primary) Function:     DISABLED
      I2C #2 (Secondary) Function:   DISABLED
      SPI Function:                  DISABLED
      Timer/Counter Function:        ENABLED
      Timer/Counter Mode:            NO_WB
      UFM Connection:                DISABLED
      PLL0 Connection:               DISABLED
      PLL1 Connection:               DISABLED
   I2C Function Summary:
   --------------------

      None
   SPI Function Summary:
   --------------------
      None
   Timer/Counter Function Summary:
   ------------------------------
      TC_MODE:                CTCM
      TC_SCLK_SEL:            Positive Edge
      TC_CCLK_SEL:            1
      GSR:                    DISABLED
      TC_TOP_SET:             5200
      TC_OCR_SET:             32767
      TC_OC_MODE:             TOGGLE
      TC_RESETN:              DISABLED
      TC_TOP_SEL:             ON
      TC_OV_INT:              OFF
      TC_OCR_INT:             OFF
      TC_ICR_INT:             OFF
      TC_OVERFLOW:            DISABLED
      TC_ICAPTURE:            DISABLED
   UFM Function Summary:
   --------------------
      UFM Utilization:        General Purpose Flash Memory
      Available General
      Purpose Flash Memory:   0 Pages (0*128 Bits)

      EBR Blocks with Unique
      Initialization Data:    0

      WID		EBR Instance
      ---		------------



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: Clock/OscInst0
         Type: OSCH
Instance Name: Clock/CTInst0/EFBInst_0
         Type: EFB



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The local reset signal 'VCC_net' of the design has been inferred as Global
        Set Reset (GSR). The reset signal used for GSR control is 'VCC_net'.

GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.

Components on inferred reset domain with GSR Property disabled
--------------------------------------------------------------

These components have the GSR property set to DISABLED and are on the inferred
     reset domain. The components will respond to the reset signal 'VCC_net' via
     the local reset on the component and not the GSR component.

Type and number of components of the type:
   EFB = 1


Type and instance name of component:
   EFB : Clock/CTInst0/EFBInst_0



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 2 secs
   Peak Memory Usage: 63 MB


















































Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor
     Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
