__Perceptron in VHDL__
VHDL code for a perceptron in VHDL. It can be parallized with a custom constant k before compilation.
Example control and registers architecture for 2-parallel.
![alt text](https://github.com/CyrilKoe/IL2230_perceptron/blob/master/IL2230/lab1/k_parallel/rtl_views/parallel.png)
Example MACS units architecture for 2-parallel.
![alt text](https://github.com/CyrilKoe/IL2230_perceptron/blob/master/IL2230/lab1/k_parallel/rtl_views/layer.png)
At the end a tree adder can be added. Or MAC units linked.
