
webcam_firmware2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009414  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409414  00409414  00019414  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009bc  20000000  0040941c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          0000c844  200009bc  00409dd8  000209bc  2**2
                  ALLOC
  4 .stack        00003000  2000d200  0041661c  000209bc  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209bc  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209e6  2**0
                  CONTENTS, READONLY
  7 .debug_info   000170b6  00000000  00000000  00020a3f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00002f59  00000000  00000000  00037af5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00007000  00000000  00000000  0003aa4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000c70  00000000  00000000  00041a4e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000b68  00000000  00000000  000426be  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00015801  00000000  00000000  00043226  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000f221  00000000  00000000  00058a27  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00051f7b  00000000  00000000  00067c48  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  0000403c  00000000  00000000  000b9bc4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	00 02 01 20 ad 2b 40 00 75 2c 40 00 75 2c 40 00     ... .+@.u,@.u,@.
  400010:	75 2c 40 00 75 2c 40 00 75 2c 40 00 00 00 00 00     u,@.u,@.u,@.....
	...
  40002c:	75 2c 40 00 75 2c 40 00 00 00 00 00 75 2c 40 00     u,@.u,@.....u,@.
  40003c:	75 2c 40 00 75 2c 40 00 75 2c 40 00 75 2c 40 00     u,@.u,@.u,@.u,@.
  40004c:	75 2c 40 00 75 2c 40 00 75 2c 40 00 75 2c 40 00     u,@.u,@.u,@.u,@.
  40005c:	00 00 00 00 75 2c 40 00 75 2c 40 00 00 00 00 00     ....u,@.u,@.....
  40006c:	51 0b 40 00 69 0b 40 00 00 00 00 00 69 25 40 00     Q.@.i.@.....i%@.
  40007c:	75 2c 40 00 00 00 00 00 00 00 00 00 75 2c 40 00     u,@.........u,@.
  40008c:	75 2c 40 00 75 2c 40 00 75 2c 40 00 75 2c 40 00     u,@.u,@.u,@.u,@.
  40009c:	95 23 40 00 75 2c 40 00 75 2c 40 00 00 00 00 00     .#@.u,@.u,@.....
	...
  4000b4:	75 2c 40 00 75 2c 40 00 75 2c 40 00 75 2c 40 00     u,@.u,@.u,@.u,@.
  4000c4:	75 2c 40 00 75 2c 40 00                             u,@.u,@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009bc 	.word	0x200009bc
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040941c 	.word	0x0040941c

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	0040941c 	.word	0x0040941c
  40012c:	200009c0 	.word	0x200009c0
  400130:	0040941c 	.word	0x0040941c
  400134:	00000000 	.word	0x00000000

00400138 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400138:	b580      	push	{r7, lr}
  40013a:	b082      	sub	sp, #8
  40013c:	af00      	add	r7, sp, #0
  40013e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400140:	687b      	ldr	r3, [r7, #4]
  400142:	2b07      	cmp	r3, #7
  400144:	d831      	bhi.n	4001aa <osc_enable+0x72>
  400146:	a201      	add	r2, pc, #4	; (adr r2, 40014c <osc_enable+0x14>)
  400148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40014c:	004001a9 	.word	0x004001a9
  400150:	0040016d 	.word	0x0040016d
  400154:	00400175 	.word	0x00400175
  400158:	0040017d 	.word	0x0040017d
  40015c:	00400185 	.word	0x00400185
  400160:	0040018d 	.word	0x0040018d
  400164:	00400195 	.word	0x00400195
  400168:	0040019f 	.word	0x0040019f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40016c:	2000      	movs	r0, #0
  40016e:	4b11      	ldr	r3, [pc, #68]	; (4001b4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e01a      	b.n	4001aa <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400174:	2001      	movs	r0, #1
  400176:	4b0f      	ldr	r3, [pc, #60]	; (4001b4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e016      	b.n	4001aa <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40017c:	2000      	movs	r0, #0
  40017e:	4b0e      	ldr	r3, [pc, #56]	; (4001b8 <osc_enable+0x80>)
  400180:	4798      	blx	r3
		break;
  400182:	e012      	b.n	4001aa <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400184:	2010      	movs	r0, #16
  400186:	4b0c      	ldr	r3, [pc, #48]	; (4001b8 <osc_enable+0x80>)
  400188:	4798      	blx	r3
		break;
  40018a:	e00e      	b.n	4001aa <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40018c:	2020      	movs	r0, #32
  40018e:	4b0a      	ldr	r3, [pc, #40]	; (4001b8 <osc_enable+0x80>)
  400190:	4798      	blx	r3
		break;
  400192:	e00a      	b.n	4001aa <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400194:	213e      	movs	r1, #62	; 0x3e
  400196:	2000      	movs	r0, #0
  400198:	4b08      	ldr	r3, [pc, #32]	; (4001bc <osc_enable+0x84>)
  40019a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40019c:	e005      	b.n	4001aa <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40019e:	213e      	movs	r1, #62	; 0x3e
  4001a0:	2001      	movs	r0, #1
  4001a2:	4b06      	ldr	r3, [pc, #24]	; (4001bc <osc_enable+0x84>)
  4001a4:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4001a6:	e000      	b.n	4001aa <osc_enable+0x72>
		break;
  4001a8:	bf00      	nop
	}
}
  4001aa:	bf00      	nop
  4001ac:	3708      	adds	r7, #8
  4001ae:	46bd      	mov	sp, r7
  4001b0:	bd80      	pop	{r7, pc}
  4001b2:	bf00      	nop
  4001b4:	00400c01 	.word	0x00400c01
  4001b8:	00400c6d 	.word	0x00400c6d
  4001bc:	00400cdd 	.word	0x00400cdd

004001c0 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001c0:	b580      	push	{r7, lr}
  4001c2:	b082      	sub	sp, #8
  4001c4:	af00      	add	r7, sp, #0
  4001c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001c8:	687b      	ldr	r3, [r7, #4]
  4001ca:	2b07      	cmp	r3, #7
  4001cc:	d826      	bhi.n	40021c <osc_is_ready+0x5c>
  4001ce:	a201      	add	r2, pc, #4	; (adr r2, 4001d4 <osc_is_ready+0x14>)
  4001d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001d4:	004001f5 	.word	0x004001f5
  4001d8:	004001f9 	.word	0x004001f9
  4001dc:	004001f9 	.word	0x004001f9
  4001e0:	0040020b 	.word	0x0040020b
  4001e4:	0040020b 	.word	0x0040020b
  4001e8:	0040020b 	.word	0x0040020b
  4001ec:	0040020b 	.word	0x0040020b
  4001f0:	0040020b 	.word	0x0040020b
	case OSC_SLCK_32K_RC:
		return 1;
  4001f4:	2301      	movs	r3, #1
  4001f6:	e012      	b.n	40021e <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001f8:	4b0b      	ldr	r3, [pc, #44]	; (400228 <osc_is_ready+0x68>)
  4001fa:	4798      	blx	r3
  4001fc:	4603      	mov	r3, r0
  4001fe:	2b00      	cmp	r3, #0
  400200:	bf14      	ite	ne
  400202:	2301      	movne	r3, #1
  400204:	2300      	moveq	r3, #0
  400206:	b2db      	uxtb	r3, r3
  400208:	e009      	b.n	40021e <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40020a:	4b08      	ldr	r3, [pc, #32]	; (40022c <osc_is_ready+0x6c>)
  40020c:	4798      	blx	r3
  40020e:	4603      	mov	r3, r0
  400210:	2b00      	cmp	r3, #0
  400212:	bf14      	ite	ne
  400214:	2301      	movne	r3, #1
  400216:	2300      	moveq	r3, #0
  400218:	b2db      	uxtb	r3, r3
  40021a:	e000      	b.n	40021e <osc_is_ready+0x5e>
	}

	return 0;
  40021c:	2300      	movs	r3, #0
}
  40021e:	4618      	mov	r0, r3
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400c39 	.word	0x00400c39
  40022c:	00400d55 	.word	0x00400d55

00400230 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400230:	b480      	push	{r7}
  400232:	b083      	sub	sp, #12
  400234:	af00      	add	r7, sp, #0
  400236:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400238:	687b      	ldr	r3, [r7, #4]
  40023a:	2b07      	cmp	r3, #7
  40023c:	d825      	bhi.n	40028a <osc_get_rate+0x5a>
  40023e:	a201      	add	r2, pc, #4	; (adr r2, 400244 <osc_get_rate+0x14>)
  400240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400244:	00400265 	.word	0x00400265
  400248:	0040026b 	.word	0x0040026b
  40024c:	00400271 	.word	0x00400271
  400250:	00400277 	.word	0x00400277
  400254:	0040027b 	.word	0x0040027b
  400258:	0040027f 	.word	0x0040027f
  40025c:	00400283 	.word	0x00400283
  400260:	00400287 	.word	0x00400287
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400264:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400268:	e010      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40026a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40026e:	e00d      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400270:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400274:	e00a      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400276:	4b08      	ldr	r3, [pc, #32]	; (400298 <osc_get_rate+0x68>)
  400278:	e008      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40027a:	4b08      	ldr	r3, [pc, #32]	; (40029c <osc_get_rate+0x6c>)
  40027c:	e006      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_get_rate+0x70>)
  400280:	e004      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400282:	4b07      	ldr	r3, [pc, #28]	; (4002a0 <osc_get_rate+0x70>)
  400284:	e002      	b.n	40028c <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400286:	4b06      	ldr	r3, [pc, #24]	; (4002a0 <osc_get_rate+0x70>)
  400288:	e000      	b.n	40028c <osc_get_rate+0x5c>
	}

	return 0;
  40028a:	2300      	movs	r3, #0
}
  40028c:	4618      	mov	r0, r3
  40028e:	370c      	adds	r7, #12
  400290:	46bd      	mov	sp, r7
  400292:	bc80      	pop	{r7}
  400294:	4770      	bx	lr
  400296:	bf00      	nop
  400298:	003d0900 	.word	0x003d0900
  40029c:	007a1200 	.word	0x007a1200
  4002a0:	00b71b00 	.word	0x00b71b00

004002a4 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4002a4:	b580      	push	{r7, lr}
  4002a6:	b082      	sub	sp, #8
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	4603      	mov	r3, r0
  4002ac:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4002ae:	bf00      	nop
  4002b0:	79fb      	ldrb	r3, [r7, #7]
  4002b2:	4618      	mov	r0, r3
  4002b4:	4b05      	ldr	r3, [pc, #20]	; (4002cc <osc_wait_ready+0x28>)
  4002b6:	4798      	blx	r3
  4002b8:	4603      	mov	r3, r0
  4002ba:	f083 0301 	eor.w	r3, r3, #1
  4002be:	b2db      	uxtb	r3, r3
  4002c0:	2b00      	cmp	r3, #0
  4002c2:	d1f5      	bne.n	4002b0 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002c4:	bf00      	nop
  4002c6:	3708      	adds	r7, #8
  4002c8:	46bd      	mov	sp, r7
  4002ca:	bd80      	pop	{r7, pc}
  4002cc:	004001c1 	.word	0x004001c1

004002d0 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002d0:	b580      	push	{r7, lr}
  4002d2:	b086      	sub	sp, #24
  4002d4:	af00      	add	r7, sp, #0
  4002d6:	60f8      	str	r0, [r7, #12]
  4002d8:	607a      	str	r2, [r7, #4]
  4002da:	603b      	str	r3, [r7, #0]
  4002dc:	460b      	mov	r3, r1
  4002de:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002e0:	7afb      	ldrb	r3, [r7, #11]
  4002e2:	4618      	mov	r0, r3
  4002e4:	4b0d      	ldr	r3, [pc, #52]	; (40031c <pll_config_init+0x4c>)
  4002e6:	4798      	blx	r3
  4002e8:	4602      	mov	r2, r0
  4002ea:	687b      	ldr	r3, [r7, #4]
  4002ec:	fbb2 f3f3 	udiv	r3, r2, r3
  4002f0:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002f2:	697b      	ldr	r3, [r7, #20]
  4002f4:	683a      	ldr	r2, [r7, #0]
  4002f6:	fb02 f303 	mul.w	r3, r2, r3
  4002fa:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002fc:	683b      	ldr	r3, [r7, #0]
  4002fe:	3b01      	subs	r3, #1
  400300:	041a      	lsls	r2, r3, #16
  400302:	4b07      	ldr	r3, [pc, #28]	; (400320 <pll_config_init+0x50>)
  400304:	4013      	ands	r3, r2
  400306:	687a      	ldr	r2, [r7, #4]
  400308:	b2d2      	uxtb	r2, r2
  40030a:	4313      	orrs	r3, r2
  40030c:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  400310:	68fb      	ldr	r3, [r7, #12]
  400312:	601a      	str	r2, [r3, #0]
}
  400314:	bf00      	nop
  400316:	3718      	adds	r7, #24
  400318:	46bd      	mov	sp, r7
  40031a:	bd80      	pop	{r7, pc}
  40031c:	00400231 	.word	0x00400231
  400320:	07ff0000 	.word	0x07ff0000

00400324 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400324:	b580      	push	{r7, lr}
  400326:	b082      	sub	sp, #8
  400328:	af00      	add	r7, sp, #0
  40032a:	6078      	str	r0, [r7, #4]
  40032c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40032e:	683b      	ldr	r3, [r7, #0]
  400330:	2b00      	cmp	r3, #0
  400332:	d108      	bne.n	400346 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400334:	4b09      	ldr	r3, [pc, #36]	; (40035c <pll_enable+0x38>)
  400336:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400338:	4a09      	ldr	r2, [pc, #36]	; (400360 <pll_enable+0x3c>)
  40033a:	687b      	ldr	r3, [r7, #4]
  40033c:	681b      	ldr	r3, [r3, #0]
  40033e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400342:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  400344:	e005      	b.n	400352 <pll_enable+0x2e>
		pmc_disable_pllbck();
  400346:	4b07      	ldr	r3, [pc, #28]	; (400364 <pll_enable+0x40>)
  400348:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  40034a:	4a05      	ldr	r2, [pc, #20]	; (400360 <pll_enable+0x3c>)
  40034c:	687b      	ldr	r3, [r7, #4]
  40034e:	681b      	ldr	r3, [r3, #0]
  400350:	62d3      	str	r3, [r2, #44]	; 0x2c
}
  400352:	bf00      	nop
  400354:	3708      	adds	r7, #8
  400356:	46bd      	mov	sp, r7
  400358:	bd80      	pop	{r7, pc}
  40035a:	bf00      	nop
  40035c:	00400d6d 	.word	0x00400d6d
  400360:	400e0400 	.word	0x400e0400
  400364:	00400ded 	.word	0x00400ded

00400368 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400368:	b580      	push	{r7, lr}
  40036a:	b082      	sub	sp, #8
  40036c:	af00      	add	r7, sp, #0
  40036e:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400370:	687b      	ldr	r3, [r7, #4]
  400372:	2b00      	cmp	r3, #0
  400374:	d103      	bne.n	40037e <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  400376:	4b05      	ldr	r3, [pc, #20]	; (40038c <pll_is_locked+0x24>)
  400378:	4798      	blx	r3
  40037a:	4603      	mov	r3, r0
  40037c:	e002      	b.n	400384 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  40037e:	4b04      	ldr	r3, [pc, #16]	; (400390 <pll_is_locked+0x28>)
  400380:	4798      	blx	r3
  400382:	4603      	mov	r3, r0
	}
}
  400384:	4618      	mov	r0, r3
  400386:	3708      	adds	r7, #8
  400388:	46bd      	mov	sp, r7
  40038a:	bd80      	pop	{r7, pc}
  40038c:	00400d85 	.word	0x00400d85
  400390:	00400e05 	.word	0x00400e05

00400394 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400394:	b580      	push	{r7, lr}
  400396:	b082      	sub	sp, #8
  400398:	af00      	add	r7, sp, #0
  40039a:	4603      	mov	r3, r0
  40039c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40039e:	79fb      	ldrb	r3, [r7, #7]
  4003a0:	3b03      	subs	r3, #3
  4003a2:	2b04      	cmp	r3, #4
  4003a4:	d808      	bhi.n	4003b8 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4003a6:	79fb      	ldrb	r3, [r7, #7]
  4003a8:	4618      	mov	r0, r3
  4003aa:	4b06      	ldr	r3, [pc, #24]	; (4003c4 <pll_enable_source+0x30>)
  4003ac:	4798      	blx	r3
		osc_wait_ready(e_src);
  4003ae:	79fb      	ldrb	r3, [r7, #7]
  4003b0:	4618      	mov	r0, r3
  4003b2:	4b05      	ldr	r3, [pc, #20]	; (4003c8 <pll_enable_source+0x34>)
  4003b4:	4798      	blx	r3
		break;
  4003b6:	e000      	b.n	4003ba <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003b8:	bf00      	nop
	}
}
  4003ba:	bf00      	nop
  4003bc:	3708      	adds	r7, #8
  4003be:	46bd      	mov	sp, r7
  4003c0:	bd80      	pop	{r7, pc}
  4003c2:	bf00      	nop
  4003c4:	00400139 	.word	0x00400139
  4003c8:	004002a5 	.word	0x004002a5

004003cc <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003cc:	b580      	push	{r7, lr}
  4003ce:	b082      	sub	sp, #8
  4003d0:	af00      	add	r7, sp, #0
  4003d2:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003d4:	bf00      	nop
  4003d6:	6878      	ldr	r0, [r7, #4]
  4003d8:	4b04      	ldr	r3, [pc, #16]	; (4003ec <pll_wait_for_lock+0x20>)
  4003da:	4798      	blx	r3
  4003dc:	4603      	mov	r3, r0
  4003de:	2b00      	cmp	r3, #0
  4003e0:	d0f9      	beq.n	4003d6 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003e2:	2300      	movs	r3, #0
}
  4003e4:	4618      	mov	r0, r3
  4003e6:	3708      	adds	r7, #8
  4003e8:	46bd      	mov	sp, r7
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	00400369 	.word	0x00400369

004003f0 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003f4:	2006      	movs	r0, #6
  4003f6:	4b04      	ldr	r3, [pc, #16]	; (400408 <sysclk_get_main_hz+0x18>)
  4003f8:	4798      	blx	r3
  4003fa:	4602      	mov	r2, r0
  4003fc:	4613      	mov	r3, r2
  4003fe:	009b      	lsls	r3, r3, #2
  400400:	4413      	add	r3, r2
  400402:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400404:	4618      	mov	r0, r3
  400406:	bd80      	pop	{r7, pc}
  400408:	00400231 	.word	0x00400231

0040040c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40040c:	b580      	push	{r7, lr}
  40040e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400410:	4b02      	ldr	r3, [pc, #8]	; (40041c <sysclk_get_cpu_hz+0x10>)
  400412:	4798      	blx	r3
  400414:	4603      	mov	r3, r0
  400416:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400418:	4618      	mov	r0, r3
  40041a:	bd80      	pop	{r7, pc}
  40041c:	004003f1 	.word	0x004003f1

00400420 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400420:	b590      	push	{r4, r7, lr}
  400422:	b083      	sub	sp, #12
  400424:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400426:	4811      	ldr	r0, [pc, #68]	; (40046c <sysclk_init+0x4c>)
  400428:	4b11      	ldr	r3, [pc, #68]	; (400470 <sysclk_init+0x50>)
  40042a:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  40042c:	2006      	movs	r0, #6
  40042e:	4b11      	ldr	r3, [pc, #68]	; (400474 <sysclk_init+0x54>)
  400430:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400432:	1d38      	adds	r0, r7, #4
  400434:	2314      	movs	r3, #20
  400436:	2201      	movs	r2, #1
  400438:	2106      	movs	r1, #6
  40043a:	4c0f      	ldr	r4, [pc, #60]	; (400478 <sysclk_init+0x58>)
  40043c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  40043e:	1d3b      	adds	r3, r7, #4
  400440:	2100      	movs	r1, #0
  400442:	4618      	mov	r0, r3
  400444:	4b0d      	ldr	r3, [pc, #52]	; (40047c <sysclk_init+0x5c>)
  400446:	4798      	blx	r3
		pll_wait_for_lock(0);
  400448:	2000      	movs	r0, #0
  40044a:	4b0d      	ldr	r3, [pc, #52]	; (400480 <sysclk_init+0x60>)
  40044c:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40044e:	2010      	movs	r0, #16
  400450:	4b0c      	ldr	r3, [pc, #48]	; (400484 <sysclk_init+0x64>)
  400452:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400454:	4b0c      	ldr	r3, [pc, #48]	; (400488 <sysclk_init+0x68>)
  400456:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400458:	4b0c      	ldr	r3, [pc, #48]	; (40048c <sysclk_init+0x6c>)
  40045a:	4798      	blx	r3
  40045c:	4603      	mov	r3, r0
  40045e:	4618      	mov	r0, r3
  400460:	4b03      	ldr	r3, [pc, #12]	; (400470 <sysclk_init+0x50>)
  400462:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400464:	bf00      	nop
  400466:	370c      	adds	r7, #12
  400468:	46bd      	mov	sp, r7
  40046a:	bd90      	pop	{r4, r7, pc}
  40046c:	07270e00 	.word	0x07270e00
  400470:	00402e15 	.word	0x00402e15
  400474:	00400395 	.word	0x00400395
  400478:	004002d1 	.word	0x004002d1
  40047c:	00400325 	.word	0x00400325
  400480:	004003cd 	.word	0x004003cd
  400484:	00400b81 	.word	0x00400b81
  400488:	00402c7d 	.word	0x00402c7d
  40048c:	0040040d 	.word	0x0040040d

00400490 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400490:	b480      	push	{r7}
  400492:	b085      	sub	sp, #20
  400494:	af00      	add	r7, sp, #0
  400496:	60f8      	str	r0, [r7, #12]
  400498:	60b9      	str	r1, [r7, #8]
  40049a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40049c:	687b      	ldr	r3, [r7, #4]
  40049e:	2b00      	cmp	r3, #0
  4004a0:	d003      	beq.n	4004aa <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4004a2:	68fb      	ldr	r3, [r7, #12]
  4004a4:	68ba      	ldr	r2, [r7, #8]
  4004a6:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  4004a8:	e002      	b.n	4004b0 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  4004aa:	68fb      	ldr	r3, [r7, #12]
  4004ac:	68ba      	ldr	r2, [r7, #8]
  4004ae:	661a      	str	r2, [r3, #96]	; 0x60
}
  4004b0:	bf00      	nop
  4004b2:	3714      	adds	r7, #20
  4004b4:	46bd      	mov	sp, r7
  4004b6:	bc80      	pop	{r7}
  4004b8:	4770      	bx	lr

004004ba <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4004ba:	b480      	push	{r7}
  4004bc:	b085      	sub	sp, #20
  4004be:	af00      	add	r7, sp, #0
  4004c0:	60f8      	str	r0, [r7, #12]
  4004c2:	60b9      	str	r1, [r7, #8]
  4004c4:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	68ba      	ldr	r2, [r7, #8]
  4004ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4004ce:	687b      	ldr	r3, [r7, #4]
  4004d0:	005b      	lsls	r3, r3, #1
  4004d2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4004d6:	fbb2 f3f3 	udiv	r3, r2, r3
  4004da:	3b01      	subs	r3, #1
  4004dc:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4004e0:	68fb      	ldr	r3, [r7, #12]
  4004e2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4004e6:	bf00      	nop
  4004e8:	3714      	adds	r7, #20
  4004ea:	46bd      	mov	sp, r7
  4004ec:	bc80      	pop	{r7}
  4004ee:	4770      	bx	lr

004004f0 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4004f0:	b480      	push	{r7}
  4004f2:	b087      	sub	sp, #28
  4004f4:	af00      	add	r7, sp, #0
  4004f6:	60f8      	str	r0, [r7, #12]
  4004f8:	60b9      	str	r1, [r7, #8]
  4004fa:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4004fc:	68fb      	ldr	r3, [r7, #12]
  4004fe:	687a      	ldr	r2, [r7, #4]
  400500:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400502:	68bb      	ldr	r3, [r7, #8]
  400504:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400508:	d04a      	beq.n	4005a0 <pio_set_peripheral+0xb0>
  40050a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40050e:	d808      	bhi.n	400522 <pio_set_peripheral+0x32>
  400510:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400514:	d016      	beq.n	400544 <pio_set_peripheral+0x54>
  400516:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40051a:	d02c      	beq.n	400576 <pio_set_peripheral+0x86>
  40051c:	2b00      	cmp	r3, #0
  40051e:	d069      	beq.n	4005f4 <pio_set_peripheral+0x104>
  400520:	e064      	b.n	4005ec <pio_set_peripheral+0xfc>
  400522:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400526:	d065      	beq.n	4005f4 <pio_set_peripheral+0x104>
  400528:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40052c:	d803      	bhi.n	400536 <pio_set_peripheral+0x46>
  40052e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400532:	d04a      	beq.n	4005ca <pio_set_peripheral+0xda>
  400534:	e05a      	b.n	4005ec <pio_set_peripheral+0xfc>
  400536:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  40053a:	d05b      	beq.n	4005f4 <pio_set_peripheral+0x104>
  40053c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400540:	d058      	beq.n	4005f4 <pio_set_peripheral+0x104>
  400542:	e053      	b.n	4005ec <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400544:	68fb      	ldr	r3, [r7, #12]
  400546:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400548:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40054a:	68fb      	ldr	r3, [r7, #12]
  40054c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40054e:	687b      	ldr	r3, [r7, #4]
  400550:	43d9      	mvns	r1, r3
  400552:	697b      	ldr	r3, [r7, #20]
  400554:	400b      	ands	r3, r1
  400556:	401a      	ands	r2, r3
  400558:	68fb      	ldr	r3, [r7, #12]
  40055a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40055c:	68fb      	ldr	r3, [r7, #12]
  40055e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400560:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400562:	68fb      	ldr	r3, [r7, #12]
  400564:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400566:	687b      	ldr	r3, [r7, #4]
  400568:	43d9      	mvns	r1, r3
  40056a:	697b      	ldr	r3, [r7, #20]
  40056c:	400b      	ands	r3, r1
  40056e:	401a      	ands	r2, r3
  400570:	68fb      	ldr	r3, [r7, #12]
  400572:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400574:	e03a      	b.n	4005ec <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400576:	68fb      	ldr	r3, [r7, #12]
  400578:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40057a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40057c:	687a      	ldr	r2, [r7, #4]
  40057e:	697b      	ldr	r3, [r7, #20]
  400580:	431a      	orrs	r2, r3
  400582:	68fb      	ldr	r3, [r7, #12]
  400584:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400586:	68fb      	ldr	r3, [r7, #12]
  400588:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40058a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400590:	687b      	ldr	r3, [r7, #4]
  400592:	43d9      	mvns	r1, r3
  400594:	697b      	ldr	r3, [r7, #20]
  400596:	400b      	ands	r3, r1
  400598:	401a      	ands	r2, r3
  40059a:	68fb      	ldr	r3, [r7, #12]
  40059c:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40059e:	e025      	b.n	4005ec <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005a0:	68fb      	ldr	r3, [r7, #12]
  4005a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005a4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005a6:	68fb      	ldr	r3, [r7, #12]
  4005a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4005aa:	687b      	ldr	r3, [r7, #4]
  4005ac:	43d9      	mvns	r1, r3
  4005ae:	697b      	ldr	r3, [r7, #20]
  4005b0:	400b      	ands	r3, r1
  4005b2:	401a      	ands	r2, r3
  4005b4:	68fb      	ldr	r3, [r7, #12]
  4005b6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005b8:	68fb      	ldr	r3, [r7, #12]
  4005ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005bc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005be:	687a      	ldr	r2, [r7, #4]
  4005c0:	697b      	ldr	r3, [r7, #20]
  4005c2:	431a      	orrs	r2, r3
  4005c4:	68fb      	ldr	r3, [r7, #12]
  4005c6:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4005c8:	e010      	b.n	4005ec <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005ca:	68fb      	ldr	r3, [r7, #12]
  4005cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4005ce:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4005d0:	687a      	ldr	r2, [r7, #4]
  4005d2:	697b      	ldr	r3, [r7, #20]
  4005d4:	431a      	orrs	r2, r3
  4005d6:	68fb      	ldr	r3, [r7, #12]
  4005d8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4005da:	68fb      	ldr	r3, [r7, #12]
  4005dc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4005de:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005e0:	687a      	ldr	r2, [r7, #4]
  4005e2:	697b      	ldr	r3, [r7, #20]
  4005e4:	431a      	orrs	r2, r3
  4005e6:	68fb      	ldr	r3, [r7, #12]
  4005e8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4005ea:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4005ec:	68fb      	ldr	r3, [r7, #12]
  4005ee:	687a      	ldr	r2, [r7, #4]
  4005f0:	605a      	str	r2, [r3, #4]
  4005f2:	e000      	b.n	4005f6 <pio_set_peripheral+0x106>
		return;
  4005f4:	bf00      	nop
}
  4005f6:	371c      	adds	r7, #28
  4005f8:	46bd      	mov	sp, r7
  4005fa:	bc80      	pop	{r7}
  4005fc:	4770      	bx	lr
	...

00400600 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400600:	b580      	push	{r7, lr}
  400602:	b084      	sub	sp, #16
  400604:	af00      	add	r7, sp, #0
  400606:	60f8      	str	r0, [r7, #12]
  400608:	60b9      	str	r1, [r7, #8]
  40060a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40060c:	68b9      	ldr	r1, [r7, #8]
  40060e:	68f8      	ldr	r0, [r7, #12]
  400610:	4b19      	ldr	r3, [pc, #100]	; (400678 <pio_set_input+0x78>)
  400612:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400614:	687b      	ldr	r3, [r7, #4]
  400616:	f003 0301 	and.w	r3, r3, #1
  40061a:	461a      	mov	r2, r3
  40061c:	68b9      	ldr	r1, [r7, #8]
  40061e:	68f8      	ldr	r0, [r7, #12]
  400620:	4b16      	ldr	r3, [pc, #88]	; (40067c <pio_set_input+0x7c>)
  400622:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400624:	687b      	ldr	r3, [r7, #4]
  400626:	f003 030a 	and.w	r3, r3, #10
  40062a:	2b00      	cmp	r3, #0
  40062c:	d003      	beq.n	400636 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	68ba      	ldr	r2, [r7, #8]
  400632:	621a      	str	r2, [r3, #32]
  400634:	e002      	b.n	40063c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400636:	68fb      	ldr	r3, [r7, #12]
  400638:	68ba      	ldr	r2, [r7, #8]
  40063a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40063c:	687b      	ldr	r3, [r7, #4]
  40063e:	f003 0302 	and.w	r3, r3, #2
  400642:	2b00      	cmp	r3, #0
  400644:	d004      	beq.n	400650 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400646:	68fb      	ldr	r3, [r7, #12]
  400648:	68ba      	ldr	r2, [r7, #8]
  40064a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40064e:	e008      	b.n	400662 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400650:	687b      	ldr	r3, [r7, #4]
  400652:	f003 0308 	and.w	r3, r3, #8
  400656:	2b00      	cmp	r3, #0
  400658:	d003      	beq.n	400662 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40065a:	68fb      	ldr	r3, [r7, #12]
  40065c:	68ba      	ldr	r2, [r7, #8]
  40065e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400662:	68fb      	ldr	r3, [r7, #12]
  400664:	68ba      	ldr	r2, [r7, #8]
  400666:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400668:	68fb      	ldr	r3, [r7, #12]
  40066a:	68ba      	ldr	r2, [r7, #8]
  40066c:	601a      	str	r2, [r3, #0]
}
  40066e:	bf00      	nop
  400670:	3710      	adds	r7, #16
  400672:	46bd      	mov	sp, r7
  400674:	bd80      	pop	{r7, pc}
  400676:	bf00      	nop
  400678:	00400769 	.word	0x00400769
  40067c:	00400491 	.word	0x00400491

00400680 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  400680:	b580      	push	{r7, lr}
  400682:	b084      	sub	sp, #16
  400684:	af00      	add	r7, sp, #0
  400686:	60f8      	str	r0, [r7, #12]
  400688:	60b9      	str	r1, [r7, #8]
  40068a:	607a      	str	r2, [r7, #4]
  40068c:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40068e:	68b9      	ldr	r1, [r7, #8]
  400690:	68f8      	ldr	r0, [r7, #12]
  400692:	4b12      	ldr	r3, [pc, #72]	; (4006dc <pio_set_output+0x5c>)
  400694:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  400696:	69ba      	ldr	r2, [r7, #24]
  400698:	68b9      	ldr	r1, [r7, #8]
  40069a:	68f8      	ldr	r0, [r7, #12]
  40069c:	4b10      	ldr	r3, [pc, #64]	; (4006e0 <pio_set_output+0x60>)
  40069e:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4006a0:	683b      	ldr	r3, [r7, #0]
  4006a2:	2b00      	cmp	r3, #0
  4006a4:	d003      	beq.n	4006ae <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4006a6:	68fb      	ldr	r3, [r7, #12]
  4006a8:	68ba      	ldr	r2, [r7, #8]
  4006aa:	651a      	str	r2, [r3, #80]	; 0x50
  4006ac:	e002      	b.n	4006b4 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4006ae:	68fb      	ldr	r3, [r7, #12]
  4006b0:	68ba      	ldr	r2, [r7, #8]
  4006b2:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4006b4:	687b      	ldr	r3, [r7, #4]
  4006b6:	2b00      	cmp	r3, #0
  4006b8:	d003      	beq.n	4006c2 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4006ba:	68fb      	ldr	r3, [r7, #12]
  4006bc:	68ba      	ldr	r2, [r7, #8]
  4006be:	631a      	str	r2, [r3, #48]	; 0x30
  4006c0:	e002      	b.n	4006c8 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4006c2:	68fb      	ldr	r3, [r7, #12]
  4006c4:	68ba      	ldr	r2, [r7, #8]
  4006c6:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4006c8:	68fb      	ldr	r3, [r7, #12]
  4006ca:	68ba      	ldr	r2, [r7, #8]
  4006cc:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4006ce:	68fb      	ldr	r3, [r7, #12]
  4006d0:	68ba      	ldr	r2, [r7, #8]
  4006d2:	601a      	str	r2, [r3, #0]
}
  4006d4:	bf00      	nop
  4006d6:	3710      	adds	r7, #16
  4006d8:	46bd      	mov	sp, r7
  4006da:	bd80      	pop	{r7, pc}
  4006dc:	00400769 	.word	0x00400769
  4006e0:	00400491 	.word	0x00400491

004006e4 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4006e4:	b480      	push	{r7}
  4006e6:	b085      	sub	sp, #20
  4006e8:	af00      	add	r7, sp, #0
  4006ea:	60f8      	str	r0, [r7, #12]
  4006ec:	60b9      	str	r1, [r7, #8]
  4006ee:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4006f0:	687b      	ldr	r3, [r7, #4]
  4006f2:	f003 0310 	and.w	r3, r3, #16
  4006f6:	2b00      	cmp	r3, #0
  4006f8:	d020      	beq.n	40073c <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4006fa:	68fb      	ldr	r3, [r7, #12]
  4006fc:	68ba      	ldr	r2, [r7, #8]
  4006fe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400702:	687b      	ldr	r3, [r7, #4]
  400704:	f003 0320 	and.w	r3, r3, #32
  400708:	2b00      	cmp	r3, #0
  40070a:	d004      	beq.n	400716 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  40070c:	68fb      	ldr	r3, [r7, #12]
  40070e:	68ba      	ldr	r2, [r7, #8]
  400710:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400714:	e003      	b.n	40071e <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  400716:	68fb      	ldr	r3, [r7, #12]
  400718:	68ba      	ldr	r2, [r7, #8]
  40071a:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  40071e:	687b      	ldr	r3, [r7, #4]
  400720:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400724:	2b00      	cmp	r3, #0
  400726:	d004      	beq.n	400732 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  400728:	68fb      	ldr	r3, [r7, #12]
  40072a:	68ba      	ldr	r2, [r7, #8]
  40072c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  400730:	e008      	b.n	400744 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	68ba      	ldr	r2, [r7, #8]
  400736:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  40073a:	e003      	b.n	400744 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  40073c:	68fb      	ldr	r3, [r7, #12]
  40073e:	68ba      	ldr	r2, [r7, #8]
  400740:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  400744:	bf00      	nop
  400746:	3714      	adds	r7, #20
  400748:	46bd      	mov	sp, r7
  40074a:	bc80      	pop	{r7}
  40074c:	4770      	bx	lr

0040074e <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40074e:	b480      	push	{r7}
  400750:	b083      	sub	sp, #12
  400752:	af00      	add	r7, sp, #0
  400754:	6078      	str	r0, [r7, #4]
  400756:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  400758:	687b      	ldr	r3, [r7, #4]
  40075a:	683a      	ldr	r2, [r7, #0]
  40075c:	641a      	str	r2, [r3, #64]	; 0x40
}
  40075e:	bf00      	nop
  400760:	370c      	adds	r7, #12
  400762:	46bd      	mov	sp, r7
  400764:	bc80      	pop	{r7}
  400766:	4770      	bx	lr

00400768 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400768:	b480      	push	{r7}
  40076a:	b083      	sub	sp, #12
  40076c:	af00      	add	r7, sp, #0
  40076e:	6078      	str	r0, [r7, #4]
  400770:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  400772:	687b      	ldr	r3, [r7, #4]
  400774:	683a      	ldr	r2, [r7, #0]
  400776:	645a      	str	r2, [r3, #68]	; 0x44
}
  400778:	bf00      	nop
  40077a:	370c      	adds	r7, #12
  40077c:	46bd      	mov	sp, r7
  40077e:	bc80      	pop	{r7}
  400780:	4770      	bx	lr

00400782 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  400782:	b480      	push	{r7}
  400784:	b083      	sub	sp, #12
  400786:	af00      	add	r7, sp, #0
  400788:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40078a:	687b      	ldr	r3, [r7, #4]
  40078c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  40078e:	4618      	mov	r0, r3
  400790:	370c      	adds	r7, #12
  400792:	46bd      	mov	sp, r7
  400794:	bc80      	pop	{r7}
  400796:	4770      	bx	lr

00400798 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400798:	b480      	push	{r7}
  40079a:	b083      	sub	sp, #12
  40079c:	af00      	add	r7, sp, #0
  40079e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4007a0:	687b      	ldr	r3, [r7, #4]
  4007a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4007a4:	4618      	mov	r0, r3
  4007a6:	370c      	adds	r7, #12
  4007a8:	46bd      	mov	sp, r7
  4007aa:	bc80      	pop	{r7}
  4007ac:	4770      	bx	lr
	...

004007b0 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4007b0:	b590      	push	{r4, r7, lr}
  4007b2:	b087      	sub	sp, #28
  4007b4:	af02      	add	r7, sp, #8
  4007b6:	6078      	str	r0, [r7, #4]
  4007b8:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4007ba:	6878      	ldr	r0, [r7, #4]
  4007bc:	4b63      	ldr	r3, [pc, #396]	; (40094c <pio_configure_pin+0x19c>)
  4007be:	4798      	blx	r3
  4007c0:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4007c2:	683b      	ldr	r3, [r7, #0]
  4007c4:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4007c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4007cc:	d067      	beq.n	40089e <pio_configure_pin+0xee>
  4007ce:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4007d2:	d809      	bhi.n	4007e8 <pio_configure_pin+0x38>
  4007d4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4007d8:	d02b      	beq.n	400832 <pio_configure_pin+0x82>
  4007da:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4007de:	d043      	beq.n	400868 <pio_configure_pin+0xb8>
  4007e0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4007e4:	d00a      	beq.n	4007fc <pio_configure_pin+0x4c>
  4007e6:	e0a9      	b.n	40093c <pio_configure_pin+0x18c>
  4007e8:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4007ec:	d07e      	beq.n	4008ec <pio_configure_pin+0x13c>
  4007ee:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4007f2:	d07b      	beq.n	4008ec <pio_configure_pin+0x13c>
  4007f4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4007f8:	d06c      	beq.n	4008d4 <pio_configure_pin+0x124>
  4007fa:	e09f      	b.n	40093c <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4007fc:	687b      	ldr	r3, [r7, #4]
  4007fe:	f003 031f 	and.w	r3, r3, #31
  400802:	2201      	movs	r2, #1
  400804:	fa02 f303 	lsl.w	r3, r2, r3
  400808:	461a      	mov	r2, r3
  40080a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40080e:	68f8      	ldr	r0, [r7, #12]
  400810:	4b4f      	ldr	r3, [pc, #316]	; (400950 <pio_configure_pin+0x1a0>)
  400812:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  400814:	687b      	ldr	r3, [r7, #4]
  400816:	f003 031f 	and.w	r3, r3, #31
  40081a:	2201      	movs	r2, #1
  40081c:	fa02 f303 	lsl.w	r3, r2, r3
  400820:	4619      	mov	r1, r3
  400822:	683b      	ldr	r3, [r7, #0]
  400824:	f003 0301 	and.w	r3, r3, #1
  400828:	461a      	mov	r2, r3
  40082a:	68f8      	ldr	r0, [r7, #12]
  40082c:	4b49      	ldr	r3, [pc, #292]	; (400954 <pio_configure_pin+0x1a4>)
  40082e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  400830:	e086      	b.n	400940 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400832:	687b      	ldr	r3, [r7, #4]
  400834:	f003 031f 	and.w	r3, r3, #31
  400838:	2201      	movs	r2, #1
  40083a:	fa02 f303 	lsl.w	r3, r2, r3
  40083e:	461a      	mov	r2, r3
  400840:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400844:	68f8      	ldr	r0, [r7, #12]
  400846:	4b42      	ldr	r3, [pc, #264]	; (400950 <pio_configure_pin+0x1a0>)
  400848:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40084a:	687b      	ldr	r3, [r7, #4]
  40084c:	f003 031f 	and.w	r3, r3, #31
  400850:	2201      	movs	r2, #1
  400852:	fa02 f303 	lsl.w	r3, r2, r3
  400856:	4619      	mov	r1, r3
  400858:	683b      	ldr	r3, [r7, #0]
  40085a:	f003 0301 	and.w	r3, r3, #1
  40085e:	461a      	mov	r2, r3
  400860:	68f8      	ldr	r0, [r7, #12]
  400862:	4b3c      	ldr	r3, [pc, #240]	; (400954 <pio_configure_pin+0x1a4>)
  400864:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  400866:	e06b      	b.n	400940 <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400868:	687b      	ldr	r3, [r7, #4]
  40086a:	f003 031f 	and.w	r3, r3, #31
  40086e:	2201      	movs	r2, #1
  400870:	fa02 f303 	lsl.w	r3, r2, r3
  400874:	461a      	mov	r2, r3
  400876:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40087a:	68f8      	ldr	r0, [r7, #12]
  40087c:	4b34      	ldr	r3, [pc, #208]	; (400950 <pio_configure_pin+0x1a0>)
  40087e:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  400880:	687b      	ldr	r3, [r7, #4]
  400882:	f003 031f 	and.w	r3, r3, #31
  400886:	2201      	movs	r2, #1
  400888:	fa02 f303 	lsl.w	r3, r2, r3
  40088c:	4619      	mov	r1, r3
  40088e:	683b      	ldr	r3, [r7, #0]
  400890:	f003 0301 	and.w	r3, r3, #1
  400894:	461a      	mov	r2, r3
  400896:	68f8      	ldr	r0, [r7, #12]
  400898:	4b2e      	ldr	r3, [pc, #184]	; (400954 <pio_configure_pin+0x1a4>)
  40089a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40089c:	e050      	b.n	400940 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40089e:	687b      	ldr	r3, [r7, #4]
  4008a0:	f003 031f 	and.w	r3, r3, #31
  4008a4:	2201      	movs	r2, #1
  4008a6:	fa02 f303 	lsl.w	r3, r2, r3
  4008aa:	461a      	mov	r2, r3
  4008ac:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4008b0:	68f8      	ldr	r0, [r7, #12]
  4008b2:	4b27      	ldr	r3, [pc, #156]	; (400950 <pio_configure_pin+0x1a0>)
  4008b4:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4008b6:	687b      	ldr	r3, [r7, #4]
  4008b8:	f003 031f 	and.w	r3, r3, #31
  4008bc:	2201      	movs	r2, #1
  4008be:	fa02 f303 	lsl.w	r3, r2, r3
  4008c2:	4619      	mov	r1, r3
  4008c4:	683b      	ldr	r3, [r7, #0]
  4008c6:	f003 0301 	and.w	r3, r3, #1
  4008ca:	461a      	mov	r2, r3
  4008cc:	68f8      	ldr	r0, [r7, #12]
  4008ce:	4b21      	ldr	r3, [pc, #132]	; (400954 <pio_configure_pin+0x1a4>)
  4008d0:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4008d2:	e035      	b.n	400940 <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4008d4:	687b      	ldr	r3, [r7, #4]
  4008d6:	f003 031f 	and.w	r3, r3, #31
  4008da:	2201      	movs	r2, #1
  4008dc:	fa02 f303 	lsl.w	r3, r2, r3
  4008e0:	683a      	ldr	r2, [r7, #0]
  4008e2:	4619      	mov	r1, r3
  4008e4:	68f8      	ldr	r0, [r7, #12]
  4008e6:	4b1c      	ldr	r3, [pc, #112]	; (400958 <pio_configure_pin+0x1a8>)
  4008e8:	4798      	blx	r3
		break;
  4008ea:	e029      	b.n	400940 <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4008ec:	687b      	ldr	r3, [r7, #4]
  4008ee:	f003 031f 	and.w	r3, r3, #31
  4008f2:	2201      	movs	r2, #1
  4008f4:	fa02 f303 	lsl.w	r3, r2, r3
  4008f8:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4008fa:	683b      	ldr	r3, [r7, #0]
  4008fc:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400900:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400904:	bf0c      	ite	eq
  400906:	2301      	moveq	r3, #1
  400908:	2300      	movne	r3, #0
  40090a:	b2db      	uxtb	r3, r3
  40090c:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  40090e:	683b      	ldr	r3, [r7, #0]
  400910:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400914:	2b00      	cmp	r3, #0
  400916:	bf14      	ite	ne
  400918:	2301      	movne	r3, #1
  40091a:	2300      	moveq	r3, #0
  40091c:	b2db      	uxtb	r3, r3
  40091e:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  400920:	683b      	ldr	r3, [r7, #0]
  400922:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400926:	2b00      	cmp	r3, #0
  400928:	bf14      	ite	ne
  40092a:	2301      	movne	r3, #1
  40092c:	2300      	moveq	r3, #0
  40092e:	b2db      	uxtb	r3, r3
  400930:	9300      	str	r3, [sp, #0]
  400932:	4603      	mov	r3, r0
  400934:	68f8      	ldr	r0, [r7, #12]
  400936:	4c09      	ldr	r4, [pc, #36]	; (40095c <pio_configure_pin+0x1ac>)
  400938:	47a0      	blx	r4
		break;
  40093a:	e001      	b.n	400940 <pio_configure_pin+0x190>

	default:
		return 0;
  40093c:	2300      	movs	r3, #0
  40093e:	e000      	b.n	400942 <pio_configure_pin+0x192>
	}

	return 1;
  400940:	2301      	movs	r3, #1
}
  400942:	4618      	mov	r0, r3
  400944:	3714      	adds	r7, #20
  400946:	46bd      	mov	sp, r7
  400948:	bd90      	pop	{r4, r7, pc}
  40094a:	bf00      	nop
  40094c:	00400961 	.word	0x00400961
  400950:	004004f1 	.word	0x004004f1
  400954:	00400491 	.word	0x00400491
  400958:	00400601 	.word	0x00400601
  40095c:	00400681 	.word	0x00400681

00400960 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  400960:	b480      	push	{r7}
  400962:	b085      	sub	sp, #20
  400964:	af00      	add	r7, sp, #0
  400966:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400968:	687b      	ldr	r3, [r7, #4]
  40096a:	095b      	lsrs	r3, r3, #5
  40096c:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400970:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400974:	025b      	lsls	r3, r3, #9
  400976:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  400978:	68fb      	ldr	r3, [r7, #12]
}
  40097a:	4618      	mov	r0, r3
  40097c:	3714      	adds	r7, #20
  40097e:	46bd      	mov	sp, r7
  400980:	bc80      	pop	{r7}
  400982:	4770      	bx	lr

00400984 <pio_capture_enable>:
 * \brief Enable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_enable(Pio *p_pio)
{
  400984:	b480      	push	{r7}
  400986:	b083      	sub	sp, #12
  400988:	af00      	add	r7, sp, #0
  40098a:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR |= PIO_PCMR_PCEN;
  40098c:	687b      	ldr	r3, [r7, #4]
  40098e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400992:	f043 0201 	orr.w	r2, r3, #1
  400996:	687b      	ldr	r3, [r7, #4]
  400998:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = true;
  40099c:	4b03      	ldr	r3, [pc, #12]	; (4009ac <pio_capture_enable+0x28>)
  40099e:	2201      	movs	r2, #1
  4009a0:	601a      	str	r2, [r3, #0]
}
  4009a2:	bf00      	nop
  4009a4:	370c      	adds	r7, #12
  4009a6:	46bd      	mov	sp, r7
  4009a8:	bc80      	pop	{r7}
  4009aa:	4770      	bx	lr
  4009ac:	20000ab4 	.word	0x20000ab4

004009b0 <pio_capture_disable>:
 * \brief Disable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_disable(Pio *p_pio)
{
  4009b0:	b480      	push	{r7}
  4009b2:	b083      	sub	sp, #12
  4009b4:	af00      	add	r7, sp, #0
  4009b6:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR &= (~PIO_PCMR_PCEN);
  4009b8:	687b      	ldr	r3, [r7, #4]
  4009ba:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4009be:	f023 0201 	bic.w	r2, r3, #1
  4009c2:	687b      	ldr	r3, [r7, #4]
  4009c4:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = false;
  4009c8:	4b03      	ldr	r3, [pc, #12]	; (4009d8 <pio_capture_disable+0x28>)
  4009ca:	2200      	movs	r2, #0
  4009cc:	601a      	str	r2, [r3, #0]
}
  4009ce:	bf00      	nop
  4009d0:	370c      	adds	r7, #12
  4009d2:	46bd      	mov	sp, r7
  4009d4:	bc80      	pop	{r7}
  4009d6:	4770      	bx	lr
  4009d8:	20000ab4 	.word	0x20000ab4

004009dc <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4009dc:	b580      	push	{r7, lr}
  4009de:	b084      	sub	sp, #16
  4009e0:	af00      	add	r7, sp, #0
  4009e2:	6078      	str	r0, [r7, #4]
  4009e4:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4009e6:	6878      	ldr	r0, [r7, #4]
  4009e8:	4b2c      	ldr	r3, [pc, #176]	; (400a9c <pio_handler_process+0xc0>)
  4009ea:	4798      	blx	r3
  4009ec:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4009ee:	6878      	ldr	r0, [r7, #4]
  4009f0:	4b2b      	ldr	r3, [pc, #172]	; (400aa0 <pio_handler_process+0xc4>)
  4009f2:	4798      	blx	r3
  4009f4:	4602      	mov	r2, r0
  4009f6:	68fb      	ldr	r3, [r7, #12]
  4009f8:	4013      	ands	r3, r2
  4009fa:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4009fc:	68fb      	ldr	r3, [r7, #12]
  4009fe:	2b00      	cmp	r3, #0
  400a00:	d03c      	beq.n	400a7c <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400a02:	2300      	movs	r3, #0
  400a04:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400a06:	e034      	b.n	400a72 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400a08:	4a26      	ldr	r2, [pc, #152]	; (400aa4 <pio_handler_process+0xc8>)
  400a0a:	68bb      	ldr	r3, [r7, #8]
  400a0c:	011b      	lsls	r3, r3, #4
  400a0e:	4413      	add	r3, r2
  400a10:	681a      	ldr	r2, [r3, #0]
  400a12:	683b      	ldr	r3, [r7, #0]
  400a14:	429a      	cmp	r2, r3
  400a16:	d126      	bne.n	400a66 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400a18:	4a22      	ldr	r2, [pc, #136]	; (400aa4 <pio_handler_process+0xc8>)
  400a1a:	68bb      	ldr	r3, [r7, #8]
  400a1c:	011b      	lsls	r3, r3, #4
  400a1e:	4413      	add	r3, r2
  400a20:	3304      	adds	r3, #4
  400a22:	681a      	ldr	r2, [r3, #0]
  400a24:	68fb      	ldr	r3, [r7, #12]
  400a26:	4013      	ands	r3, r2
  400a28:	2b00      	cmp	r3, #0
  400a2a:	d01c      	beq.n	400a66 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400a2c:	4a1d      	ldr	r2, [pc, #116]	; (400aa4 <pio_handler_process+0xc8>)
  400a2e:	68bb      	ldr	r3, [r7, #8]
  400a30:	011b      	lsls	r3, r3, #4
  400a32:	4413      	add	r3, r2
  400a34:	330c      	adds	r3, #12
  400a36:	681b      	ldr	r3, [r3, #0]
  400a38:	491a      	ldr	r1, [pc, #104]	; (400aa4 <pio_handler_process+0xc8>)
  400a3a:	68ba      	ldr	r2, [r7, #8]
  400a3c:	0112      	lsls	r2, r2, #4
  400a3e:	440a      	add	r2, r1
  400a40:	6810      	ldr	r0, [r2, #0]
  400a42:	4918      	ldr	r1, [pc, #96]	; (400aa4 <pio_handler_process+0xc8>)
  400a44:	68ba      	ldr	r2, [r7, #8]
  400a46:	0112      	lsls	r2, r2, #4
  400a48:	440a      	add	r2, r1
  400a4a:	3204      	adds	r2, #4
  400a4c:	6812      	ldr	r2, [r2, #0]
  400a4e:	4611      	mov	r1, r2
  400a50:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400a52:	4a14      	ldr	r2, [pc, #80]	; (400aa4 <pio_handler_process+0xc8>)
  400a54:	68bb      	ldr	r3, [r7, #8]
  400a56:	011b      	lsls	r3, r3, #4
  400a58:	4413      	add	r3, r2
  400a5a:	3304      	adds	r3, #4
  400a5c:	681b      	ldr	r3, [r3, #0]
  400a5e:	43db      	mvns	r3, r3
  400a60:	68fa      	ldr	r2, [r7, #12]
  400a62:	4013      	ands	r3, r2
  400a64:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400a66:	68bb      	ldr	r3, [r7, #8]
  400a68:	3301      	adds	r3, #1
  400a6a:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  400a6c:	68bb      	ldr	r3, [r7, #8]
  400a6e:	2b06      	cmp	r3, #6
  400a70:	d803      	bhi.n	400a7a <pio_handler_process+0x9e>
		while (status != 0) {
  400a72:	68fb      	ldr	r3, [r7, #12]
  400a74:	2b00      	cmp	r3, #0
  400a76:	d1c7      	bne.n	400a08 <pio_handler_process+0x2c>
  400a78:	e000      	b.n	400a7c <pio_handler_process+0xa0>
				break;
  400a7a:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400a7c:	4b0a      	ldr	r3, [pc, #40]	; (400aa8 <pio_handler_process+0xcc>)
  400a7e:	681b      	ldr	r3, [r3, #0]
  400a80:	2b00      	cmp	r3, #0
  400a82:	d007      	beq.n	400a94 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  400a84:	4b09      	ldr	r3, [pc, #36]	; (400aac <pio_handler_process+0xd0>)
  400a86:	681b      	ldr	r3, [r3, #0]
  400a88:	2b00      	cmp	r3, #0
  400a8a:	d003      	beq.n	400a94 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  400a8c:	4b07      	ldr	r3, [pc, #28]	; (400aac <pio_handler_process+0xd0>)
  400a8e:	681b      	ldr	r3, [r3, #0]
  400a90:	6878      	ldr	r0, [r7, #4]
  400a92:	4798      	blx	r3
		}
	}
#endif
}
  400a94:	bf00      	nop
  400a96:	3710      	adds	r7, #16
  400a98:	46bd      	mov	sp, r7
  400a9a:	bd80      	pop	{r7, pc}
  400a9c:	00400783 	.word	0x00400783
  400aa0:	00400799 	.word	0x00400799
  400aa4:	200009d8 	.word	0x200009d8
  400aa8:	20000ab4 	.word	0x20000ab4
  400aac:	20000a4c 	.word	0x20000a4c

00400ab0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400ab0:	b580      	push	{r7, lr}
  400ab2:	b086      	sub	sp, #24
  400ab4:	af00      	add	r7, sp, #0
  400ab6:	60f8      	str	r0, [r7, #12]
  400ab8:	60b9      	str	r1, [r7, #8]
  400aba:	607a      	str	r2, [r7, #4]
  400abc:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400abe:	4b21      	ldr	r3, [pc, #132]	; (400b44 <pio_handler_set+0x94>)
  400ac0:	681b      	ldr	r3, [r3, #0]
  400ac2:	2b06      	cmp	r3, #6
  400ac4:	d901      	bls.n	400aca <pio_handler_set+0x1a>
		return 1;
  400ac6:	2301      	movs	r3, #1
  400ac8:	e038      	b.n	400b3c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400aca:	2300      	movs	r3, #0
  400acc:	75fb      	strb	r3, [r7, #23]
  400ace:	e011      	b.n	400af4 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400ad0:	7dfb      	ldrb	r3, [r7, #23]
  400ad2:	011b      	lsls	r3, r3, #4
  400ad4:	4a1c      	ldr	r2, [pc, #112]	; (400b48 <pio_handler_set+0x98>)
  400ad6:	4413      	add	r3, r2
  400ad8:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400ada:	693b      	ldr	r3, [r7, #16]
  400adc:	681a      	ldr	r2, [r3, #0]
  400ade:	68bb      	ldr	r3, [r7, #8]
  400ae0:	429a      	cmp	r2, r3
  400ae2:	d104      	bne.n	400aee <pio_handler_set+0x3e>
  400ae4:	693b      	ldr	r3, [r7, #16]
  400ae6:	685a      	ldr	r2, [r3, #4]
  400ae8:	687b      	ldr	r3, [r7, #4]
  400aea:	429a      	cmp	r2, r3
  400aec:	d008      	beq.n	400b00 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400aee:	7dfb      	ldrb	r3, [r7, #23]
  400af0:	3301      	adds	r3, #1
  400af2:	75fb      	strb	r3, [r7, #23]
  400af4:	7dfa      	ldrb	r2, [r7, #23]
  400af6:	4b13      	ldr	r3, [pc, #76]	; (400b44 <pio_handler_set+0x94>)
  400af8:	681b      	ldr	r3, [r3, #0]
  400afa:	429a      	cmp	r2, r3
  400afc:	d9e8      	bls.n	400ad0 <pio_handler_set+0x20>
  400afe:	e000      	b.n	400b02 <pio_handler_set+0x52>
			break;
  400b00:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400b02:	693b      	ldr	r3, [r7, #16]
  400b04:	68ba      	ldr	r2, [r7, #8]
  400b06:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400b08:	693b      	ldr	r3, [r7, #16]
  400b0a:	687a      	ldr	r2, [r7, #4]
  400b0c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400b0e:	693b      	ldr	r3, [r7, #16]
  400b10:	683a      	ldr	r2, [r7, #0]
  400b12:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400b14:	693b      	ldr	r3, [r7, #16]
  400b16:	6a3a      	ldr	r2, [r7, #32]
  400b18:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400b1a:	7dfa      	ldrb	r2, [r7, #23]
  400b1c:	4b09      	ldr	r3, [pc, #36]	; (400b44 <pio_handler_set+0x94>)
  400b1e:	681b      	ldr	r3, [r3, #0]
  400b20:	3301      	adds	r3, #1
  400b22:	429a      	cmp	r2, r3
  400b24:	d104      	bne.n	400b30 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400b26:	4b07      	ldr	r3, [pc, #28]	; (400b44 <pio_handler_set+0x94>)
  400b28:	681b      	ldr	r3, [r3, #0]
  400b2a:	3301      	adds	r3, #1
  400b2c:	4a05      	ldr	r2, [pc, #20]	; (400b44 <pio_handler_set+0x94>)
  400b2e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400b30:	683a      	ldr	r2, [r7, #0]
  400b32:	6879      	ldr	r1, [r7, #4]
  400b34:	68f8      	ldr	r0, [r7, #12]
  400b36:	4b05      	ldr	r3, [pc, #20]	; (400b4c <pio_handler_set+0x9c>)
  400b38:	4798      	blx	r3

	return 0;
  400b3a:	2300      	movs	r3, #0
}
  400b3c:	4618      	mov	r0, r3
  400b3e:	3718      	adds	r7, #24
  400b40:	46bd      	mov	sp, r7
  400b42:	bd80      	pop	{r7, pc}
  400b44:	20000a48 	.word	0x20000a48
  400b48:	200009d8 	.word	0x200009d8
  400b4c:	004006e5 	.word	0x004006e5

00400b50 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400b50:	b580      	push	{r7, lr}
  400b52:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400b54:	210b      	movs	r1, #11
  400b56:	4802      	ldr	r0, [pc, #8]	; (400b60 <PIOA_Handler+0x10>)
  400b58:	4b02      	ldr	r3, [pc, #8]	; (400b64 <PIOA_Handler+0x14>)
  400b5a:	4798      	blx	r3
}
  400b5c:	bf00      	nop
  400b5e:	bd80      	pop	{r7, pc}
  400b60:	400e0e00 	.word	0x400e0e00
  400b64:	004009dd 	.word	0x004009dd

00400b68 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400b68:	b580      	push	{r7, lr}
  400b6a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400b6c:	210c      	movs	r1, #12
  400b6e:	4802      	ldr	r0, [pc, #8]	; (400b78 <PIOB_Handler+0x10>)
  400b70:	4b02      	ldr	r3, [pc, #8]	; (400b7c <PIOB_Handler+0x14>)
  400b72:	4798      	blx	r3
}
  400b74:	bf00      	nop
  400b76:	bd80      	pop	{r7, pc}
  400b78:	400e1000 	.word	0x400e1000
  400b7c:	004009dd 	.word	0x004009dd

00400b80 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400b80:	b480      	push	{r7}
  400b82:	b085      	sub	sp, #20
  400b84:	af00      	add	r7, sp, #0
  400b86:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b88:	491c      	ldr	r1, [pc, #112]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400b8a:	4b1c      	ldr	r3, [pc, #112]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b8e:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400b92:	687b      	ldr	r3, [r7, #4]
  400b94:	4313      	orrs	r3, r2
  400b96:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b98:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400b9c:	60fb      	str	r3, [r7, #12]
  400b9e:	e007      	b.n	400bb0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ba0:	68fb      	ldr	r3, [r7, #12]
  400ba2:	2b00      	cmp	r3, #0
  400ba4:	d101      	bne.n	400baa <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400ba6:	2301      	movs	r3, #1
  400ba8:	e023      	b.n	400bf2 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400baa:	68fb      	ldr	r3, [r7, #12]
  400bac:	3b01      	subs	r3, #1
  400bae:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bb0:	4b12      	ldr	r3, [pc, #72]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400bb2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bb4:	f003 0308 	and.w	r3, r3, #8
  400bb8:	2b00      	cmp	r3, #0
  400bba:	d0f1      	beq.n	400ba0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400bbc:	4a0f      	ldr	r2, [pc, #60]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400bbe:	4b0f      	ldr	r3, [pc, #60]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bc2:	f023 0303 	bic.w	r3, r3, #3
  400bc6:	f043 0302 	orr.w	r3, r3, #2
  400bca:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bcc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400bd0:	60fb      	str	r3, [r7, #12]
  400bd2:	e007      	b.n	400be4 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bd4:	68fb      	ldr	r3, [r7, #12]
  400bd6:	2b00      	cmp	r3, #0
  400bd8:	d101      	bne.n	400bde <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400bda:	2301      	movs	r3, #1
  400bdc:	e009      	b.n	400bf2 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400bde:	68fb      	ldr	r3, [r7, #12]
  400be0:	3b01      	subs	r3, #1
  400be2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400be4:	4b05      	ldr	r3, [pc, #20]	; (400bfc <pmc_switch_mck_to_pllack+0x7c>)
  400be6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400be8:	f003 0308 	and.w	r3, r3, #8
  400bec:	2b00      	cmp	r3, #0
  400bee:	d0f1      	beq.n	400bd4 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400bf0:	2300      	movs	r3, #0
}
  400bf2:	4618      	mov	r0, r3
  400bf4:	3714      	adds	r7, #20
  400bf6:	46bd      	mov	sp, r7
  400bf8:	bc80      	pop	{r7}
  400bfa:	4770      	bx	lr
  400bfc:	400e0400 	.word	0x400e0400

00400c00 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400c00:	b480      	push	{r7}
  400c02:	b083      	sub	sp, #12
  400c04:	af00      	add	r7, sp, #0
  400c06:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400c08:	687b      	ldr	r3, [r7, #4]
  400c0a:	2b01      	cmp	r3, #1
  400c0c:	d107      	bne.n	400c1e <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400c0e:	4a08      	ldr	r2, [pc, #32]	; (400c30 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c10:	4b07      	ldr	r3, [pc, #28]	; (400c30 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c12:	689b      	ldr	r3, [r3, #8]
  400c14:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400c18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  400c1c:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400c1e:	4b04      	ldr	r3, [pc, #16]	; (400c30 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c20:	4a04      	ldr	r2, [pc, #16]	; (400c34 <pmc_switch_sclk_to_32kxtal+0x34>)
  400c22:	601a      	str	r2, [r3, #0]
}
  400c24:	bf00      	nop
  400c26:	370c      	adds	r7, #12
  400c28:	46bd      	mov	sp, r7
  400c2a:	bc80      	pop	{r7}
  400c2c:	4770      	bx	lr
  400c2e:	bf00      	nop
  400c30:	400e1410 	.word	0x400e1410
  400c34:	a5000008 	.word	0xa5000008

00400c38 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400c38:	b480      	push	{r7}
  400c3a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400c3c:	4b09      	ldr	r3, [pc, #36]	; (400c64 <pmc_osc_is_ready_32kxtal+0x2c>)
  400c3e:	695b      	ldr	r3, [r3, #20]
  400c40:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400c44:	2b00      	cmp	r3, #0
  400c46:	d007      	beq.n	400c58 <pmc_osc_is_ready_32kxtal+0x20>
  400c48:	4b07      	ldr	r3, [pc, #28]	; (400c68 <pmc_osc_is_ready_32kxtal+0x30>)
  400c4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400c50:	2b00      	cmp	r3, #0
  400c52:	d001      	beq.n	400c58 <pmc_osc_is_ready_32kxtal+0x20>
  400c54:	2301      	movs	r3, #1
  400c56:	e000      	b.n	400c5a <pmc_osc_is_ready_32kxtal+0x22>
  400c58:	2300      	movs	r3, #0
}
  400c5a:	4618      	mov	r0, r3
  400c5c:	46bd      	mov	sp, r7
  400c5e:	bc80      	pop	{r7}
  400c60:	4770      	bx	lr
  400c62:	bf00      	nop
  400c64:	400e1410 	.word	0x400e1410
  400c68:	400e0400 	.word	0x400e0400

00400c6c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400c6c:	b480      	push	{r7}
  400c6e:	b083      	sub	sp, #12
  400c70:	af00      	add	r7, sp, #0
  400c72:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400c74:	4a18      	ldr	r2, [pc, #96]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c76:	4b18      	ldr	r3, [pc, #96]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c78:	6a1b      	ldr	r3, [r3, #32]
  400c7a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400c7e:	f043 0308 	orr.w	r3, r3, #8
  400c82:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c84:	bf00      	nop
  400c86:	4b14      	ldr	r3, [pc, #80]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c8e:	2b00      	cmp	r3, #0
  400c90:	d0f9      	beq.n	400c86 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c92:	4911      	ldr	r1, [pc, #68]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c94:	4b10      	ldr	r3, [pc, #64]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400c96:	6a1b      	ldr	r3, [r3, #32]
  400c98:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400c9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400ca0:	687a      	ldr	r2, [r7, #4]
  400ca2:	4313      	orrs	r3, r2
  400ca4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400ca8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400caa:	bf00      	nop
  400cac:	4b0a      	ldr	r3, [pc, #40]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400cb4:	2b00      	cmp	r3, #0
  400cb6:	d0f9      	beq.n	400cac <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400cb8:	4a07      	ldr	r2, [pc, #28]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cba:	4b07      	ldr	r3, [pc, #28]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cbc:	6a1b      	ldr	r3, [r3, #32]
  400cbe:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  400cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400cc6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400cca:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400ccc:	bf00      	nop
  400cce:	370c      	adds	r7, #12
  400cd0:	46bd      	mov	sp, r7
  400cd2:	bc80      	pop	{r7}
  400cd4:	4770      	bx	lr
  400cd6:	bf00      	nop
  400cd8:	400e0400 	.word	0x400e0400

00400cdc <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400cdc:	b480      	push	{r7}
  400cde:	b083      	sub	sp, #12
  400ce0:	af00      	add	r7, sp, #0
  400ce2:	6078      	str	r0, [r7, #4]
  400ce4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400ce6:	687b      	ldr	r3, [r7, #4]
  400ce8:	2b00      	cmp	r3, #0
  400cea:	d008      	beq.n	400cfe <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cec:	4916      	ldr	r1, [pc, #88]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400cee:	4b16      	ldr	r3, [pc, #88]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400cf0:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400cf2:	4a16      	ldr	r2, [pc, #88]	; (400d4c <pmc_switch_mainck_to_xtal+0x70>)
  400cf4:	401a      	ands	r2, r3
  400cf6:	4b16      	ldr	r3, [pc, #88]	; (400d50 <pmc_switch_mainck_to_xtal+0x74>)
  400cf8:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cfa:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400cfc:	e01e      	b.n	400d3c <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400cfe:	4912      	ldr	r1, [pc, #72]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400d00:	4b11      	ldr	r3, [pc, #68]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400d02:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d04:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400d08:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d0c:	683a      	ldr	r2, [r7, #0]
  400d0e:	0212      	lsls	r2, r2, #8
  400d10:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d12:	4313      	orrs	r3, r2
  400d14:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d18:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d1c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d1e:	bf00      	nop
  400d20:	4b09      	ldr	r3, [pc, #36]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400d22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d24:	f003 0301 	and.w	r3, r3, #1
  400d28:	2b00      	cmp	r3, #0
  400d2a:	d0f9      	beq.n	400d20 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d2c:	4a06      	ldr	r2, [pc, #24]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400d2e:	4b06      	ldr	r3, [pc, #24]	; (400d48 <pmc_switch_mainck_to_xtal+0x6c>)
  400d30:	6a1b      	ldr	r3, [r3, #32]
  400d32:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400d36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400d3a:	6213      	str	r3, [r2, #32]
}
  400d3c:	bf00      	nop
  400d3e:	370c      	adds	r7, #12
  400d40:	46bd      	mov	sp, r7
  400d42:	bc80      	pop	{r7}
  400d44:	4770      	bx	lr
  400d46:	bf00      	nop
  400d48:	400e0400 	.word	0x400e0400
  400d4c:	fec8fffc 	.word	0xfec8fffc
  400d50:	01370002 	.word	0x01370002

00400d54 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400d54:	b480      	push	{r7}
  400d56:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d58:	4b03      	ldr	r3, [pc, #12]	; (400d68 <pmc_osc_is_ready_mainck+0x14>)
  400d5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400d60:	4618      	mov	r0, r3
  400d62:	46bd      	mov	sp, r7
  400d64:	bc80      	pop	{r7}
  400d66:	4770      	bx	lr
  400d68:	400e0400 	.word	0x400e0400

00400d6c <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400d6c:	b480      	push	{r7}
  400d6e:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d70:	4b03      	ldr	r3, [pc, #12]	; (400d80 <pmc_disable_pllack+0x14>)
  400d72:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d76:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400d78:	bf00      	nop
  400d7a:	46bd      	mov	sp, r7
  400d7c:	bc80      	pop	{r7}
  400d7e:	4770      	bx	lr
  400d80:	400e0400 	.word	0x400e0400

00400d84 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400d84:	b480      	push	{r7}
  400d86:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d88:	4b03      	ldr	r3, [pc, #12]	; (400d98 <pmc_is_locked_pllack+0x14>)
  400d8a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d8c:	f003 0302 	and.w	r3, r3, #2
}
  400d90:	4618      	mov	r0, r3
  400d92:	46bd      	mov	sp, r7
  400d94:	bc80      	pop	{r7}
  400d96:	4770      	bx	lr
  400d98:	400e0400 	.word	0x400e0400

00400d9c <pmc_enable_pllbck>:
 * \param mulb PLLB multiplier.
 * \param pllbcount PLLB counter.
 * \param divb Divider.
 */
void pmc_enable_pllbck(uint32_t mulb, uint32_t pllbcount, uint32_t divb)
{
  400d9c:	b580      	push	{r7, lr}
  400d9e:	b084      	sub	sp, #16
  400da0:	af00      	add	r7, sp, #0
  400da2:	60f8      	str	r0, [r7, #12]
  400da4:	60b9      	str	r1, [r7, #8]
  400da6:	607a      	str	r2, [r7, #4]
	/* first disable the PLL to unlock the lock */
	pmc_disable_pllbck();
  400da8:	4b0d      	ldr	r3, [pc, #52]	; (400de0 <pmc_enable_pllbck+0x44>)
  400daa:	4798      	blx	r3

#if SAMG55
	PMC->CKGR_PLLAR = CKGR_PLLAR_PLLAEN(divb) |
		CKGR_PLLAR_PLLACOUNT(pllbcount) | CKGR_PLLAR_MULA(mulb);
#else
	PMC->CKGR_PLLBR =
  400dac:	480d      	ldr	r0, [pc, #52]	; (400de4 <pmc_enable_pllbck+0x48>)
			CKGR_PLLBR_DIVB(divb) | CKGR_PLLBR_PLLBCOUNT(pllbcount)
  400dae:	687b      	ldr	r3, [r7, #4]
  400db0:	b2da      	uxtb	r2, r3
  400db2:	68bb      	ldr	r3, [r7, #8]
  400db4:	021b      	lsls	r3, r3, #8
  400db6:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  400dba:	431a      	orrs	r2, r3
			| CKGR_PLLBR_MULB(mulb);
  400dbc:	68fb      	ldr	r3, [r7, #12]
  400dbe:	0419      	lsls	r1, r3, #16
  400dc0:	4b09      	ldr	r3, [pc, #36]	; (400de8 <pmc_enable_pllbck+0x4c>)
  400dc2:	400b      	ands	r3, r1
  400dc4:	4313      	orrs	r3, r2
	PMC->CKGR_PLLBR =
  400dc6:	62c3      	str	r3, [r0, #44]	; 0x2c
#endif
	while ((PMC->PMC_SR & PMC_SR_LOCKB) == 0);
  400dc8:	bf00      	nop
  400dca:	4b06      	ldr	r3, [pc, #24]	; (400de4 <pmc_enable_pllbck+0x48>)
  400dcc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400dce:	f003 0304 	and.w	r3, r3, #4
  400dd2:	2b00      	cmp	r3, #0
  400dd4:	d0f9      	beq.n	400dca <pmc_enable_pllbck+0x2e>
}
  400dd6:	bf00      	nop
  400dd8:	3710      	adds	r7, #16
  400dda:	46bd      	mov	sp, r7
  400ddc:	bd80      	pop	{r7, pc}
  400dde:	bf00      	nop
  400de0:	00400ded 	.word	0x00400ded
  400de4:	400e0400 	.word	0x400e0400
  400de8:	07ff0000 	.word	0x07ff0000

00400dec <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  400dec:	b480      	push	{r7}
  400dee:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  400df0:	4b03      	ldr	r3, [pc, #12]	; (400e00 <pmc_disable_pllbck+0x14>)
  400df2:	2200      	movs	r2, #0
  400df4:	62da      	str	r2, [r3, #44]	; 0x2c
}
  400df6:	bf00      	nop
  400df8:	46bd      	mov	sp, r7
  400dfa:	bc80      	pop	{r7}
  400dfc:	4770      	bx	lr
  400dfe:	bf00      	nop
  400e00:	400e0400 	.word	0x400e0400

00400e04 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  400e04:	b480      	push	{r7}
  400e06:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  400e08:	4b03      	ldr	r3, [pc, #12]	; (400e18 <pmc_is_locked_pllbck+0x14>)
  400e0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e0c:	f003 0304 	and.w	r3, r3, #4
}
  400e10:	4618      	mov	r0, r3
  400e12:	46bd      	mov	sp, r7
  400e14:	bc80      	pop	{r7}
  400e16:	4770      	bx	lr
  400e18:	400e0400 	.word	0x400e0400

00400e1c <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400e1c:	b480      	push	{r7}
  400e1e:	b083      	sub	sp, #12
  400e20:	af00      	add	r7, sp, #0
  400e22:	6078      	str	r0, [r7, #4]
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  400e24:	687b      	ldr	r3, [r7, #4]
  400e26:	2b22      	cmp	r3, #34	; 0x22
  400e28:	d901      	bls.n	400e2e <pmc_enable_periph_clk+0x12>
		return 1;
  400e2a:	2301      	movs	r3, #1
  400e2c:	e02f      	b.n	400e8e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400e2e:	687b      	ldr	r3, [r7, #4]
  400e30:	2b1f      	cmp	r3, #31
  400e32:	d813      	bhi.n	400e5c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400e34:	4b18      	ldr	r3, [pc, #96]	; (400e98 <pmc_enable_periph_clk+0x7c>)
  400e36:	699a      	ldr	r2, [r3, #24]
  400e38:	2101      	movs	r1, #1
  400e3a:	687b      	ldr	r3, [r7, #4]
  400e3c:	fa01 f303 	lsl.w	r3, r1, r3
  400e40:	401a      	ands	r2, r3
  400e42:	2101      	movs	r1, #1
  400e44:	687b      	ldr	r3, [r7, #4]
  400e46:	fa01 f303 	lsl.w	r3, r1, r3
  400e4a:	429a      	cmp	r2, r3
  400e4c:	d01e      	beq.n	400e8c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400e4e:	4a12      	ldr	r2, [pc, #72]	; (400e98 <pmc_enable_periph_clk+0x7c>)
  400e50:	2101      	movs	r1, #1
  400e52:	687b      	ldr	r3, [r7, #4]
  400e54:	fa01 f303 	lsl.w	r3, r1, r3
  400e58:	6113      	str	r3, [r2, #16]
  400e5a:	e017      	b.n	400e8c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400e5c:	687b      	ldr	r3, [r7, #4]
  400e5e:	3b20      	subs	r3, #32
  400e60:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e62:	4b0d      	ldr	r3, [pc, #52]	; (400e98 <pmc_enable_periph_clk+0x7c>)
  400e64:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e68:	2101      	movs	r1, #1
  400e6a:	687b      	ldr	r3, [r7, #4]
  400e6c:	fa01 f303 	lsl.w	r3, r1, r3
  400e70:	401a      	ands	r2, r3
  400e72:	2101      	movs	r1, #1
  400e74:	687b      	ldr	r3, [r7, #4]
  400e76:	fa01 f303 	lsl.w	r3, r1, r3
  400e7a:	429a      	cmp	r2, r3
  400e7c:	d006      	beq.n	400e8c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e7e:	4a06      	ldr	r2, [pc, #24]	; (400e98 <pmc_enable_periph_clk+0x7c>)
  400e80:	2101      	movs	r1, #1
  400e82:	687b      	ldr	r3, [r7, #4]
  400e84:	fa01 f303 	lsl.w	r3, r1, r3
  400e88:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400e8c:	2300      	movs	r3, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  400e8e:	4618      	mov	r0, r3
  400e90:	370c      	adds	r7, #12
  400e92:	46bd      	mov	sp, r7
  400e94:	bc80      	pop	{r7}
  400e96:	4770      	bx	lr
  400e98:	400e0400 	.word	0x400e0400

00400e9c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400e9c:	b480      	push	{r7}
  400e9e:	b087      	sub	sp, #28
  400ea0:	af00      	add	r7, sp, #0
  400ea2:	60f8      	str	r0, [r7, #12]
  400ea4:	60b9      	str	r1, [r7, #8]
  400ea6:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ea8:	68fa      	ldr	r2, [r7, #12]
  400eaa:	68bb      	ldr	r3, [r7, #8]
  400eac:	019b      	lsls	r3, r3, #6
  400eae:	4413      	add	r3, r2
  400eb0:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400eb2:	697b      	ldr	r3, [r7, #20]
  400eb4:	2202      	movs	r2, #2
  400eb6:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400eb8:	697b      	ldr	r3, [r7, #20]
  400eba:	f04f 32ff 	mov.w	r2, #4294967295
  400ebe:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400ec0:	697b      	ldr	r3, [r7, #20]
  400ec2:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400ec4:	697b      	ldr	r3, [r7, #20]
  400ec6:	687a      	ldr	r2, [r7, #4]
  400ec8:	605a      	str	r2, [r3, #4]
}
  400eca:	bf00      	nop
  400ecc:	371c      	adds	r7, #28
  400ece:	46bd      	mov	sp, r7
  400ed0:	bc80      	pop	{r7}
  400ed2:	4770      	bx	lr

00400ed4 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400ed4:	b480      	push	{r7}
  400ed6:	b083      	sub	sp, #12
  400ed8:	af00      	add	r7, sp, #0
  400eda:	6078      	str	r0, [r7, #4]
  400edc:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400ede:	687a      	ldr	r2, [r7, #4]
  400ee0:	683b      	ldr	r3, [r7, #0]
  400ee2:	019b      	lsls	r3, r3, #6
  400ee4:	4413      	add	r3, r2
  400ee6:	2205      	movs	r2, #5
  400ee8:	601a      	str	r2, [r3, #0]
}
  400eea:	bf00      	nop
  400eec:	370c      	adds	r7, #12
  400eee:	46bd      	mov	sp, r7
  400ef0:	bc80      	pop	{r7}
  400ef2:	4770      	bx	lr

00400ef4 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400ef4:	b480      	push	{r7}
  400ef6:	b085      	sub	sp, #20
  400ef8:	af00      	add	r7, sp, #0
  400efa:	60f8      	str	r0, [r7, #12]
  400efc:	60b9      	str	r1, [r7, #8]
  400efe:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400f00:	68fa      	ldr	r2, [r7, #12]
  400f02:	68bb      	ldr	r3, [r7, #8]
  400f04:	019b      	lsls	r3, r3, #6
  400f06:	4413      	add	r3, r2
  400f08:	331c      	adds	r3, #28
  400f0a:	687a      	ldr	r2, [r7, #4]
  400f0c:	601a      	str	r2, [r3, #0]
}
  400f0e:	bf00      	nop
  400f10:	3714      	adds	r7, #20
  400f12:	46bd      	mov	sp, r7
  400f14:	bc80      	pop	{r7}
  400f16:	4770      	bx	lr

00400f18 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400f18:	b480      	push	{r7}
  400f1a:	b087      	sub	sp, #28
  400f1c:	af00      	add	r7, sp, #0
  400f1e:	60f8      	str	r0, [r7, #12]
  400f20:	60b9      	str	r1, [r7, #8]
  400f22:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400f24:	68fa      	ldr	r2, [r7, #12]
  400f26:	68bb      	ldr	r3, [r7, #8]
  400f28:	019b      	lsls	r3, r3, #6
  400f2a:	4413      	add	r3, r2
  400f2c:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400f2e:	697b      	ldr	r3, [r7, #20]
  400f30:	687a      	ldr	r2, [r7, #4]
  400f32:	625a      	str	r2, [r3, #36]	; 0x24
}
  400f34:	bf00      	nop
  400f36:	371c      	adds	r7, #28
  400f38:	46bd      	mov	sp, r7
  400f3a:	bc80      	pop	{r7}
  400f3c:	4770      	bx	lr

00400f3e <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400f3e:	b480      	push	{r7}
  400f40:	b085      	sub	sp, #20
  400f42:	af00      	add	r7, sp, #0
  400f44:	6078      	str	r0, [r7, #4]
  400f46:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400f48:	687a      	ldr	r2, [r7, #4]
  400f4a:	683b      	ldr	r3, [r7, #0]
  400f4c:	019b      	lsls	r3, r3, #6
  400f4e:	4413      	add	r3, r2
  400f50:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400f52:	68fb      	ldr	r3, [r7, #12]
  400f54:	6a1b      	ldr	r3, [r3, #32]
}
  400f56:	4618      	mov	r0, r3
  400f58:	3714      	adds	r7, #20
  400f5a:	46bd      	mov	sp, r7
  400f5c:	bc80      	pop	{r7}
  400f5e:	4770      	bx	lr

00400f60 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400f60:	b480      	push	{r7}
  400f62:	b08d      	sub	sp, #52	; 0x34
  400f64:	af00      	add	r7, sp, #0
  400f66:	60f8      	str	r0, [r7, #12]
  400f68:	60b9      	str	r1, [r7, #8]
  400f6a:	607a      	str	r2, [r7, #4]
  400f6c:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400f6e:	2302      	movs	r3, #2
  400f70:	613b      	str	r3, [r7, #16]
  400f72:	2308      	movs	r3, #8
  400f74:	617b      	str	r3, [r7, #20]
  400f76:	2320      	movs	r3, #32
  400f78:	61bb      	str	r3, [r7, #24]
  400f7a:	2380      	movs	r3, #128	; 0x80
  400f7c:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400f7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400f80:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400f82:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400f84:	2300      	movs	r3, #0
  400f86:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f88:	e01a      	b.n	400fc0 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400f8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f8c:	009b      	lsls	r3, r3, #2
  400f8e:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400f92:	4413      	add	r3, r2
  400f94:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400f98:	68ba      	ldr	r2, [r7, #8]
  400f9a:	fbb2 f3f3 	udiv	r3, r2, r3
  400f9e:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400fa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400fa2:	0c1b      	lsrs	r3, r3, #16
  400fa4:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400fa6:	68fa      	ldr	r2, [r7, #12]
  400fa8:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400faa:	429a      	cmp	r2, r3
  400fac:	d901      	bls.n	400fb2 <tc_find_mck_divisor+0x52>
			return 0;
  400fae:	2300      	movs	r3, #0
  400fb0:	e023      	b.n	400ffa <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400fb2:	68fa      	ldr	r2, [r7, #12]
  400fb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400fb6:	429a      	cmp	r2, r3
  400fb8:	d206      	bcs.n	400fc8 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400fbc:	3301      	adds	r3, #1
  400fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400fc0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400fc2:	2b04      	cmp	r3, #4
  400fc4:	d9e1      	bls.n	400f8a <tc_find_mck_divisor+0x2a>
  400fc6:	e000      	b.n	400fca <tc_find_mck_divisor+0x6a>
			break;
  400fc8:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400fca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400fcc:	2b04      	cmp	r3, #4
  400fce:	d901      	bls.n	400fd4 <tc_find_mck_divisor+0x74>
		return 0;
  400fd0:	2300      	movs	r3, #0
  400fd2:	e012      	b.n	400ffa <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400fd4:	687b      	ldr	r3, [r7, #4]
  400fd6:	2b00      	cmp	r3, #0
  400fd8:	d008      	beq.n	400fec <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400fdc:	009b      	lsls	r3, r3, #2
  400fde:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400fe2:	4413      	add	r3, r2
  400fe4:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400fe8:	687b      	ldr	r3, [r7, #4]
  400fea:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400fec:	683b      	ldr	r3, [r7, #0]
  400fee:	2b00      	cmp	r3, #0
  400ff0:	d002      	beq.n	400ff8 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400ff2:	683b      	ldr	r3, [r7, #0]
  400ff4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400ff6:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400ff8:	2301      	movs	r3, #1
}
  400ffa:	4618      	mov	r0, r3
  400ffc:	3734      	adds	r7, #52	; 0x34
  400ffe:	46bd      	mov	sp, r7
  401000:	bc80      	pop	{r7}
  401002:	4770      	bx	lr

00401004 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  401004:	b480      	push	{r7}
  401006:	b083      	sub	sp, #12
  401008:	af00      	add	r7, sp, #0
  40100a:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  40100c:	687b      	ldr	r3, [r7, #4]
  40100e:	2208      	movs	r2, #8
  401010:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  401012:	687b      	ldr	r3, [r7, #4]
  401014:	2220      	movs	r2, #32
  401016:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  401018:	687b      	ldr	r3, [r7, #4]
  40101a:	2204      	movs	r2, #4
  40101c:	601a      	str	r2, [r3, #0]
}
  40101e:	bf00      	nop
  401020:	370c      	adds	r7, #12
  401022:	46bd      	mov	sp, r7
  401024:	bc80      	pop	{r7}
  401026:	4770      	bx	lr

00401028 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  401028:	b580      	push	{r7, lr}
  40102a:	b084      	sub	sp, #16
  40102c:	af00      	add	r7, sp, #0
  40102e:	6078      	str	r0, [r7, #4]
  401030:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  401032:	2300      	movs	r3, #0
  401034:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  401036:	687b      	ldr	r3, [r7, #4]
  401038:	f04f 32ff 	mov.w	r2, #4294967295
  40103c:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  40103e:	687b      	ldr	r3, [r7, #4]
  401040:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  401042:	6878      	ldr	r0, [r7, #4]
  401044:	4b0e      	ldr	r3, [pc, #56]	; (401080 <twi_master_init+0x58>)
  401046:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  401048:	6878      	ldr	r0, [r7, #4]
  40104a:	4b0e      	ldr	r3, [pc, #56]	; (401084 <twi_master_init+0x5c>)
  40104c:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40104e:	683b      	ldr	r3, [r7, #0]
  401050:	6859      	ldr	r1, [r3, #4]
  401052:	683b      	ldr	r3, [r7, #0]
  401054:	681b      	ldr	r3, [r3, #0]
  401056:	461a      	mov	r2, r3
  401058:	6878      	ldr	r0, [r7, #4]
  40105a:	4b0b      	ldr	r3, [pc, #44]	; (401088 <twi_master_init+0x60>)
  40105c:	4798      	blx	r3
  40105e:	4603      	mov	r3, r0
  401060:	2b01      	cmp	r3, #1
  401062:	d101      	bne.n	401068 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  401064:	2301      	movs	r3, #1
  401066:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  401068:	683b      	ldr	r3, [r7, #0]
  40106a:	7a5b      	ldrb	r3, [r3, #9]
  40106c:	2b01      	cmp	r3, #1
  40106e:	d102      	bne.n	401076 <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  401070:	687b      	ldr	r3, [r7, #4]
  401072:	2240      	movs	r2, #64	; 0x40
  401074:	601a      	str	r2, [r3, #0]
	}

	return status;
  401076:	68fb      	ldr	r3, [r7, #12]
}
  401078:	4618      	mov	r0, r3
  40107a:	3710      	adds	r7, #16
  40107c:	46bd      	mov	sp, r7
  40107e:	bd80      	pop	{r7, pc}
  401080:	004013c5 	.word	0x004013c5
  401084:	00401005 	.word	0x00401005
  401088:	0040108d 	.word	0x0040108d

0040108c <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  40108c:	b480      	push	{r7}
  40108e:	b089      	sub	sp, #36	; 0x24
  401090:	af00      	add	r7, sp, #0
  401092:	60f8      	str	r0, [r7, #12]
  401094:	60b9      	str	r1, [r7, #8]
  401096:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  401098:	2300      	movs	r3, #0
  40109a:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  40109c:	68bb      	ldr	r3, [r7, #8]
  40109e:	4a34      	ldr	r2, [pc, #208]	; (401170 <twi_set_speed+0xe4>)
  4010a0:	4293      	cmp	r3, r2
  4010a2:	d901      	bls.n	4010a8 <twi_set_speed+0x1c>
		return FAIL;
  4010a4:	2301      	movs	r3, #1
  4010a6:	e05d      	b.n	401164 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  4010a8:	68bb      	ldr	r3, [r7, #8]
  4010aa:	4a32      	ldr	r2, [pc, #200]	; (401174 <twi_set_speed+0xe8>)
  4010ac:	4293      	cmp	r3, r2
  4010ae:	d937      	bls.n	401120 <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4010b0:	687b      	ldr	r3, [r7, #4]
  4010b2:	4a31      	ldr	r2, [pc, #196]	; (401178 <twi_set_speed+0xec>)
  4010b4:	fba2 2303 	umull	r2, r3, r2, r3
  4010b8:	0b9b      	lsrs	r3, r3, #14
  4010ba:	3b04      	subs	r3, #4
  4010bc:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4010be:	68ba      	ldr	r2, [r7, #8]
  4010c0:	4b2e      	ldr	r3, [pc, #184]	; (40117c <twi_set_speed+0xf0>)
  4010c2:	4413      	add	r3, r2
  4010c4:	009b      	lsls	r3, r3, #2
  4010c6:	687a      	ldr	r2, [r7, #4]
  4010c8:	fbb2 f3f3 	udiv	r3, r2, r3
  4010cc:	3b04      	subs	r3, #4
  4010ce:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4010d0:	e005      	b.n	4010de <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  4010d2:	69fb      	ldr	r3, [r7, #28]
  4010d4:	3301      	adds	r3, #1
  4010d6:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  4010d8:	697b      	ldr	r3, [r7, #20]
  4010da:	085b      	lsrs	r3, r3, #1
  4010dc:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4010de:	697b      	ldr	r3, [r7, #20]
  4010e0:	2bff      	cmp	r3, #255	; 0xff
  4010e2:	d909      	bls.n	4010f8 <twi_set_speed+0x6c>
  4010e4:	69fb      	ldr	r3, [r7, #28]
  4010e6:	2b06      	cmp	r3, #6
  4010e8:	d9f3      	bls.n	4010d2 <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4010ea:	e005      	b.n	4010f8 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  4010ec:	69fb      	ldr	r3, [r7, #28]
  4010ee:	3301      	adds	r3, #1
  4010f0:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  4010f2:	693b      	ldr	r3, [r7, #16]
  4010f4:	085b      	lsrs	r3, r3, #1
  4010f6:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4010f8:	693b      	ldr	r3, [r7, #16]
  4010fa:	2bff      	cmp	r3, #255	; 0xff
  4010fc:	d902      	bls.n	401104 <twi_set_speed+0x78>
  4010fe:	69fb      	ldr	r3, [r7, #28]
  401100:	2b06      	cmp	r3, #6
  401102:	d9f3      	bls.n	4010ec <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  401104:	697b      	ldr	r3, [r7, #20]
  401106:	b2da      	uxtb	r2, r3
  401108:	693b      	ldr	r3, [r7, #16]
  40110a:	021b      	lsls	r3, r3, #8
  40110c:	b29b      	uxth	r3, r3
  40110e:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  401110:	69fb      	ldr	r3, [r7, #28]
  401112:	041b      	lsls	r3, r3, #16
  401114:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  401118:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  40111a:	68fb      	ldr	r3, [r7, #12]
  40111c:	611a      	str	r2, [r3, #16]
  40111e:	e020      	b.n	401162 <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  401120:	68bb      	ldr	r3, [r7, #8]
  401122:	005b      	lsls	r3, r3, #1
  401124:	687a      	ldr	r2, [r7, #4]
  401126:	fbb2 f3f3 	udiv	r3, r2, r3
  40112a:	3b04      	subs	r3, #4
  40112c:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40112e:	e005      	b.n	40113c <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  401130:	69fb      	ldr	r3, [r7, #28]
  401132:	3301      	adds	r3, #1
  401134:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  401136:	69bb      	ldr	r3, [r7, #24]
  401138:	085b      	lsrs	r3, r3, #1
  40113a:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40113c:	69bb      	ldr	r3, [r7, #24]
  40113e:	2bff      	cmp	r3, #255	; 0xff
  401140:	d902      	bls.n	401148 <twi_set_speed+0xbc>
  401142:	69fb      	ldr	r3, [r7, #28]
  401144:	2b06      	cmp	r3, #6
  401146:	d9f3      	bls.n	401130 <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  401148:	69bb      	ldr	r3, [r7, #24]
  40114a:	b2da      	uxtb	r2, r3
  40114c:	69bb      	ldr	r3, [r7, #24]
  40114e:	021b      	lsls	r3, r3, #8
  401150:	b29b      	uxth	r3, r3
  401152:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  401154:	69fb      	ldr	r3, [r7, #28]
  401156:	041b      	lsls	r3, r3, #16
  401158:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  40115c:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  40115e:	68fb      	ldr	r3, [r7, #12]
  401160:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  401162:	2300      	movs	r3, #0
}
  401164:	4618      	mov	r0, r3
  401166:	3724      	adds	r7, #36	; 0x24
  401168:	46bd      	mov	sp, r7
  40116a:	bc80      	pop	{r7}
  40116c:	4770      	bx	lr
  40116e:	bf00      	nop
  401170:	00061a80 	.word	0x00061a80
  401174:	0005dc00 	.word	0x0005dc00
  401178:	057619f1 	.word	0x057619f1
  40117c:	3ffd1200 	.word	0x3ffd1200

00401180 <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
  401180:	b480      	push	{r7}
  401182:	b085      	sub	sp, #20
  401184:	af00      	add	r7, sp, #0
  401186:	6078      	str	r0, [r7, #4]
  401188:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  40118a:	683b      	ldr	r3, [r7, #0]
  40118c:	2b00      	cmp	r3, #0
  40118e:	d101      	bne.n	401194 <twi_mk_addr+0x14>
		return 0;
  401190:	2300      	movs	r3, #0
  401192:	e01d      	b.n	4011d0 <twi_mk_addr+0x50>

	val = addr[0];
  401194:	687b      	ldr	r3, [r7, #4]
  401196:	781b      	ldrb	r3, [r3, #0]
  401198:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  40119a:	683b      	ldr	r3, [r7, #0]
  40119c:	2b01      	cmp	r3, #1
  40119e:	dd09      	ble.n	4011b4 <twi_mk_addr+0x34>
		val <<= 8;
  4011a0:	68fb      	ldr	r3, [r7, #12]
  4011a2:	021b      	lsls	r3, r3, #8
  4011a4:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  4011a6:	687b      	ldr	r3, [r7, #4]
  4011a8:	3301      	adds	r3, #1
  4011aa:	781b      	ldrb	r3, [r3, #0]
  4011ac:	461a      	mov	r2, r3
  4011ae:	68fb      	ldr	r3, [r7, #12]
  4011b0:	4313      	orrs	r3, r2
  4011b2:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  4011b4:	683b      	ldr	r3, [r7, #0]
  4011b6:	2b02      	cmp	r3, #2
  4011b8:	dd09      	ble.n	4011ce <twi_mk_addr+0x4e>
		val <<= 8;
  4011ba:	68fb      	ldr	r3, [r7, #12]
  4011bc:	021b      	lsls	r3, r3, #8
  4011be:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  4011c0:	687b      	ldr	r3, [r7, #4]
  4011c2:	3302      	adds	r3, #2
  4011c4:	781b      	ldrb	r3, [r3, #0]
  4011c6:	461a      	mov	r2, r3
  4011c8:	68fb      	ldr	r3, [r7, #12]
  4011ca:	4313      	orrs	r3, r2
  4011cc:	60fb      	str	r3, [r7, #12]
	}
	return val;
  4011ce:	68fb      	ldr	r3, [r7, #12]
}
  4011d0:	4618      	mov	r0, r3
  4011d2:	3714      	adds	r7, #20
  4011d4:	46bd      	mov	sp, r7
  4011d6:	bc80      	pop	{r7}
  4011d8:	4770      	bx	lr
	...

004011dc <twi_master_read>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twi_master_read(Twi *p_twi, twi_packet_t *p_packet)
{
  4011dc:	b580      	push	{r7, lr}
  4011de:	b088      	sub	sp, #32
  4011e0:	af00      	add	r7, sp, #0
  4011e2:	6078      	str	r0, [r7, #4]
  4011e4:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4011e6:	683b      	ldr	r3, [r7, #0]
  4011e8:	68db      	ldr	r3, [r3, #12]
  4011ea:	61fb      	str	r3, [r7, #28]
	uint8_t *buffer = p_packet->buffer;
  4011ec:	683b      	ldr	r3, [r7, #0]
  4011ee:	689b      	ldr	r3, [r3, #8]
  4011f0:	61bb      	str	r3, [r7, #24]
	uint8_t stop_sent = 0;
  4011f2:	2300      	movs	r3, #0
  4011f4:	75fb      	strb	r3, [r7, #23]
	uint32_t timeout = TWI_TIMEOUT;;
  4011f6:	f247 5330 	movw	r3, #30000	; 0x7530
  4011fa:	613b      	str	r3, [r7, #16]
	
	/* Check argument */
	if (cnt == 0) {
  4011fc:	69fb      	ldr	r3, [r7, #28]
  4011fe:	2b00      	cmp	r3, #0
  401200:	d101      	bne.n	401206 <twi_master_read+0x2a>
		return TWI_INVALID_ARGUMENT;
  401202:	2301      	movs	r3, #1
  401204:	e069      	b.n	4012da <twi_master_read+0xfe>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  401206:	687b      	ldr	r3, [r7, #4]
  401208:	2200      	movs	r2, #0
  40120a:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  40120c:	683b      	ldr	r3, [r7, #0]
  40120e:	7c1b      	ldrb	r3, [r3, #16]
  401210:	041b      	lsls	r3, r3, #16
  401212:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  401216:	683b      	ldr	r3, [r7, #0]
  401218:	685b      	ldr	r3, [r3, #4]
  40121a:	021b      	lsls	r3, r3, #8
  40121c:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(p_packet->chip) |
  401220:	4313      	orrs	r3, r2
  401222:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  401226:	687b      	ldr	r3, [r7, #4]
  401228:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  40122a:	687b      	ldr	r3, [r7, #4]
  40122c:	2200      	movs	r2, #0
  40122e:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  401230:	683a      	ldr	r2, [r7, #0]
  401232:	683b      	ldr	r3, [r7, #0]
  401234:	685b      	ldr	r3, [r3, #4]
  401236:	4619      	mov	r1, r3
  401238:	4610      	mov	r0, r2
  40123a:	4b2a      	ldr	r3, [pc, #168]	; (4012e4 <twi_master_read+0x108>)
  40123c:	4798      	blx	r3
  40123e:	4602      	mov	r2, r0
  401240:	687b      	ldr	r3, [r7, #4]
  401242:	60da      	str	r2, [r3, #12]

	/* Send a START condition */
	if (cnt == 1) {
  401244:	69fb      	ldr	r3, [r7, #28]
  401246:	2b01      	cmp	r3, #1
  401248:	d105      	bne.n	401256 <twi_master_read+0x7a>
		p_twi->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  40124a:	687b      	ldr	r3, [r7, #4]
  40124c:	2203      	movs	r2, #3
  40124e:	601a      	str	r2, [r3, #0]
		stop_sent = 1;
  401250:	2301      	movs	r3, #1
  401252:	75fb      	strb	r3, [r7, #23]
  401254:	e034      	b.n	4012c0 <twi_master_read+0xe4>
	} else {
		p_twi->TWI_CR = TWI_CR_START;
  401256:	687b      	ldr	r3, [r7, #4]
  401258:	2201      	movs	r2, #1
  40125a:	601a      	str	r2, [r3, #0]
		stop_sent = 0;
  40125c:	2300      	movs	r3, #0
  40125e:	75fb      	strb	r3, [r7, #23]
	}

	while (cnt > 0) {
  401260:	e02e      	b.n	4012c0 <twi_master_read+0xe4>
		status = p_twi->TWI_SR;
  401262:	687b      	ldr	r3, [r7, #4]
  401264:	6a1b      	ldr	r3, [r3, #32]
  401266:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  401268:	68fb      	ldr	r3, [r7, #12]
  40126a:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40126e:	2b00      	cmp	r3, #0
  401270:	d001      	beq.n	401276 <twi_master_read+0x9a>
			return TWI_RECEIVE_NACK;
  401272:	2305      	movs	r3, #5
  401274:	e031      	b.n	4012da <twi_master_read+0xfe>
		}

		if (!timeout--) {
  401276:	693b      	ldr	r3, [r7, #16]
  401278:	1e5a      	subs	r2, r3, #1
  40127a:	613a      	str	r2, [r7, #16]
  40127c:	2b00      	cmp	r3, #0
  40127e:	d101      	bne.n	401284 <twi_master_read+0xa8>
			return TWI_ERROR_TIMEOUT;
  401280:	2309      	movs	r3, #9
  401282:	e02a      	b.n	4012da <twi_master_read+0xfe>
		}
				
		/* Last byte ? */
		if (cnt == 1  && !stop_sent) {
  401284:	69fb      	ldr	r3, [r7, #28]
  401286:	2b01      	cmp	r3, #1
  401288:	d107      	bne.n	40129a <twi_master_read+0xbe>
  40128a:	7dfb      	ldrb	r3, [r7, #23]
  40128c:	2b00      	cmp	r3, #0
  40128e:	d104      	bne.n	40129a <twi_master_read+0xbe>
			p_twi->TWI_CR = TWI_CR_STOP;
  401290:	687b      	ldr	r3, [r7, #4]
  401292:	2202      	movs	r2, #2
  401294:	601a      	str	r2, [r3, #0]
			stop_sent = 1;
  401296:	2301      	movs	r3, #1
  401298:	75fb      	strb	r3, [r7, #23]
		}

		if (!(status & TWI_SR_RXRDY)) {
  40129a:	68fb      	ldr	r3, [r7, #12]
  40129c:	f003 0302 	and.w	r3, r3, #2
  4012a0:	2b00      	cmp	r3, #0
  4012a2:	d100      	bne.n	4012a6 <twi_master_read+0xca>
			continue;
  4012a4:	e00c      	b.n	4012c0 <twi_master_read+0xe4>
		}
		*buffer++ = p_twi->TWI_RHR;
  4012a6:	69bb      	ldr	r3, [r7, #24]
  4012a8:	1c5a      	adds	r2, r3, #1
  4012aa:	61ba      	str	r2, [r7, #24]
  4012ac:	687a      	ldr	r2, [r7, #4]
  4012ae:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4012b0:	b2d2      	uxtb	r2, r2
  4012b2:	701a      	strb	r2, [r3, #0]

		cnt--;
  4012b4:	69fb      	ldr	r3, [r7, #28]
  4012b6:	3b01      	subs	r3, #1
  4012b8:	61fb      	str	r3, [r7, #28]
		timeout = TWI_TIMEOUT;
  4012ba:	f247 5330 	movw	r3, #30000	; 0x7530
  4012be:	613b      	str	r3, [r7, #16]
	while (cnt > 0) {
  4012c0:	69fb      	ldr	r3, [r7, #28]
  4012c2:	2b00      	cmp	r3, #0
  4012c4:	d1cd      	bne.n	401262 <twi_master_read+0x86>
	}

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4012c6:	bf00      	nop
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	6a1b      	ldr	r3, [r3, #32]
  4012cc:	f003 0301 	and.w	r3, r3, #1
  4012d0:	2b00      	cmp	r3, #0
  4012d2:	d0f9      	beq.n	4012c8 <twi_master_read+0xec>
	}

	p_twi->TWI_SR;
  4012d4:	687b      	ldr	r3, [r7, #4]
  4012d6:	6a1b      	ldr	r3, [r3, #32]

	return TWI_SUCCESS;
  4012d8:	2300      	movs	r3, #0
}
  4012da:	4618      	mov	r0, r3
  4012dc:	3720      	adds	r7, #32
  4012de:	46bd      	mov	sp, r7
  4012e0:	bd80      	pop	{r7, pc}
  4012e2:	bf00      	nop
  4012e4:	00401181 	.word	0x00401181

004012e8 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4012e8:	b580      	push	{r7, lr}
  4012ea:	b086      	sub	sp, #24
  4012ec:	af00      	add	r7, sp, #0
  4012ee:	6078      	str	r0, [r7, #4]
  4012f0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4012f2:	683b      	ldr	r3, [r7, #0]
  4012f4:	68db      	ldr	r3, [r3, #12]
  4012f6:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  4012f8:	683b      	ldr	r3, [r7, #0]
  4012fa:	689b      	ldr	r3, [r3, #8]
  4012fc:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  4012fe:	697b      	ldr	r3, [r7, #20]
  401300:	2b00      	cmp	r3, #0
  401302:	d101      	bne.n	401308 <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
  401304:	2301      	movs	r3, #1
  401306:	e056      	b.n	4013b6 <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  401308:	687b      	ldr	r3, [r7, #4]
  40130a:	2200      	movs	r2, #0
  40130c:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  40130e:	683b      	ldr	r3, [r7, #0]
  401310:	7c1b      	ldrb	r3, [r3, #16]
  401312:	041b      	lsls	r3, r3, #16
  401314:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  401318:	683b      	ldr	r3, [r7, #0]
  40131a:	685b      	ldr	r3, [r3, #4]
  40131c:	021b      	lsls	r3, r3, #8
  40131e:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401322:	431a      	orrs	r2, r3
  401324:	687b      	ldr	r3, [r7, #4]
  401326:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  401328:	687b      	ldr	r3, [r7, #4]
  40132a:	2200      	movs	r2, #0
  40132c:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40132e:	683a      	ldr	r2, [r7, #0]
  401330:	683b      	ldr	r3, [r7, #0]
  401332:	685b      	ldr	r3, [r3, #4]
  401334:	4619      	mov	r1, r3
  401336:	4610      	mov	r0, r2
  401338:	4b21      	ldr	r3, [pc, #132]	; (4013c0 <twi_master_write+0xd8>)
  40133a:	4798      	blx	r3
  40133c:	4602      	mov	r2, r0
  40133e:	687b      	ldr	r3, [r7, #4]
  401340:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401342:	e019      	b.n	401378 <twi_master_write+0x90>
		status = p_twi->TWI_SR;
  401344:	687b      	ldr	r3, [r7, #4]
  401346:	6a1b      	ldr	r3, [r3, #32]
  401348:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  40134a:	68fb      	ldr	r3, [r7, #12]
  40134c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401350:	2b00      	cmp	r3, #0
  401352:	d001      	beq.n	401358 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
  401354:	2305      	movs	r3, #5
  401356:	e02e      	b.n	4013b6 <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
  401358:	68fb      	ldr	r3, [r7, #12]
  40135a:	f003 0304 	and.w	r3, r3, #4
  40135e:	2b00      	cmp	r3, #0
  401360:	d100      	bne.n	401364 <twi_master_write+0x7c>
			continue;
  401362:	e009      	b.n	401378 <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
  401364:	693b      	ldr	r3, [r7, #16]
  401366:	1c5a      	adds	r2, r3, #1
  401368:	613a      	str	r2, [r7, #16]
  40136a:	781b      	ldrb	r3, [r3, #0]
  40136c:	461a      	mov	r2, r3
  40136e:	687b      	ldr	r3, [r7, #4]
  401370:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401372:	697b      	ldr	r3, [r7, #20]
  401374:	3b01      	subs	r3, #1
  401376:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  401378:	697b      	ldr	r3, [r7, #20]
  40137a:	2b00      	cmp	r3, #0
  40137c:	d1e2      	bne.n	401344 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
  40137e:	687b      	ldr	r3, [r7, #4]
  401380:	6a1b      	ldr	r3, [r3, #32]
  401382:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  401384:	68fb      	ldr	r3, [r7, #12]
  401386:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40138a:	2b00      	cmp	r3, #0
  40138c:	d001      	beq.n	401392 <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
  40138e:	2305      	movs	r3, #5
  401390:	e011      	b.n	4013b6 <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
  401392:	68fb      	ldr	r3, [r7, #12]
  401394:	f003 0304 	and.w	r3, r3, #4
  401398:	2b00      	cmp	r3, #0
  40139a:	d100      	bne.n	40139e <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
  40139c:	e7ef      	b.n	40137e <twi_master_write+0x96>
			break;
  40139e:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  4013a0:	687b      	ldr	r3, [r7, #4]
  4013a2:	2202      	movs	r2, #2
  4013a4:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  4013a6:	bf00      	nop
  4013a8:	687b      	ldr	r3, [r7, #4]
  4013aa:	6a1b      	ldr	r3, [r3, #32]
  4013ac:	f003 0301 	and.w	r3, r3, #1
  4013b0:	2b00      	cmp	r3, #0
  4013b2:	d0f9      	beq.n	4013a8 <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
  4013b4:	2300      	movs	r3, #0
}
  4013b6:	4618      	mov	r0, r3
  4013b8:	3718      	adds	r7, #24
  4013ba:	46bd      	mov	sp, r7
  4013bc:	bd80      	pop	{r7, pc}
  4013be:	bf00      	nop
  4013c0:	00401181 	.word	0x00401181

004013c4 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  4013c4:	b480      	push	{r7}
  4013c6:	b083      	sub	sp, #12
  4013c8:	af00      	add	r7, sp, #0
  4013ca:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4013cc:	687b      	ldr	r3, [r7, #4]
  4013ce:	2280      	movs	r2, #128	; 0x80
  4013d0:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  4013d2:	687b      	ldr	r3, [r7, #4]
  4013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4013d6:	bf00      	nop
  4013d8:	370c      	adds	r7, #12
  4013da:	46bd      	mov	sp, r7
  4013dc:	bc80      	pop	{r7}
  4013de:	4770      	bx	lr

004013e0 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4013e0:	b480      	push	{r7}
  4013e2:	b089      	sub	sp, #36	; 0x24
  4013e4:	af00      	add	r7, sp, #0
  4013e6:	60f8      	str	r0, [r7, #12]
  4013e8:	60b9      	str	r1, [r7, #8]
  4013ea:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4013ec:	68bb      	ldr	r3, [r7, #8]
  4013ee:	011a      	lsls	r2, r3, #4
  4013f0:	687b      	ldr	r3, [r7, #4]
  4013f2:	429a      	cmp	r2, r3
  4013f4:	d802      	bhi.n	4013fc <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4013f6:	2310      	movs	r3, #16
  4013f8:	61fb      	str	r3, [r7, #28]
  4013fa:	e001      	b.n	401400 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4013fc:	2308      	movs	r3, #8
  4013fe:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401400:	687b      	ldr	r3, [r7, #4]
  401402:	00da      	lsls	r2, r3, #3
  401404:	69fb      	ldr	r3, [r7, #28]
  401406:	68b9      	ldr	r1, [r7, #8]
  401408:	fb01 f303 	mul.w	r3, r1, r3
  40140c:	085b      	lsrs	r3, r3, #1
  40140e:	441a      	add	r2, r3
  401410:	69fb      	ldr	r3, [r7, #28]
  401412:	68b9      	ldr	r1, [r7, #8]
  401414:	fb01 f303 	mul.w	r3, r1, r3
  401418:	fbb2 f3f3 	udiv	r3, r2, r3
  40141c:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  40141e:	69bb      	ldr	r3, [r7, #24]
  401420:	08db      	lsrs	r3, r3, #3
  401422:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401424:	69bb      	ldr	r3, [r7, #24]
  401426:	f003 0307 	and.w	r3, r3, #7
  40142a:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40142c:	697b      	ldr	r3, [r7, #20]
  40142e:	2b00      	cmp	r3, #0
  401430:	d003      	beq.n	40143a <usart_set_async_baudrate+0x5a>
  401432:	697b      	ldr	r3, [r7, #20]
  401434:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401438:	d301      	bcc.n	40143e <usart_set_async_baudrate+0x5e>
		return 1;
  40143a:	2301      	movs	r3, #1
  40143c:	e00f      	b.n	40145e <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40143e:	69fb      	ldr	r3, [r7, #28]
  401440:	2b08      	cmp	r3, #8
  401442:	d105      	bne.n	401450 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401444:	68fb      	ldr	r3, [r7, #12]
  401446:	685b      	ldr	r3, [r3, #4]
  401448:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  40144c:	68fb      	ldr	r3, [r7, #12]
  40144e:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401450:	693b      	ldr	r3, [r7, #16]
  401452:	041a      	lsls	r2, r3, #16
  401454:	697b      	ldr	r3, [r7, #20]
  401456:	431a      	orrs	r2, r3
  401458:	68fb      	ldr	r3, [r7, #12]
  40145a:	621a      	str	r2, [r3, #32]

	return 0;
  40145c:	2300      	movs	r3, #0
}
  40145e:	4618      	mov	r0, r3
  401460:	3724      	adds	r7, #36	; 0x24
  401462:	46bd      	mov	sp, r7
  401464:	bc80      	pop	{r7}
  401466:	4770      	bx	lr

00401468 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401468:	b580      	push	{r7, lr}
  40146a:	b082      	sub	sp, #8
  40146c:	af00      	add	r7, sp, #0
  40146e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401470:	6878      	ldr	r0, [r7, #4]
  401472:	4b0f      	ldr	r3, [pc, #60]	; (4014b0 <usart_reset+0x48>)
  401474:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401476:	687b      	ldr	r3, [r7, #4]
  401478:	2200      	movs	r2, #0
  40147a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  40147c:	687b      	ldr	r3, [r7, #4]
  40147e:	2200      	movs	r2, #0
  401480:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401482:	687b      	ldr	r3, [r7, #4]
  401484:	2200      	movs	r2, #0
  401486:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401488:	6878      	ldr	r0, [r7, #4]
  40148a:	4b0a      	ldr	r3, [pc, #40]	; (4014b4 <usart_reset+0x4c>)
  40148c:	4798      	blx	r3
	usart_reset_rx(p_usart);
  40148e:	6878      	ldr	r0, [r7, #4]
  401490:	4b09      	ldr	r3, [pc, #36]	; (4014b8 <usart_reset+0x50>)
  401492:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  401494:	6878      	ldr	r0, [r7, #4]
  401496:	4b09      	ldr	r3, [pc, #36]	; (4014bc <usart_reset+0x54>)
  401498:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40149a:	6878      	ldr	r0, [r7, #4]
  40149c:	4b08      	ldr	r3, [pc, #32]	; (4014c0 <usart_reset+0x58>)
  40149e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  4014a0:	6878      	ldr	r0, [r7, #4]
  4014a2:	4b08      	ldr	r3, [pc, #32]	; (4014c4 <usart_reset+0x5c>)
  4014a4:	4798      	blx	r3
#endif
}
  4014a6:	bf00      	nop
  4014a8:	3708      	adds	r7, #8
  4014aa:	46bd      	mov	sp, r7
  4014ac:	bd80      	pop	{r7, pc}
  4014ae:	bf00      	nop
  4014b0:	00401719 	.word	0x00401719
  4014b4:	004015a5 	.word	0x004015a5
  4014b8:	004015d5 	.word	0x004015d5
  4014bc:	00401637 	.word	0x00401637
  4014c0:	0040166b 	.word	0x0040166b
  4014c4:	00401651 	.word	0x00401651

004014c8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4014c8:	b580      	push	{r7, lr}
  4014ca:	b084      	sub	sp, #16
  4014cc:	af00      	add	r7, sp, #0
  4014ce:	60f8      	str	r0, [r7, #12]
  4014d0:	60b9      	str	r1, [r7, #8]
  4014d2:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4014d4:	68f8      	ldr	r0, [r7, #12]
  4014d6:	4b1a      	ldr	r3, [pc, #104]	; (401540 <usart_init_rs232+0x78>)
  4014d8:	4798      	blx	r3

	ul_reg_val = 0;
  4014da:	4b1a      	ldr	r3, [pc, #104]	; (401544 <usart_init_rs232+0x7c>)
  4014dc:	2200      	movs	r2, #0
  4014de:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4014e0:	68bb      	ldr	r3, [r7, #8]
  4014e2:	2b00      	cmp	r3, #0
  4014e4:	d009      	beq.n	4014fa <usart_init_rs232+0x32>
  4014e6:	68bb      	ldr	r3, [r7, #8]
  4014e8:	681b      	ldr	r3, [r3, #0]
  4014ea:	687a      	ldr	r2, [r7, #4]
  4014ec:	4619      	mov	r1, r3
  4014ee:	68f8      	ldr	r0, [r7, #12]
  4014f0:	4b15      	ldr	r3, [pc, #84]	; (401548 <usart_init_rs232+0x80>)
  4014f2:	4798      	blx	r3
  4014f4:	4603      	mov	r3, r0
  4014f6:	2b00      	cmp	r3, #0
  4014f8:	d001      	beq.n	4014fe <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4014fa:	2301      	movs	r3, #1
  4014fc:	e01b      	b.n	401536 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4014fe:	68bb      	ldr	r3, [r7, #8]
  401500:	685a      	ldr	r2, [r3, #4]
  401502:	68bb      	ldr	r3, [r7, #8]
  401504:	689b      	ldr	r3, [r3, #8]
  401506:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401508:	68bb      	ldr	r3, [r7, #8]
  40150a:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40150c:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40150e:	68bb      	ldr	r3, [r7, #8]
  401510:	68db      	ldr	r3, [r3, #12]
  401512:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401514:	4b0b      	ldr	r3, [pc, #44]	; (401544 <usart_init_rs232+0x7c>)
  401516:	681b      	ldr	r3, [r3, #0]
  401518:	4313      	orrs	r3, r2
  40151a:	4a0a      	ldr	r2, [pc, #40]	; (401544 <usart_init_rs232+0x7c>)
  40151c:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40151e:	4b09      	ldr	r3, [pc, #36]	; (401544 <usart_init_rs232+0x7c>)
  401520:	681b      	ldr	r3, [r3, #0]
  401522:	4a08      	ldr	r2, [pc, #32]	; (401544 <usart_init_rs232+0x7c>)
  401524:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401526:	68fb      	ldr	r3, [r7, #12]
  401528:	685a      	ldr	r2, [r3, #4]
  40152a:	4b06      	ldr	r3, [pc, #24]	; (401544 <usart_init_rs232+0x7c>)
  40152c:	681b      	ldr	r3, [r3, #0]
  40152e:	431a      	orrs	r2, r3
  401530:	68fb      	ldr	r3, [r7, #12]
  401532:	605a      	str	r2, [r3, #4]

	return 0;
  401534:	2300      	movs	r3, #0
}
  401536:	4618      	mov	r0, r3
  401538:	3710      	adds	r7, #16
  40153a:	46bd      	mov	sp, r7
  40153c:	bd80      	pop	{r7, pc}
  40153e:	bf00      	nop
  401540:	00401469 	.word	0x00401469
  401544:	20000a50 	.word	0x20000a50
  401548:	004013e1 	.word	0x004013e1

0040154c <usart_init_hw_handshaking>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_hw_handshaking(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  40154c:	b580      	push	{r7, lr}
  40154e:	b084      	sub	sp, #16
  401550:	af00      	add	r7, sp, #0
  401552:	60f8      	str	r0, [r7, #12]
  401554:	60b9      	str	r1, [r7, #8]
  401556:	607a      	str	r2, [r7, #4]
	/* Initialize the USART as standard RS232. */
	if (usart_init_rs232(p_usart, p_usart_opt, ul_mck)) {
  401558:	687a      	ldr	r2, [r7, #4]
  40155a:	68b9      	ldr	r1, [r7, #8]
  40155c:	68f8      	ldr	r0, [r7, #12]
  40155e:	4b0a      	ldr	r3, [pc, #40]	; (401588 <usart_init_hw_handshaking+0x3c>)
  401560:	4798      	blx	r3
  401562:	4603      	mov	r3, r0
  401564:	2b00      	cmp	r3, #0
  401566:	d001      	beq.n	40156c <usart_init_hw_handshaking+0x20>
		return 1;
  401568:	2301      	movs	r3, #1
  40156a:	e008      	b.n	40157e <usart_init_hw_handshaking+0x32>
	}

	/* Set hardware handshaking mode. */
	p_usart->US_MR = (p_usart->US_MR & ~US_MR_USART_MODE_Msk) |
  40156c:	68fb      	ldr	r3, [r7, #12]
  40156e:	685b      	ldr	r3, [r3, #4]
  401570:	f023 030f 	bic.w	r3, r3, #15
  401574:	f043 0202 	orr.w	r2, r3, #2
  401578:	68fb      	ldr	r3, [r7, #12]
  40157a:	605a      	str	r2, [r3, #4]
			US_MR_USART_MODE_HW_HANDSHAKING;

	return 0;
  40157c:	2300      	movs	r3, #0
}
  40157e:	4618      	mov	r0, r3
  401580:	3710      	adds	r7, #16
  401582:	46bd      	mov	sp, r7
  401584:	bd80      	pop	{r7, pc}
  401586:	bf00      	nop
  401588:	004014c9 	.word	0x004014c9

0040158c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  40158c:	b480      	push	{r7}
  40158e:	b083      	sub	sp, #12
  401590:	af00      	add	r7, sp, #0
  401592:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  401594:	687b      	ldr	r3, [r7, #4]
  401596:	2240      	movs	r2, #64	; 0x40
  401598:	601a      	str	r2, [r3, #0]
}
  40159a:	bf00      	nop
  40159c:	370c      	adds	r7, #12
  40159e:	46bd      	mov	sp, r7
  4015a0:	bc80      	pop	{r7}
  4015a2:	4770      	bx	lr

004015a4 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4015a4:	b480      	push	{r7}
  4015a6:	b083      	sub	sp, #12
  4015a8:	af00      	add	r7, sp, #0
  4015aa:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4015ac:	687b      	ldr	r3, [r7, #4]
  4015ae:	2288      	movs	r2, #136	; 0x88
  4015b0:	601a      	str	r2, [r3, #0]
}
  4015b2:	bf00      	nop
  4015b4:	370c      	adds	r7, #12
  4015b6:	46bd      	mov	sp, r7
  4015b8:	bc80      	pop	{r7}
  4015ba:	4770      	bx	lr

004015bc <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4015bc:	b480      	push	{r7}
  4015be:	b083      	sub	sp, #12
  4015c0:	af00      	add	r7, sp, #0
  4015c2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4015c4:	687b      	ldr	r3, [r7, #4]
  4015c6:	2210      	movs	r2, #16
  4015c8:	601a      	str	r2, [r3, #0]
}
  4015ca:	bf00      	nop
  4015cc:	370c      	adds	r7, #12
  4015ce:	46bd      	mov	sp, r7
  4015d0:	bc80      	pop	{r7}
  4015d2:	4770      	bx	lr

004015d4 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4015d4:	b480      	push	{r7}
  4015d6:	b083      	sub	sp, #12
  4015d8:	af00      	add	r7, sp, #0
  4015da:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  4015dc:	687b      	ldr	r3, [r7, #4]
  4015de:	2224      	movs	r2, #36	; 0x24
  4015e0:	601a      	str	r2, [r3, #0]
}
  4015e2:	bf00      	nop
  4015e4:	370c      	adds	r7, #12
  4015e6:	46bd      	mov	sp, r7
  4015e8:	bc80      	pop	{r7}
  4015ea:	4770      	bx	lr

004015ec <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  4015ec:	b480      	push	{r7}
  4015ee:	b083      	sub	sp, #12
  4015f0:	af00      	add	r7, sp, #0
  4015f2:	6078      	str	r0, [r7, #4]
  4015f4:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  4015f6:	687b      	ldr	r3, [r7, #4]
  4015f8:	683a      	ldr	r2, [r7, #0]
  4015fa:	609a      	str	r2, [r3, #8]
}
  4015fc:	bf00      	nop
  4015fe:	370c      	adds	r7, #12
  401600:	46bd      	mov	sp, r7
  401602:	bc80      	pop	{r7}
  401604:	4770      	bx	lr

00401606 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  401606:	b480      	push	{r7}
  401608:	b083      	sub	sp, #12
  40160a:	af00      	add	r7, sp, #0
  40160c:	6078      	str	r0, [r7, #4]
  40160e:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  401610:	687b      	ldr	r3, [r7, #4]
  401612:	683a      	ldr	r2, [r7, #0]
  401614:	60da      	str	r2, [r3, #12]
}
  401616:	bf00      	nop
  401618:	370c      	adds	r7, #12
  40161a:	46bd      	mov	sp, r7
  40161c:	bc80      	pop	{r7}
  40161e:	4770      	bx	lr

00401620 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  401620:	b480      	push	{r7}
  401622:	b083      	sub	sp, #12
  401624:	af00      	add	r7, sp, #0
  401626:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  401628:	687b      	ldr	r3, [r7, #4]
  40162a:	695b      	ldr	r3, [r3, #20]
}
  40162c:	4618      	mov	r0, r3
  40162e:	370c      	adds	r7, #12
  401630:	46bd      	mov	sp, r7
  401632:	bc80      	pop	{r7}
  401634:	4770      	bx	lr

00401636 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401636:	b480      	push	{r7}
  401638:	b083      	sub	sp, #12
  40163a:	af00      	add	r7, sp, #0
  40163c:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  40163e:	687b      	ldr	r3, [r7, #4]
  401640:	f44f 7280 	mov.w	r2, #256	; 0x100
  401644:	601a      	str	r2, [r3, #0]
}
  401646:	bf00      	nop
  401648:	370c      	adds	r7, #12
  40164a:	46bd      	mov	sp, r7
  40164c:	bc80      	pop	{r7}
  40164e:	4770      	bx	lr

00401650 <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  401650:	b480      	push	{r7}
  401652:	b083      	sub	sp, #12
  401654:	af00      	add	r7, sp, #0
  401656:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  401658:	687b      	ldr	r3, [r7, #4]
  40165a:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  40165e:	601a      	str	r2, [r3, #0]
}
  401660:	bf00      	nop
  401662:	370c      	adds	r7, #12
  401664:	46bd      	mov	sp, r7
  401666:	bc80      	pop	{r7}
  401668:	4770      	bx	lr

0040166a <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40166a:	b480      	push	{r7}
  40166c:	b083      	sub	sp, #12
  40166e:	af00      	add	r7, sp, #0
  401670:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401672:	687b      	ldr	r3, [r7, #4]
  401674:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  401678:	601a      	str	r2, [r3, #0]
}
  40167a:	bf00      	nop
  40167c:	370c      	adds	r7, #12
  40167e:	46bd      	mov	sp, r7
  401680:	bc80      	pop	{r7}
  401682:	4770      	bx	lr

00401684 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
  401684:	b480      	push	{r7}
  401686:	b083      	sub	sp, #12
  401688:	af00      	add	r7, sp, #0
  40168a:	6078      	str	r0, [r7, #4]
  40168c:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40168e:	bf00      	nop
  401690:	687b      	ldr	r3, [r7, #4]
  401692:	695b      	ldr	r3, [r3, #20]
  401694:	f003 0302 	and.w	r3, r3, #2
  401698:	2b00      	cmp	r3, #0
  40169a:	d0f9      	beq.n	401690 <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  40169c:	683b      	ldr	r3, [r7, #0]
  40169e:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4016a2:	687b      	ldr	r3, [r7, #4]
  4016a4:	61da      	str	r2, [r3, #28]

	return 0;
  4016a6:	2300      	movs	r3, #0
}
  4016a8:	4618      	mov	r0, r3
  4016aa:	370c      	adds	r7, #12
  4016ac:	46bd      	mov	sp, r7
  4016ae:	bc80      	pop	{r7}
  4016b0:	4770      	bx	lr
	...

004016b4 <usart_write_line>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param string Pointer to one-line string to be sent.
 */
void usart_write_line(Usart *p_usart, const char *string)
{
  4016b4:	b580      	push	{r7, lr}
  4016b6:	b082      	sub	sp, #8
  4016b8:	af00      	add	r7, sp, #0
  4016ba:	6078      	str	r0, [r7, #4]
  4016bc:	6039      	str	r1, [r7, #0]
	while (*string != '\0') {
  4016be:	e007      	b.n	4016d0 <usart_write_line+0x1c>
		usart_putchar(p_usart, *string++);
  4016c0:	683b      	ldr	r3, [r7, #0]
  4016c2:	1c5a      	adds	r2, r3, #1
  4016c4:	603a      	str	r2, [r7, #0]
  4016c6:	781b      	ldrb	r3, [r3, #0]
  4016c8:	4619      	mov	r1, r3
  4016ca:	6878      	ldr	r0, [r7, #4]
  4016cc:	4b04      	ldr	r3, [pc, #16]	; (4016e0 <usart_write_line+0x2c>)
  4016ce:	4798      	blx	r3
	while (*string != '\0') {
  4016d0:	683b      	ldr	r3, [r7, #0]
  4016d2:	781b      	ldrb	r3, [r3, #0]
  4016d4:	2b00      	cmp	r3, #0
  4016d6:	d1f3      	bne.n	4016c0 <usart_write_line+0xc>
	}
}
  4016d8:	bf00      	nop
  4016da:	3708      	adds	r7, #8
  4016dc:	46bd      	mov	sp, r7
  4016de:	bd80      	pop	{r7, pc}
  4016e0:	00401685 	.word	0x00401685

004016e4 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  4016e4:	b480      	push	{r7}
  4016e6:	b083      	sub	sp, #12
  4016e8:	af00      	add	r7, sp, #0
  4016ea:	6078      	str	r0, [r7, #4]
  4016ec:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4016ee:	687b      	ldr	r3, [r7, #4]
  4016f0:	695b      	ldr	r3, [r3, #20]
  4016f2:	f003 0301 	and.w	r3, r3, #1
  4016f6:	2b00      	cmp	r3, #0
  4016f8:	d101      	bne.n	4016fe <usart_read+0x1a>
		return 1;
  4016fa:	2301      	movs	r3, #1
  4016fc:	e006      	b.n	40170c <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4016fe:	687b      	ldr	r3, [r7, #4]
  401700:	699b      	ldr	r3, [r3, #24]
  401702:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401706:	683b      	ldr	r3, [r7, #0]
  401708:	601a      	str	r2, [r3, #0]

	return 0;
  40170a:	2300      	movs	r3, #0
}
  40170c:	4618      	mov	r0, r3
  40170e:	370c      	adds	r7, #12
  401710:	46bd      	mov	sp, r7
  401712:	bc80      	pop	{r7}
  401714:	4770      	bx	lr
	...

00401718 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  401718:	b480      	push	{r7}
  40171a:	b083      	sub	sp, #12
  40171c:	af00      	add	r7, sp, #0
  40171e:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  401720:	687b      	ldr	r3, [r7, #4]
  401722:	4a04      	ldr	r2, [pc, #16]	; (401734 <usart_disable_writeprotect+0x1c>)
  401724:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  401728:	bf00      	nop
  40172a:	370c      	adds	r7, #12
  40172c:	46bd      	mov	sp, r7
  40172e:	bc80      	pop	{r7}
  401730:	4770      	bx	lr
  401732:	bf00      	nop
  401734:	55534100 	.word	0x55534100

00401738 <wdt_disable>:

/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
  401738:	b480      	push	{r7}
  40173a:	b083      	sub	sp, #12
  40173c:	af00      	add	r7, sp, #0
  40173e:	6078      	str	r0, [r7, #4]
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  401740:	687b      	ldr	r3, [r7, #4]
  401742:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401746:	605a      	str	r2, [r3, #4]

}
  401748:	bf00      	nop
  40174a:	370c      	adds	r7, #12
  40174c:	46bd      	mov	sp, r7
  40174e:	bc80      	pop	{r7}
  401750:	4770      	bx	lr
	...

00401754 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401754:	b480      	push	{r7}
  401756:	b083      	sub	sp, #12
  401758:	af00      	add	r7, sp, #0
  40175a:	4603      	mov	r3, r0
  40175c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  40175e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401762:	2b00      	cmp	r3, #0
  401764:	db0b      	blt.n	40177e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401766:	4908      	ldr	r1, [pc, #32]	; (401788 <__NVIC_EnableIRQ+0x34>)
  401768:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40176c:	095b      	lsrs	r3, r3, #5
  40176e:	79fa      	ldrb	r2, [r7, #7]
  401770:	f002 021f 	and.w	r2, r2, #31
  401774:	2001      	movs	r0, #1
  401776:	fa00 f202 	lsl.w	r2, r0, r2
  40177a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  40177e:	bf00      	nop
  401780:	370c      	adds	r7, #12
  401782:	46bd      	mov	sp, r7
  401784:	bc80      	pop	{r7}
  401786:	4770      	bx	lr
  401788:	e000e100 	.word	0xe000e100

0040178c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  40178c:	b480      	push	{r7}
  40178e:	b083      	sub	sp, #12
  401790:	af00      	add	r7, sp, #0
  401792:	4603      	mov	r3, r0
  401794:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  401796:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40179a:	2b00      	cmp	r3, #0
  40179c:	db10      	blt.n	4017c0 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40179e:	490b      	ldr	r1, [pc, #44]	; (4017cc <__NVIC_DisableIRQ+0x40>)
  4017a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017a4:	095b      	lsrs	r3, r3, #5
  4017a6:	79fa      	ldrb	r2, [r7, #7]
  4017a8:	f002 021f 	and.w	r2, r2, #31
  4017ac:	2001      	movs	r0, #1
  4017ae:	fa00 f202 	lsl.w	r2, r0, r2
  4017b2:	3320      	adds	r3, #32
  4017b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4017b8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4017bc:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
  4017c0:	bf00      	nop
  4017c2:	370c      	adds	r7, #12
  4017c4:	46bd      	mov	sp, r7
  4017c6:	bc80      	pop	{r7}
  4017c8:	4770      	bx	lr
  4017ca:	bf00      	nop
  4017cc:	e000e100 	.word	0xe000e100

004017d0 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4017d0:	b480      	push	{r7}
  4017d2:	b083      	sub	sp, #12
  4017d4:	af00      	add	r7, sp, #0
  4017d6:	4603      	mov	r3, r0
  4017d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4017da:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017de:	2b00      	cmp	r3, #0
  4017e0:	db0c      	blt.n	4017fc <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4017e2:	4909      	ldr	r1, [pc, #36]	; (401808 <__NVIC_ClearPendingIRQ+0x38>)
  4017e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4017e8:	095b      	lsrs	r3, r3, #5
  4017ea:	79fa      	ldrb	r2, [r7, #7]
  4017ec:	f002 021f 	and.w	r2, r2, #31
  4017f0:	2001      	movs	r0, #1
  4017f2:	fa00 f202 	lsl.w	r2, r0, r2
  4017f6:	3360      	adds	r3, #96	; 0x60
  4017f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  4017fc:	bf00      	nop
  4017fe:	370c      	adds	r7, #12
  401800:	46bd      	mov	sp, r7
  401802:	bc80      	pop	{r7}
  401804:	4770      	bx	lr
  401806:	bf00      	nop
  401808:	e000e100 	.word	0xe000e100

0040180c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40180c:	b480      	push	{r7}
  40180e:	b083      	sub	sp, #12
  401810:	af00      	add	r7, sp, #0
  401812:	4603      	mov	r3, r0
  401814:	6039      	str	r1, [r7, #0]
  401816:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  401818:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40181c:	2b00      	cmp	r3, #0
  40181e:	db0a      	blt.n	401836 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401820:	490d      	ldr	r1, [pc, #52]	; (401858 <__NVIC_SetPriority+0x4c>)
  401822:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401826:	683a      	ldr	r2, [r7, #0]
  401828:	b2d2      	uxtb	r2, r2
  40182a:	0112      	lsls	r2, r2, #4
  40182c:	b2d2      	uxtb	r2, r2
  40182e:	440b      	add	r3, r1
  401830:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
  401834:	e00a      	b.n	40184c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401836:	4909      	ldr	r1, [pc, #36]	; (40185c <__NVIC_SetPriority+0x50>)
  401838:	79fb      	ldrb	r3, [r7, #7]
  40183a:	f003 030f 	and.w	r3, r3, #15
  40183e:	3b04      	subs	r3, #4
  401840:	683a      	ldr	r2, [r7, #0]
  401842:	b2d2      	uxtb	r2, r2
  401844:	0112      	lsls	r2, r2, #4
  401846:	b2d2      	uxtb	r2, r2
  401848:	440b      	add	r3, r1
  40184a:	761a      	strb	r2, [r3, #24]
}
  40184c:	bf00      	nop
  40184e:	370c      	adds	r7, #12
  401850:	46bd      	mov	sp, r7
  401852:	bc80      	pop	{r7}
  401854:	4770      	bx	lr
  401856:	bf00      	nop
  401858:	e000e100 	.word	0xe000e100
  40185c:	e000ed00 	.word	0xe000ed00

00401860 <osc_get_rate>:
{
  401860:	b480      	push	{r7}
  401862:	b083      	sub	sp, #12
  401864:	af00      	add	r7, sp, #0
  401866:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401868:	687b      	ldr	r3, [r7, #4]
  40186a:	2b07      	cmp	r3, #7
  40186c:	d825      	bhi.n	4018ba <osc_get_rate+0x5a>
  40186e:	a201      	add	r2, pc, #4	; (adr r2, 401874 <osc_get_rate+0x14>)
  401870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401874:	00401895 	.word	0x00401895
  401878:	0040189b 	.word	0x0040189b
  40187c:	004018a1 	.word	0x004018a1
  401880:	004018a7 	.word	0x004018a7
  401884:	004018ab 	.word	0x004018ab
  401888:	004018af 	.word	0x004018af
  40188c:	004018b3 	.word	0x004018b3
  401890:	004018b7 	.word	0x004018b7
		return OSC_SLCK_32K_RC_HZ;
  401894:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401898:	e010      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40189a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40189e:	e00d      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4018a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4018a4:	e00a      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4018a6:	4b08      	ldr	r3, [pc, #32]	; (4018c8 <osc_get_rate+0x68>)
  4018a8:	e008      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4018aa:	4b08      	ldr	r3, [pc, #32]	; (4018cc <osc_get_rate+0x6c>)
  4018ac:	e006      	b.n	4018bc <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4018ae:	4b08      	ldr	r3, [pc, #32]	; (4018d0 <osc_get_rate+0x70>)
  4018b0:	e004      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4018b2:	4b07      	ldr	r3, [pc, #28]	; (4018d0 <osc_get_rate+0x70>)
  4018b4:	e002      	b.n	4018bc <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4018b6:	4b06      	ldr	r3, [pc, #24]	; (4018d0 <osc_get_rate+0x70>)
  4018b8:	e000      	b.n	4018bc <osc_get_rate+0x5c>
	return 0;
  4018ba:	2300      	movs	r3, #0
}
  4018bc:	4618      	mov	r0, r3
  4018be:	370c      	adds	r7, #12
  4018c0:	46bd      	mov	sp, r7
  4018c2:	bc80      	pop	{r7}
  4018c4:	4770      	bx	lr
  4018c6:	bf00      	nop
  4018c8:	003d0900 	.word	0x003d0900
  4018cc:	007a1200 	.word	0x007a1200
  4018d0:	00b71b00 	.word	0x00b71b00

004018d4 <sysclk_get_main_hz>:
{
  4018d4:	b580      	push	{r7, lr}
  4018d6:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4018d8:	2006      	movs	r0, #6
  4018da:	4b04      	ldr	r3, [pc, #16]	; (4018ec <sysclk_get_main_hz+0x18>)
  4018dc:	4798      	blx	r3
  4018de:	4602      	mov	r2, r0
  4018e0:	4613      	mov	r3, r2
  4018e2:	009b      	lsls	r3, r3, #2
  4018e4:	4413      	add	r3, r2
  4018e6:	009b      	lsls	r3, r3, #2
}
  4018e8:	4618      	mov	r0, r3
  4018ea:	bd80      	pop	{r7, pc}
  4018ec:	00401861 	.word	0x00401861

004018f0 <sysclk_get_cpu_hz>:
{
  4018f0:	b580      	push	{r7, lr}
  4018f2:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4018f4:	4b02      	ldr	r3, [pc, #8]	; (401900 <sysclk_get_cpu_hz+0x10>)
  4018f6:	4798      	blx	r3
  4018f8:	4603      	mov	r3, r0
  4018fa:	085b      	lsrs	r3, r3, #1
}
  4018fc:	4618      	mov	r0, r3
  4018fe:	bd80      	pop	{r7, pc}
  401900:	004018d5 	.word	0x004018d5

00401904 <vsync_handler>:
#include "ov2640.h"

static volatile uint32_t g_ul_vsync_flag = false;

void vsync_handler(uint32_t ul_id, uint32_t ul_mask)
{
  401904:	b480      	push	{r7}
  401906:	b083      	sub	sp, #12
  401908:	af00      	add	r7, sp, #0
  40190a:	6078      	str	r0, [r7, #4]
  40190c:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);

	g_ul_vsync_flag = true;
  40190e:	4b04      	ldr	r3, [pc, #16]	; (401920 <vsync_handler+0x1c>)
  401910:	2201      	movs	r2, #1
  401912:	601a      	str	r2, [r3, #0]
}
  401914:	bf00      	nop
  401916:	370c      	adds	r7, #12
  401918:	46bd      	mov	sp, r7
  40191a:	bc80      	pop	{r7}
  40191c:	4770      	bx	lr
  40191e:	bf00      	nop
  401920:	20000a54 	.word	0x20000a54

00401924 <init_vsync_interrupts>:

void init_vsync_interrupts(void)
{
  401924:	b590      	push	{r4, r7, lr}
  401926:	b083      	sub	sp, #12
  401928:	af02      	add	r7, sp, #8
	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(OV2640_VSYNC_PIO, OV2640_VSYNC_ID, OV2640_VSYNC_MASK,
  40192a:	4b0a      	ldr	r3, [pc, #40]	; (401954 <init_vsync_interrupts+0x30>)
  40192c:	9300      	str	r3, [sp, #0]
  40192e:	2301      	movs	r3, #1
  401930:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  401934:	210b      	movs	r1, #11
  401936:	4808      	ldr	r0, [pc, #32]	; (401958 <init_vsync_interrupts+0x34>)
  401938:	4c08      	ldr	r4, [pc, #32]	; (40195c <init_vsync_interrupts+0x38>)
  40193a:	47a0      	blx	r4
			OV2640_VSYNC_TYPE, vsync_handler);

	/* Enable PIO controller IRQs */
	NVIC_EnableIRQ((IRQn_Type)OV2640_VSYNC_ID);
  40193c:	200b      	movs	r0, #11
  40193e:	4b08      	ldr	r3, [pc, #32]	; (401960 <init_vsync_interrupts+0x3c>)
  401940:	4798      	blx	r3
	
	pio_enable_interrupt(OV2640_VSYNC_PIO, OV2640_VSYNC_MASK);
  401942:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401946:	4804      	ldr	r0, [pc, #16]	; (401958 <init_vsync_interrupts+0x34>)
  401948:	4b06      	ldr	r3, [pc, #24]	; (401964 <init_vsync_interrupts+0x40>)
  40194a:	4798      	blx	r3
}
  40194c:	bf00      	nop
  40194e:	3704      	adds	r7, #4
  401950:	46bd      	mov	sp, r7
  401952:	bd90      	pop	{r4, r7, pc}
  401954:	00401905 	.word	0x00401905
  401958:	400e0e00 	.word	0x400e0e00
  40195c:	00400ab1 	.word	0x00400ab1
  401960:	00401755 	.word	0x00401755
  401964:	0040074f 	.word	0x0040074f

00401968 <configure_twi>:

void configure_twi(void)
{
  401968:	b580      	push	{r7, lr}
  40196a:	b084      	sub	sp, #16
  40196c:	af00      	add	r7, sp, #0
	twi_options_t opt;
	
	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_BOARD_TWI);
  40196e:	2013      	movs	r0, #19
  401970:	4b13      	ldr	r3, [pc, #76]	; (4019c0 <configure_twi+0x58>)
  401972:	4798      	blx	r3

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  401974:	4b13      	ldr	r3, [pc, #76]	; (4019c4 <configure_twi+0x5c>)
  401976:	4798      	blx	r3
  401978:	4603      	mov	r3, r0
  40197a:	607b      	str	r3, [r7, #4]
	opt.speed      = TWI_CLK;
  40197c:	4b12      	ldr	r3, [pc, #72]	; (4019c8 <configure_twi+0x60>)
  40197e:	60bb      	str	r3, [r7, #8]
	twi_master_init(BOARD_TWI, &opt);
  401980:	1d3b      	adds	r3, r7, #4
  401982:	4619      	mov	r1, r3
  401984:	4811      	ldr	r0, [pc, #68]	; (4019cc <configure_twi+0x64>)
  401986:	4b12      	ldr	r3, [pc, #72]	; (4019d0 <configure_twi+0x68>)
  401988:	4798      	blx	r3

	/* Configure TWI interrupts */
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
  40198a:	2013      	movs	r0, #19
  40198c:	4b11      	ldr	r3, [pc, #68]	; (4019d4 <configure_twi+0x6c>)
  40198e:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
  401990:	2013      	movs	r0, #19
  401992:	4b11      	ldr	r3, [pc, #68]	; (4019d8 <configure_twi+0x70>)
  401994:	4798      	blx	r3
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
  401996:	2100      	movs	r1, #0
  401998:	2013      	movs	r0, #19
  40199a:	4b10      	ldr	r3, [pc, #64]	; (4019dc <configure_twi+0x74>)
  40199c:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
  40199e:	2013      	movs	r0, #19
  4019a0:	4b0f      	ldr	r3, [pc, #60]	; (4019e0 <configure_twi+0x78>)
  4019a2:	4798      	blx	r3
	
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  4019a4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019a8:	2003      	movs	r0, #3
  4019aa:	4b0e      	ldr	r3, [pc, #56]	; (4019e4 <configure_twi+0x7c>)
  4019ac:	4798      	blx	r3
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  4019ae:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019b2:	2004      	movs	r0, #4
  4019b4:	4b0b      	ldr	r3, [pc, #44]	; (4019e4 <configure_twi+0x7c>)
  4019b6:	4798      	blx	r3
	
}
  4019b8:	bf00      	nop
  4019ba:	3710      	adds	r7, #16
  4019bc:	46bd      	mov	sp, r7
  4019be:	bd80      	pop	{r7, pc}
  4019c0:	00400e1d 	.word	0x00400e1d
  4019c4:	004018f1 	.word	0x004018f1
  4019c8:	00061a80 	.word	0x00061a80
  4019cc:	40018000 	.word	0x40018000
  4019d0:	00401029 	.word	0x00401029
  4019d4:	0040178d 	.word	0x0040178d
  4019d8:	004017d1 	.word	0x004017d1
  4019dc:	0040180d 	.word	0x0040180d
  4019e0:	00401755 	.word	0x00401755
  4019e4:	004007b1 	.word	0x004007b1

004019e8 <pio_capture_init>:



void pio_capture_init(Pio *p_pio, uint32_t ul_id)
{
  4019e8:	b580      	push	{r7, lr}
  4019ea:	b082      	sub	sp, #8
  4019ec:	af00      	add	r7, sp, #0
  4019ee:	6078      	str	r0, [r7, #4]
  4019f0:	6039      	str	r1, [r7, #0]
	/* Enable peripheral clock */
	pmc_enable_periph_clk(ul_id);
  4019f2:	6838      	ldr	r0, [r7, #0]
  4019f4:	4b1a      	ldr	r3, [pc, #104]	; (401a60 <pio_capture_init+0x78>)
  4019f6:	4798      	blx	r3

	/* Disable pio capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  4019f8:	687b      	ldr	r3, [r7, #4]
  4019fa:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4019fe:	f023 0201 	bic.w	r2, r3, #1
  401a02:	687b      	ldr	r3, [r7, #4]
  401a04:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Disable rxbuff interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  401a08:	687b      	ldr	r3, [r7, #4]
  401a0a:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
  401a0e:	f043 0208 	orr.w	r2, r3, #8
  401a12:	687b      	ldr	r3, [r7, #4]
  401a14:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  401a18:	687b      	ldr	r3, [r7, #4]
  401a1a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a1e:	f023 0230 	bic.w	r2, r3, #48	; 0x30
  401a22:	687b      	ldr	r3, [r7, #4]
  401a24:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  401a28:	687b      	ldr	r3, [r7, #4]
  401a2a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a2e:	f043 0220 	orr.w	r2, r3, #32
  401a32:	687b      	ldr	r3, [r7, #4]
  401a34:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);
  401a38:	687b      	ldr	r3, [r7, #4]
  401a3a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a3e:	f423 7200 	bic.w	r2, r3, #512	; 0x200
  401a42:	687b      	ldr	r3, [r7, #4]
  401a44:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  401a48:	687b      	ldr	r3, [r7, #4]
  401a4a:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  401a4e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  401a52:	687b      	ldr	r3, [r7, #4]
  401a54:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150



}
  401a58:	bf00      	nop
  401a5a:	3708      	adds	r7, #8
  401a5c:	46bd      	mov	sp, r7
  401a5e:	bd80      	pop	{r7, pc}
  401a60:	00400e1d 	.word	0x00400e1d

00401a64 <pio_capture_to_buffer>:

static uint8_t pio_capture_to_buffer(Pio *p_pio, uint8_t *uc_buf,
uint32_t ul_size)
{
  401a64:	b480      	push	{r7}
  401a66:	b085      	sub	sp, #20
  401a68:	af00      	add	r7, sp, #0
  401a6a:	60f8      	str	r0, [r7, #12]
  401a6c:	60b9      	str	r1, [r7, #8]
  401a6e:	607a      	str	r2, [r7, #4]
	/* Check if the first PDC bank is free */
	if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  401a70:	68fb      	ldr	r3, [r7, #12]
  401a72:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
  401a76:	2b00      	cmp	r3, #0
  401a78:	d112      	bne.n	401aa0 <pio_capture_to_buffer+0x3c>
  401a7a:	68fb      	ldr	r3, [r7, #12]
  401a7c:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  401a80:	2b00      	cmp	r3, #0
  401a82:	d10d      	bne.n	401aa0 <pio_capture_to_buffer+0x3c>
		p_pio->PIO_RPR = (uint32_t)uc_buf;
  401a84:	68ba      	ldr	r2, [r7, #8]
  401a86:	68fb      	ldr	r3, [r7, #12]
  401a88:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
		p_pio->PIO_RCR = ul_size;
  401a8c:	68fb      	ldr	r3, [r7, #12]
  401a8e:	687a      	ldr	r2, [r7, #4]
  401a90:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  401a94:	68fb      	ldr	r3, [r7, #12]
  401a96:	2201      	movs	r2, #1
  401a98:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
		return 1;
  401a9c:	2301      	movs	r3, #1
  401a9e:	e00f      	b.n	401ac0 <pio_capture_to_buffer+0x5c>
		} else if (p_pio->PIO_RNCR == 0) {
  401aa0:	68fb      	ldr	r3, [r7, #12]
  401aa2:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  401aa6:	2b00      	cmp	r3, #0
  401aa8:	d109      	bne.n	401abe <pio_capture_to_buffer+0x5a>
		p_pio->PIO_RNPR = (uint32_t)uc_buf;
  401aaa:	68ba      	ldr	r2, [r7, #8]
  401aac:	68fb      	ldr	r3, [r7, #12]
  401aae:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
		p_pio->PIO_RNCR = ul_size;
  401ab2:	68fb      	ldr	r3, [r7, #12]
  401ab4:	687a      	ldr	r2, [r7, #4]
  401ab6:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
		return 1;
  401aba:	2301      	movs	r3, #1
  401abc:	e000      	b.n	401ac0 <pio_capture_to_buffer+0x5c>
		} else {
		return 0;
  401abe:	2300      	movs	r3, #0
	}
}
  401ac0:	4618      	mov	r0, r3
  401ac2:	3714      	adds	r7, #20
  401ac4:	46bd      	mov	sp, r7
  401ac6:	bc80      	pop	{r7}
  401ac8:	4770      	bx	lr
	...

00401acc <init_camera>:


void init_camera(void)
{
  401acc:	b580      	push	{r7, lr}
  401ace:	af00      	add	r7, sp, #0
	
	pmc_enable_pllbck(7, 0x1, 1);
  401ad0:	2201      	movs	r2, #1
  401ad2:	2101      	movs	r1, #1
  401ad4:	2007      	movs	r0, #7
  401ad6:	4b26      	ldr	r3, [pc, #152]	; (401b70 <init_camera+0xa4>)
  401ad8:	4798      	blx	r3
	
	pio_capture_init(OV_DATA_BUS_PIO, OV_DATA_BUS_ID);
  401ada:	210b      	movs	r1, #11
  401adc:	4825      	ldr	r0, [pc, #148]	; (401b74 <init_camera+0xa8>)
  401ade:	4b26      	ldr	r3, [pc, #152]	; (401b78 <init_camera+0xac>)
  401ae0:	4798      	blx	r3
	
	init_vsync_interrupts();
  401ae2:	4b26      	ldr	r3, [pc, #152]	; (401b7c <init_camera+0xb0>)
  401ae4:	4798      	blx	r3
	
	gpio_configure_pin(PIN_PCK1, PIN_PCK1_FLAGS);
  401ae6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401aea:	2011      	movs	r0, #17
  401aec:	4b24      	ldr	r3, [pc, #144]	; (401b80 <init_camera+0xb4>)
  401aee:	4798      	blx	r3
	
	/* Init PCK1 to work at 24 Mhz */
	/* 96/4=24 Mhz */
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLB_CLK);
  401af0:	4b24      	ldr	r3, [pc, #144]	; (401b84 <init_camera+0xb8>)
  401af2:	2223      	movs	r2, #35	; 0x23
  401af4:	645a      	str	r2, [r3, #68]	; 0x44
	PMC->PMC_SCER = PMC_SCER_PCK1;
  401af6:	4b23      	ldr	r3, [pc, #140]	; (401b84 <init_camera+0xb8>)
  401af8:	f44f 7200 	mov.w	r2, #512	; 0x200
  401afc:	601a      	str	r2, [r3, #0]
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {
  401afe:	bf00      	nop
  401b00:	4b20      	ldr	r3, [pc, #128]	; (401b84 <init_camera+0xb8>)
  401b02:	689b      	ldr	r3, [r3, #8]
  401b04:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401b08:	2b00      	cmp	r3, #0
  401b0a:	d0f9      	beq.n	401b00 <init_camera+0x34>
	}
	
	configure_twi();	
  401b0c:	4b1e      	ldr	r3, [pc, #120]	; (401b88 <init_camera+0xbc>)
  401b0e:	4798      	blx	r3
	
	
	gpio_configure_pin(OV_RST_GPIO, OV_RST_FLAGS);
  401b10:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401b14:	2014      	movs	r0, #20
  401b16:	4b1a      	ldr	r3, [pc, #104]	; (401b80 <init_camera+0xb4>)
  401b18:	4798      	blx	r3
	gpio_configure_pin(OV_HSYNC_GPIO, OV_HSYNC_FLAGS);
  401b1a:	2171      	movs	r1, #113	; 0x71
  401b1c:	2010      	movs	r0, #16
  401b1e:	4b18      	ldr	r3, [pc, #96]	; (401b80 <init_camera+0xb4>)
  401b20:	4798      	blx	r3
	gpio_configure_pin(OV_VSYNC_GPIO, OV_VSYNC_FLAGS);
  401b22:	2171      	movs	r1, #113	; 0x71
  401b24:	200f      	movs	r0, #15
  401b26:	4b16      	ldr	r3, [pc, #88]	; (401b80 <init_camera+0xb4>)
  401b28:	4798      	blx	r3
	
	gpio_configure_pin(OV_DATA_BUS_D0, OV_DATA_BUS_FLAGS);
  401b2a:	4918      	ldr	r1, [pc, #96]	; (401b8c <init_camera+0xc0>)
  401b2c:	2018      	movs	r0, #24
  401b2e:	4b14      	ldr	r3, [pc, #80]	; (401b80 <init_camera+0xb4>)
  401b30:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D1, OV_DATA_BUS_FLAGS);
  401b32:	4916      	ldr	r1, [pc, #88]	; (401b8c <init_camera+0xc0>)
  401b34:	2019      	movs	r0, #25
  401b36:	4b12      	ldr	r3, [pc, #72]	; (401b80 <init_camera+0xb4>)
  401b38:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D2, OV_DATA_BUS_FLAGS);
  401b3a:	4914      	ldr	r1, [pc, #80]	; (401b8c <init_camera+0xc0>)
  401b3c:	201a      	movs	r0, #26
  401b3e:	4b10      	ldr	r3, [pc, #64]	; (401b80 <init_camera+0xb4>)
  401b40:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D3, OV_DATA_BUS_FLAGS);
  401b42:	4912      	ldr	r1, [pc, #72]	; (401b8c <init_camera+0xc0>)
  401b44:	201b      	movs	r0, #27
  401b46:	4b0e      	ldr	r3, [pc, #56]	; (401b80 <init_camera+0xb4>)
  401b48:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D4, OV_DATA_BUS_FLAGS);
  401b4a:	4910      	ldr	r1, [pc, #64]	; (401b8c <init_camera+0xc0>)
  401b4c:	201c      	movs	r0, #28
  401b4e:	4b0c      	ldr	r3, [pc, #48]	; (401b80 <init_camera+0xb4>)
  401b50:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D5, OV_DATA_BUS_FLAGS);
  401b52:	490e      	ldr	r1, [pc, #56]	; (401b8c <init_camera+0xc0>)
  401b54:	201d      	movs	r0, #29
  401b56:	4b0a      	ldr	r3, [pc, #40]	; (401b80 <init_camera+0xb4>)
  401b58:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D6, OV_DATA_BUS_FLAGS);
  401b5a:	490c      	ldr	r1, [pc, #48]	; (401b8c <init_camera+0xc0>)
  401b5c:	201e      	movs	r0, #30
  401b5e:	4b08      	ldr	r3, [pc, #32]	; (401b80 <init_camera+0xb4>)
  401b60:	4798      	blx	r3
	gpio_configure_pin(OV_DATA_BUS_D7, OV_DATA_BUS_FLAGS);
  401b62:	490a      	ldr	r1, [pc, #40]	; (401b8c <init_camera+0xc0>)
  401b64:	201f      	movs	r0, #31
  401b66:	4b06      	ldr	r3, [pc, #24]	; (401b80 <init_camera+0xb4>)
  401b68:	4798      	blx	r3


	/* Init PIO capture*/


}
  401b6a:	bf00      	nop
  401b6c:	bd80      	pop	{r7, pc}
  401b6e:	bf00      	nop
  401b70:	00400d9d 	.word	0x00400d9d
  401b74:	400e0e00 	.word	0x400e0e00
  401b78:	004019e9 	.word	0x004019e9
  401b7c:	00401925 	.word	0x00401925
  401b80:	004007b1 	.word	0x004007b1
  401b84:	400e0400 	.word	0x400e0400
  401b88:	00401969 	.word	0x00401969
  401b8c:	28000001 	.word	0x28000001

00401b90 <configure_camera>:

void configure_camera(void)
{
  401b90:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401b94:	af00      	add	r7, sp, #0
	/* ov7740 Initialization */
	while (ov_init(BOARD_TWI) == 1) {
  401b96:	bf00      	nop
  401b98:	482c      	ldr	r0, [pc, #176]	; (401c4c <configure_camera+0xbc>)
  401b9a:	4b2d      	ldr	r3, [pc, #180]	; (401c50 <configure_camera+0xc0>)
  401b9c:	4798      	blx	r3
  401b9e:	4603      	mov	r3, r0
  401ba0:	2b01      	cmp	r3, #1
  401ba2:	d0f9      	beq.n	401b98 <configure_camera+0x8>
	}

	/* ov7740 configuration */
	ov_configure(BOARD_TWI, JPEG_INIT);
  401ba4:	2100      	movs	r1, #0
  401ba6:	4829      	ldr	r0, [pc, #164]	; (401c4c <configure_camera+0xbc>)
  401ba8:	4b2a      	ldr	r3, [pc, #168]	; (401c54 <configure_camera+0xc4>)
  401baa:	4798      	blx	r3
	ov_configure(BOARD_TWI, YUV422);
  401bac:	2101      	movs	r1, #1
  401bae:	4827      	ldr	r0, [pc, #156]	; (401c4c <configure_camera+0xbc>)
  401bb0:	4b28      	ldr	r3, [pc, #160]	; (401c54 <configure_camera+0xc4>)
  401bb2:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG);
  401bb4:	2102      	movs	r1, #2
  401bb6:	4825      	ldr	r0, [pc, #148]	; (401c4c <configure_camera+0xbc>)
  401bb8:	4b26      	ldr	r3, [pc, #152]	; (401c54 <configure_camera+0xc4>)
  401bba:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG_640x480);
  401bbc:	2104      	movs	r1, #4
  401bbe:	4823      	ldr	r0, [pc, #140]	; (401c4c <configure_camera+0xbc>)
  401bc0:	4b24      	ldr	r3, [pc, #144]	; (401c54 <configure_camera+0xc4>)
  401bc2:	4798      	blx	r3

	/* Wait 3 seconds to let the image sensor to adapt to environment */
	delay_ms(3000);
  401bc4:	4b24      	ldr	r3, [pc, #144]	; (401c58 <configure_camera+0xc8>)
  401bc6:	4798      	blx	r3
  401bc8:	4603      	mov	r3, r0
  401bca:	4619      	mov	r1, r3
  401bcc:	f04f 0200 	mov.w	r2, #0
  401bd0:	460b      	mov	r3, r1
  401bd2:	4614      	mov	r4, r2
  401bd4:	18db      	adds	r3, r3, r3
  401bd6:	eb44 0404 	adc.w	r4, r4, r4
  401bda:	185b      	adds	r3, r3, r1
  401bdc:	eb44 0402 	adc.w	r4, r4, r2
  401be0:	ea4f 1b04 	mov.w	fp, r4, lsl #4
  401be4:	ea4b 7b13 	orr.w	fp, fp, r3, lsr #28
  401be8:	ea4f 1a03 	mov.w	sl, r3, lsl #4
  401bec:	4653      	mov	r3, sl
  401bee:	465c      	mov	r4, fp
  401bf0:	1a5b      	subs	r3, r3, r1
  401bf2:	eb64 0402 	sbc.w	r4, r4, r2
  401bf6:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  401bfa:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  401bfe:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  401c02:	4643      	mov	r3, r8
  401c04:	464c      	mov	r4, r9
  401c06:	1a5b      	subs	r3, r3, r1
  401c08:	eb64 0402 	sbc.w	r4, r4, r2
  401c0c:	00e6      	lsls	r6, r4, #3
  401c0e:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  401c12:	00dd      	lsls	r5, r3, #3
  401c14:	462b      	mov	r3, r5
  401c16:	4634      	mov	r4, r6
  401c18:	4619      	mov	r1, r3
  401c1a:	4622      	mov	r2, r4
  401c1c:	f243 63af 	movw	r3, #13999	; 0x36af
  401c20:	f04f 0400 	mov.w	r4, #0
  401c24:	18cd      	adds	r5, r1, r3
  401c26:	eb42 0604 	adc.w	r6, r2, r4
  401c2a:	4628      	mov	r0, r5
  401c2c:	4631      	mov	r1, r6
  401c2e:	4c0b      	ldr	r4, [pc, #44]	; (401c5c <configure_camera+0xcc>)
  401c30:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401c34:	f04f 0300 	mov.w	r3, #0
  401c38:	47a0      	blx	r4
  401c3a:	4603      	mov	r3, r0
  401c3c:	460c      	mov	r4, r1
  401c3e:	4618      	mov	r0, r3
  401c40:	4b07      	ldr	r3, [pc, #28]	; (401c60 <configure_camera+0xd0>)
  401c42:	4798      	blx	r3
}
  401c44:	bf00      	nop
  401c46:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401c4a:	bf00      	nop
  401c4c:	40018000 	.word	0x40018000
  401c50:	004020f1 	.word	0x004020f1
  401c54:	0040217d 	.word	0x0040217d
  401c58:	004018f1 	.word	0x004018f1
  401c5c:	00403531 	.word	0x00403531
  401c60:	20000001 	.word	0x20000001

00401c64 <start_capture>:


uint8_t start_capture(void)
{
  401c64:	b580      	push	{r7, lr}
  401c66:	b082      	sub	sp, #8
  401c68:	af00      	add	r7, sp, #0

	/* Enable vsync interrupt*/
	pio_enable_interrupt(OV2640_VSYNC_PIO, OV2640_VSYNC_MASK);
  401c6a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401c6e:	4818      	ldr	r0, [pc, #96]	; (401cd0 <start_capture+0x6c>)
  401c70:	4b18      	ldr	r3, [pc, #96]	; (401cd4 <start_capture+0x70>)
  401c72:	4798      	blx	r3

	/* Capture acquisition will start on rising edge of Vsync signal.
	 * So wait g_vsync_flag = 1 before start process
	 */
	while (!g_ul_vsync_flag) {
  401c74:	bf00      	nop
  401c76:	4b18      	ldr	r3, [pc, #96]	; (401cd8 <start_capture+0x74>)
  401c78:	681b      	ldr	r3, [r3, #0]
  401c7a:	2b00      	cmp	r3, #0
  401c7c:	d0fb      	beq.n	401c76 <start_capture+0x12>
	}

	/* Disable vsync interrupt*/
	pio_disable_interrupt(OV2640_VSYNC_PIO, OV2640_VSYNC_MASK);
  401c7e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401c82:	4813      	ldr	r0, [pc, #76]	; (401cd0 <start_capture+0x6c>)
  401c84:	4b15      	ldr	r3, [pc, #84]	; (401cdc <start_capture+0x78>)
  401c86:	4798      	blx	r3

	/* Enable pio capture*/
	pio_capture_enable(OV_DATA_BUS_PIO);
  401c88:	4811      	ldr	r0, [pc, #68]	; (401cd0 <start_capture+0x6c>)
  401c8a:	4b15      	ldr	r3, [pc, #84]	; (401ce0 <start_capture+0x7c>)
  401c8c:	4798      	blx	r3

	/* Capture data and send it to external SRAM memory thanks to PDC
	 * feature */
	pio_capture_to_buffer(OV_DATA_BUS_PIO, image_buffer,
  401c8e:	f243 02d4 	movw	r2, #12500	; 0x30d4
  401c92:	4914      	ldr	r1, [pc, #80]	; (401ce4 <start_capture+0x80>)
  401c94:	480e      	ldr	r0, [pc, #56]	; (401cd0 <start_capture+0x6c>)
  401c96:	4b14      	ldr	r3, [pc, #80]	; (401ce8 <start_capture+0x84>)
  401c98:	4798      	blx	r3
			IMAGE_MAX >> 2);


	/* Wait end of capture*/
	while (!((OV_DATA_BUS_PIO->PIO_PCISR & PIO_PCIMR_RXBUFF) ==
  401c9a:	bf00      	nop
  401c9c:	4b0c      	ldr	r3, [pc, #48]	; (401cd0 <start_capture+0x6c>)
  401c9e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
  401ca2:	f003 0308 	and.w	r3, r3, #8
  401ca6:	2b08      	cmp	r3, #8
  401ca8:	d1f8      	bne.n	401c9c <start_capture+0x38>
			PIO_PCIMR_RXBUFF)) {
	}

	/* Disable pio capture*/
	pio_capture_disable(OV_DATA_BUS_PIO);
  401caa:	4809      	ldr	r0, [pc, #36]	; (401cd0 <start_capture+0x6c>)
  401cac:	4b0f      	ldr	r3, [pc, #60]	; (401cec <start_capture+0x88>)
  401cae:	4798      	blx	r3
	
				
				
	vsync_flag = false;
  401cb0:	4b0f      	ldr	r3, [pc, #60]	; (401cf0 <start_capture+0x8c>)
  401cb2:	2200      	movs	r2, #0
  401cb4:	601a      	str	r2, [r3, #0]

	/* Reset vsync flag*/
	g_ul_vsync_flag = false;
  401cb6:	4b08      	ldr	r3, [pc, #32]	; (401cd8 <start_capture+0x74>)
  401cb8:	2200      	movs	r2, #0
  401cba:	601a      	str	r2, [r3, #0]
	
	uint8_t val = find_image_len();
  401cbc:	4b0d      	ldr	r3, [pc, #52]	; (401cf4 <start_capture+0x90>)
  401cbe:	4798      	blx	r3
  401cc0:	4603      	mov	r3, r0
  401cc2:	71fb      	strb	r3, [r7, #7]
	return val;
  401cc4:	79fb      	ldrb	r3, [r7, #7]
}
  401cc6:	4618      	mov	r0, r3
  401cc8:	3708      	adds	r7, #8
  401cca:	46bd      	mov	sp, r7
  401ccc:	bd80      	pop	{r7, pc}
  401cce:	bf00      	nop
  401cd0:	400e0e00 	.word	0x400e0e00
  401cd4:	0040074f 	.word	0x0040074f
  401cd8:	20000a54 	.word	0x20000a54
  401cdc:	00400769 	.word	0x00400769
  401ce0:	00400985 	.word	0x00400985
  401ce4:	20000ac4 	.word	0x20000ac4
  401ce8:	00401a65 	.word	0x00401a65
  401cec:	004009b1 	.word	0x004009b1
  401cf0:	20000abc 	.word	0x20000abc
  401cf4:	00401cf9 	.word	0x00401cf9

00401cf8 <find_image_len>:


uint8_t find_image_len(void){
  401cf8:	b480      	push	{r7}
  401cfa:	b083      	sub	sp, #12
  401cfc:	af00      	add	r7, sp, #0
		uint8_t start_exists = 0;
  401cfe:	2300      	movs	r3, #0
  401d00:	71fb      	strb	r3, [r7, #7]
		uint32_t arrSize = 0;
  401d02:	2300      	movs	r3, #0
  401d04:	603b      	str	r3, [r7, #0]
		start_of_image = 0;
  401d06:	4b21      	ldr	r3, [pc, #132]	; (401d8c <find_image_len+0x94>)
  401d08:	2200      	movs	r2, #0
  401d0a:	601a      	str	r2, [r3, #0]
		end_of_image = 0;
  401d0c:	4b20      	ldr	r3, [pc, #128]	; (401d90 <find_image_len+0x98>)
  401d0e:	2200      	movs	r2, #0
  401d10:	601a      	str	r2, [r3, #0]
		while( arrSize+1 < IMAGE_MAX){
  401d12:	e028      	b.n	401d66 <find_image_len+0x6e>
			if(image_buffer[arrSize] == 0xff && image_buffer[arrSize+1] == 0xd8){
  401d14:	4a1f      	ldr	r2, [pc, #124]	; (401d94 <find_image_len+0x9c>)
  401d16:	683b      	ldr	r3, [r7, #0]
  401d18:	4413      	add	r3, r2
  401d1a:	781b      	ldrb	r3, [r3, #0]
  401d1c:	2bff      	cmp	r3, #255	; 0xff
  401d1e:	d10a      	bne.n	401d36 <find_image_len+0x3e>
  401d20:	683b      	ldr	r3, [r7, #0]
  401d22:	3301      	adds	r3, #1
  401d24:	4a1b      	ldr	r2, [pc, #108]	; (401d94 <find_image_len+0x9c>)
  401d26:	5cd3      	ldrb	r3, [r2, r3]
  401d28:	2bd8      	cmp	r3, #216	; 0xd8
  401d2a:	d104      	bne.n	401d36 <find_image_len+0x3e>
				start_of_image = arrSize;
  401d2c:	4a17      	ldr	r2, [pc, #92]	; (401d8c <find_image_len+0x94>)
  401d2e:	683b      	ldr	r3, [r7, #0]
  401d30:	6013      	str	r3, [r2, #0]
				start_exists = 1;
  401d32:	2301      	movs	r3, #1
  401d34:	71fb      	strb	r3, [r7, #7]
			}
			if(image_buffer[arrSize] == 0xff && image_buffer[arrSize+1] == 0xd9 && start_exists == 1){
  401d36:	4a17      	ldr	r2, [pc, #92]	; (401d94 <find_image_len+0x9c>)
  401d38:	683b      	ldr	r3, [r7, #0]
  401d3a:	4413      	add	r3, r2
  401d3c:	781b      	ldrb	r3, [r3, #0]
  401d3e:	2bff      	cmp	r3, #255	; 0xff
  401d40:	d10e      	bne.n	401d60 <find_image_len+0x68>
  401d42:	683b      	ldr	r3, [r7, #0]
  401d44:	3301      	adds	r3, #1
  401d46:	4a13      	ldr	r2, [pc, #76]	; (401d94 <find_image_len+0x9c>)
  401d48:	5cd3      	ldrb	r3, [r2, r3]
  401d4a:	2bd9      	cmp	r3, #217	; 0xd9
  401d4c:	d108      	bne.n	401d60 <find_image_len+0x68>
  401d4e:	79fb      	ldrb	r3, [r7, #7]
  401d50:	2b01      	cmp	r3, #1
  401d52:	d105      	bne.n	401d60 <find_image_len+0x68>
				end_of_image = arrSize+2;
  401d54:	683b      	ldr	r3, [r7, #0]
  401d56:	3302      	adds	r3, #2
  401d58:	4a0d      	ldr	r2, [pc, #52]	; (401d90 <find_image_len+0x98>)
  401d5a:	6013      	str	r3, [r2, #0]
				return 1;
  401d5c:	2301      	movs	r3, #1
  401d5e:	e00f      	b.n	401d80 <find_image_len+0x88>
			}
			arrSize = arrSize + 1;
  401d60:	683b      	ldr	r3, [r7, #0]
  401d62:	3301      	adds	r3, #1
  401d64:	603b      	str	r3, [r7, #0]
		while( arrSize+1 < IMAGE_MAX){
  401d66:	683b      	ldr	r3, [r7, #0]
  401d68:	3301      	adds	r3, #1
  401d6a:	f24c 324f 	movw	r2, #49999	; 0xc34f
  401d6e:	4293      	cmp	r3, r2
  401d70:	d9d0      	bls.n	401d14 <find_image_len+0x1c>
		}
		start_of_image = 0;
  401d72:	4b06      	ldr	r3, [pc, #24]	; (401d8c <find_image_len+0x94>)
  401d74:	2200      	movs	r2, #0
  401d76:	601a      	str	r2, [r3, #0]
		end_of_image = 0;
  401d78:	4b05      	ldr	r3, [pc, #20]	; (401d90 <find_image_len+0x98>)
  401d7a:	2200      	movs	r2, #0
  401d7c:	601a      	str	r2, [r3, #0]
		
		return 0;
  401d7e:	2300      	movs	r3, #0
}
  401d80:	4618      	mov	r0, r3
  401d82:	370c      	adds	r7, #12
  401d84:	46bd      	mov	sp, r7
  401d86:	bc80      	pop	{r7}
  401d88:	4770      	bx	lr
  401d8a:	bf00      	nop
  401d8c:	20000ab8 	.word	0x20000ab8
  401d90:	20000ac0 	.word	0x20000ac0
  401d94:	20000ac4 	.word	0x20000ac4

00401d98 <osc_get_rate>:
{
  401d98:	b480      	push	{r7}
  401d9a:	b083      	sub	sp, #12
  401d9c:	af00      	add	r7, sp, #0
  401d9e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401da0:	687b      	ldr	r3, [r7, #4]
  401da2:	2b07      	cmp	r3, #7
  401da4:	d825      	bhi.n	401df2 <osc_get_rate+0x5a>
  401da6:	a201      	add	r2, pc, #4	; (adr r2, 401dac <osc_get_rate+0x14>)
  401da8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401dac:	00401dcd 	.word	0x00401dcd
  401db0:	00401dd3 	.word	0x00401dd3
  401db4:	00401dd9 	.word	0x00401dd9
  401db8:	00401ddf 	.word	0x00401ddf
  401dbc:	00401de3 	.word	0x00401de3
  401dc0:	00401de7 	.word	0x00401de7
  401dc4:	00401deb 	.word	0x00401deb
  401dc8:	00401def 	.word	0x00401def
		return OSC_SLCK_32K_RC_HZ;
  401dcc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401dd0:	e010      	b.n	401df4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401dd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401dd6:	e00d      	b.n	401df4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401dd8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401ddc:	e00a      	b.n	401df4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401dde:	4b08      	ldr	r3, [pc, #32]	; (401e00 <osc_get_rate+0x68>)
  401de0:	e008      	b.n	401df4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401de2:	4b08      	ldr	r3, [pc, #32]	; (401e04 <osc_get_rate+0x6c>)
  401de4:	e006      	b.n	401df4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401de6:	4b08      	ldr	r3, [pc, #32]	; (401e08 <osc_get_rate+0x70>)
  401de8:	e004      	b.n	401df4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401dea:	4b07      	ldr	r3, [pc, #28]	; (401e08 <osc_get_rate+0x70>)
  401dec:	e002      	b.n	401df4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401dee:	4b06      	ldr	r3, [pc, #24]	; (401e08 <osc_get_rate+0x70>)
  401df0:	e000      	b.n	401df4 <osc_get_rate+0x5c>
	return 0;
  401df2:	2300      	movs	r3, #0
}
  401df4:	4618      	mov	r0, r3
  401df6:	370c      	adds	r7, #12
  401df8:	46bd      	mov	sp, r7
  401dfa:	bc80      	pop	{r7}
  401dfc:	4770      	bx	lr
  401dfe:	bf00      	nop
  401e00:	003d0900 	.word	0x003d0900
  401e04:	007a1200 	.word	0x007a1200
  401e08:	00b71b00 	.word	0x00b71b00

00401e0c <sysclk_get_main_hz>:
{
  401e0c:	b580      	push	{r7, lr}
  401e0e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401e10:	2006      	movs	r0, #6
  401e12:	4b04      	ldr	r3, [pc, #16]	; (401e24 <sysclk_get_main_hz+0x18>)
  401e14:	4798      	blx	r3
  401e16:	4602      	mov	r2, r0
  401e18:	4613      	mov	r3, r2
  401e1a:	009b      	lsls	r3, r3, #2
  401e1c:	4413      	add	r3, r2
  401e1e:	009b      	lsls	r3, r3, #2
}
  401e20:	4618      	mov	r0, r3
  401e22:	bd80      	pop	{r7, pc}
  401e24:	00401d99 	.word	0x00401d99

00401e28 <sysclk_get_cpu_hz>:
{
  401e28:	b580      	push	{r7, lr}
  401e2a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401e2c:	4b02      	ldr	r3, [pc, #8]	; (401e38 <sysclk_get_cpu_hz+0x10>)
  401e2e:	4798      	blx	r3
  401e30:	4603      	mov	r3, r0
  401e32:	085b      	lsrs	r3, r3, #1
}
  401e34:	4618      	mov	r0, r3
  401e36:	bd80      	pop	{r7, pc}
  401e38:	00401e0d 	.word	0x00401e0d

00401e3c <ov_id>:
 *
 * \param p_twi TWI interface.
 * \return PID and VER.
 */
static uint32_t ov_id(Twi* const p_twi)
{
  401e3c:	b580      	push	{r7, lr}
  401e3e:	b08e      	sub	sp, #56	; 0x38
  401e40:	af00      	add	r7, sp, #0
  401e42:	6078      	str	r0, [r7, #4]
	twi_packet_t packet_pid;
	twi_packet_t packet_ver;
	uint32_t ul_id = 0;
  401e44:	2300      	movs	r3, #0
  401e46:	60fb      	str	r3, [r7, #12]
	uint32_t ul_ver = 0;
  401e48:	2300      	movs	r3, #0
  401e4a:	60bb      	str	r3, [r7, #8]

	/* OV_PID */
	packet_pid.chip = OV_I2C_SENSOR_ADDRESS;
  401e4c:	2330      	movs	r3, #48	; 0x30
  401e4e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
	packet_pid.addr[0] = OV2640_PIDH;
  401e52:	230a      	movs	r3, #10
  401e54:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	packet_pid.addr_length = 1;
  401e58:	2301      	movs	r3, #1
  401e5a:	62bb      	str	r3, [r7, #40]	; 0x28
	packet_pid.buffer = &ul_id;
  401e5c:	f107 030c 	add.w	r3, r7, #12
  401e60:	62fb      	str	r3, [r7, #44]	; 0x2c
	packet_pid.length = 1;
  401e62:	2301      	movs	r3, #1
  401e64:	633b      	str	r3, [r7, #48]	; 0x30

	ov_read_reg(p_twi, &packet_pid);
  401e66:	f107 0324 	add.w	r3, r7, #36	; 0x24
  401e6a:	4619      	mov	r1, r3
  401e6c:	6878      	ldr	r0, [r7, #4]
  401e6e:	4b0e      	ldr	r3, [pc, #56]	; (401ea8 <ov_id+0x6c>)
  401e70:	4798      	blx	r3

	/* OV_VER */
	packet_ver.chip = OV_I2C_SENSOR_ADDRESS;
  401e72:	2330      	movs	r3, #48	; 0x30
  401e74:	f887 3020 	strb.w	r3, [r7, #32]
	packet_ver.addr[0] = OV2640_PIDL;
  401e78:	230b      	movs	r3, #11
  401e7a:	743b      	strb	r3, [r7, #16]
	packet_ver.addr_length = 1;
  401e7c:	2301      	movs	r3, #1
  401e7e:	617b      	str	r3, [r7, #20]
	packet_ver.buffer = &ul_ver;
  401e80:	f107 0308 	add.w	r3, r7, #8
  401e84:	61bb      	str	r3, [r7, #24]
	packet_ver.length = 1;
  401e86:	2301      	movs	r3, #1
  401e88:	61fb      	str	r3, [r7, #28]

	ov_read_reg(p_twi, &packet_ver);
  401e8a:	f107 0310 	add.w	r3, r7, #16
  401e8e:	4619      	mov	r1, r3
  401e90:	6878      	ldr	r0, [r7, #4]
  401e92:	4b05      	ldr	r3, [pc, #20]	; (401ea8 <ov_id+0x6c>)
  401e94:	4798      	blx	r3
	return ((uint32_t)(ul_id << 8) | ul_ver);
  401e96:	68fb      	ldr	r3, [r7, #12]
  401e98:	021a      	lsls	r2, r3, #8
  401e9a:	68bb      	ldr	r3, [r7, #8]
  401e9c:	4313      	orrs	r3, r2
}
  401e9e:	4618      	mov	r0, r3
  401ea0:	3738      	adds	r7, #56	; 0x38
  401ea2:	46bd      	mov	sp, r7
  401ea4:	bd80      	pop	{r7, pc}
  401ea6:	bf00      	nop
  401ea8:	00401fd5 	.word	0x00401fd5

00401eac <ov_manufacturer>:
 *
 * \param p_twi TWI interface.
 * \return 0 if the sensor is present, 1 otherwise.
 */
static uint32_t ov_manufacturer(Twi* const p_twi)
{
  401eac:	b580      	push	{r7, lr}
  401eae:	b08a      	sub	sp, #40	; 0x28
  401eb0:	af00      	add	r7, sp, #0
  401eb2:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_midh = 0;
  401eb4:	2300      	movs	r3, #0
  401eb6:	613b      	str	r3, [r7, #16]
	uint32_t ul_midl = 0;
  401eb8:	2300      	movs	r3, #0
  401eba:	60fb      	str	r3, [r7, #12]

	/* OV_MIDH */
	twi_packet.addr[0] = OV2640_MIDH;
  401ebc:	231c      	movs	r3, #28
  401ebe:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401ec0:	2301      	movs	r3, #1
  401ec2:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401ec4:	2330      	movs	r3, #48	; 0x30
  401ec6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midh;
  401eca:	f107 0310 	add.w	r3, r7, #16
  401ece:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401ed0:	2301      	movs	r3, #1
  401ed2:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401ed4:	f107 0314 	add.w	r3, r7, #20
  401ed8:	4619      	mov	r1, r3
  401eda:	6878      	ldr	r0, [r7, #4]
  401edc:	4b10      	ldr	r3, [pc, #64]	; (401f20 <ov_manufacturer+0x74>)
  401ede:	4798      	blx	r3

	/* OV_MIDL */
	twi_packet.addr[0] = OV2640_MIDL;
  401ee0:	231d      	movs	r3, #29
  401ee2:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401ee4:	2301      	movs	r3, #1
  401ee6:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401ee8:	2330      	movs	r3, #48	; 0x30
  401eea:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.buffer = &ul_midl;
  401eee:	f107 030c 	add.w	r3, r7, #12
  401ef2:	61fb      	str	r3, [r7, #28]
	twi_packet.length = 1;
  401ef4:	2301      	movs	r3, #1
  401ef6:	623b      	str	r3, [r7, #32]

	ov_read_reg(p_twi, &twi_packet);
  401ef8:	f107 0314 	add.w	r3, r7, #20
  401efc:	4619      	mov	r1, r3
  401efe:	6878      	ldr	r0, [r7, #4]
  401f00:	4b07      	ldr	r3, [pc, #28]	; (401f20 <ov_manufacturer+0x74>)
  401f02:	4798      	blx	r3

	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  401f04:	693b      	ldr	r3, [r7, #16]
  401f06:	2b7f      	cmp	r3, #127	; 0x7f
  401f08:	d104      	bne.n	401f14 <ov_manufacturer+0x68>
  401f0a:	68fb      	ldr	r3, [r7, #12]
  401f0c:	2ba2      	cmp	r3, #162	; 0xa2
  401f0e:	d101      	bne.n	401f14 <ov_manufacturer+0x68>
		return 0;
  401f10:	2300      	movs	r3, #0
  401f12:	e000      	b.n	401f16 <ov_manufacturer+0x6a>
	}

	return 1;
  401f14:	2301      	movs	r3, #1
}
  401f16:	4618      	mov	r0, r3
  401f18:	3728      	adds	r7, #40	; 0x28
  401f1a:	46bd      	mov	sp, r7
  401f1c:	bd80      	pop	{r7, pc}
  401f1e:	bf00      	nop
  401f20:	00401fd5 	.word	0x00401fd5

00401f24 <ov_test_write>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
static uint32_t ov_test_write(Twi* const p_twi)
{
  401f24:	b580      	push	{r7, lr}
  401f26:	b08a      	sub	sp, #40	; 0x28
  401f28:	af00      	add	r7, sp, #0
  401f2a:	6078      	str	r0, [r7, #4]
	twi_packet_t twi_packet;
	uint32_t ul_value = 0;
  401f2c:	2300      	movs	r3, #0
  401f2e:	613b      	str	r3, [r7, #16]
	uint32_t ul_oldvalue = 0;
  401f30:	2300      	movs	r3, #0
  401f32:	60fb      	str	r3, [r7, #12]
	uint32_t ul_entervalue = 0;
  401f34:	2300      	movs	r3, #0
  401f36:	60bb      	str	r3, [r7, #8]

	/* OV_BLUE_GAIN */
	twi_packet.addr[0] = 0x01;
  401f38:	2301      	movs	r3, #1
  401f3a:	753b      	strb	r3, [r7, #20]
	twi_packet.addr_length = 1;
  401f3c:	2301      	movs	r3, #1
  401f3e:	61bb      	str	r3, [r7, #24]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  401f40:	2330      	movs	r3, #48	; 0x30
  401f42:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	twi_packet.length = 1;
  401f46:	2301      	movs	r3, #1
  401f48:	623b      	str	r3, [r7, #32]

	twi_packet.buffer = &ul_oldvalue;
  401f4a:	f107 030c 	add.w	r3, r7, #12
  401f4e:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401f50:	f107 0314 	add.w	r3, r7, #20
  401f54:	4619      	mov	r1, r3
  401f56:	6878      	ldr	r0, [r7, #4]
  401f58:	4b1c      	ldr	r3, [pc, #112]	; (401fcc <ov_test_write+0xa8>)
  401f5a:	4798      	blx	r3

	ul_entervalue = 0xAD;
  401f5c:	23ad      	movs	r3, #173	; 0xad
  401f5e:	60bb      	str	r3, [r7, #8]
	twi_packet.buffer = &ul_entervalue;
  401f60:	f107 0308 	add.w	r3, r7, #8
  401f64:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401f66:	f107 0314 	add.w	r3, r7, #20
  401f6a:	4619      	mov	r1, r3
  401f6c:	6878      	ldr	r0, [r7, #4]
  401f6e:	4b18      	ldr	r3, [pc, #96]	; (401fd0 <ov_test_write+0xac>)
  401f70:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401f72:	f107 0310 	add.w	r3, r7, #16
  401f76:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401f78:	f107 0314 	add.w	r3, r7, #20
  401f7c:	4619      	mov	r1, r3
  401f7e:	6878      	ldr	r0, [r7, #4]
  401f80:	4b12      	ldr	r3, [pc, #72]	; (401fcc <ov_test_write+0xa8>)
  401f82:	4798      	blx	r3

	if (ul_value != ul_entervalue) {
  401f84:	693a      	ldr	r2, [r7, #16]
  401f86:	68bb      	ldr	r3, [r7, #8]
  401f88:	429a      	cmp	r2, r3
  401f8a:	d001      	beq.n	401f90 <ov_test_write+0x6c>
		return 1;
  401f8c:	2301      	movs	r3, #1
  401f8e:	e018      	b.n	401fc2 <ov_test_write+0x9e>
	}

	/* return old value */
	twi_packet.buffer = &ul_oldvalue;
  401f90:	f107 030c 	add.w	r3, r7, #12
  401f94:	61fb      	str	r3, [r7, #28]
	ov_write_reg(p_twi, &twi_packet);
  401f96:	f107 0314 	add.w	r3, r7, #20
  401f9a:	4619      	mov	r1, r3
  401f9c:	6878      	ldr	r0, [r7, #4]
  401f9e:	4b0c      	ldr	r3, [pc, #48]	; (401fd0 <ov_test_write+0xac>)
  401fa0:	4798      	blx	r3

	twi_packet.buffer = &ul_value;
  401fa2:	f107 0310 	add.w	r3, r7, #16
  401fa6:	61fb      	str	r3, [r7, #28]
	ov_read_reg(p_twi, &twi_packet);
  401fa8:	f107 0314 	add.w	r3, r7, #20
  401fac:	4619      	mov	r1, r3
  401fae:	6878      	ldr	r0, [r7, #4]
  401fb0:	4b06      	ldr	r3, [pc, #24]	; (401fcc <ov_test_write+0xa8>)
  401fb2:	4798      	blx	r3

	if (ul_value != ul_oldvalue) {
  401fb4:	693a      	ldr	r2, [r7, #16]
  401fb6:	68fb      	ldr	r3, [r7, #12]
  401fb8:	429a      	cmp	r2, r3
  401fba:	d001      	beq.n	401fc0 <ov_test_write+0x9c>
		return 1;
  401fbc:	2301      	movs	r3, #1
  401fbe:	e000      	b.n	401fc2 <ov_test_write+0x9e>
	}

	return 0;
  401fc0:	2300      	movs	r3, #0
}
  401fc2:	4618      	mov	r0, r3
  401fc4:	3728      	adds	r7, #40	; 0x28
  401fc6:	46bd      	mov	sp, r7
  401fc8:	bd80      	pop	{r7, pc}
  401fca:	bf00      	nop
  401fcc:	00401fd5 	.word	0x00401fd5
  401fd0:	00401ff9 	.word	0x00401ff9

00401fd4 <ov_read_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_read_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401fd4:	b580      	push	{r7, lr}
  401fd6:	b084      	sub	sp, #16
  401fd8:	af00      	add	r7, sp, #0
  401fda:	6078      	str	r0, [r7, #4]
  401fdc:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_read(p_twi, p_packet);
  401fde:	6839      	ldr	r1, [r7, #0]
  401fe0:	6878      	ldr	r0, [r7, #4]
  401fe2:	4b04      	ldr	r3, [pc, #16]	; (401ff4 <ov_read_reg+0x20>)
  401fe4:	4798      	blx	r3
  401fe6:	60f8      	str	r0, [r7, #12]

	return ul_status;
  401fe8:	68fb      	ldr	r3, [r7, #12]
}
  401fea:	4618      	mov	r0, r3
  401fec:	3710      	adds	r7, #16
  401fee:	46bd      	mov	sp, r7
  401ff0:	bd80      	pop	{r7, pc}
  401ff2:	bf00      	nop
  401ff4:	004011dd 	.word	0x004011dd

00401ff8 <ov_write_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401ff8:	b580      	push	{r7, lr}
  401ffa:	b084      	sub	sp, #16
  401ffc:	af00      	add	r7, sp, #0
  401ffe:	6078      	str	r0, [r7, #4]
  402000:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_write(p_twi, p_packet);
  402002:	6839      	ldr	r1, [r7, #0]
  402004:	6878      	ldr	r0, [r7, #4]
  402006:	4b04      	ldr	r3, [pc, #16]	; (402018 <ov_write_reg+0x20>)
  402008:	4798      	blx	r3
  40200a:	60f8      	str	r0, [r7, #12]

	return ul_status;
  40200c:	68fb      	ldr	r3, [r7, #12]
}
  40200e:	4618      	mov	r0, r3
  402010:	3710      	adds	r7, #16
  402012:	46bd      	mov	sp, r7
  402014:	bd80      	pop	{r7, pc}
  402016:	bf00      	nop
  402018:	004012e9 	.word	0x004012e9

0040201c <ov_write_regs>:
 * \param p_twi TWI interface.
 * \param p_reg_list Register list to be written.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_regs(Twi* const p_twi, const ov_reg *p_reg_list)
{
  40201c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  402020:	b08a      	sub	sp, #40	; 0x28
  402022:	af00      	add	r7, sp, #0
  402024:	6078      	str	r0, [r7, #4]
  402026:	6039      	str	r1, [r7, #0]
	uint32_t ul_err;
	uint32_t ul_size = 0;
  402028:	2300      	movs	r3, #0
  40202a:	627b      	str	r3, [r7, #36]	; 0x24
	twi_packet_t twi_packet_regs;
	ov_reg *p_next = (ov_reg *)p_reg_list;
  40202c:	683b      	ldr	r3, [r7, #0]
  40202e:	623b      	str	r3, [r7, #32]

	while (!((p_next->reg == OV_REG_TERM) &&
  402030:	e048      	b.n	4020c4 <ov_write_regs+0xa8>
			(p_next->val == OV_VAL_TERM))) {
		if (p_next->reg == 0xFE) {
  402032:	6a3b      	ldr	r3, [r7, #32]
  402034:	781b      	ldrb	r3, [r3, #0]
  402036:	2bfe      	cmp	r3, #254	; 0xfe
  402038:	d126      	bne.n	402088 <ov_write_regs+0x6c>
			delay_ms(5);
  40203a:	4b29      	ldr	r3, [pc, #164]	; (4020e0 <ov_write_regs+0xc4>)
  40203c:	4798      	blx	r3
  40203e:	4603      	mov	r3, r0
  402040:	4619      	mov	r1, r3
  402042:	f04f 0200 	mov.w	r2, #0
  402046:	460b      	mov	r3, r1
  402048:	4614      	mov	r4, r2
  40204a:	00a6      	lsls	r6, r4, #2
  40204c:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  402050:	009d      	lsls	r5, r3, #2
  402052:	462b      	mov	r3, r5
  402054:	4634      	mov	r4, r6
  402056:	185b      	adds	r3, r3, r1
  402058:	eb44 0402 	adc.w	r4, r4, r2
  40205c:	f243 61af 	movw	r1, #13999	; 0x36af
  402060:	f04f 0200 	mov.w	r2, #0
  402064:	eb13 0b01 	adds.w	fp, r3, r1
  402068:	eb44 0c02 	adc.w	ip, r4, r2
  40206c:	4658      	mov	r0, fp
  40206e:	4661      	mov	r1, ip
  402070:	4c1c      	ldr	r4, [pc, #112]	; (4020e4 <ov_write_regs+0xc8>)
  402072:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402076:	f04f 0300 	mov.w	r3, #0
  40207a:	47a0      	blx	r4
  40207c:	4603      	mov	r3, r0
  40207e:	460c      	mov	r4, r1
  402080:	4618      	mov	r0, r3
  402082:	4b19      	ldr	r3, [pc, #100]	; (4020e8 <ov_write_regs+0xcc>)
  402084:	4798      	blx	r3
  402086:	e01a      	b.n	4020be <ov_write_regs+0xa2>
		} else {
			twi_packet_regs.addr[0] = p_next->reg;
  402088:	6a3b      	ldr	r3, [r7, #32]
  40208a:	781b      	ldrb	r3, [r3, #0]
  40208c:	723b      	strb	r3, [r7, #8]
			twi_packet_regs.addr_length = 1;
  40208e:	2301      	movs	r3, #1
  402090:	60fb      	str	r3, [r7, #12]
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
  402092:	2330      	movs	r3, #48	; 0x30
  402094:	763b      	strb	r3, [r7, #24]
			twi_packet_regs.length = 1;
  402096:	2301      	movs	r3, #1
  402098:	617b      	str	r3, [r7, #20]
			twi_packet_regs.buffer = &(p_next->val);
  40209a:	6a3b      	ldr	r3, [r7, #32]
  40209c:	3301      	adds	r3, #1
  40209e:	613b      	str	r3, [r7, #16]

			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  4020a0:	f107 0308 	add.w	r3, r7, #8
  4020a4:	4619      	mov	r1, r3
  4020a6:	6878      	ldr	r0, [r7, #4]
  4020a8:	4b10      	ldr	r3, [pc, #64]	; (4020ec <ov_write_regs+0xd0>)
  4020aa:	4798      	blx	r3
  4020ac:	61f8      	str	r0, [r7, #28]
			ul_size++;
  4020ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4020b0:	3301      	adds	r3, #1
  4020b2:	627b      	str	r3, [r7, #36]	; 0x24

			if (ul_err == TWI_BUSY) {
  4020b4:	69fb      	ldr	r3, [r7, #28]
  4020b6:	2b08      	cmp	r3, #8
  4020b8:	d101      	bne.n	4020be <ov_write_regs+0xa2>
				return ul_err;
  4020ba:	69fb      	ldr	r3, [r7, #28]
  4020bc:	e00b      	b.n	4020d6 <ov_write_regs+0xba>
			}
		}

		p_next++;
  4020be:	6a3b      	ldr	r3, [r7, #32]
  4020c0:	3302      	adds	r3, #2
  4020c2:	623b      	str	r3, [r7, #32]
	while (!((p_next->reg == OV_REG_TERM) &&
  4020c4:	6a3b      	ldr	r3, [r7, #32]
  4020c6:	781b      	ldrb	r3, [r3, #0]
  4020c8:	2bff      	cmp	r3, #255	; 0xff
  4020ca:	d1b2      	bne.n	402032 <ov_write_regs+0x16>
			(p_next->val == OV_VAL_TERM))) {
  4020cc:	6a3b      	ldr	r3, [r7, #32]
  4020ce:	785b      	ldrb	r3, [r3, #1]
	while (!((p_next->reg == OV_REG_TERM) &&
  4020d0:	2bff      	cmp	r3, #255	; 0xff
  4020d2:	d1ae      	bne.n	402032 <ov_write_regs+0x16>
	}
	return 0;
  4020d4:	2300      	movs	r3, #0
}
  4020d6:	4618      	mov	r0, r3
  4020d8:	3728      	adds	r7, #40	; 0x28
  4020da:	46bd      	mov	sp, r7
  4020dc:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  4020e0:	00401e29 	.word	0x00401e29
  4020e4:	00403531 	.word	0x00403531
  4020e8:	20000001 	.word	0x20000001
  4020ec:	00401ff9 	.word	0x00401ff9

004020f0 <ov_init>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_init(Twi* const p_twi)
{
  4020f0:	b580      	push	{r7, lr}
  4020f2:	b08a      	sub	sp, #40	; 0x28
  4020f4:	af00      	add	r7, sp, #0
  4020f6:	6078      	str	r0, [r7, #4]
	const uint8_t cont_reg_val = 1;
  4020f8:	2301      	movs	r3, #1
  4020fa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	twi_packet_t init_packet = {
  4020fe:	f107 030c 	add.w	r3, r7, #12
  402102:	2200      	movs	r2, #0
  402104:	601a      	str	r2, [r3, #0]
  402106:	605a      	str	r2, [r3, #4]
  402108:	609a      	str	r2, [r3, #8]
  40210a:	60da      	str	r2, [r3, #12]
  40210c:	611a      	str	r2, [r3, #16]
  40210e:	23ff      	movs	r3, #255	; 0xff
  402110:	733b      	strb	r3, [r7, #12]
  402112:	2301      	movs	r3, #1
  402114:	613b      	str	r3, [r7, #16]
  402116:	f107 0323 	add.w	r3, r7, #35	; 0x23
  40211a:	617b      	str	r3, [r7, #20]
  40211c:	2301      	movs	r3, #1
  40211e:	61bb      	str	r3, [r7, #24]
  402120:	2330      	movs	r3, #48	; 0x30
  402122:	773b      	strb	r3, [r7, #28]
		.addr_length  = 1, //sizeof (uint16_t),    // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,      // TWI slave bus address
		.buffer       = &cont_reg_val,        // transfer data destination buffer
		.length       = 1                    // transfer data size (bytes)
	};
	ov_write_reg(p_twi, &init_packet);
  402124:	f107 030c 	add.w	r3, r7, #12
  402128:	4619      	mov	r1, r3
  40212a:	6878      	ldr	r0, [r7, #4]
  40212c:	4b0f      	ldr	r3, [pc, #60]	; (40216c <ov_init+0x7c>)
  40212e:	4798      	blx	r3
	
	
	uint32_t ul_id = 0;
  402130:	2300      	movs	r3, #0
  402132:	627b      	str	r3, [r7, #36]	; 0x24

	ul_id = ov_id( p_twi );
  402134:	6878      	ldr	r0, [r7, #4]
  402136:	4b0e      	ldr	r3, [pc, #56]	; (402170 <ov_init+0x80>)
  402138:	4798      	blx	r3
  40213a:	6278      	str	r0, [r7, #36]	; 0x24

	if (((ul_id >> 8)&0xff)  == OV2640_PIDH_DEFAULT) {
  40213c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40213e:	0a1b      	lsrs	r3, r3, #8
  402140:	b2db      	uxtb	r3, r3
  402142:	2b26      	cmp	r3, #38	; 0x26
  402144:	d10d      	bne.n	402162 <ov_init+0x72>
		if (ov_manufacturer( p_twi ) == 0) {
  402146:	6878      	ldr	r0, [r7, #4]
  402148:	4b0a      	ldr	r3, [pc, #40]	; (402174 <ov_init+0x84>)
  40214a:	4798      	blx	r3
  40214c:	4603      	mov	r3, r0
  40214e:	2b00      	cmp	r3, #0
  402150:	d107      	bne.n	402162 <ov_init+0x72>
			if (ov_test_write( p_twi ) == 0) {
  402152:	6878      	ldr	r0, [r7, #4]
  402154:	4b08      	ldr	r3, [pc, #32]	; (402178 <ov_init+0x88>)
  402156:	4798      	blx	r3
  402158:	4603      	mov	r3, r0
  40215a:	2b00      	cmp	r3, #0
  40215c:	d101      	bne.n	402162 <ov_init+0x72>
				return 0;
  40215e:	2300      	movs	r3, #0
  402160:	e000      	b.n	402164 <ov_init+0x74>
			}
		}
	}
	
	return 1;
  402162:	2301      	movs	r3, #1
}
  402164:	4618      	mov	r0, r3
  402166:	3728      	adds	r7, #40	; 0x28
  402168:	46bd      	mov	sp, r7
  40216a:	bd80      	pop	{r7, pc}
  40216c:	00401ff9 	.word	0x00401ff9
  402170:	00401e3d 	.word	0x00401e3d
  402174:	00401ead 	.word	0x00401ead
  402178:	00401f25 	.word	0x00401f25

0040217c <ov_configure>:
 * \param p_twi TWI interface.
 * \param format Specific format to configure.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_configure(Twi* const p_twi, const e_OV2640_format format)
{
  40217c:	b580      	push	{r7, lr}
  40217e:	b084      	sub	sp, #16
  402180:	af00      	add	r7, sp, #0
  402182:	6078      	str	r0, [r7, #4]
  402184:	460b      	mov	r3, r1
  402186:	70fb      	strb	r3, [r7, #3]
	const ov_reg *p_regs_conf = NULL;
  402188:	2300      	movs	r3, #0
  40218a:	60fb      	str	r3, [r7, #12]

	/* Common register initialization */
	switch (format) {
  40218c:	78fb      	ldrb	r3, [r7, #3]
  40218e:	2b11      	cmp	r3, #17
  402190:	d85c      	bhi.n	40224c <ov_configure+0xd0>
  402192:	a201      	add	r2, pc, #4	; (adr r2, 402198 <ov_configure+0x1c>)
  402194:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402198:	004021e1 	.word	0x004021e1
  40219c:	004021e7 	.word	0x004021e7
  4021a0:	004021ed 	.word	0x004021ed
  4021a4:	004021f3 	.word	0x004021f3
  4021a8:	004021f9 	.word	0x004021f9
  4021ac:	004021ff 	.word	0x004021ff
  4021b0:	00402205 	.word	0x00402205
  4021b4:	0040220b 	.word	0x0040220b
  4021b8:	00402211 	.word	0x00402211
  4021bc:	00402217 	.word	0x00402217
  4021c0:	0040221d 	.word	0x0040221d
  4021c4:	00402223 	.word	0x00402223
  4021c8:	00402229 	.word	0x00402229
  4021cc:	0040222f 	.word	0x0040222f
  4021d0:	00402235 	.word	0x00402235
  4021d4:	0040223b 	.word	0x0040223b
  4021d8:	00402241 	.word	0x00402241
  4021dc:	00402247 	.word	0x00402247
		
	case JPEG_INIT:
		p_regs_conf = OV2640_JPEG_INIT;
  4021e0:	4b22      	ldr	r3, [pc, #136]	; (40226c <ov_configure+0xf0>)
  4021e2:	60fb      	str	r3, [r7, #12]
		break;
  4021e4:	e033      	b.n	40224e <ov_configure+0xd2>
		
	case YUV422:
		p_regs_conf = OV2640_YUV422;
  4021e6:	4b22      	ldr	r3, [pc, #136]	; (402270 <ov_configure+0xf4>)
  4021e8:	60fb      	str	r3, [r7, #12]
		break;
  4021ea:	e030      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG:
		p_regs_conf = OV2640_JPEG;
  4021ec:	4b21      	ldr	r3, [pc, #132]	; (402274 <ov_configure+0xf8>)
  4021ee:	60fb      	str	r3, [r7, #12]
		break;
  4021f0:	e02d      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_320x240:
		p_regs_conf = OV2640_JPEG_320x240;
  4021f2:	4b21      	ldr	r3, [pc, #132]	; (402278 <ov_configure+0xfc>)
  4021f4:	60fb      	str	r3, [r7, #12]
		break;
  4021f6:	e02a      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_640x480:
		p_regs_conf = OV2640_JPEG_640x480;
  4021f8:	4b20      	ldr	r3, [pc, #128]	; (40227c <ov_configure+0x100>)
  4021fa:	60fb      	str	r3, [r7, #12]
		break;
  4021fc:	e027      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_800x600:
		p_regs_conf = OV2640_JPEG_800x600;
  4021fe:	4b20      	ldr	r3, [pc, #128]	; (402280 <ov_configure+0x104>)
  402200:	60fb      	str	r3, [r7, #12]
		break;
  402202:	e024      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_1024x768:
		p_regs_conf = OV2640_JPEG_1024x768;
  402204:	4b1f      	ldr	r3, [pc, #124]	; (402284 <ov_configure+0x108>)
  402206:	60fb      	str	r3, [r7, #12]
		break;
  402208:	e021      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_1280x1024:
		p_regs_conf = OV2640_JPEG_1280x1024;
  40220a:	4b1f      	ldr	r3, [pc, #124]	; (402288 <ov_configure+0x10c>)
  40220c:	60fb      	str	r3, [r7, #12]
		break;
  40220e:	e01e      	b.n	40224e <ov_configure+0xd2>
		
	case JPEG_1600x1200:
		p_regs_conf = OV2640_JPEG_1600x1200;
  402210:	4b1e      	ldr	r3, [pc, #120]	; (40228c <ov_configure+0x110>)
  402212:	60fb      	str	r3, [r7, #12]
		break;
  402214:	e01b      	b.n	40224e <ov_configure+0xd2>
		
	case QVGA_YUV422_10FPS:
		p_regs_conf = OV2640_QVGA_YUV422_10FPS;
  402216:	4b1e      	ldr	r3, [pc, #120]	; (402290 <ov_configure+0x114>)
  402218:	60fb      	str	r3, [r7, #12]
		break;
  40221a:	e018      	b.n	40224e <ov_configure+0xd2>

	case QVGA_YUV422_15FPS:
		p_regs_conf = OV2640_QVGA_YUV422_15FPS;
  40221c:	4b1d      	ldr	r3, [pc, #116]	; (402294 <ov_configure+0x118>)
  40221e:	60fb      	str	r3, [r7, #12]
		break;
  402220:	e015      	b.n	40224e <ov_configure+0xd2>

	case QVGA_YUV422_20FPS:
		p_regs_conf = OV2640_QVGA_YUV422_20FPS;
  402222:	4b1d      	ldr	r3, [pc, #116]	; (402298 <ov_configure+0x11c>)
  402224:	60fb      	str	r3, [r7, #12]
		break;
  402226:	e012      	b.n	40224e <ov_configure+0xd2>

	case QVGA_YUV422_30FPS:
		p_regs_conf = OV2640_QVGA_YUV422_30FPS;
  402228:	4b1c      	ldr	r3, [pc, #112]	; (40229c <ov_configure+0x120>)
  40222a:	60fb      	str	r3, [r7, #12]
		break;
  40222c:	e00f      	b.n	40224e <ov_configure+0xd2>

	case QVGA_RGB888:
		p_regs_conf = OV2640_QVGA_RGB888;
  40222e:	4b1c      	ldr	r3, [pc, #112]	; (4022a0 <ov_configure+0x124>)
  402230:	60fb      	str	r3, [r7, #12]
		break;
  402232:	e00c      	b.n	40224e <ov_configure+0xd2>

	case QQVGA_YUV422:
		p_regs_conf = OV2640_QQVGA_YUV422;
  402234:	4b1b      	ldr	r3, [pc, #108]	; (4022a4 <ov_configure+0x128>)
  402236:	60fb      	str	r3, [r7, #12]
		break;
  402238:	e009      	b.n	40224e <ov_configure+0xd2>

	case QQVGA_RGB888:
		p_regs_conf = OV2640_QQVGA_RGB888;
  40223a:	4b1b      	ldr	r3, [pc, #108]	; (4022a8 <ov_configure+0x12c>)
  40223c:	60fb      	str	r3, [r7, #12]
		break;
  40223e:	e006      	b.n	40224e <ov_configure+0xd2>

	case TEST_PATTERN:
		p_regs_conf = OV2640_TEST_PATTERN;
  402240:	4b1a      	ldr	r3, [pc, #104]	; (4022ac <ov_configure+0x130>)
  402242:	60fb      	str	r3, [r7, #12]
		break;
  402244:	e003      	b.n	40224e <ov_configure+0xd2>

	case VGA_YUV422_20FPS:
		p_regs_conf = OV2640_VGA_YUV422_20FPS;
  402246:	4b1a      	ldr	r3, [pc, #104]	; (4022b0 <ov_configure+0x134>)
  402248:	60fb      	str	r3, [r7, #12]
		break;
  40224a:	e000      	b.n	40224e <ov_configure+0xd2>

	default:
		break;
  40224c:	bf00      	nop
	}

	if (p_regs_conf != NULL) {
  40224e:	68fb      	ldr	r3, [r7, #12]
  402250:	2b00      	cmp	r3, #0
  402252:	d005      	beq.n	402260 <ov_configure+0xe4>
		ov_write_regs( p_twi, p_regs_conf );
  402254:	68f9      	ldr	r1, [r7, #12]
  402256:	6878      	ldr	r0, [r7, #4]
  402258:	4b16      	ldr	r3, [pc, #88]	; (4022b4 <ov_configure+0x138>)
  40225a:	4798      	blx	r3
		return 0;
  40225c:	2300      	movs	r3, #0
  40225e:	e000      	b.n	402262 <ov_configure+0xe6>
	}

	return 1;
  402260:	2301      	movs	r3, #1
}
  402262:	4618      	mov	r0, r3
  402264:	3710      	adds	r7, #16
  402266:	46bd      	mov	sp, r7
  402268:	bd80      	pop	{r7, pc}
  40226a:	bf00      	nop
  40226c:	00408404 	.word	0x00408404
  402270:	00408584 	.word	0x00408584
  402274:	00408598 	.word	0x00408598
  402278:	004085ac 	.word	0x004085ac
  40227c:	004085fc 	.word	0x004085fc
  402280:	00408650 	.word	0x00408650
  402284:	004086a4 	.word	0x004086a4
  402288:	004086f4 	.word	0x004086f4
  40228c:	00408748 	.word	0x00408748
  402290:	0040879c 	.word	0x0040879c
  402294:	0040888c 	.word	0x0040888c
  402298:	0040897c 	.word	0x0040897c
  40229c:	00408a6c 	.word	0x00408a6c
  4022a0:	00408b5c 	.word	0x00408b5c
  4022a4:	00408c50 	.word	0x00408c50
  4022a8:	00408d44 	.word	0x00408d44
  4022ac:	00408e38 	.word	0x00408e38
  4022b0:	00408f2c 	.word	0x00408f2c
  4022b4:	0040201d 	.word	0x0040201d

004022b8 <__NVIC_EnableIRQ>:
{
  4022b8:	b480      	push	{r7}
  4022ba:	b083      	sub	sp, #12
  4022bc:	af00      	add	r7, sp, #0
  4022be:	4603      	mov	r3, r0
  4022c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4022c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4022c6:	2b00      	cmp	r3, #0
  4022c8:	db0b      	blt.n	4022e2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4022ca:	4908      	ldr	r1, [pc, #32]	; (4022ec <__NVIC_EnableIRQ+0x34>)
  4022cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4022d0:	095b      	lsrs	r3, r3, #5
  4022d2:	79fa      	ldrb	r2, [r7, #7]
  4022d4:	f002 021f 	and.w	r2, r2, #31
  4022d8:	2001      	movs	r0, #1
  4022da:	fa00 f202 	lsl.w	r2, r0, r2
  4022de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4022e2:	bf00      	nop
  4022e4:	370c      	adds	r7, #12
  4022e6:	46bd      	mov	sp, r7
  4022e8:	bc80      	pop	{r7}
  4022ea:	4770      	bx	lr
  4022ec:	e000e100 	.word	0xe000e100

004022f0 <osc_get_rate>:
{
  4022f0:	b480      	push	{r7}
  4022f2:	b083      	sub	sp, #12
  4022f4:	af00      	add	r7, sp, #0
  4022f6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4022f8:	687b      	ldr	r3, [r7, #4]
  4022fa:	2b07      	cmp	r3, #7
  4022fc:	d825      	bhi.n	40234a <osc_get_rate+0x5a>
  4022fe:	a201      	add	r2, pc, #4	; (adr r2, 402304 <osc_get_rate+0x14>)
  402300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402304:	00402325 	.word	0x00402325
  402308:	0040232b 	.word	0x0040232b
  40230c:	00402331 	.word	0x00402331
  402310:	00402337 	.word	0x00402337
  402314:	0040233b 	.word	0x0040233b
  402318:	0040233f 	.word	0x0040233f
  40231c:	00402343 	.word	0x00402343
  402320:	00402347 	.word	0x00402347
		return OSC_SLCK_32K_RC_HZ;
  402324:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402328:	e010      	b.n	40234c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40232a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40232e:	e00d      	b.n	40234c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402330:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402334:	e00a      	b.n	40234c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402336:	4b08      	ldr	r3, [pc, #32]	; (402358 <osc_get_rate+0x68>)
  402338:	e008      	b.n	40234c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40233a:	4b08      	ldr	r3, [pc, #32]	; (40235c <osc_get_rate+0x6c>)
  40233c:	e006      	b.n	40234c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40233e:	4b08      	ldr	r3, [pc, #32]	; (402360 <osc_get_rate+0x70>)
  402340:	e004      	b.n	40234c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402342:	4b07      	ldr	r3, [pc, #28]	; (402360 <osc_get_rate+0x70>)
  402344:	e002      	b.n	40234c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402346:	4b06      	ldr	r3, [pc, #24]	; (402360 <osc_get_rate+0x70>)
  402348:	e000      	b.n	40234c <osc_get_rate+0x5c>
	return 0;
  40234a:	2300      	movs	r3, #0
}
  40234c:	4618      	mov	r0, r3
  40234e:	370c      	adds	r7, #12
  402350:	46bd      	mov	sp, r7
  402352:	bc80      	pop	{r7}
  402354:	4770      	bx	lr
  402356:	bf00      	nop
  402358:	003d0900 	.word	0x003d0900
  40235c:	007a1200 	.word	0x007a1200
  402360:	00b71b00 	.word	0x00b71b00

00402364 <sysclk_get_main_hz>:
{
  402364:	b580      	push	{r7, lr}
  402366:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402368:	2006      	movs	r0, #6
  40236a:	4b04      	ldr	r3, [pc, #16]	; (40237c <sysclk_get_main_hz+0x18>)
  40236c:	4798      	blx	r3
  40236e:	4602      	mov	r2, r0
  402370:	4613      	mov	r3, r2
  402372:	009b      	lsls	r3, r3, #2
  402374:	4413      	add	r3, r2
  402376:	009b      	lsls	r3, r3, #2
}
  402378:	4618      	mov	r0, r3
  40237a:	bd80      	pop	{r7, pc}
  40237c:	004022f1 	.word	0x004022f1

00402380 <sysclk_get_cpu_hz>:
{
  402380:	b580      	push	{r7, lr}
  402382:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402384:	4b02      	ldr	r3, [pc, #8]	; (402390 <sysclk_get_cpu_hz+0x10>)
  402386:	4798      	blx	r3
  402388:	4603      	mov	r3, r0
  40238a:	085b      	lsrs	r3, r3, #1
}
  40238c:	4618      	mov	r0, r3
  40238e:	bd80      	pop	{r7, pc}
  402390:	00402365 	.word	0x00402365

00402394 <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  402394:	b580      	push	{r7, lr}
  402396:	b082      	sub	sp, #8
  402398:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	// Read TC0 status.
	ul_status = tc_get_status(TC0, 0);
  40239a:	2100      	movs	r1, #0
  40239c:	4809      	ldr	r0, [pc, #36]	; (4023c4 <TC0_Handler+0x30>)
  40239e:	4b0a      	ldr	r3, [pc, #40]	; (4023c8 <TC0_Handler+0x34>)
  4023a0:	4798      	blx	r3
  4023a2:	6078      	str	r0, [r7, #4]

	// RC compare.
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  4023a4:	687b      	ldr	r3, [r7, #4]
  4023a6:	f003 0310 	and.w	r3, r3, #16
  4023aa:	2b00      	cmp	r3, #0
  4023ac:	d006      	beq.n	4023bc <TC0_Handler+0x28>
		counts++;
  4023ae:	4b07      	ldr	r3, [pc, #28]	; (4023cc <TC0_Handler+0x38>)
  4023b0:	781b      	ldrb	r3, [r3, #0]
  4023b2:	b2db      	uxtb	r3, r3
  4023b4:	3301      	adds	r3, #1
  4023b6:	b2da      	uxtb	r2, r3
  4023b8:	4b04      	ldr	r3, [pc, #16]	; (4023cc <TC0_Handler+0x38>)
  4023ba:	701a      	strb	r2, [r3, #0]
	}
}
  4023bc:	bf00      	nop
  4023be:	3708      	adds	r7, #8
  4023c0:	46bd      	mov	sp, r7
  4023c2:	bd80      	pop	{r7, pc}
  4023c4:	40010000 	.word	0x40010000
  4023c8:	00400f3f 	.word	0x00400f3f
  4023cc:	20000a74 	.word	0x20000a74

004023d0 <configure_tc>:

void configure_tc(void)
{
  4023d0:	b590      	push	{r4, r7, lr}
  4023d2:	b087      	sub	sp, #28
  4023d4:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk;

	// Get system clock.
	ul_sysclk = sysclk_get_cpu_hz();
  4023d6:	4b18      	ldr	r3, [pc, #96]	; (402438 <configure_tc+0x68>)
  4023d8:	4798      	blx	r3
  4023da:	60f8      	str	r0, [r7, #12]

	// Configure PMC.
	pmc_enable_periph_clk(ID_TC0);
  4023dc:	2017      	movs	r0, #23
  4023de:	4b17      	ldr	r3, [pc, #92]	; (40243c <configure_tc+0x6c>)
  4023e0:	4798      	blx	r3

	// Configure TC for a 1Hz frequency and trigger on RC compare.
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4023e2:	1d39      	adds	r1, r7, #4
  4023e4:	f107 0208 	add.w	r2, r7, #8
  4023e8:	68fb      	ldr	r3, [r7, #12]
  4023ea:	9300      	str	r3, [sp, #0]
  4023ec:	460b      	mov	r3, r1
  4023ee:	68f9      	ldr	r1, [r7, #12]
  4023f0:	2001      	movs	r0, #1
  4023f2:	4c13      	ldr	r4, [pc, #76]	; (402440 <configure_tc+0x70>)
  4023f4:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  4023f6:	687b      	ldr	r3, [r7, #4]
  4023f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  4023fc:	461a      	mov	r2, r3
  4023fe:	2100      	movs	r1, #0
  402400:	4810      	ldr	r0, [pc, #64]	; (402444 <configure_tc+0x74>)
  402402:	4b11      	ldr	r3, [pc, #68]	; (402448 <configure_tc+0x78>)
  402404:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  402406:	68bb      	ldr	r3, [r7, #8]
  402408:	68fa      	ldr	r2, [r7, #12]
  40240a:	fbb2 f3f3 	udiv	r3, r2, r3
  40240e:	461a      	mov	r2, r3
  402410:	2100      	movs	r1, #0
  402412:	480c      	ldr	r0, [pc, #48]	; (402444 <configure_tc+0x74>)
  402414:	4b0d      	ldr	r3, [pc, #52]	; (40244c <configure_tc+0x7c>)
  402416:	4798      	blx	r3

	// Configure and enable interrupt on RC compare.
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  402418:	2017      	movs	r0, #23
  40241a:	4b0d      	ldr	r3, [pc, #52]	; (402450 <configure_tc+0x80>)
  40241c:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  40241e:	2210      	movs	r2, #16
  402420:	2100      	movs	r1, #0
  402422:	4808      	ldr	r0, [pc, #32]	; (402444 <configure_tc+0x74>)
  402424:	4b0b      	ldr	r3, [pc, #44]	; (402454 <configure_tc+0x84>)
  402426:	4798      	blx	r3
	
	// Start the timer
	tc_start(TC0, 0);
  402428:	2100      	movs	r1, #0
  40242a:	4806      	ldr	r0, [pc, #24]	; (402444 <configure_tc+0x74>)
  40242c:	4b0a      	ldr	r3, [pc, #40]	; (402458 <configure_tc+0x88>)
  40242e:	4798      	blx	r3
  402430:	bf00      	nop
  402432:	3714      	adds	r7, #20
  402434:	46bd      	mov	sp, r7
  402436:	bd90      	pop	{r4, r7, pc}
  402438:	00402381 	.word	0x00402381
  40243c:	00400e1d 	.word	0x00400e1d
  402440:	00400f61 	.word	0x00400f61
  402444:	40010000 	.word	0x40010000
  402448:	00400e9d 	.word	0x00400e9d
  40244c:	00400ef5 	.word	0x00400ef5
  402450:	004022b9 	.word	0x004022b9
  402454:	00400f19 	.word	0x00400f19
  402458:	00400ed5 	.word	0x00400ed5

0040245c <__NVIC_EnableIRQ>:
{
  40245c:	b480      	push	{r7}
  40245e:	b083      	sub	sp, #12
  402460:	af00      	add	r7, sp, #0
  402462:	4603      	mov	r3, r0
  402464:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  402466:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40246a:	2b00      	cmp	r3, #0
  40246c:	db0b      	blt.n	402486 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40246e:	4908      	ldr	r1, [pc, #32]	; (402490 <__NVIC_EnableIRQ+0x34>)
  402470:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402474:	095b      	lsrs	r3, r3, #5
  402476:	79fa      	ldrb	r2, [r7, #7]
  402478:	f002 021f 	and.w	r2, r2, #31
  40247c:	2001      	movs	r0, #1
  40247e:	fa00 f202 	lsl.w	r2, r0, r2
  402482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402486:	bf00      	nop
  402488:	370c      	adds	r7, #12
  40248a:	46bd      	mov	sp, r7
  40248c:	bc80      	pop	{r7}
  40248e:	4770      	bx	lr
  402490:	e000e100 	.word	0xe000e100

00402494 <osc_get_rate>:
{
  402494:	b480      	push	{r7}
  402496:	b083      	sub	sp, #12
  402498:	af00      	add	r7, sp, #0
  40249a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40249c:	687b      	ldr	r3, [r7, #4]
  40249e:	2b07      	cmp	r3, #7
  4024a0:	d825      	bhi.n	4024ee <osc_get_rate+0x5a>
  4024a2:	a201      	add	r2, pc, #4	; (adr r2, 4024a8 <osc_get_rate+0x14>)
  4024a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4024a8:	004024c9 	.word	0x004024c9
  4024ac:	004024cf 	.word	0x004024cf
  4024b0:	004024d5 	.word	0x004024d5
  4024b4:	004024db 	.word	0x004024db
  4024b8:	004024df 	.word	0x004024df
  4024bc:	004024e3 	.word	0x004024e3
  4024c0:	004024e7 	.word	0x004024e7
  4024c4:	004024eb 	.word	0x004024eb
		return OSC_SLCK_32K_RC_HZ;
  4024c8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4024cc:	e010      	b.n	4024f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4024ce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024d2:	e00d      	b.n	4024f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4024d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4024d8:	e00a      	b.n	4024f0 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4024da:	4b08      	ldr	r3, [pc, #32]	; (4024fc <osc_get_rate+0x68>)
  4024dc:	e008      	b.n	4024f0 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4024de:	4b08      	ldr	r3, [pc, #32]	; (402500 <osc_get_rate+0x6c>)
  4024e0:	e006      	b.n	4024f0 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4024e2:	4b08      	ldr	r3, [pc, #32]	; (402504 <osc_get_rate+0x70>)
  4024e4:	e004      	b.n	4024f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4024e6:	4b07      	ldr	r3, [pc, #28]	; (402504 <osc_get_rate+0x70>)
  4024e8:	e002      	b.n	4024f0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4024ea:	4b06      	ldr	r3, [pc, #24]	; (402504 <osc_get_rate+0x70>)
  4024ec:	e000      	b.n	4024f0 <osc_get_rate+0x5c>
	return 0;
  4024ee:	2300      	movs	r3, #0
}
  4024f0:	4618      	mov	r0, r3
  4024f2:	370c      	adds	r7, #12
  4024f4:	46bd      	mov	sp, r7
  4024f6:	bc80      	pop	{r7}
  4024f8:	4770      	bx	lr
  4024fa:	bf00      	nop
  4024fc:	003d0900 	.word	0x003d0900
  402500:	007a1200 	.word	0x007a1200
  402504:	00b71b00 	.word	0x00b71b00

00402508 <sysclk_get_main_hz>:
{
  402508:	b580      	push	{r7, lr}
  40250a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40250c:	2006      	movs	r0, #6
  40250e:	4b04      	ldr	r3, [pc, #16]	; (402520 <sysclk_get_main_hz+0x18>)
  402510:	4798      	blx	r3
  402512:	4602      	mov	r2, r0
  402514:	4613      	mov	r3, r2
  402516:	009b      	lsls	r3, r3, #2
  402518:	4413      	add	r3, r2
  40251a:	009b      	lsls	r3, r3, #2
}
  40251c:	4618      	mov	r0, r3
  40251e:	bd80      	pop	{r7, pc}
  402520:	00402495 	.word	0x00402495

00402524 <sysclk_get_cpu_hz>:
{
  402524:	b580      	push	{r7, lr}
  402526:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402528:	4b02      	ldr	r3, [pc, #8]	; (402534 <sysclk_get_cpu_hz+0x10>)
  40252a:	4798      	blx	r3
  40252c:	4603      	mov	r3, r0
  40252e:	085b      	lsrs	r3, r3, #1
}
  402530:	4618      	mov	r0, r3
  402532:	bd80      	pop	{r7, pc}
  402534:	00402509 	.word	0x00402509

00402538 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  402538:	b580      	push	{r7, lr}
  40253a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40253c:	4b02      	ldr	r3, [pc, #8]	; (402548 <sysclk_get_peripheral_hz+0x10>)
  40253e:	4798      	blx	r3
  402540:	4603      	mov	r3, r0
  402542:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402544:	4618      	mov	r0, r3
  402546:	bd80      	pop	{r7, pc}
  402548:	00402509 	.word	0x00402509

0040254c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40254c:	b580      	push	{r7, lr}
  40254e:	b082      	sub	sp, #8
  402550:	af00      	add	r7, sp, #0
  402552:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402554:	6878      	ldr	r0, [r7, #4]
  402556:	4b03      	ldr	r3, [pc, #12]	; (402564 <sysclk_enable_peripheral_clock+0x18>)
  402558:	4798      	blx	r3
}
  40255a:	bf00      	nop
  40255c:	3708      	adds	r7, #8
  40255e:	46bd      	mov	sp, r7
  402560:	bd80      	pop	{r7, pc}
  402562:	bf00      	nop
  402564:	00400e1d 	.word	0x00400e1d

00402568 <USART0_Handler>:
volatile uint32_t image_length=0;
volatile uint32_t start_image_transfer = 0;
volatile uint32_t wait_flag = 0;

void USART_Handler(void)
{
  402568:	b580      	push	{r7, lr}
  40256a:	b082      	sub	sp, #8
  40256c:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Read USART status. */
	ul_status = usart_get_status(WIFI_USART);
  40256e:	480b      	ldr	r0, [pc, #44]	; (40259c <USART0_Handler+0x34>)
  402570:	4b0b      	ldr	r3, [pc, #44]	; (4025a0 <USART0_Handler+0x38>)
  402572:	4798      	blx	r3
  402574:	6078      	str	r0, [r7, #4]

	/* Receive buffer is full. */
	if (ul_status & US_CSR_RXBUFF) {
  402576:	687b      	ldr	r3, [r7, #4]
  402578:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  40257c:	2b00      	cmp	r3, #0
  40257e:	d009      	beq.n	402594 <USART0_Handler+0x2c>
		usart_read(WIFI_USART, &received_byte_wifi);
  402580:	4908      	ldr	r1, [pc, #32]	; (4025a4 <USART0_Handler+0x3c>)
  402582:	4806      	ldr	r0, [pc, #24]	; (40259c <USART0_Handler+0x34>)
  402584:	4b08      	ldr	r3, [pc, #32]	; (4025a8 <USART0_Handler+0x40>)
  402586:	4798      	blx	r3
		process_incoming_byte_wifi((uint8_t)received_byte_wifi);
  402588:	4b06      	ldr	r3, [pc, #24]	; (4025a4 <USART0_Handler+0x3c>)
  40258a:	681b      	ldr	r3, [r3, #0]
  40258c:	b2db      	uxtb	r3, r3
  40258e:	4618      	mov	r0, r3
  402590:	4b06      	ldr	r3, [pc, #24]	; (4025ac <USART0_Handler+0x44>)
  402592:	4798      	blx	r3
	}
}
  402594:	bf00      	nop
  402596:	3708      	adds	r7, #8
  402598:	46bd      	mov	sp, r7
  40259a:	bd80      	pop	{r7, pc}
  40259c:	40024000 	.word	0x40024000
  4025a0:	00401621 	.word	0x00401621
  4025a4:	20000a58 	.word	0x20000a58
  4025a8:	004016e5 	.word	0x004016e5
  4025ac:	004029c1 	.word	0x004029c1

004025b0 <wifi_command_response_handler>:

void wifi_command_response_handler(uint32_t ul_id, uint32_t ul_mask)
{
  4025b0:	b580      	push	{r7, lr}
  4025b2:	b084      	sub	sp, #16
  4025b4:	af00      	add	r7, sp, #0
  4025b6:	6078      	str	r0, [r7, #4]
  4025b8:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	process_data_wifi();
  4025ba:	4b0d      	ldr	r3, [pc, #52]	; (4025f0 <wifi_command_response_handler+0x40>)
  4025bc:	4798      	blx	r3
	wifi_comm_success = true;
  4025be:	4b0d      	ldr	r3, [pc, #52]	; (4025f4 <wifi_command_response_handler+0x44>)
  4025c0:	2201      	movs	r2, #1
  4025c2:	601a      	str	r2, [r3, #0]
	for (int jj = 0;jj<1000;jj++) {
  4025c4:	2300      	movs	r3, #0
  4025c6:	60fb      	str	r3, [r7, #12]
  4025c8:	e007      	b.n	4025da <wifi_command_response_handler+0x2a>
		 input_line_wifi[jj] = 0;
  4025ca:	4a0b      	ldr	r2, [pc, #44]	; (4025f8 <wifi_command_response_handler+0x48>)
  4025cc:	68fb      	ldr	r3, [r7, #12]
  4025ce:	4413      	add	r3, r2
  4025d0:	2200      	movs	r2, #0
  4025d2:	701a      	strb	r2, [r3, #0]
	for (int jj = 0;jj<1000;jj++) {
  4025d4:	68fb      	ldr	r3, [r7, #12]
  4025d6:	3301      	adds	r3, #1
  4025d8:	60fb      	str	r3, [r7, #12]
  4025da:	68fb      	ldr	r3, [r7, #12]
  4025dc:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  4025e0:	dbf3      	blt.n	4025ca <wifi_command_response_handler+0x1a>
	}
	input_pos_wifi = 0;
  4025e2:	4b06      	ldr	r3, [pc, #24]	; (4025fc <wifi_command_response_handler+0x4c>)
  4025e4:	2200      	movs	r2, #0
  4025e6:	601a      	str	r2, [r3, #0]
}
  4025e8:	bf00      	nop
  4025ea:	3710      	adds	r7, #16
  4025ec:	46bd      	mov	sp, r7
  4025ee:	bd80      	pop	{r7, pc}
  4025f0:	004029f1 	.word	0x004029f1
  4025f4:	20000a64 	.word	0x20000a64
  4025f8:	2000ce14 	.word	0x2000ce14
  4025fc:	20000a5c 	.word	0x20000a5c

00402600 <wifi_web_setup_handler>:

void wifi_web_setup_handler(uint32_t ul_id, uint32_t ul_mask)
{
  402600:	b480      	push	{r7}
  402602:	b083      	sub	sp, #12
  402604:	af00      	add	r7, sp, #0
  402606:	6078      	str	r0, [r7, #4]
  402608:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	
	wifi_setup_button_flag = true;
  40260a:	4b04      	ldr	r3, [pc, #16]	; (40261c <wifi_web_setup_handler+0x1c>)
  40260c:	2201      	movs	r2, #1
  40260e:	601a      	str	r2, [r3, #0]
}
  402610:	bf00      	nop
  402612:	370c      	adds	r7, #12
  402614:	46bd      	mov	sp, r7
  402616:	bc80      	pop	{r7}
  402618:	4770      	bx	lr
  40261a:	bf00      	nop
  40261c:	20000a60 	.word	0x20000a60

00402620 <configure_usart_wifi>:

void configure_usart_wifi(void)
{
  402620:	b5b0      	push	{r4, r5, r7, lr}
  402622:	b086      	sub	sp, #24
  402624:	af00      	add	r7, sp, #0
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  402626:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40262a:	2005      	movs	r0, #5
  40262c:	4b1c      	ldr	r3, [pc, #112]	; (4026a0 <configure_usart_wifi+0x80>)
  40262e:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  402630:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402634:	2006      	movs	r0, #6
  402636:	4b1a      	ldr	r3, [pc, #104]	; (4026a0 <configure_usart_wifi+0x80>)
  402638:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_CTS_IDX, PIN_USART0_CTS_FLAGS);
  40263a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40263e:	2008      	movs	r0, #8
  402640:	4b17      	ldr	r3, [pc, #92]	; (4026a0 <configure_usart_wifi+0x80>)
  402642:	4798      	blx	r3
	//gpio_configure_pin(PIN_USART1_RTS_IDX, PIN_USART1_RTS_FLAGS);

	static uint32_t ul_sysclk;
	const sam_usart_opt_t usart_console_settings = {
  402644:	4b17      	ldr	r3, [pc, #92]	; (4026a4 <configure_usart_wifi+0x84>)
  402646:	463c      	mov	r4, r7
  402648:	461d      	mov	r5, r3
  40264a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40264c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40264e:	e895 0003 	ldmia.w	r5, {r0, r1}
  402652:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};

	/* Get peripheral clock. */
	ul_sysclk = sysclk_get_peripheral_hz();
  402656:	4b14      	ldr	r3, [pc, #80]	; (4026a8 <configure_usart_wifi+0x88>)
  402658:	4798      	blx	r3
  40265a:	4602      	mov	r2, r0
  40265c:	4b13      	ldr	r3, [pc, #76]	; (4026ac <configure_usart_wifi+0x8c>)
  40265e:	601a      	str	r2, [r3, #0]

	/* Enable peripheral clock. */
	sysclk_enable_peripheral_clock(BOARD_ID_USART);
  402660:	200e      	movs	r0, #14
  402662:	4b13      	ldr	r3, [pc, #76]	; (4026b0 <configure_usart_wifi+0x90>)
  402664:	4798      	blx	r3

	/* Configure USART. */
	usart_init_hw_handshaking(WIFI_USART, &usart_console_settings, ul_sysclk);
  402666:	4b11      	ldr	r3, [pc, #68]	; (4026ac <configure_usart_wifi+0x8c>)
  402668:	681a      	ldr	r2, [r3, #0]
  40266a:	463b      	mov	r3, r7
  40266c:	4619      	mov	r1, r3
  40266e:	4811      	ldr	r0, [pc, #68]	; (4026b4 <configure_usart_wifi+0x94>)
  402670:	4b11      	ldr	r3, [pc, #68]	; (4026b8 <configure_usart_wifi+0x98>)
  402672:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(WIFI_USART, ALL_INTERRUPT_MASK);
  402674:	f04f 31ff 	mov.w	r1, #4294967295
  402678:	480e      	ldr	r0, [pc, #56]	; (4026b4 <configure_usart_wifi+0x94>)
  40267a:	4b10      	ldr	r3, [pc, #64]	; (4026bc <configure_usart_wifi+0x9c>)
  40267c:	4798      	blx	r3

	/* Enable TX & RX function. */
	usart_enable_tx(WIFI_USART);
  40267e:	480d      	ldr	r0, [pc, #52]	; (4026b4 <configure_usart_wifi+0x94>)
  402680:	4b0f      	ldr	r3, [pc, #60]	; (4026c0 <configure_usart_wifi+0xa0>)
  402682:	4798      	blx	r3
	usart_enable_rx(WIFI_USART);
  402684:	480b      	ldr	r0, [pc, #44]	; (4026b4 <configure_usart_wifi+0x94>)
  402686:	4b0f      	ldr	r3, [pc, #60]	; (4026c4 <configure_usart_wifi+0xa4>)
  402688:	4798      	blx	r3

	usart_enable_interrupt(WIFI_USART, US_IER_RXRDY);
  40268a:	2101      	movs	r1, #1
  40268c:	4809      	ldr	r0, [pc, #36]	; (4026b4 <configure_usart_wifi+0x94>)
  40268e:	4b0e      	ldr	r3, [pc, #56]	; (4026c8 <configure_usart_wifi+0xa8>)
  402690:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(USART_IRQn);
  402692:	200e      	movs	r0, #14
  402694:	4b0d      	ldr	r3, [pc, #52]	; (4026cc <configure_usart_wifi+0xac>)
  402696:	4798      	blx	r3
}
  402698:	bf00      	nop
  40269a:	3718      	adds	r7, #24
  40269c:	46bd      	mov	sp, r7
  40269e:	bdb0      	pop	{r4, r5, r7, pc}
  4026a0:	004007b1 	.word	0x004007b1
  4026a4:	0040901c 	.word	0x0040901c
  4026a8:	00402539 	.word	0x00402539
  4026ac:	20000a78 	.word	0x20000a78
  4026b0:	0040254d 	.word	0x0040254d
  4026b4:	40024000 	.word	0x40024000
  4026b8:	0040154d 	.word	0x0040154d
  4026bc:	00401607 	.word	0x00401607
  4026c0:	0040158d 	.word	0x0040158d
  4026c4:	004015bd 	.word	0x004015bd
  4026c8:	004015ed 	.word	0x004015ed
  4026cc:	0040245d 	.word	0x0040245d

004026d0 <configure_wifi_command_pin>:

void configure_wifi_command_pin(void)
{
  4026d0:	b590      	push	{r4, r7, lr}
  4026d2:	b083      	sub	sp, #12
  4026d4:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_COMM_ID);
  4026d6:	200c      	movs	r0, #12
  4026d8:	4b0e      	ldr	r3, [pc, #56]	; (402714 <configure_wifi_command_pin+0x44>)
  4026da:	4798      	blx	r3

	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK, 10);
  4026dc:	220a      	movs	r2, #10
  4026de:	f44f 6100 	mov.w	r1, #2048	; 0x800
  4026e2:	480d      	ldr	r0, [pc, #52]	; (402718 <configure_wifi_command_pin+0x48>)
  4026e4:	4b0d      	ldr	r3, [pc, #52]	; (40271c <configure_wifi_command_pin+0x4c>)
  4026e6:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(WIFI_COMM_PIO, WIFI_COMM_ID, WIFI_COMM_PIN_MSK,
  4026e8:	4b0d      	ldr	r3, [pc, #52]	; (402720 <configure_wifi_command_pin+0x50>)
  4026ea:	9300      	str	r3, [sp, #0]
  4026ec:	2370      	movs	r3, #112	; 0x70
  4026ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
  4026f2:	210c      	movs	r1, #12
  4026f4:	4808      	ldr	r0, [pc, #32]	; (402718 <configure_wifi_command_pin+0x48>)
  4026f6:	4c0b      	ldr	r4, [pc, #44]	; (402724 <configure_wifi_command_pin+0x54>)
  4026f8:	47a0      	blx	r4
			WIFI_COMM_ATTR, wifi_command_response_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_COMM_ID);
  4026fa:	200c      	movs	r0, #12
  4026fc:	4b0a      	ldr	r3, [pc, #40]	; (402728 <configure_wifi_command_pin+0x58>)
  4026fe:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK);
  402700:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402704:	4804      	ldr	r0, [pc, #16]	; (402718 <configure_wifi_command_pin+0x48>)
  402706:	4b09      	ldr	r3, [pc, #36]	; (40272c <configure_wifi_command_pin+0x5c>)
  402708:	4798      	blx	r3
}
  40270a:	bf00      	nop
  40270c:	3704      	adds	r7, #4
  40270e:	46bd      	mov	sp, r7
  402710:	bd90      	pop	{r4, r7, pc}
  402712:	bf00      	nop
  402714:	00400e1d 	.word	0x00400e1d
  402718:	400e1000 	.word	0x400e1000
  40271c:	004004bb 	.word	0x004004bb
  402720:	004025b1 	.word	0x004025b1
  402724:	00400ab1 	.word	0x00400ab1
  402728:	0040245d 	.word	0x0040245d
  40272c:	0040074f 	.word	0x0040074f

00402730 <configure_wifi_web_setup_pin>:

void configure_wifi_web_setup_pin(void)
{
  402730:	b590      	push	{r4, r7, lr}
  402732:	b083      	sub	sp, #12
  402734:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WEB_SETUP_BUTTON_ID);
  402736:	200b      	movs	r0, #11
  402738:	4b0e      	ldr	r3, [pc, #56]	; (402774 <configure_wifi_web_setup_pin+0x44>)
  40273a:	4798      	blx	r3

	/* Adjust PIO debounce filter using a 10 Hz filter. */
	pio_set_debounce_filter(WEB_SETUP_BUTTON_PIO, WEB_SETUP_BUTTON_PIN_MSK, 10);
  40273c:	220a      	movs	r2, #10
  40273e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  402742:	480d      	ldr	r0, [pc, #52]	; (402778 <configure_wifi_web_setup_pin+0x48>)
  402744:	4b0d      	ldr	r3, [pc, #52]	; (40277c <configure_wifi_web_setup_pin+0x4c>)
  402746:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h
	**/
	pio_handler_set(WEB_SETUP_BUTTON_PIO, WEB_SETUP_BUTTON_ID, WEB_SETUP_BUTTON_PIN_MSK,
  402748:	4b0d      	ldr	r3, [pc, #52]	; (402780 <configure_wifi_web_setup_pin+0x50>)
  40274a:	9300      	str	r3, [sp, #0]
  40274c:	2370      	movs	r3, #112	; 0x70
  40274e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  402752:	210b      	movs	r1, #11
  402754:	4808      	ldr	r0, [pc, #32]	; (402778 <configure_wifi_web_setup_pin+0x48>)
  402756:	4c0b      	ldr	r4, [pc, #44]	; (402784 <configure_wifi_web_setup_pin+0x54>)
  402758:	47a0      	blx	r4
			WEB_SETUP_BUTTON_ATTR, wifi_web_setup_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WEB_SETUP_BUTTON_ID);
  40275a:	200b      	movs	r0, #11
  40275c:	4b0a      	ldr	r3, [pc, #40]	; (402788 <configure_wifi_web_setup_pin+0x58>)
  40275e:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WEB_SETUP_BUTTON_PIO, WEB_SETUP_BUTTON_PIN_MSK);
  402760:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
  402764:	4804      	ldr	r0, [pc, #16]	; (402778 <configure_wifi_web_setup_pin+0x48>)
  402766:	4b09      	ldr	r3, [pc, #36]	; (40278c <configure_wifi_web_setup_pin+0x5c>)
  402768:	4798      	blx	r3
}
  40276a:	bf00      	nop
  40276c:	3704      	adds	r7, #4
  40276e:	46bd      	mov	sp, r7
  402770:	bd90      	pop	{r4, r7, pc}
  402772:	bf00      	nop
  402774:	00400e1d 	.word	0x00400e1d
  402778:	400e0e00 	.word	0x400e0e00
  40277c:	004004bb 	.word	0x004004bb
  402780:	00402601 	.word	0x00402601
  402784:	00400ab1 	.word	0x00400ab1
  402788:	0040245d 	.word	0x0040245d
  40278c:	0040074f 	.word	0x0040074f

00402790 <write_wifi_command>:

void write_wifi_command(char* comm, uint8_t cnt)
{
  402790:	b580      	push	{r7, lr}
  402792:	b082      	sub	sp, #8
  402794:	af00      	add	r7, sp, #0
  402796:	6078      	str	r0, [r7, #4]
  402798:	460b      	mov	r3, r1
  40279a:	70fb      	strb	r3, [r7, #3]
	//Write command to the AMW136
	usart_write_line(WIFI_USART, comm);
  40279c:	6879      	ldr	r1, [r7, #4]
  40279e:	480e      	ldr	r0, [pc, #56]	; (4027d8 <write_wifi_command+0x48>)
  4027a0:	4b0e      	ldr	r3, [pc, #56]	; (4027dc <write_wifi_command+0x4c>)
  4027a2:	4798      	blx	r3
	
	//Wait for either an acknowledgment or a timeout
	counts = 0;
  4027a4:	4b0e      	ldr	r3, [pc, #56]	; (4027e0 <write_wifi_command+0x50>)
  4027a6:	2200      	movs	r2, #0
  4027a8:	601a      	str	r2, [r3, #0]
	while (counts < cnt)
  4027aa:	e00c      	b.n	4027c6 <write_wifi_command+0x36>
	{
		if (wifi_comm_success==true)
  4027ac:	4b0d      	ldr	r3, [pc, #52]	; (4027e4 <write_wifi_command+0x54>)
  4027ae:	681b      	ldr	r3, [r3, #0]
  4027b0:	2b01      	cmp	r3, #1
  4027b2:	d103      	bne.n	4027bc <write_wifi_command+0x2c>
		{
			wifi_comm_success = false;
  4027b4:	4b0b      	ldr	r3, [pc, #44]	; (4027e4 <write_wifi_command+0x54>)
  4027b6:	2200      	movs	r2, #0
  4027b8:	601a      	str	r2, [r3, #0]
			return;
  4027ba:	e00a      	b.n	4027d2 <write_wifi_command+0x42>
		}
		else{
			counts++;
  4027bc:	4b08      	ldr	r3, [pc, #32]	; (4027e0 <write_wifi_command+0x50>)
  4027be:	681b      	ldr	r3, [r3, #0]
  4027c0:	3301      	adds	r3, #1
  4027c2:	4a07      	ldr	r2, [pc, #28]	; (4027e0 <write_wifi_command+0x50>)
  4027c4:	6013      	str	r3, [r2, #0]
	while (counts < cnt)
  4027c6:	78fa      	ldrb	r2, [r7, #3]
  4027c8:	4b05      	ldr	r3, [pc, #20]	; (4027e0 <write_wifi_command+0x50>)
  4027ca:	681b      	ldr	r3, [r3, #0]
  4027cc:	429a      	cmp	r2, r3
  4027ce:	d8ed      	bhi.n	4027ac <write_wifi_command+0x1c>
		}
		
	}
	return;
  4027d0:	bf00      	nop
}
  4027d2:	3708      	adds	r7, #8
  4027d4:	46bd      	mov	sp, r7
  4027d6:	bd80      	pop	{r7, pc}
  4027d8:	40024000 	.word	0x40024000
  4027dc:	004016b5 	.word	0x004016b5
  4027e0:	20000a74 	.word	0x20000a74
  4027e4:	20000a64 	.word	0x20000a64

004027e8 <write_image_to_file>:

void write_image_to_file(void)
{
  4027e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4027ec:	b09d      	sub	sp, #116	; 0x74
  4027ee:	af00      	add	r7, sp, #0
	start_image_transfer=0;
  4027f0:	4b60      	ldr	r3, [pc, #384]	; (402974 <write_image_to_file+0x18c>)
  4027f2:	2200      	movs	r2, #0
  4027f4:	601a      	str	r2, [r3, #0]
	
	if (find_image_len()==0)
  4027f6:	4b60      	ldr	r3, [pc, #384]	; (402978 <write_image_to_file+0x190>)
  4027f8:	4798      	blx	r3
  4027fa:	4603      	mov	r3, r0
  4027fc:	2b00      	cmp	r3, #0
  4027fe:	f000 80b1 	beq.w	402964 <write_image_to_file+0x17c>
	{
		return;
	}
	
	image_length = end_of_image - start_of_image;
  402802:	4b5e      	ldr	r3, [pc, #376]	; (40297c <write_image_to_file+0x194>)
  402804:	681a      	ldr	r2, [r3, #0]
  402806:	4b5e      	ldr	r3, [pc, #376]	; (402980 <write_image_to_file+0x198>)
  402808:	681b      	ldr	r3, [r3, #0]
  40280a:	1ad3      	subs	r3, r2, r3
  40280c:	4a5d      	ldr	r2, [pc, #372]	; (402984 <write_image_to_file+0x19c>)
  40280e:	6013      	str	r3, [r2, #0]
	char string[100] = {0};
  402810:	f107 0308 	add.w	r3, r7, #8
  402814:	2264      	movs	r2, #100	; 0x64
  402816:	2100      	movs	r1, #0
  402818:	4618      	mov	r0, r3
  40281a:	4b5b      	ldr	r3, [pc, #364]	; (402988 <write_image_to_file+0x1a0>)
  40281c:	4798      	blx	r3
	sprintf(string,"image_transfer %u\r\n\0", image_length);
  40281e:	4b59      	ldr	r3, [pc, #356]	; (402984 <write_image_to_file+0x19c>)
  402820:	681a      	ldr	r2, [r3, #0]
  402822:	f107 0308 	add.w	r3, r7, #8
  402826:	4959      	ldr	r1, [pc, #356]	; (40298c <write_image_to_file+0x1a4>)
  402828:	4618      	mov	r0, r3
  40282a:	4b59      	ldr	r3, [pc, #356]	; (402990 <write_image_to_file+0x1a8>)
  40282c:	4798      	blx	r3
	write_wifi_command(string, 2);
  40282e:	f107 0308 	add.w	r3, r7, #8
  402832:	2102      	movs	r1, #2
  402834:	4618      	mov	r0, r3
  402836:	4b57      	ldr	r3, [pc, #348]	; (402994 <write_image_to_file+0x1ac>)
  402838:	4798      	blx	r3
	delay_ms(100);
  40283a:	4b57      	ldr	r3, [pc, #348]	; (402998 <write_image_to_file+0x1b0>)
  40283c:	4798      	blx	r3
  40283e:	4603      	mov	r3, r0
  402840:	4619      	mov	r1, r3
  402842:	f04f 0200 	mov.w	r2, #0
  402846:	460b      	mov	r3, r1
  402848:	4614      	mov	r4, r2
  40284a:	18db      	adds	r3, r3, r3
  40284c:	eb44 0404 	adc.w	r4, r4, r4
  402850:	185b      	adds	r3, r3, r1
  402852:	eb44 0402 	adc.w	r4, r4, r2
  402856:	0166      	lsls	r6, r4, #5
  402858:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  40285c:	015d      	lsls	r5, r3, #5
  40285e:	195b      	adds	r3, r3, r5
  402860:	eb44 0406 	adc.w	r4, r4, r6
  402864:	185b      	adds	r3, r3, r1
  402866:	eb44 0402 	adc.w	r4, r4, r2
  40286a:	f243 61af 	movw	r1, #13999	; 0x36af
  40286e:	f04f 0200 	mov.w	r2, #0
  402872:	185d      	adds	r5, r3, r1
  402874:	eb44 0602 	adc.w	r6, r4, r2
  402878:	4628      	mov	r0, r5
  40287a:	4631      	mov	r1, r6
  40287c:	4c47      	ldr	r4, [pc, #284]	; (40299c <write_image_to_file+0x1b4>)
  40287e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402882:	f04f 0300 	mov.w	r3, #0
  402886:	47a0      	blx	r4
  402888:	4603      	mov	r3, r0
  40288a:	460c      	mov	r4, r1
  40288c:	4618      	mov	r0, r3
  40288e:	4b44      	ldr	r3, [pc, #272]	; (4029a0 <write_image_to_file+0x1b8>)
  402890:	4798      	blx	r3
	
	counts = 0;
  402892:	4b44      	ldr	r3, [pc, #272]	; (4029a4 <write_image_to_file+0x1bc>)
  402894:	2200      	movs	r2, #0
  402896:	601a      	str	r2, [r3, #0]
	process_data_wifi();
  402898:	4b43      	ldr	r3, [pc, #268]	; (4029a8 <write_image_to_file+0x1c0>)
  40289a:	4798      	blx	r3
	
	while(!start_image_transfer && counts<10){}
  40289c:	bf00      	nop
  40289e:	4b35      	ldr	r3, [pc, #212]	; (402974 <write_image_to_file+0x18c>)
  4028a0:	681b      	ldr	r3, [r3, #0]
  4028a2:	2b00      	cmp	r3, #0
  4028a4:	d103      	bne.n	4028ae <write_image_to_file+0xc6>
  4028a6:	4b3f      	ldr	r3, [pc, #252]	; (4029a4 <write_image_to_file+0x1bc>)
  4028a8:	681b      	ldr	r3, [r3, #0]
  4028aa:	2b09      	cmp	r3, #9
  4028ac:	d9f7      	bls.n	40289e <write_image_to_file+0xb6>
	
	if(counts>=10){return;}
  4028ae:	4b3d      	ldr	r3, [pc, #244]	; (4029a4 <write_image_to_file+0x1bc>)
  4028b0:	681b      	ldr	r3, [r3, #0]
  4028b2:	2b09      	cmp	r3, #9
  4028b4:	d858      	bhi.n	402968 <write_image_to_file+0x180>
	
	uint32_t img = start_of_image;
  4028b6:	4b32      	ldr	r3, [pc, #200]	; (402980 <write_image_to_file+0x198>)
  4028b8:	681b      	ldr	r3, [r3, #0]
  4028ba:	66fb      	str	r3, [r7, #108]	; 0x6c
	while (img < end_of_image)
  4028bc:	e00a      	b.n	4028d4 <write_image_to_file+0xec>
	{
		usart_putchar(WIFI_USART, image_buffer[img]);
  4028be:	4a3b      	ldr	r2, [pc, #236]	; (4029ac <write_image_to_file+0x1c4>)
  4028c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  4028c2:	4413      	add	r3, r2
  4028c4:	781b      	ldrb	r3, [r3, #0]
  4028c6:	4619      	mov	r1, r3
  4028c8:	4839      	ldr	r0, [pc, #228]	; (4029b0 <write_image_to_file+0x1c8>)
  4028ca:	4b3a      	ldr	r3, [pc, #232]	; (4029b4 <write_image_to_file+0x1cc>)
  4028cc:	4798      	blx	r3
		img++;
  4028ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  4028d0:	3301      	adds	r3, #1
  4028d2:	66fb      	str	r3, [r7, #108]	; 0x6c
	while (img < end_of_image)
  4028d4:	4b29      	ldr	r3, [pc, #164]	; (40297c <write_image_to_file+0x194>)
  4028d6:	681b      	ldr	r3, [r3, #0]
  4028d8:	6efa      	ldr	r2, [r7, #108]	; 0x6c
  4028da:	429a      	cmp	r2, r3
  4028dc:	d3ef      	bcc.n	4028be <write_image_to_file+0xd6>
	}
	
	usart_write_line(WIFI_USART, "Complete\r\n");
  4028de:	4936      	ldr	r1, [pc, #216]	; (4029b8 <write_image_to_file+0x1d0>)
  4028e0:	4833      	ldr	r0, [pc, #204]	; (4029b0 <write_image_to_file+0x1c8>)
  4028e2:	4b36      	ldr	r3, [pc, #216]	; (4029bc <write_image_to_file+0x1d4>)
  4028e4:	4798      	blx	r3
	delay_s(2);
  4028e6:	4b2c      	ldr	r3, [pc, #176]	; (402998 <write_image_to_file+0x1b0>)
  4028e8:	4798      	blx	r3
  4028ea:	4603      	mov	r3, r0
  4028ec:	4619      	mov	r1, r3
  4028ee:	f04f 0200 	mov.w	r2, #0
  4028f2:	460b      	mov	r3, r1
  4028f4:	4614      	mov	r4, r2
  4028f6:	0160      	lsls	r0, r4, #5
  4028f8:	6078      	str	r0, [r7, #4]
  4028fa:	6878      	ldr	r0, [r7, #4]
  4028fc:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  402900:	6078      	str	r0, [r7, #4]
  402902:	015b      	lsls	r3, r3, #5
  402904:	603b      	str	r3, [r7, #0]
  402906:	e9d7 3400 	ldrd	r3, r4, [r7]
  40290a:	1a5b      	subs	r3, r3, r1
  40290c:	eb64 0402 	sbc.w	r4, r4, r2
  402910:	ea4f 0b84 	mov.w	fp, r4, lsl #2
  402914:	ea4b 7b93 	orr.w	fp, fp, r3, lsr #30
  402918:	ea4f 0a83 	mov.w	sl, r3, lsl #2
  40291c:	4653      	mov	r3, sl
  40291e:	465c      	mov	r4, fp
  402920:	185b      	adds	r3, r3, r1
  402922:	eb44 0402 	adc.w	r4, r4, r2
  402926:	ea4f 1904 	mov.w	r9, r4, lsl #4
  40292a:	ea49 7913 	orr.w	r9, r9, r3, lsr #28
  40292e:	ea4f 1803 	mov.w	r8, r3, lsl #4
  402932:	4643      	mov	r3, r8
  402934:	464c      	mov	r4, r9
  402936:	4619      	mov	r1, r3
  402938:	4622      	mov	r2, r4
  40293a:	f243 63af 	movw	r3, #13999	; 0x36af
  40293e:	f04f 0400 	mov.w	r4, #0
  402942:	18cd      	adds	r5, r1, r3
  402944:	eb42 0604 	adc.w	r6, r2, r4
  402948:	4628      	mov	r0, r5
  40294a:	4631      	mov	r1, r6
  40294c:	4c13      	ldr	r4, [pc, #76]	; (40299c <write_image_to_file+0x1b4>)
  40294e:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402952:	f04f 0300 	mov.w	r3, #0
  402956:	47a0      	blx	r4
  402958:	4603      	mov	r3, r0
  40295a:	460c      	mov	r4, r1
  40295c:	4618      	mov	r0, r3
  40295e:	4b10      	ldr	r3, [pc, #64]	; (4029a0 <write_image_to_file+0x1b8>)
  402960:	4798      	blx	r3
  402962:	e002      	b.n	40296a <write_image_to_file+0x182>
		return;
  402964:	bf00      	nop
  402966:	e000      	b.n	40296a <write_image_to_file+0x182>
	if(counts>=10){return;}
  402968:	bf00      	nop
	
}
  40296a:	3774      	adds	r7, #116	; 0x74
  40296c:	46bd      	mov	sp, r7
  40296e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402972:	bf00      	nop
  402974:	20000a6c 	.word	0x20000a6c
  402978:	00401cf9 	.word	0x00401cf9
  40297c:	20000ac0 	.word	0x20000ac0
  402980:	20000ab8 	.word	0x20000ab8
  402984:	20000a68 	.word	0x20000a68
  402988:	00403891 	.word	0x00403891
  40298c:	00409034 	.word	0x00409034
  402990:	0040392d 	.word	0x0040392d
  402994:	00402791 	.word	0x00402791
  402998:	00402525 	.word	0x00402525
  40299c:	00403531 	.word	0x00403531
  4029a0:	20000001 	.word	0x20000001
  4029a4:	20000a74 	.word	0x20000a74
  4029a8:	004029f1 	.word	0x004029f1
  4029ac:	20000ac4 	.word	0x20000ac4
  4029b0:	40024000 	.word	0x40024000
  4029b4:	00401685 	.word	0x00401685
  4029b8:	0040904c 	.word	0x0040904c
  4029bc:	004016b5 	.word	0x004016b5

004029c0 <process_incoming_byte_wifi>:

void process_incoming_byte_wifi(uint8_t in_byte) {
  4029c0:	b480      	push	{r7}
  4029c2:	b083      	sub	sp, #12
  4029c4:	af00      	add	r7, sp, #0
  4029c6:	4603      	mov	r3, r0
  4029c8:	71fb      	strb	r3, [r7, #7]
	
	input_line_wifi[input_pos_wifi] = in_byte;
  4029ca:	4b07      	ldr	r3, [pc, #28]	; (4029e8 <process_incoming_byte_wifi+0x28>)
  4029cc:	681b      	ldr	r3, [r3, #0]
  4029ce:	4907      	ldr	r1, [pc, #28]	; (4029ec <process_incoming_byte_wifi+0x2c>)
  4029d0:	79fa      	ldrb	r2, [r7, #7]
  4029d2:	54ca      	strb	r2, [r1, r3]
	input_pos_wifi++;
  4029d4:	4b04      	ldr	r3, [pc, #16]	; (4029e8 <process_incoming_byte_wifi+0x28>)
  4029d6:	681b      	ldr	r3, [r3, #0]
  4029d8:	3301      	adds	r3, #1
  4029da:	4a03      	ldr	r2, [pc, #12]	; (4029e8 <process_incoming_byte_wifi+0x28>)
  4029dc:	6013      	str	r3, [r2, #0]
}
  4029de:	bf00      	nop
  4029e0:	370c      	adds	r7, #12
  4029e2:	46bd      	mov	sp, r7
  4029e4:	bc80      	pop	{r7}
  4029e6:	4770      	bx	lr
  4029e8:	20000a5c 	.word	0x20000a5c
  4029ec:	2000ce14 	.word	0x2000ce14

004029f0 <process_data_wifi>:

void process_data_wifi(void) {
  4029f0:	b580      	push	{r7, lr}
  4029f2:	af00      	add	r7, sp, #0
	
	if (strstr(input_line_wifi, "None")) {
  4029f4:	490a      	ldr	r1, [pc, #40]	; (402a20 <process_data_wifi+0x30>)
  4029f6:	480b      	ldr	r0, [pc, #44]	; (402a24 <process_data_wifi+0x34>)
  4029f8:	4b0b      	ldr	r3, [pc, #44]	; (402a28 <process_data_wifi+0x38>)
  4029fa:	4798      	blx	r3
  4029fc:	4603      	mov	r3, r0
  4029fe:	2b00      	cmp	r3, #0
  402a00:	d002      	beq.n	402a08 <process_data_wifi+0x18>
		wait_flag = 1;
  402a02:	4b0a      	ldr	r3, [pc, #40]	; (402a2c <process_data_wifi+0x3c>)
  402a04:	2201      	movs	r2, #1
  402a06:	601a      	str	r2, [r3, #0]
	} 
	if (strstr(input_line_wifi, "Start transfer")){
  402a08:	4909      	ldr	r1, [pc, #36]	; (402a30 <process_data_wifi+0x40>)
  402a0a:	4806      	ldr	r0, [pc, #24]	; (402a24 <process_data_wifi+0x34>)
  402a0c:	4b06      	ldr	r3, [pc, #24]	; (402a28 <process_data_wifi+0x38>)
  402a0e:	4798      	blx	r3
  402a10:	4603      	mov	r3, r0
  402a12:	2b00      	cmp	r3, #0
  402a14:	d002      	beq.n	402a1c <process_data_wifi+0x2c>
		start_image_transfer = 1;
  402a16:	4b07      	ldr	r3, [pc, #28]	; (402a34 <process_data_wifi+0x44>)
  402a18:	2201      	movs	r2, #1
  402a1a:	601a      	str	r2, [r3, #0]
	}
  402a1c:	bf00      	nop
  402a1e:	bd80      	pop	{r7, pc}
  402a20:	00409058 	.word	0x00409058
  402a24:	2000ce14 	.word	0x2000ce14
  402a28:	00403c29 	.word	0x00403c29
  402a2c:	20000a70 	.word	0x20000a70
  402a30:	00409060 	.word	0x00409060
  402a34:	20000a6c 	.word	0x20000a6c

00402a38 <sysclk_enable_peripheral_clock>:
{
  402a38:	b580      	push	{r7, lr}
  402a3a:	b082      	sub	sp, #8
  402a3c:	af00      	add	r7, sp, #0
  402a3e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402a40:	6878      	ldr	r0, [r7, #4]
  402a42:	4b03      	ldr	r3, [pc, #12]	; (402a50 <sysclk_enable_peripheral_clock+0x18>)
  402a44:	4798      	blx	r3
}
  402a46:	bf00      	nop
  402a48:	3708      	adds	r7, #8
  402a4a:	46bd      	mov	sp, r7
  402a4c:	bd80      	pop	{r7, pc}
  402a4e:	bf00      	nop
  402a50:	00400e1d 	.word	0x00400e1d

00402a54 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  402a54:	b580      	push	{r7, lr}
  402a56:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  402a58:	200b      	movs	r0, #11
  402a5a:	4b03      	ldr	r3, [pc, #12]	; (402a68 <ioport_init+0x14>)
  402a5c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  402a5e:	200c      	movs	r0, #12
  402a60:	4b01      	ldr	r3, [pc, #4]	; (402a68 <ioport_init+0x14>)
  402a62:	4798      	blx	r3
	arch_ioport_init();
}
  402a64:	bf00      	nop
  402a66:	bd80      	pop	{r7, pc}
  402a68:	00402a39 	.word	0x00402a39

00402a6c <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  402a6c:	b480      	push	{r7}
  402a6e:	b08d      	sub	sp, #52	; 0x34
  402a70:	af00      	add	r7, sp, #0
  402a72:	6078      	str	r0, [r7, #4]
  402a74:	460b      	mov	r3, r1
  402a76:	70fb      	strb	r3, [r7, #3]
  402a78:	687b      	ldr	r3, [r7, #4]
  402a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
  402a7c:	78fb      	ldrb	r3, [r7, #3]
  402a7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  402a82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402a84:	627b      	str	r3, [r7, #36]	; 0x24
  402a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402a88:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  402a8a:	6a3b      	ldr	r3, [r7, #32]
  402a8c:	095b      	lsrs	r3, r3, #5
  402a8e:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402a90:	69fb      	ldr	r3, [r7, #28]
  402a92:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402a96:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402a9a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402a9c:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402a9e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402aa2:	2b01      	cmp	r3, #1
  402aa4:	d109      	bne.n	402aba <ioport_set_pin_dir+0x4e>
  402aa6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402aa8:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  402aaa:	697b      	ldr	r3, [r7, #20]
  402aac:	f003 031f 	and.w	r3, r3, #31
  402ab0:	2201      	movs	r2, #1
  402ab2:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402ab4:	69bb      	ldr	r3, [r7, #24]
  402ab6:	611a      	str	r2, [r3, #16]
  402ab8:	e00c      	b.n	402ad4 <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  402aba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402abe:	2b00      	cmp	r3, #0
  402ac0:	d108      	bne.n	402ad4 <ioport_set_pin_dir+0x68>
  402ac2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402ac4:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  402ac6:	693b      	ldr	r3, [r7, #16]
  402ac8:	f003 031f 	and.w	r3, r3, #31
  402acc:	2201      	movs	r2, #1
  402ace:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402ad0:	69bb      	ldr	r3, [r7, #24]
  402ad2:	615a      	str	r2, [r3, #20]
  402ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402ad6:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402ad8:	68fb      	ldr	r3, [r7, #12]
  402ada:	f003 031f 	and.w	r3, r3, #31
  402ade:	2201      	movs	r2, #1
  402ae0:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402ae2:	69bb      	ldr	r3, [r7, #24]
  402ae4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  402ae8:	bf00      	nop
  402aea:	3734      	adds	r7, #52	; 0x34
  402aec:	46bd      	mov	sp, r7
  402aee:	bc80      	pop	{r7}
  402af0:	4770      	bx	lr

00402af2 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402af2:	b480      	push	{r7}
  402af4:	b08b      	sub	sp, #44	; 0x2c
  402af6:	af00      	add	r7, sp, #0
  402af8:	6078      	str	r0, [r7, #4]
  402afa:	460b      	mov	r3, r1
  402afc:	70fb      	strb	r3, [r7, #3]
  402afe:	687b      	ldr	r3, [r7, #4]
  402b00:	627b      	str	r3, [r7, #36]	; 0x24
  402b02:	78fb      	ldrb	r3, [r7, #3]
  402b04:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402b08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b0a:	61fb      	str	r3, [r7, #28]
  402b0c:	69fb      	ldr	r3, [r7, #28]
  402b0e:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  402b10:	69bb      	ldr	r3, [r7, #24]
  402b12:	095b      	lsrs	r3, r3, #5
  402b14:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402b16:	697b      	ldr	r3, [r7, #20]
  402b18:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402b1c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402b20:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402b22:	613b      	str	r3, [r7, #16]

	if (level) {
  402b24:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402b28:	2b00      	cmp	r3, #0
  402b2a:	d009      	beq.n	402b40 <ioport_set_pin_level+0x4e>
  402b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b2e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402b30:	68fb      	ldr	r3, [r7, #12]
  402b32:	f003 031f 	and.w	r3, r3, #31
  402b36:	2201      	movs	r2, #1
  402b38:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402b3a:	693b      	ldr	r3, [r7, #16]
  402b3c:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  402b3e:	e008      	b.n	402b52 <ioport_set_pin_level+0x60>
  402b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402b42:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  402b44:	68bb      	ldr	r3, [r7, #8]
  402b46:	f003 031f 	and.w	r3, r3, #31
  402b4a:	2201      	movs	r2, #1
  402b4c:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402b4e:	693b      	ldr	r3, [r7, #16]
  402b50:	635a      	str	r2, [r3, #52]	; 0x34
  402b52:	bf00      	nop
  402b54:	372c      	adds	r7, #44	; 0x2c
  402b56:	46bd      	mov	sp, r7
  402b58:	bc80      	pop	{r7}
  402b5a:	4770      	bx	lr

00402b5c <board_init>:
#include <board.h>
#include <conf_board.h>
#include "wifi.h"

void board_init(void)
{
  402b5c:	b580      	push	{r7, lr}
  402b5e:	af00      	add	r7, sp, #0
	
	ioport_init();
  402b60:	4b0f      	ldr	r3, [pc, #60]	; (402ba0 <board_init+0x44>)
  402b62:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_RESET_PIN, IOPORT_DIR_OUTPUT);
  402b64:	2101      	movs	r1, #1
  402b66:	2020      	movs	r0, #32
  402b68:	4b0e      	ldr	r3, [pc, #56]	; (402ba4 <board_init+0x48>)
  402b6a:	4798      	blx	r3
	ioport_set_pin_level(WIFI_RESET_PIN, true);
  402b6c:	2101      	movs	r1, #1
  402b6e:	2020      	movs	r0, #32
  402b70:	4b0d      	ldr	r3, [pc, #52]	; (402ba8 <board_init+0x4c>)
  402b72:	4798      	blx	r3
	
	//ioport_set_pin_dir(PIN_LED, IOPORT_DIR_OUTPUT);
	//ioport_set_pin_level(PIN_LED, false);
	
	ioport_set_pin_dir(WIFI_CTS_PIN, IOPORT_DIR_OUTPUT);
  402b74:	2101      	movs	r1, #1
  402b76:	2007      	movs	r0, #7
  402b78:	4b0a      	ldr	r3, [pc, #40]	; (402ba4 <board_init+0x48>)
  402b7a:	4798      	blx	r3
	ioport_set_pin_level(WIFI_CTS_PIN, false);
  402b7c:	2100      	movs	r1, #0
  402b7e:	2007      	movs	r0, #7
  402b80:	4b09      	ldr	r3, [pc, #36]	; (402ba8 <board_init+0x4c>)
  402b82:	4798      	blx	r3
	
	ioport_set_pin_dir(CAM_RST, IOPORT_DIR_OUTPUT);
  402b84:	2101      	movs	r1, #1
  402b86:	2014      	movs	r0, #20
  402b88:	4b06      	ldr	r3, [pc, #24]	; (402ba4 <board_init+0x48>)
  402b8a:	4798      	blx	r3
	ioport_set_pin_dir(CAM_RST, false);
  402b8c:	2100      	movs	r1, #0
  402b8e:	2014      	movs	r0, #20
  402b90:	4b04      	ldr	r3, [pc, #16]	; (402ba4 <board_init+0x48>)
  402b92:	4798      	blx	r3
	
	ioport_set_pin_dir(WIFI_STATUS, IOPORT_DIR_INPUT);
  402b94:	2100      	movs	r1, #0
  402b96:	202d      	movs	r0, #45	; 0x2d
  402b98:	4b02      	ldr	r3, [pc, #8]	; (402ba4 <board_init+0x48>)
  402b9a:	4798      	blx	r3
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
}
  402b9c:	bf00      	nop
  402b9e:	bd80      	pop	{r7, pc}
  402ba0:	00402a55 	.word	0x00402a55
  402ba4:	00402a6d 	.word	0x00402a6d
  402ba8:	00402af3 	.word	0x00402af3

00402bac <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402bac:	b580      	push	{r7, lr}
  402bae:	b084      	sub	sp, #16
  402bb0:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  402bb2:	4b27      	ldr	r3, [pc, #156]	; (402c50 <Reset_Handler+0xa4>)
  402bb4:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  402bb6:	4b27      	ldr	r3, [pc, #156]	; (402c54 <Reset_Handler+0xa8>)
  402bb8:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  402bba:	68fa      	ldr	r2, [r7, #12]
  402bbc:	68bb      	ldr	r3, [r7, #8]
  402bbe:	429a      	cmp	r2, r3
  402bc0:	d90d      	bls.n	402bde <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  402bc2:	e007      	b.n	402bd4 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  402bc4:	68bb      	ldr	r3, [r7, #8]
  402bc6:	1d1a      	adds	r2, r3, #4
  402bc8:	60ba      	str	r2, [r7, #8]
  402bca:	68fa      	ldr	r2, [r7, #12]
  402bcc:	1d11      	adds	r1, r2, #4
  402bce:	60f9      	str	r1, [r7, #12]
  402bd0:	6812      	ldr	r2, [r2, #0]
  402bd2:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  402bd4:	68bb      	ldr	r3, [r7, #8]
  402bd6:	4a20      	ldr	r2, [pc, #128]	; (402c58 <Reset_Handler+0xac>)
  402bd8:	4293      	cmp	r3, r2
  402bda:	d3f3      	bcc.n	402bc4 <Reset_Handler+0x18>
  402bdc:	e020      	b.n	402c20 <Reset_Handler+0x74>
		}
	} else if (pSrc < pDest) {
  402bde:	68fa      	ldr	r2, [r7, #12]
  402be0:	68bb      	ldr	r3, [r7, #8]
  402be2:	429a      	cmp	r2, r3
  402be4:	d21c      	bcs.n	402c20 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  402be6:	4a1c      	ldr	r2, [pc, #112]	; (402c58 <Reset_Handler+0xac>)
  402be8:	4b1a      	ldr	r3, [pc, #104]	; (402c54 <Reset_Handler+0xa8>)
  402bea:	1ad3      	subs	r3, r2, r3
  402bec:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  402bee:	68fa      	ldr	r2, [r7, #12]
  402bf0:	687b      	ldr	r3, [r7, #4]
  402bf2:	4413      	add	r3, r2
  402bf4:	3b04      	subs	r3, #4
  402bf6:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  402bf8:	68ba      	ldr	r2, [r7, #8]
  402bfa:	687b      	ldr	r3, [r7, #4]
  402bfc:	4413      	add	r3, r2
  402bfe:	3b04      	subs	r3, #4
  402c00:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402c02:	e00a      	b.n	402c1a <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402c04:	68bb      	ldr	r3, [r7, #8]
  402c06:	1f1a      	subs	r2, r3, #4
  402c08:	60ba      	str	r2, [r7, #8]
  402c0a:	68fa      	ldr	r2, [r7, #12]
  402c0c:	1f11      	subs	r1, r2, #4
  402c0e:	60f9      	str	r1, [r7, #12]
  402c10:	6812      	ldr	r2, [r2, #0]
  402c12:	601a      	str	r2, [r3, #0]
		for (;nb_bytes;nb_bytes -= 4) {
  402c14:	687b      	ldr	r3, [r7, #4]
  402c16:	3b04      	subs	r3, #4
  402c18:	607b      	str	r3, [r7, #4]
  402c1a:	687b      	ldr	r3, [r7, #4]
  402c1c:	2b00      	cmp	r3, #0
  402c1e:	d1f1      	bne.n	402c04 <Reset_Handler+0x58>
		}
	}
	__NOP();
  402c20:	bf00      	nop

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402c22:	4b0e      	ldr	r3, [pc, #56]	; (402c5c <Reset_Handler+0xb0>)
  402c24:	60bb      	str	r3, [r7, #8]
  402c26:	e004      	b.n	402c32 <Reset_Handler+0x86>
		*pDest++ = 0;
  402c28:	68bb      	ldr	r3, [r7, #8]
  402c2a:	1d1a      	adds	r2, r3, #4
  402c2c:	60ba      	str	r2, [r7, #8]
  402c2e:	2200      	movs	r2, #0
  402c30:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  402c32:	68bb      	ldr	r3, [r7, #8]
  402c34:	4a0a      	ldr	r2, [pc, #40]	; (402c60 <Reset_Handler+0xb4>)
  402c36:	4293      	cmp	r3, r2
  402c38:	d3f6      	bcc.n	402c28 <Reset_Handler+0x7c>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  402c3a:	4b0a      	ldr	r3, [pc, #40]	; (402c64 <Reset_Handler+0xb8>)
  402c3c:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  402c3e:	4a0a      	ldr	r2, [pc, #40]	; (402c68 <Reset_Handler+0xbc>)
  402c40:	68fb      	ldr	r3, [r7, #12]
  402c42:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  402c44:	4b09      	ldr	r3, [pc, #36]	; (402c6c <Reset_Handler+0xc0>)
  402c46:	4798      	blx	r3

	/* Branch to main function */
	main();
  402c48:	4b09      	ldr	r3, [pc, #36]	; (402c70 <Reset_Handler+0xc4>)
  402c4a:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  402c4c:	e7fe      	b.n	402c4c <Reset_Handler+0xa0>
  402c4e:	bf00      	nop
  402c50:	0040941c 	.word	0x0040941c
  402c54:	20000000 	.word	0x20000000
  402c58:	200009bc 	.word	0x200009bc
  402c5c:	200009bc 	.word	0x200009bc
  402c60:	2000d200 	.word	0x2000d200
  402c64:	00400000 	.word	0x00400000
  402c68:	e000ed00 	.word	0xe000ed00
  402c6c:	00403841 	.word	0x00403841
  402c70:	0040305d 	.word	0x0040305d

00402c74 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402c74:	b480      	push	{r7}
  402c76:	af00      	add	r7, sp, #0
	while (1) {
  402c78:	e7fe      	b.n	402c78 <Dummy_Handler+0x4>
	...

00402c7c <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  402c7c:	b480      	push	{r7}
  402c7e:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402c80:	4b5d      	ldr	r3, [pc, #372]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402c84:	f003 0303 	and.w	r3, r3, #3
  402c88:	2b03      	cmp	r3, #3
  402c8a:	f200 8096 	bhi.w	402dba <SystemCoreClockUpdate+0x13e>
  402c8e:	a201      	add	r2, pc, #4	; (adr r2, 402c94 <SystemCoreClockUpdate+0x18>)
  402c90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402c94:	00402ca5 	.word	0x00402ca5
  402c98:	00402cc5 	.word	0x00402cc5
  402c9c:	00402d0f 	.word	0x00402d0f
  402ca0:	00402d0f 	.word	0x00402d0f
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  402ca4:	4b55      	ldr	r3, [pc, #340]	; (402dfc <SystemCoreClockUpdate+0x180>)
  402ca6:	695b      	ldr	r3, [r3, #20]
  402ca8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402cac:	2b00      	cmp	r3, #0
  402cae:	d004      	beq.n	402cba <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402cb0:	4b53      	ldr	r3, [pc, #332]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402cb2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402cb6:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  402cb8:	e080      	b.n	402dbc <SystemCoreClockUpdate+0x140>
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402cba:	4b51      	ldr	r3, [pc, #324]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402cbc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402cc0:	601a      	str	r2, [r3, #0]
		break;
  402cc2:	e07b      	b.n	402dbc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402cc4:	4b4c      	ldr	r3, [pc, #304]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402cc6:	6a1b      	ldr	r3, [r3, #32]
  402cc8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402ccc:	2b00      	cmp	r3, #0
  402cce:	d003      	beq.n	402cd8 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402cd0:	4b4b      	ldr	r3, [pc, #300]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402cd2:	4a4c      	ldr	r2, [pc, #304]	; (402e04 <SystemCoreClockUpdate+0x188>)
  402cd4:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  402cd6:	e071      	b.n	402dbc <SystemCoreClockUpdate+0x140>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402cd8:	4b49      	ldr	r3, [pc, #292]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402cda:	4a4b      	ldr	r2, [pc, #300]	; (402e08 <SystemCoreClockUpdate+0x18c>)
  402cdc:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402cde:	4b46      	ldr	r3, [pc, #280]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402ce0:	6a1b      	ldr	r3, [r3, #32]
  402ce2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402ce6:	2b10      	cmp	r3, #16
  402ce8:	d008      	beq.n	402cfc <SystemCoreClockUpdate+0x80>
  402cea:	2b20      	cmp	r3, #32
  402cec:	d00a      	beq.n	402d04 <SystemCoreClockUpdate+0x88>
  402cee:	2b00      	cmp	r3, #0
  402cf0:	d000      	beq.n	402cf4 <SystemCoreClockUpdate+0x78>
			break;
  402cf2:	e00b      	b.n	402d0c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402cf4:	4b42      	ldr	r3, [pc, #264]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402cf6:	4a44      	ldr	r2, [pc, #272]	; (402e08 <SystemCoreClockUpdate+0x18c>)
  402cf8:	601a      	str	r2, [r3, #0]
			break;
  402cfa:	e007      	b.n	402d0c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402cfc:	4b40      	ldr	r3, [pc, #256]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402cfe:	4a43      	ldr	r2, [pc, #268]	; (402e0c <SystemCoreClockUpdate+0x190>)
  402d00:	601a      	str	r2, [r3, #0]
			break;
  402d02:	e003      	b.n	402d0c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402d04:	4b3e      	ldr	r3, [pc, #248]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402d06:	4a3f      	ldr	r2, [pc, #252]	; (402e04 <SystemCoreClockUpdate+0x188>)
  402d08:	601a      	str	r2, [r3, #0]
			break;
  402d0a:	bf00      	nop
		break;
  402d0c:	e056      	b.n	402dbc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402d0e:	4b3a      	ldr	r3, [pc, #232]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402d10:	6a1b      	ldr	r3, [r3, #32]
  402d12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402d16:	2b00      	cmp	r3, #0
  402d18:	d003      	beq.n	402d22 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  402d1a:	4b39      	ldr	r3, [pc, #228]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402d1c:	4a39      	ldr	r2, [pc, #228]	; (402e04 <SystemCoreClockUpdate+0x188>)
  402d1e:	601a      	str	r2, [r3, #0]
  402d20:	e019      	b.n	402d56 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402d22:	4b37      	ldr	r3, [pc, #220]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402d24:	4a38      	ldr	r2, [pc, #224]	; (402e08 <SystemCoreClockUpdate+0x18c>)
  402d26:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402d28:	4b33      	ldr	r3, [pc, #204]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402d2a:	6a1b      	ldr	r3, [r3, #32]
  402d2c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402d30:	2b10      	cmp	r3, #16
  402d32:	d008      	beq.n	402d46 <SystemCoreClockUpdate+0xca>
  402d34:	2b20      	cmp	r3, #32
  402d36:	d00a      	beq.n	402d4e <SystemCoreClockUpdate+0xd2>
  402d38:	2b00      	cmp	r3, #0
  402d3a:	d000      	beq.n	402d3e <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  402d3c:	e00b      	b.n	402d56 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402d3e:	4b30      	ldr	r3, [pc, #192]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402d40:	4a31      	ldr	r2, [pc, #196]	; (402e08 <SystemCoreClockUpdate+0x18c>)
  402d42:	601a      	str	r2, [r3, #0]
					break;
  402d44:	e007      	b.n	402d56 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402d46:	4b2e      	ldr	r3, [pc, #184]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402d48:	4a30      	ldr	r2, [pc, #192]	; (402e0c <SystemCoreClockUpdate+0x190>)
  402d4a:	601a      	str	r2, [r3, #0]
					break;
  402d4c:	e003      	b.n	402d56 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402d4e:	4b2c      	ldr	r3, [pc, #176]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402d50:	4a2c      	ldr	r2, [pc, #176]	; (402e04 <SystemCoreClockUpdate+0x188>)
  402d52:	601a      	str	r2, [r3, #0]
					break;
  402d54:	bf00      	nop
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  402d56:	4b28      	ldr	r3, [pc, #160]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402d58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402d5a:	f003 0303 	and.w	r3, r3, #3
  402d5e:	2b02      	cmp	r3, #2
  402d60:	d115      	bne.n	402d8e <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402d62:	4b25      	ldr	r3, [pc, #148]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402d64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  402d66:	0c1b      	lsrs	r3, r3, #16
  402d68:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402d6c:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402d6e:	4a24      	ldr	r2, [pc, #144]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402d70:	6812      	ldr	r2, [r2, #0]
  402d72:	fb02 f303 	mul.w	r3, r2, r3
  402d76:	4a22      	ldr	r2, [pc, #136]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402d78:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402d7a:	4b1f      	ldr	r3, [pc, #124]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402d7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  402d7e:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402d80:	4a1f      	ldr	r2, [pc, #124]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402d82:	6812      	ldr	r2, [r2, #0]
  402d84:	fbb2 f3f3 	udiv	r3, r2, r3
  402d88:	4a1d      	ldr	r2, [pc, #116]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402d8a:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402d8c:	e016      	b.n	402dbc <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402d8e:	4b1a      	ldr	r3, [pc, #104]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402d90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  402d92:	0c1b      	lsrs	r3, r3, #16
  402d94:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402d98:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402d9a:	4a19      	ldr	r2, [pc, #100]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402d9c:	6812      	ldr	r2, [r2, #0]
  402d9e:	fb02 f303 	mul.w	r3, r2, r3
  402da2:	4a17      	ldr	r2, [pc, #92]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402da4:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402da6:	4b14      	ldr	r3, [pc, #80]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402da8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  402daa:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402dac:	4a14      	ldr	r2, [pc, #80]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402dae:	6812      	ldr	r2, [r2, #0]
  402db0:	fbb2 f3f3 	udiv	r3, r2, r3
  402db4:	4a12      	ldr	r2, [pc, #72]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402db6:	6013      	str	r3, [r2, #0]
		break;
  402db8:	e000      	b.n	402dbc <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  402dba:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402dbc:	4b0e      	ldr	r3, [pc, #56]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402dbe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402dc0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402dc4:	2b70      	cmp	r3, #112	; 0x70
  402dc6:	d108      	bne.n	402dda <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402dc8:	4b0d      	ldr	r3, [pc, #52]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402dca:	681b      	ldr	r3, [r3, #0]
  402dcc:	4a10      	ldr	r2, [pc, #64]	; (402e10 <SystemCoreClockUpdate+0x194>)
  402dce:	fba2 2303 	umull	r2, r3, r2, r3
  402dd2:	085b      	lsrs	r3, r3, #1
  402dd4:	4a0a      	ldr	r2, [pc, #40]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402dd6:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402dd8:	e00a      	b.n	402df0 <SystemCoreClockUpdate+0x174>
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402dda:	4b07      	ldr	r3, [pc, #28]	; (402df8 <SystemCoreClockUpdate+0x17c>)
  402ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402dde:	091b      	lsrs	r3, r3, #4
  402de0:	f003 0307 	and.w	r3, r3, #7
		SystemCoreClock >>=
  402de4:	4a06      	ldr	r2, [pc, #24]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402de6:	6812      	ldr	r2, [r2, #0]
  402de8:	fa22 f303 	lsr.w	r3, r2, r3
  402dec:	4a04      	ldr	r2, [pc, #16]	; (402e00 <SystemCoreClockUpdate+0x184>)
  402dee:	6013      	str	r3, [r2, #0]
}
  402df0:	bf00      	nop
  402df2:	46bd      	mov	sp, r7
  402df4:	bc80      	pop	{r7}
  402df6:	4770      	bx	lr
  402df8:	400e0400 	.word	0x400e0400
  402dfc:	400e1410 	.word	0x400e1410
  402e00:	2000000c 	.word	0x2000000c
  402e04:	00b71b00 	.word	0x00b71b00
  402e08:	003d0900 	.word	0x003d0900
  402e0c:	007a1200 	.word	0x007a1200
  402e10:	aaaaaaab 	.word	0xaaaaaaab

00402e14 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402e14:	b480      	push	{r7}
  402e16:	b083      	sub	sp, #12
  402e18:	af00      	add	r7, sp, #0
  402e1a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402e1c:	687b      	ldr	r3, [r7, #4]
  402e1e:	4a18      	ldr	r2, [pc, #96]	; (402e80 <system_init_flash+0x6c>)
  402e20:	4293      	cmp	r3, r2
  402e22:	d804      	bhi.n	402e2e <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402e24:	4b17      	ldr	r3, [pc, #92]	; (402e84 <system_init_flash+0x70>)
  402e26:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402e2a:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402e2c:	e023      	b.n	402e76 <system_init_flash+0x62>
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402e2e:	687b      	ldr	r3, [r7, #4]
  402e30:	4a15      	ldr	r2, [pc, #84]	; (402e88 <system_init_flash+0x74>)
  402e32:	4293      	cmp	r3, r2
  402e34:	d803      	bhi.n	402e3e <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402e36:	4b13      	ldr	r3, [pc, #76]	; (402e84 <system_init_flash+0x70>)
  402e38:	4a14      	ldr	r2, [pc, #80]	; (402e8c <system_init_flash+0x78>)
  402e3a:	601a      	str	r2, [r3, #0]
}
  402e3c:	e01b      	b.n	402e76 <system_init_flash+0x62>
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402e3e:	687b      	ldr	r3, [r7, #4]
  402e40:	4a13      	ldr	r2, [pc, #76]	; (402e90 <system_init_flash+0x7c>)
  402e42:	4293      	cmp	r3, r2
  402e44:	d803      	bhi.n	402e4e <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402e46:	4b0f      	ldr	r3, [pc, #60]	; (402e84 <system_init_flash+0x70>)
  402e48:	4a12      	ldr	r2, [pc, #72]	; (402e94 <system_init_flash+0x80>)
  402e4a:	601a      	str	r2, [r3, #0]
}
  402e4c:	e013      	b.n	402e76 <system_init_flash+0x62>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402e4e:	687b      	ldr	r3, [r7, #4]
  402e50:	4a11      	ldr	r2, [pc, #68]	; (402e98 <system_init_flash+0x84>)
  402e52:	4293      	cmp	r3, r2
  402e54:	d803      	bhi.n	402e5e <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402e56:	4b0b      	ldr	r3, [pc, #44]	; (402e84 <system_init_flash+0x70>)
  402e58:	4a10      	ldr	r2, [pc, #64]	; (402e9c <system_init_flash+0x88>)
  402e5a:	601a      	str	r2, [r3, #0]
}
  402e5c:	e00b      	b.n	402e76 <system_init_flash+0x62>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402e5e:	687b      	ldr	r3, [r7, #4]
  402e60:	4a0f      	ldr	r2, [pc, #60]	; (402ea0 <system_init_flash+0x8c>)
  402e62:	4293      	cmp	r3, r2
  402e64:	d804      	bhi.n	402e70 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402e66:	4b07      	ldr	r3, [pc, #28]	; (402e84 <system_init_flash+0x70>)
  402e68:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402e6c:	601a      	str	r2, [r3, #0]
}
  402e6e:	e002      	b.n	402e76 <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402e70:	4b04      	ldr	r3, [pc, #16]	; (402e84 <system_init_flash+0x70>)
  402e72:	4a0c      	ldr	r2, [pc, #48]	; (402ea4 <system_init_flash+0x90>)
  402e74:	601a      	str	r2, [r3, #0]
}
  402e76:	bf00      	nop
  402e78:	370c      	adds	r7, #12
  402e7a:	46bd      	mov	sp, r7
  402e7c:	bc80      	pop	{r7}
  402e7e:	4770      	bx	lr
  402e80:	01312cff 	.word	0x01312cff
  402e84:	400e0a00 	.word	0x400e0a00
  402e88:	026259ff 	.word	0x026259ff
  402e8c:	04000100 	.word	0x04000100
  402e90:	039386ff 	.word	0x039386ff
  402e94:	04000200 	.word	0x04000200
  402e98:	04c4b3ff 	.word	0x04c4b3ff
  402e9c:	04000300 	.word	0x04000300
  402ea0:	05f5e0ff 	.word	0x05f5e0ff
  402ea4:	04000500 	.word	0x04000500

00402ea8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402ea8:	b480      	push	{r7}
  402eaa:	b085      	sub	sp, #20
  402eac:	af00      	add	r7, sp, #0
  402eae:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402eb0:	4b10      	ldr	r3, [pc, #64]	; (402ef4 <_sbrk+0x4c>)
  402eb2:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402eb4:	4b10      	ldr	r3, [pc, #64]	; (402ef8 <_sbrk+0x50>)
  402eb6:	681b      	ldr	r3, [r3, #0]
  402eb8:	2b00      	cmp	r3, #0
  402eba:	d102      	bne.n	402ec2 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402ebc:	4b0e      	ldr	r3, [pc, #56]	; (402ef8 <_sbrk+0x50>)
  402ebe:	4a0f      	ldr	r2, [pc, #60]	; (402efc <_sbrk+0x54>)
  402ec0:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402ec2:	4b0d      	ldr	r3, [pc, #52]	; (402ef8 <_sbrk+0x50>)
  402ec4:	681b      	ldr	r3, [r3, #0]
  402ec6:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402ec8:	68ba      	ldr	r2, [r7, #8]
  402eca:	687b      	ldr	r3, [r7, #4]
  402ecc:	441a      	add	r2, r3
  402ece:	68fb      	ldr	r3, [r7, #12]
  402ed0:	429a      	cmp	r2, r3
  402ed2:	dd02      	ble.n	402eda <_sbrk+0x32>
		return (caddr_t) -1;	
  402ed4:	f04f 33ff 	mov.w	r3, #4294967295
  402ed8:	e006      	b.n	402ee8 <_sbrk+0x40>
	}

	heap += incr;
  402eda:	4b07      	ldr	r3, [pc, #28]	; (402ef8 <_sbrk+0x50>)
  402edc:	681a      	ldr	r2, [r3, #0]
  402ede:	687b      	ldr	r3, [r7, #4]
  402ee0:	4413      	add	r3, r2
  402ee2:	4a05      	ldr	r2, [pc, #20]	; (402ef8 <_sbrk+0x50>)
  402ee4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402ee6:	68bb      	ldr	r3, [r7, #8]
}
  402ee8:	4618      	mov	r0, r3
  402eea:	3714      	adds	r7, #20
  402eec:	46bd      	mov	sp, r7
  402eee:	bc80      	pop	{r7}
  402ef0:	4770      	bx	lr
  402ef2:	bf00      	nop
  402ef4:	2001fffc 	.word	0x2001fffc
  402ef8:	20000a7c 	.word	0x20000a7c
  402efc:	20010200 	.word	0x20010200

00402f00 <osc_get_rate>:
{
  402f00:	b480      	push	{r7}
  402f02:	b083      	sub	sp, #12
  402f04:	af00      	add	r7, sp, #0
  402f06:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402f08:	687b      	ldr	r3, [r7, #4]
  402f0a:	2b07      	cmp	r3, #7
  402f0c:	d825      	bhi.n	402f5a <osc_get_rate+0x5a>
  402f0e:	a201      	add	r2, pc, #4	; (adr r2, 402f14 <osc_get_rate+0x14>)
  402f10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402f14:	00402f35 	.word	0x00402f35
  402f18:	00402f3b 	.word	0x00402f3b
  402f1c:	00402f41 	.word	0x00402f41
  402f20:	00402f47 	.word	0x00402f47
  402f24:	00402f4b 	.word	0x00402f4b
  402f28:	00402f4f 	.word	0x00402f4f
  402f2c:	00402f53 	.word	0x00402f53
  402f30:	00402f57 	.word	0x00402f57
		return OSC_SLCK_32K_RC_HZ;
  402f34:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402f38:	e010      	b.n	402f5c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402f3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402f3e:	e00d      	b.n	402f5c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402f40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402f44:	e00a      	b.n	402f5c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402f46:	4b08      	ldr	r3, [pc, #32]	; (402f68 <osc_get_rate+0x68>)
  402f48:	e008      	b.n	402f5c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402f4a:	4b08      	ldr	r3, [pc, #32]	; (402f6c <osc_get_rate+0x6c>)
  402f4c:	e006      	b.n	402f5c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402f4e:	4b08      	ldr	r3, [pc, #32]	; (402f70 <osc_get_rate+0x70>)
  402f50:	e004      	b.n	402f5c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402f52:	4b07      	ldr	r3, [pc, #28]	; (402f70 <osc_get_rate+0x70>)
  402f54:	e002      	b.n	402f5c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402f56:	4b06      	ldr	r3, [pc, #24]	; (402f70 <osc_get_rate+0x70>)
  402f58:	e000      	b.n	402f5c <osc_get_rate+0x5c>
	return 0;
  402f5a:	2300      	movs	r3, #0
}
  402f5c:	4618      	mov	r0, r3
  402f5e:	370c      	adds	r7, #12
  402f60:	46bd      	mov	sp, r7
  402f62:	bc80      	pop	{r7}
  402f64:	4770      	bx	lr
  402f66:	bf00      	nop
  402f68:	003d0900 	.word	0x003d0900
  402f6c:	007a1200 	.word	0x007a1200
  402f70:	00b71b00 	.word	0x00b71b00

00402f74 <sysclk_get_main_hz>:
{
  402f74:	b580      	push	{r7, lr}
  402f76:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402f78:	2006      	movs	r0, #6
  402f7a:	4b04      	ldr	r3, [pc, #16]	; (402f8c <sysclk_get_main_hz+0x18>)
  402f7c:	4798      	blx	r3
  402f7e:	4602      	mov	r2, r0
  402f80:	4613      	mov	r3, r2
  402f82:	009b      	lsls	r3, r3, #2
  402f84:	4413      	add	r3, r2
  402f86:	009b      	lsls	r3, r3, #2
}
  402f88:	4618      	mov	r0, r3
  402f8a:	bd80      	pop	{r7, pc}
  402f8c:	00402f01 	.word	0x00402f01

00402f90 <sysclk_get_cpu_hz>:
{
  402f90:	b580      	push	{r7, lr}
  402f92:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402f94:	4b02      	ldr	r3, [pc, #8]	; (402fa0 <sysclk_get_cpu_hz+0x10>)
  402f96:	4798      	blx	r3
  402f98:	4603      	mov	r3, r0
  402f9a:	085b      	lsrs	r3, r3, #1
}
  402f9c:	4618      	mov	r0, r3
  402f9e:	bd80      	pop	{r7, pc}
  402fa0:	00402f75 	.word	0x00402f75

00402fa4 <ioport_set_pin_level>:
{
  402fa4:	b480      	push	{r7}
  402fa6:	b08b      	sub	sp, #44	; 0x2c
  402fa8:	af00      	add	r7, sp, #0
  402faa:	6078      	str	r0, [r7, #4]
  402fac:	460b      	mov	r3, r1
  402fae:	70fb      	strb	r3, [r7, #3]
  402fb0:	687b      	ldr	r3, [r7, #4]
  402fb2:	627b      	str	r3, [r7, #36]	; 0x24
  402fb4:	78fb      	ldrb	r3, [r7, #3]
  402fb6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402fba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402fbc:	61fb      	str	r3, [r7, #28]
  402fbe:	69fb      	ldr	r3, [r7, #28]
  402fc0:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  402fc2:	69bb      	ldr	r3, [r7, #24]
  402fc4:	095b      	lsrs	r3, r3, #5
  402fc6:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402fc8:	697b      	ldr	r3, [r7, #20]
  402fca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402fce:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402fd2:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  402fd4:	613b      	str	r3, [r7, #16]
	if (level) {
  402fd6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402fda:	2b00      	cmp	r3, #0
  402fdc:	d009      	beq.n	402ff2 <ioport_set_pin_level+0x4e>
  402fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402fe0:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402fe2:	68fb      	ldr	r3, [r7, #12]
  402fe4:	f003 031f 	and.w	r3, r3, #31
  402fe8:	2201      	movs	r2, #1
  402fea:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402fec:	693b      	ldr	r3, [r7, #16]
  402fee:	631a      	str	r2, [r3, #48]	; 0x30
}
  402ff0:	e008      	b.n	403004 <ioport_set_pin_level+0x60>
  402ff2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402ff4:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  402ff6:	68bb      	ldr	r3, [r7, #8]
  402ff8:	f003 031f 	and.w	r3, r3, #31
  402ffc:	2201      	movs	r2, #1
  402ffe:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403000:	693b      	ldr	r3, [r7, #16]
  403002:	635a      	str	r2, [r3, #52]	; 0x34
  403004:	bf00      	nop
  403006:	372c      	adds	r7, #44	; 0x2c
  403008:	46bd      	mov	sp, r7
  40300a:	bc80      	pop	{r7}
  40300c:	4770      	bx	lr

0040300e <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  40300e:	b480      	push	{r7}
  403010:	b089      	sub	sp, #36	; 0x24
  403012:	af00      	add	r7, sp, #0
  403014:	6078      	str	r0, [r7, #4]
  403016:	687b      	ldr	r3, [r7, #4]
  403018:	61fb      	str	r3, [r7, #28]
  40301a:	69fb      	ldr	r3, [r7, #28]
  40301c:	61bb      	str	r3, [r7, #24]
  40301e:	69bb      	ldr	r3, [r7, #24]
  403020:	617b      	str	r3, [r7, #20]
	return pin >> 5;
  403022:	697b      	ldr	r3, [r7, #20]
  403024:	095b      	lsrs	r3, r3, #5
  403026:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403028:	693b      	ldr	r3, [r7, #16]
  40302a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40302e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403032:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  403034:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  403036:	69fb      	ldr	r3, [r7, #28]
  403038:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40303a:	68fb      	ldr	r3, [r7, #12]
  40303c:	f003 031f 	and.w	r3, r3, #31
  403040:	2101      	movs	r1, #1
  403042:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  403046:	4013      	ands	r3, r2
  403048:	2b00      	cmp	r3, #0
  40304a:	bf14      	ite	ne
  40304c:	2301      	movne	r3, #1
  40304e:	2300      	moveq	r3, #0
  403050:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  403052:	4618      	mov	r0, r3
  403054:	3724      	adds	r7, #36	; 0x24
  403056:	46bd      	mov	sp, r7
  403058:	bc80      	pop	{r7}
  40305a:	4770      	bx	lr

0040305c <main>:
#include "conf_board.h"
#include "conf_clock.h"
#include "timer_interface.h"

int main (void)
{
  40305c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403060:	b093      	sub	sp, #76	; 0x4c
  403062:	af00      	add	r7, sp, #0
	//Initialize clock and board definitions
	sysclk_init();
  403064:	4b9d      	ldr	r3, [pc, #628]	; (4032dc <main+0x280>)
  403066:	4798      	blx	r3
	wdt_disable(WDT);
  403068:	489d      	ldr	r0, [pc, #628]	; (4032e0 <main+0x284>)
  40306a:	4b9e      	ldr	r3, [pc, #632]	; (4032e4 <main+0x288>)
  40306c:	4798      	blx	r3
	board_init();
  40306e:	4b9e      	ldr	r3, [pc, #632]	; (4032e8 <main+0x28c>)
  403070:	4798      	blx	r3

	//Configure and start the Timer
	configure_tc();
  403072:	4b9e      	ldr	r3, [pc, #632]	; (4032ec <main+0x290>)
  403074:	4798      	blx	r3
	
	//Configure the WiFi USART, Command pin, and Web Setup pin
	configure_usart_wifi();
  403076:	4b9e      	ldr	r3, [pc, #632]	; (4032f0 <main+0x294>)
  403078:	4798      	blx	r3
	configure_wifi_command_pin();
  40307a:	4b9e      	ldr	r3, [pc, #632]	; (4032f4 <main+0x298>)
  40307c:	4798      	blx	r3
	configure_wifi_web_setup_pin();
  40307e:	4b9e      	ldr	r3, [pc, #632]	; (4032f8 <main+0x29c>)
  403080:	4798      	blx	r3
	
	//Reset wiFi module

	
	//Initialize and configure the camera
	init_camera();
  403082:	4b9e      	ldr	r3, [pc, #632]	; (4032fc <main+0x2a0>)
  403084:	4798      	blx	r3
	configure_camera();
  403086:	4b9e      	ldr	r3, [pc, #632]	; (403300 <main+0x2a4>)
  403088:	4798      	blx	r3
	
	write_wifi_command("set uart.flow 0 on \r\n", 2);
  40308a:	2102      	movs	r1, #2
  40308c:	489d      	ldr	r0, [pc, #628]	; (403304 <main+0x2a8>)
  40308e:	4b9e      	ldr	r3, [pc, #632]	; (403308 <main+0x2ac>)
  403090:	4798      	blx	r3
	write_wifi_command("set bus.command.rx_bufsize 5000\r\n", 2);
  403092:	2102      	movs	r1, #2
  403094:	489d      	ldr	r0, [pc, #628]	; (40330c <main+0x2b0>)
  403096:	4b9c      	ldr	r3, [pc, #624]	; (403308 <main+0x2ac>)
  403098:	4798      	blx	r3
	write_wifi_command("set sy i g wlan 20\r\n", 2);
  40309a:	2102      	movs	r1, #2
  40309c:	489c      	ldr	r0, [pc, #624]	; (403310 <main+0x2b4>)
  40309e:	4b9a      	ldr	r3, [pc, #616]	; (403308 <main+0x2ac>)
  4030a0:	4798      	blx	r3
	write_wifi_command("set sy i g network 19\r\n", 2);
  4030a2:	2102      	movs	r1, #2
  4030a4:	489b      	ldr	r0, [pc, #620]	; (403314 <main+0x2b8>)
  4030a6:	4b98      	ldr	r3, [pc, #608]	; (403308 <main+0x2ac>)
  4030a8:	4798      	blx	r3
	write_wifi_command("set sy i g softap 21\r\n" ,2);
  4030aa:	2102      	movs	r1, #2
  4030ac:	489a      	ldr	r0, [pc, #616]	; (403318 <main+0x2bc>)
  4030ae:	4b96      	ldr	r3, [pc, #600]	; (403308 <main+0x2ac>)
  4030b0:	4798      	blx	r3
	write_wifi_command("set system.cmd.gpio 13\r\n", 2);
  4030b2:	2102      	movs	r1, #2
  4030b4:	4899      	ldr	r0, [pc, #612]	; (40331c <main+0x2c0>)
  4030b6:	4b94      	ldr	r3, [pc, #592]	; (403308 <main+0x2ac>)
  4030b8:	4798      	blx	r3
	write_wifi_command("set wl n o 14\r\n", 2);
  4030ba:	2102      	movs	r1, #2
  4030bc:	4898      	ldr	r0, [pc, #608]	; (403320 <main+0x2c4>)
  4030be:	4b92      	ldr	r3, [pc, #584]	; (403308 <main+0x2ac>)
  4030c0:	4798      	blx	r3
	write_wifi_command("set sy c p off\r\n", 2);
  4030c2:	2102      	movs	r1, #2
  4030c4:	4897      	ldr	r0, [pc, #604]	; (403324 <main+0x2c8>)
  4030c6:	4b90      	ldr	r3, [pc, #576]	; (403308 <main+0x2ac>)
  4030c8:	4798      	blx	r3
	write_wifi_command("set sy c e off\r\n", 2);
  4030ca:	2102      	movs	r1, #2
  4030cc:	4896      	ldr	r0, [pc, #600]	; (403328 <main+0x2cc>)
  4030ce:	4b8e      	ldr	r3, [pc, #568]	; (403308 <main+0x2ac>)
  4030d0:	4798      	blx	r3
	write_wifi_command("save\r\n", 2);
  4030d2:	2102      	movs	r1, #2
  4030d4:	4895      	ldr	r0, [pc, #596]	; (40332c <main+0x2d0>)
  4030d6:	4b8c      	ldr	r3, [pc, #560]	; (403308 <main+0x2ac>)
  4030d8:	4798      	blx	r3
	//write_wifi_command("reboot\r\n", 2);
	
	ioport_set_pin_level(WIFI_RESET_PIN, 0);
  4030da:	2100      	movs	r1, #0
  4030dc:	2020      	movs	r0, #32
  4030de:	4b94      	ldr	r3, [pc, #592]	; (403330 <main+0x2d4>)
  4030e0:	4798      	blx	r3
	delay_ms(100);
  4030e2:	4b94      	ldr	r3, [pc, #592]	; (403334 <main+0x2d8>)
  4030e4:	4798      	blx	r3
  4030e6:	4603      	mov	r3, r0
  4030e8:	4619      	mov	r1, r3
  4030ea:	f04f 0200 	mov.w	r2, #0
  4030ee:	460b      	mov	r3, r1
  4030f0:	4614      	mov	r4, r2
  4030f2:	18db      	adds	r3, r3, r3
  4030f4:	eb44 0404 	adc.w	r4, r4, r4
  4030f8:	185b      	adds	r3, r3, r1
  4030fa:	eb44 0402 	adc.w	r4, r4, r2
  4030fe:	0166      	lsls	r6, r4, #5
  403100:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  403104:	015d      	lsls	r5, r3, #5
  403106:	195b      	adds	r3, r3, r5
  403108:	eb44 0406 	adc.w	r4, r4, r6
  40310c:	185b      	adds	r3, r3, r1
  40310e:	eb44 0402 	adc.w	r4, r4, r2
  403112:	f243 61af 	movw	r1, #13999	; 0x36af
  403116:	f04f 0200 	mov.w	r2, #0
  40311a:	185d      	adds	r5, r3, r1
  40311c:	eb44 0602 	adc.w	r6, r4, r2
  403120:	4628      	mov	r0, r5
  403122:	4631      	mov	r1, r6
  403124:	4c84      	ldr	r4, [pc, #528]	; (403338 <main+0x2dc>)
  403126:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40312a:	f04f 0300 	mov.w	r3, #0
  40312e:	47a0      	blx	r4
  403130:	4603      	mov	r3, r0
  403132:	460c      	mov	r4, r1
  403134:	4618      	mov	r0, r3
  403136:	4b81      	ldr	r3, [pc, #516]	; (40333c <main+0x2e0>)
  403138:	4798      	blx	r3
	ioport_set_pin_level(WIFI_RESET_PIN, 1);
  40313a:	2101      	movs	r1, #1
  40313c:	2020      	movs	r0, #32
  40313e:	4b7c      	ldr	r3, [pc, #496]	; (403330 <main+0x2d4>)
  403140:	4798      	blx	r3
	
	wifi_setup_button_flag=false;
  403142:	4a7f      	ldr	r2, [pc, #508]	; (403340 <main+0x2e4>)
  403144:	2300      	movs	r3, #0
  403146:	6013      	str	r3, [r2, #0]
	
	while (ioport_get_pin_level(WIFI_STATUS)==0) { //wait for network connection
  403148:	e039      	b.n	4031be <main+0x162>
		if (wifi_setup_button_flag){
  40314a:	4b7d      	ldr	r3, [pc, #500]	; (403340 <main+0x2e4>)
  40314c:	681b      	ldr	r3, [r3, #0]
  40314e:	2b00      	cmp	r3, #0
  403150:	d035      	beq.n	4031be <main+0x162>
			write_wifi_command("setup web\r\n", 1);
  403152:	2101      	movs	r1, #1
  403154:	487b      	ldr	r0, [pc, #492]	; (403344 <main+0x2e8>)
  403156:	4b6c      	ldr	r3, [pc, #432]	; (403308 <main+0x2ac>)
  403158:	4798      	blx	r3
			delay_ms(100);
  40315a:	4b76      	ldr	r3, [pc, #472]	; (403334 <main+0x2d8>)
  40315c:	4798      	blx	r3
  40315e:	4603      	mov	r3, r0
  403160:	4619      	mov	r1, r3
  403162:	f04f 0200 	mov.w	r2, #0
  403166:	460b      	mov	r3, r1
  403168:	4614      	mov	r4, r2
  40316a:	18db      	adds	r3, r3, r3
  40316c:	eb44 0404 	adc.w	r4, r4, r4
  403170:	185b      	adds	r3, r3, r1
  403172:	eb44 0402 	adc.w	r4, r4, r2
  403176:	ea4f 1944 	mov.w	r9, r4, lsl #5
  40317a:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
  40317e:	ea4f 1843 	mov.w	r8, r3, lsl #5
  403182:	eb13 0308 	adds.w	r3, r3, r8
  403186:	eb44 0409 	adc.w	r4, r4, r9
  40318a:	185b      	adds	r3, r3, r1
  40318c:	eb44 0402 	adc.w	r4, r4, r2
  403190:	f243 61af 	movw	r1, #13999	; 0x36af
  403194:	f04f 0200 	mov.w	r2, #0
  403198:	185d      	adds	r5, r3, r1
  40319a:	eb44 0602 	adc.w	r6, r4, r2
  40319e:	4628      	mov	r0, r5
  4031a0:	4631      	mov	r1, r6
  4031a2:	4c65      	ldr	r4, [pc, #404]	; (403338 <main+0x2dc>)
  4031a4:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4031a8:	f04f 0300 	mov.w	r3, #0
  4031ac:	47a0      	blx	r4
  4031ae:	4603      	mov	r3, r0
  4031b0:	460c      	mov	r4, r1
  4031b2:	4618      	mov	r0, r3
  4031b4:	4b61      	ldr	r3, [pc, #388]	; (40333c <main+0x2e0>)
  4031b6:	4798      	blx	r3
			wifi_setup_button_flag = 0;
  4031b8:	4a61      	ldr	r2, [pc, #388]	; (403340 <main+0x2e4>)
  4031ba:	2300      	movs	r3, #0
  4031bc:	6013      	str	r3, [r2, #0]
	while (ioport_get_pin_level(WIFI_STATUS)==0) { //wait for network connection
  4031be:	202d      	movs	r0, #45	; 0x2d
  4031c0:	4b61      	ldr	r3, [pc, #388]	; (403348 <main+0x2ec>)
  4031c2:	4798      	blx	r3
  4031c4:	4603      	mov	r3, r0
  4031c6:	f083 0301 	eor.w	r3, r3, #1
  4031ca:	b2db      	uxtb	r3, r3
  4031cc:	2b00      	cmp	r3, #0
  4031ce:	d1bc      	bne.n	40314a <main+0xee>

	
	// tell Wifi to turn off command prompt and echo

	while(1) {
		if(wifi_setup_button_flag){
  4031d0:	4b5b      	ldr	r3, [pc, #364]	; (403340 <main+0x2e4>)
  4031d2:	681b      	ldr	r3, [r3, #0]
  4031d4:	2b00      	cmp	r3, #0
  4031d6:	f000 8137 	beq.w	403448 <main+0x3ec>
			write_wifi_command("setup web\r\n", 1);
  4031da:	2101      	movs	r1, #1
  4031dc:	4859      	ldr	r0, [pc, #356]	; (403344 <main+0x2e8>)
  4031de:	4b4a      	ldr	r3, [pc, #296]	; (403308 <main+0x2ac>)
  4031e0:	4798      	blx	r3
			delay_ms(100);
  4031e2:	4b54      	ldr	r3, [pc, #336]	; (403334 <main+0x2d8>)
  4031e4:	4798      	blx	r3
  4031e6:	4603      	mov	r3, r0
  4031e8:	4619      	mov	r1, r3
  4031ea:	f04f 0200 	mov.w	r2, #0
  4031ee:	460b      	mov	r3, r1
  4031f0:	4614      	mov	r4, r2
  4031f2:	18db      	adds	r3, r3, r3
  4031f4:	eb44 0404 	adc.w	r4, r4, r4
  4031f8:	185b      	adds	r3, r3, r1
  4031fa:	eb44 0402 	adc.w	r4, r4, r2
  4031fe:	0160      	lsls	r0, r4, #5
  403200:	63f8      	str	r0, [r7, #60]	; 0x3c
  403202:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
  403204:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  403208:	63f8      	str	r0, [r7, #60]	; 0x3c
  40320a:	0158      	lsls	r0, r3, #5
  40320c:	63b8      	str	r0, [r7, #56]	; 0x38
  40320e:	e9d7 560e 	ldrd	r5, r6, [r7, #56]	; 0x38
  403212:	18ed      	adds	r5, r5, r3
  403214:	eb46 0604 	adc.w	r6, r6, r4
  403218:	462b      	mov	r3, r5
  40321a:	4634      	mov	r4, r6
  40321c:	185b      	adds	r3, r3, r1
  40321e:	eb44 0402 	adc.w	r4, r4, r2
  403222:	f243 61af 	movw	r1, #13999	; 0x36af
  403226:	f04f 0200 	mov.w	r2, #0
  40322a:	185d      	adds	r5, r3, r1
  40322c:	eb44 0602 	adc.w	r6, r4, r2
  403230:	4628      	mov	r0, r5
  403232:	4631      	mov	r1, r6
  403234:	4c40      	ldr	r4, [pc, #256]	; (403338 <main+0x2dc>)
  403236:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40323a:	f04f 0300 	mov.w	r3, #0
  40323e:	47a0      	blx	r4
  403240:	4603      	mov	r3, r0
  403242:	460c      	mov	r4, r1
  403244:	4618      	mov	r0, r3
  403246:	4b3d      	ldr	r3, [pc, #244]	; (40333c <main+0x2e0>)
  403248:	4798      	blx	r3
			wifi_setup_button_flag=0;
  40324a:	4a3d      	ldr	r2, [pc, #244]	; (403340 <main+0x2e4>)
  40324c:	2300      	movs	r3, #0
  40324e:	6013      	str	r3, [r2, #0]
			while (ioport_get_pin_level(WIFI_STATUS)==0) { //wait for network connection
  403250:	e039      	b.n	4032c6 <main+0x26a>
				if (wifi_setup_button_flag){
  403252:	4b3b      	ldr	r3, [pc, #236]	; (403340 <main+0x2e4>)
  403254:	681b      	ldr	r3, [r3, #0]
  403256:	2b00      	cmp	r3, #0
  403258:	d035      	beq.n	4032c6 <main+0x26a>
					write_wifi_command("setup web\r\n", 1);
  40325a:	2101      	movs	r1, #1
  40325c:	4839      	ldr	r0, [pc, #228]	; (403344 <main+0x2e8>)
  40325e:	4b2a      	ldr	r3, [pc, #168]	; (403308 <main+0x2ac>)
  403260:	4798      	blx	r3
					delay_ms(100);
  403262:	4b34      	ldr	r3, [pc, #208]	; (403334 <main+0x2d8>)
  403264:	4798      	blx	r3
  403266:	4603      	mov	r3, r0
  403268:	4619      	mov	r1, r3
  40326a:	f04f 0200 	mov.w	r2, #0
  40326e:	460b      	mov	r3, r1
  403270:	4614      	mov	r4, r2
  403272:	18db      	adds	r3, r3, r3
  403274:	eb44 0404 	adc.w	r4, r4, r4
  403278:	185b      	adds	r3, r3, r1
  40327a:	eb44 0402 	adc.w	r4, r4, r2
  40327e:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  403282:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  403286:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  40328a:	eb13 030a 	adds.w	r3, r3, sl
  40328e:	eb44 040b 	adc.w	r4, r4, fp
  403292:	185b      	adds	r3, r3, r1
  403294:	eb44 0402 	adc.w	r4, r4, r2
  403298:	f243 61af 	movw	r1, #13999	; 0x36af
  40329c:	f04f 0200 	mov.w	r2, #0
  4032a0:	185d      	adds	r5, r3, r1
  4032a2:	eb44 0602 	adc.w	r6, r4, r2
  4032a6:	4628      	mov	r0, r5
  4032a8:	4631      	mov	r1, r6
  4032aa:	4c23      	ldr	r4, [pc, #140]	; (403338 <main+0x2dc>)
  4032ac:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4032b0:	f04f 0300 	mov.w	r3, #0
  4032b4:	47a0      	blx	r4
  4032b6:	4603      	mov	r3, r0
  4032b8:	460c      	mov	r4, r1
  4032ba:	4618      	mov	r0, r3
  4032bc:	4b1f      	ldr	r3, [pc, #124]	; (40333c <main+0x2e0>)
  4032be:	4798      	blx	r3
					wifi_setup_button_flag = 0;
  4032c0:	4a1f      	ldr	r2, [pc, #124]	; (403340 <main+0x2e4>)
  4032c2:	2300      	movs	r3, #0
  4032c4:	6013      	str	r3, [r2, #0]
			while (ioport_get_pin_level(WIFI_STATUS)==0) { //wait for network connection
  4032c6:	202d      	movs	r0, #45	; 0x2d
  4032c8:	4b1f      	ldr	r3, [pc, #124]	; (403348 <main+0x2ec>)
  4032ca:	4798      	blx	r3
  4032cc:	4603      	mov	r3, r0
  4032ce:	f083 0301 	eor.w	r3, r3, #1
  4032d2:	b2db      	uxtb	r3, r3
  4032d4:	2b00      	cmp	r3, #0
  4032d6:	d1bc      	bne.n	403252 <main+0x1f6>
				}
				
			}
		}
		while(ioport_get_pin_level(WIFI_STATUS)==0){
  4032d8:	e0b6      	b.n	403448 <main+0x3ec>
  4032da:	bf00      	nop
  4032dc:	00400421 	.word	0x00400421
  4032e0:	400e1450 	.word	0x400e1450
  4032e4:	00401739 	.word	0x00401739
  4032e8:	00402b5d 	.word	0x00402b5d
  4032ec:	004023d1 	.word	0x004023d1
  4032f0:	00402621 	.word	0x00402621
  4032f4:	004026d1 	.word	0x004026d1
  4032f8:	00402731 	.word	0x00402731
  4032fc:	00401acd 	.word	0x00401acd
  403300:	00401b91 	.word	0x00401b91
  403304:	00409070 	.word	0x00409070
  403308:	00402791 	.word	0x00402791
  40330c:	00409088 	.word	0x00409088
  403310:	004090ac 	.word	0x004090ac
  403314:	004090c4 	.word	0x004090c4
  403318:	004090dc 	.word	0x004090dc
  40331c:	004090f4 	.word	0x004090f4
  403320:	00409110 	.word	0x00409110
  403324:	00409120 	.word	0x00409120
  403328:	00409134 	.word	0x00409134
  40332c:	00409148 	.word	0x00409148
  403330:	00402fa5 	.word	0x00402fa5
  403334:	00402f91 	.word	0x00402f91
  403338:	00403531 	.word	0x00403531
  40333c:	20000001 	.word	0x20000001
  403340:	20000a60 	.word	0x20000a60
  403344:	00409150 	.word	0x00409150
  403348:	0040300f 	.word	0x0040300f
			ioport_set_pin_level(WIFI_RESET_PIN, 0);
  40334c:	2100      	movs	r1, #0
  40334e:	2020      	movs	r0, #32
  403350:	4b6d      	ldr	r3, [pc, #436]	; (403508 <main+0x4ac>)
  403352:	4798      	blx	r3
			delay_ms(100);
  403354:	4b6d      	ldr	r3, [pc, #436]	; (40350c <main+0x4b0>)
  403356:	4798      	blx	r3
  403358:	4603      	mov	r3, r0
  40335a:	4619      	mov	r1, r3
  40335c:	f04f 0200 	mov.w	r2, #0
  403360:	460b      	mov	r3, r1
  403362:	4614      	mov	r4, r2
  403364:	18db      	adds	r3, r3, r3
  403366:	eb44 0404 	adc.w	r4, r4, r4
  40336a:	185b      	adds	r3, r3, r1
  40336c:	eb44 0402 	adc.w	r4, r4, r2
  403370:	0160      	lsls	r0, r4, #5
  403372:	6378      	str	r0, [r7, #52]	; 0x34
  403374:	6b78      	ldr	r0, [r7, #52]	; 0x34
  403376:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  40337a:	6378      	str	r0, [r7, #52]	; 0x34
  40337c:	0158      	lsls	r0, r3, #5
  40337e:	6338      	str	r0, [r7, #48]	; 0x30
  403380:	e9d7 560c 	ldrd	r5, r6, [r7, #48]	; 0x30
  403384:	18ed      	adds	r5, r5, r3
  403386:	eb46 0604 	adc.w	r6, r6, r4
  40338a:	462b      	mov	r3, r5
  40338c:	4634      	mov	r4, r6
  40338e:	185b      	adds	r3, r3, r1
  403390:	eb44 0402 	adc.w	r4, r4, r2
  403394:	f243 61af 	movw	r1, #13999	; 0x36af
  403398:	f04f 0200 	mov.w	r2, #0
  40339c:	185d      	adds	r5, r3, r1
  40339e:	eb44 0602 	adc.w	r6, r4, r2
  4033a2:	4628      	mov	r0, r5
  4033a4:	4631      	mov	r1, r6
  4033a6:	4c5a      	ldr	r4, [pc, #360]	; (403510 <main+0x4b4>)
  4033a8:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4033ac:	f04f 0300 	mov.w	r3, #0
  4033b0:	47a0      	blx	r4
  4033b2:	4603      	mov	r3, r0
  4033b4:	460c      	mov	r4, r1
  4033b6:	4618      	mov	r0, r3
  4033b8:	4b56      	ldr	r3, [pc, #344]	; (403514 <main+0x4b8>)
  4033ba:	4798      	blx	r3
			ioport_set_pin_level(WIFI_RESET_PIN, 1);
  4033bc:	2101      	movs	r1, #1
  4033be:	2020      	movs	r0, #32
  4033c0:	4b51      	ldr	r3, [pc, #324]	; (403508 <main+0x4ac>)
  4033c2:	4798      	blx	r3
			delay_ms(500);
  4033c4:	4b51      	ldr	r3, [pc, #324]	; (40350c <main+0x4b0>)
  4033c6:	4798      	blx	r3
  4033c8:	4603      	mov	r3, r0
  4033ca:	4619      	mov	r1, r3
  4033cc:	f04f 0200 	mov.w	r2, #0
  4033d0:	460b      	mov	r3, r1
  4033d2:	4614      	mov	r4, r2
  4033d4:	0160      	lsls	r0, r4, #5
  4033d6:	62f8      	str	r0, [r7, #44]	; 0x2c
  4033d8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  4033da:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  4033de:	62f8      	str	r0, [r7, #44]	; 0x2c
  4033e0:	015b      	lsls	r3, r3, #5
  4033e2:	62bb      	str	r3, [r7, #40]	; 0x28
  4033e4:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
  4033e8:	1a5b      	subs	r3, r3, r1
  4033ea:	eb64 0402 	sbc.w	r4, r4, r2
  4033ee:	00a0      	lsls	r0, r4, #2
  4033f0:	6278      	str	r0, [r7, #36]	; 0x24
  4033f2:	6a78      	ldr	r0, [r7, #36]	; 0x24
  4033f4:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  4033f8:	6278      	str	r0, [r7, #36]	; 0x24
  4033fa:	009b      	lsls	r3, r3, #2
  4033fc:	623b      	str	r3, [r7, #32]
  4033fe:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
  403402:	185b      	adds	r3, r3, r1
  403404:	eb44 0402 	adc.w	r4, r4, r2
  403408:	00a2      	lsls	r2, r4, #2
  40340a:	61fa      	str	r2, [r7, #28]
  40340c:	69fa      	ldr	r2, [r7, #28]
  40340e:	ea42 7293 	orr.w	r2, r2, r3, lsr #30
  403412:	61fa      	str	r2, [r7, #28]
  403414:	009b      	lsls	r3, r3, #2
  403416:	61bb      	str	r3, [r7, #24]
  403418:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
  40341c:	4619      	mov	r1, r3
  40341e:	4622      	mov	r2, r4
  403420:	f243 63af 	movw	r3, #13999	; 0x36af
  403424:	f04f 0400 	mov.w	r4, #0
  403428:	18cd      	adds	r5, r1, r3
  40342a:	eb42 0604 	adc.w	r6, r2, r4
  40342e:	4628      	mov	r0, r5
  403430:	4631      	mov	r1, r6
  403432:	4c37      	ldr	r4, [pc, #220]	; (403510 <main+0x4b4>)
  403434:	f243 62b0 	movw	r2, #14000	; 0x36b0
  403438:	f04f 0300 	mov.w	r3, #0
  40343c:	47a0      	blx	r4
  40343e:	4603      	mov	r3, r0
  403440:	460c      	mov	r4, r1
  403442:	4618      	mov	r0, r3
  403444:	4b33      	ldr	r3, [pc, #204]	; (403514 <main+0x4b8>)
  403446:	4798      	blx	r3
		while(ioport_get_pin_level(WIFI_STATUS)==0){
  403448:	202d      	movs	r0, #45	; 0x2d
  40344a:	4b33      	ldr	r3, [pc, #204]	; (403518 <main+0x4bc>)
  40344c:	4798      	blx	r3
  40344e:	4603      	mov	r3, r0
  403450:	f083 0301 	eor.w	r3, r3, #1
  403454:	b2db      	uxtb	r3, r3
  403456:	2b00      	cmp	r3, #0
  403458:	f47f af78 	bne.w	40334c <main+0x2f0>
		}
		
		write_wifi_command("poll all\r\n", 5);
  40345c:	2105      	movs	r1, #5
  40345e:	482f      	ldr	r0, [pc, #188]	; (40351c <main+0x4c0>)
  403460:	4b2f      	ldr	r3, [pc, #188]	; (403520 <main+0x4c4>)
  403462:	4798      	blx	r3
		

		if(wait_flag){
  403464:	4b2f      	ldr	r3, [pc, #188]	; (403524 <main+0x4c8>)
  403466:	681b      	ldr	r3, [r3, #0]
  403468:	2b00      	cmp	r3, #0
  40346a:	d045      	beq.n	4034f8 <main+0x49c>
			delay_ms(1000);
  40346c:	4b27      	ldr	r3, [pc, #156]	; (40350c <main+0x4b0>)
  40346e:	4798      	blx	r3
  403470:	4603      	mov	r3, r0
  403472:	4619      	mov	r1, r3
  403474:	f04f 0200 	mov.w	r2, #0
  403478:	460b      	mov	r3, r1
  40347a:	4614      	mov	r4, r2
  40347c:	0160      	lsls	r0, r4, #5
  40347e:	6178      	str	r0, [r7, #20]
  403480:	6978      	ldr	r0, [r7, #20]
  403482:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  403486:	6178      	str	r0, [r7, #20]
  403488:	015b      	lsls	r3, r3, #5
  40348a:	613b      	str	r3, [r7, #16]
  40348c:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
  403490:	1a5b      	subs	r3, r3, r1
  403492:	eb64 0402 	sbc.w	r4, r4, r2
  403496:	00a0      	lsls	r0, r4, #2
  403498:	60f8      	str	r0, [r7, #12]
  40349a:	68f8      	ldr	r0, [r7, #12]
  40349c:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  4034a0:	60f8      	str	r0, [r7, #12]
  4034a2:	009b      	lsls	r3, r3, #2
  4034a4:	60bb      	str	r3, [r7, #8]
  4034a6:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  4034aa:	185b      	adds	r3, r3, r1
  4034ac:	eb44 0402 	adc.w	r4, r4, r2
  4034b0:	00e2      	lsls	r2, r4, #3
  4034b2:	607a      	str	r2, [r7, #4]
  4034b4:	687a      	ldr	r2, [r7, #4]
  4034b6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  4034ba:	607a      	str	r2, [r7, #4]
  4034bc:	00db      	lsls	r3, r3, #3
  4034be:	603b      	str	r3, [r7, #0]
  4034c0:	e9d7 3400 	ldrd	r3, r4, [r7]
  4034c4:	4619      	mov	r1, r3
  4034c6:	4622      	mov	r2, r4
  4034c8:	f243 63af 	movw	r3, #13999	; 0x36af
  4034cc:	f04f 0400 	mov.w	r4, #0
  4034d0:	18cd      	adds	r5, r1, r3
  4034d2:	eb42 0604 	adc.w	r6, r2, r4
  4034d6:	4628      	mov	r0, r5
  4034d8:	4631      	mov	r1, r6
  4034da:	4c0d      	ldr	r4, [pc, #52]	; (403510 <main+0x4b4>)
  4034dc:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4034e0:	f04f 0300 	mov.w	r3, #0
  4034e4:	47a0      	blx	r4
  4034e6:	4603      	mov	r3, r0
  4034e8:	460c      	mov	r4, r1
  4034ea:	4618      	mov	r0, r3
  4034ec:	4b09      	ldr	r3, [pc, #36]	; (403514 <main+0x4b8>)
  4034ee:	4798      	blx	r3
			wait_flag=0;
  4034f0:	4a0c      	ldr	r2, [pc, #48]	; (403524 <main+0x4c8>)
  4034f2:	2300      	movs	r3, #0
  4034f4:	6013      	str	r3, [r2, #0]
  4034f6:	e66b      	b.n	4031d0 <main+0x174>
			} else{
			uint8_t get_image = start_capture();
  4034f8:	4b0b      	ldr	r3, [pc, #44]	; (403528 <main+0x4cc>)
  4034fa:	4798      	blx	r3
  4034fc:	4603      	mov	r3, r0
  4034fe:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			write_image_to_file();
  403502:	4b0a      	ldr	r3, [pc, #40]	; (40352c <main+0x4d0>)
  403504:	4798      	blx	r3
		if(wifi_setup_button_flag){
  403506:	e663      	b.n	4031d0 <main+0x174>
  403508:	00402fa5 	.word	0x00402fa5
  40350c:	00402f91 	.word	0x00402f91
  403510:	00403531 	.word	0x00403531
  403514:	20000001 	.word	0x20000001
  403518:	0040300f 	.word	0x0040300f
  40351c:	0040915c 	.word	0x0040915c
  403520:	00402791 	.word	0x00402791
  403524:	20000a70 	.word	0x20000a70
  403528:	00401c65 	.word	0x00401c65
  40352c:	004027e9 	.word	0x004027e9

00403530 <__aeabi_uldivmod>:
  403530:	b953      	cbnz	r3, 403548 <__aeabi_uldivmod+0x18>
  403532:	b94a      	cbnz	r2, 403548 <__aeabi_uldivmod+0x18>
  403534:	2900      	cmp	r1, #0
  403536:	bf08      	it	eq
  403538:	2800      	cmpeq	r0, #0
  40353a:	bf1c      	itt	ne
  40353c:	f04f 31ff 	movne.w	r1, #4294967295
  403540:	f04f 30ff 	movne.w	r0, #4294967295
  403544:	f000 b97a 	b.w	40383c <__aeabi_idiv0>
  403548:	f1ad 0c08 	sub.w	ip, sp, #8
  40354c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403550:	f000 f806 	bl	403560 <__udivmoddi4>
  403554:	f8dd e004 	ldr.w	lr, [sp, #4]
  403558:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40355c:	b004      	add	sp, #16
  40355e:	4770      	bx	lr

00403560 <__udivmoddi4>:
  403560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403564:	468c      	mov	ip, r1
  403566:	460d      	mov	r5, r1
  403568:	4604      	mov	r4, r0
  40356a:	9e08      	ldr	r6, [sp, #32]
  40356c:	2b00      	cmp	r3, #0
  40356e:	d151      	bne.n	403614 <__udivmoddi4+0xb4>
  403570:	428a      	cmp	r2, r1
  403572:	4617      	mov	r7, r2
  403574:	d96d      	bls.n	403652 <__udivmoddi4+0xf2>
  403576:	fab2 fe82 	clz	lr, r2
  40357a:	f1be 0f00 	cmp.w	lr, #0
  40357e:	d00b      	beq.n	403598 <__udivmoddi4+0x38>
  403580:	f1ce 0c20 	rsb	ip, lr, #32
  403584:	fa01 f50e 	lsl.w	r5, r1, lr
  403588:	fa20 fc0c 	lsr.w	ip, r0, ip
  40358c:	fa02 f70e 	lsl.w	r7, r2, lr
  403590:	ea4c 0c05 	orr.w	ip, ip, r5
  403594:	fa00 f40e 	lsl.w	r4, r0, lr
  403598:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  40359c:	0c25      	lsrs	r5, r4, #16
  40359e:	fbbc f8fa 	udiv	r8, ip, sl
  4035a2:	fa1f f987 	uxth.w	r9, r7
  4035a6:	fb0a cc18 	mls	ip, sl, r8, ip
  4035aa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4035ae:	fb08 f309 	mul.w	r3, r8, r9
  4035b2:	42ab      	cmp	r3, r5
  4035b4:	d90a      	bls.n	4035cc <__udivmoddi4+0x6c>
  4035b6:	19ed      	adds	r5, r5, r7
  4035b8:	f108 32ff 	add.w	r2, r8, #4294967295
  4035bc:	f080 8123 	bcs.w	403806 <__udivmoddi4+0x2a6>
  4035c0:	42ab      	cmp	r3, r5
  4035c2:	f240 8120 	bls.w	403806 <__udivmoddi4+0x2a6>
  4035c6:	f1a8 0802 	sub.w	r8, r8, #2
  4035ca:	443d      	add	r5, r7
  4035cc:	1aed      	subs	r5, r5, r3
  4035ce:	b2a4      	uxth	r4, r4
  4035d0:	fbb5 f0fa 	udiv	r0, r5, sl
  4035d4:	fb0a 5510 	mls	r5, sl, r0, r5
  4035d8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4035dc:	fb00 f909 	mul.w	r9, r0, r9
  4035e0:	45a1      	cmp	r9, r4
  4035e2:	d909      	bls.n	4035f8 <__udivmoddi4+0x98>
  4035e4:	19e4      	adds	r4, r4, r7
  4035e6:	f100 33ff 	add.w	r3, r0, #4294967295
  4035ea:	f080 810a 	bcs.w	403802 <__udivmoddi4+0x2a2>
  4035ee:	45a1      	cmp	r9, r4
  4035f0:	f240 8107 	bls.w	403802 <__udivmoddi4+0x2a2>
  4035f4:	3802      	subs	r0, #2
  4035f6:	443c      	add	r4, r7
  4035f8:	eba4 0409 	sub.w	r4, r4, r9
  4035fc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403600:	2100      	movs	r1, #0
  403602:	2e00      	cmp	r6, #0
  403604:	d061      	beq.n	4036ca <__udivmoddi4+0x16a>
  403606:	fa24 f40e 	lsr.w	r4, r4, lr
  40360a:	2300      	movs	r3, #0
  40360c:	6034      	str	r4, [r6, #0]
  40360e:	6073      	str	r3, [r6, #4]
  403610:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403614:	428b      	cmp	r3, r1
  403616:	d907      	bls.n	403628 <__udivmoddi4+0xc8>
  403618:	2e00      	cmp	r6, #0
  40361a:	d054      	beq.n	4036c6 <__udivmoddi4+0x166>
  40361c:	2100      	movs	r1, #0
  40361e:	e886 0021 	stmia.w	r6, {r0, r5}
  403622:	4608      	mov	r0, r1
  403624:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403628:	fab3 f183 	clz	r1, r3
  40362c:	2900      	cmp	r1, #0
  40362e:	f040 808e 	bne.w	40374e <__udivmoddi4+0x1ee>
  403632:	42ab      	cmp	r3, r5
  403634:	d302      	bcc.n	40363c <__udivmoddi4+0xdc>
  403636:	4282      	cmp	r2, r0
  403638:	f200 80fa 	bhi.w	403830 <__udivmoddi4+0x2d0>
  40363c:	1a84      	subs	r4, r0, r2
  40363e:	eb65 0503 	sbc.w	r5, r5, r3
  403642:	2001      	movs	r0, #1
  403644:	46ac      	mov	ip, r5
  403646:	2e00      	cmp	r6, #0
  403648:	d03f      	beq.n	4036ca <__udivmoddi4+0x16a>
  40364a:	e886 1010 	stmia.w	r6, {r4, ip}
  40364e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403652:	b912      	cbnz	r2, 40365a <__udivmoddi4+0xfa>
  403654:	2701      	movs	r7, #1
  403656:	fbb7 f7f2 	udiv	r7, r7, r2
  40365a:	fab7 fe87 	clz	lr, r7
  40365e:	f1be 0f00 	cmp.w	lr, #0
  403662:	d134      	bne.n	4036ce <__udivmoddi4+0x16e>
  403664:	1beb      	subs	r3, r5, r7
  403666:	0c3a      	lsrs	r2, r7, #16
  403668:	fa1f fc87 	uxth.w	ip, r7
  40366c:	2101      	movs	r1, #1
  40366e:	fbb3 f8f2 	udiv	r8, r3, r2
  403672:	0c25      	lsrs	r5, r4, #16
  403674:	fb02 3318 	mls	r3, r2, r8, r3
  403678:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40367c:	fb0c f308 	mul.w	r3, ip, r8
  403680:	42ab      	cmp	r3, r5
  403682:	d907      	bls.n	403694 <__udivmoddi4+0x134>
  403684:	19ed      	adds	r5, r5, r7
  403686:	f108 30ff 	add.w	r0, r8, #4294967295
  40368a:	d202      	bcs.n	403692 <__udivmoddi4+0x132>
  40368c:	42ab      	cmp	r3, r5
  40368e:	f200 80d1 	bhi.w	403834 <__udivmoddi4+0x2d4>
  403692:	4680      	mov	r8, r0
  403694:	1aed      	subs	r5, r5, r3
  403696:	b2a3      	uxth	r3, r4
  403698:	fbb5 f0f2 	udiv	r0, r5, r2
  40369c:	fb02 5510 	mls	r5, r2, r0, r5
  4036a0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4036a4:	fb0c fc00 	mul.w	ip, ip, r0
  4036a8:	45a4      	cmp	ip, r4
  4036aa:	d907      	bls.n	4036bc <__udivmoddi4+0x15c>
  4036ac:	19e4      	adds	r4, r4, r7
  4036ae:	f100 33ff 	add.w	r3, r0, #4294967295
  4036b2:	d202      	bcs.n	4036ba <__udivmoddi4+0x15a>
  4036b4:	45a4      	cmp	ip, r4
  4036b6:	f200 80b8 	bhi.w	40382a <__udivmoddi4+0x2ca>
  4036ba:	4618      	mov	r0, r3
  4036bc:	eba4 040c 	sub.w	r4, r4, ip
  4036c0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4036c4:	e79d      	b.n	403602 <__udivmoddi4+0xa2>
  4036c6:	4631      	mov	r1, r6
  4036c8:	4630      	mov	r0, r6
  4036ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4036ce:	f1ce 0420 	rsb	r4, lr, #32
  4036d2:	fa05 f30e 	lsl.w	r3, r5, lr
  4036d6:	fa07 f70e 	lsl.w	r7, r7, lr
  4036da:	fa20 f804 	lsr.w	r8, r0, r4
  4036de:	0c3a      	lsrs	r2, r7, #16
  4036e0:	fa25 f404 	lsr.w	r4, r5, r4
  4036e4:	ea48 0803 	orr.w	r8, r8, r3
  4036e8:	fbb4 f1f2 	udiv	r1, r4, r2
  4036ec:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4036f0:	fb02 4411 	mls	r4, r2, r1, r4
  4036f4:	fa1f fc87 	uxth.w	ip, r7
  4036f8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4036fc:	fb01 f30c 	mul.w	r3, r1, ip
  403700:	42ab      	cmp	r3, r5
  403702:	fa00 f40e 	lsl.w	r4, r0, lr
  403706:	d909      	bls.n	40371c <__udivmoddi4+0x1bc>
  403708:	19ed      	adds	r5, r5, r7
  40370a:	f101 30ff 	add.w	r0, r1, #4294967295
  40370e:	f080 808a 	bcs.w	403826 <__udivmoddi4+0x2c6>
  403712:	42ab      	cmp	r3, r5
  403714:	f240 8087 	bls.w	403826 <__udivmoddi4+0x2c6>
  403718:	3902      	subs	r1, #2
  40371a:	443d      	add	r5, r7
  40371c:	1aeb      	subs	r3, r5, r3
  40371e:	fa1f f588 	uxth.w	r5, r8
  403722:	fbb3 f0f2 	udiv	r0, r3, r2
  403726:	fb02 3310 	mls	r3, r2, r0, r3
  40372a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40372e:	fb00 f30c 	mul.w	r3, r0, ip
  403732:	42ab      	cmp	r3, r5
  403734:	d907      	bls.n	403746 <__udivmoddi4+0x1e6>
  403736:	19ed      	adds	r5, r5, r7
  403738:	f100 38ff 	add.w	r8, r0, #4294967295
  40373c:	d26f      	bcs.n	40381e <__udivmoddi4+0x2be>
  40373e:	42ab      	cmp	r3, r5
  403740:	d96d      	bls.n	40381e <__udivmoddi4+0x2be>
  403742:	3802      	subs	r0, #2
  403744:	443d      	add	r5, r7
  403746:	1aeb      	subs	r3, r5, r3
  403748:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40374c:	e78f      	b.n	40366e <__udivmoddi4+0x10e>
  40374e:	f1c1 0720 	rsb	r7, r1, #32
  403752:	fa22 f807 	lsr.w	r8, r2, r7
  403756:	408b      	lsls	r3, r1
  403758:	fa05 f401 	lsl.w	r4, r5, r1
  40375c:	ea48 0303 	orr.w	r3, r8, r3
  403760:	fa20 fe07 	lsr.w	lr, r0, r7
  403764:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403768:	40fd      	lsrs	r5, r7
  40376a:	ea4e 0e04 	orr.w	lr, lr, r4
  40376e:	fbb5 f9fc 	udiv	r9, r5, ip
  403772:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403776:	fb0c 5519 	mls	r5, ip, r9, r5
  40377a:	fa1f f883 	uxth.w	r8, r3
  40377e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403782:	fb09 f408 	mul.w	r4, r9, r8
  403786:	42ac      	cmp	r4, r5
  403788:	fa02 f201 	lsl.w	r2, r2, r1
  40378c:	fa00 fa01 	lsl.w	sl, r0, r1
  403790:	d908      	bls.n	4037a4 <__udivmoddi4+0x244>
  403792:	18ed      	adds	r5, r5, r3
  403794:	f109 30ff 	add.w	r0, r9, #4294967295
  403798:	d243      	bcs.n	403822 <__udivmoddi4+0x2c2>
  40379a:	42ac      	cmp	r4, r5
  40379c:	d941      	bls.n	403822 <__udivmoddi4+0x2c2>
  40379e:	f1a9 0902 	sub.w	r9, r9, #2
  4037a2:	441d      	add	r5, r3
  4037a4:	1b2d      	subs	r5, r5, r4
  4037a6:	fa1f fe8e 	uxth.w	lr, lr
  4037aa:	fbb5 f0fc 	udiv	r0, r5, ip
  4037ae:	fb0c 5510 	mls	r5, ip, r0, r5
  4037b2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4037b6:	fb00 f808 	mul.w	r8, r0, r8
  4037ba:	45a0      	cmp	r8, r4
  4037bc:	d907      	bls.n	4037ce <__udivmoddi4+0x26e>
  4037be:	18e4      	adds	r4, r4, r3
  4037c0:	f100 35ff 	add.w	r5, r0, #4294967295
  4037c4:	d229      	bcs.n	40381a <__udivmoddi4+0x2ba>
  4037c6:	45a0      	cmp	r8, r4
  4037c8:	d927      	bls.n	40381a <__udivmoddi4+0x2ba>
  4037ca:	3802      	subs	r0, #2
  4037cc:	441c      	add	r4, r3
  4037ce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4037d2:	eba4 0408 	sub.w	r4, r4, r8
  4037d6:	fba0 8902 	umull	r8, r9, r0, r2
  4037da:	454c      	cmp	r4, r9
  4037dc:	46c6      	mov	lr, r8
  4037de:	464d      	mov	r5, r9
  4037e0:	d315      	bcc.n	40380e <__udivmoddi4+0x2ae>
  4037e2:	d012      	beq.n	40380a <__udivmoddi4+0x2aa>
  4037e4:	b156      	cbz	r6, 4037fc <__udivmoddi4+0x29c>
  4037e6:	ebba 030e 	subs.w	r3, sl, lr
  4037ea:	eb64 0405 	sbc.w	r4, r4, r5
  4037ee:	fa04 f707 	lsl.w	r7, r4, r7
  4037f2:	40cb      	lsrs	r3, r1
  4037f4:	431f      	orrs	r7, r3
  4037f6:	40cc      	lsrs	r4, r1
  4037f8:	6037      	str	r7, [r6, #0]
  4037fa:	6074      	str	r4, [r6, #4]
  4037fc:	2100      	movs	r1, #0
  4037fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403802:	4618      	mov	r0, r3
  403804:	e6f8      	b.n	4035f8 <__udivmoddi4+0x98>
  403806:	4690      	mov	r8, r2
  403808:	e6e0      	b.n	4035cc <__udivmoddi4+0x6c>
  40380a:	45c2      	cmp	sl, r8
  40380c:	d2ea      	bcs.n	4037e4 <__udivmoddi4+0x284>
  40380e:	ebb8 0e02 	subs.w	lr, r8, r2
  403812:	eb69 0503 	sbc.w	r5, r9, r3
  403816:	3801      	subs	r0, #1
  403818:	e7e4      	b.n	4037e4 <__udivmoddi4+0x284>
  40381a:	4628      	mov	r0, r5
  40381c:	e7d7      	b.n	4037ce <__udivmoddi4+0x26e>
  40381e:	4640      	mov	r0, r8
  403820:	e791      	b.n	403746 <__udivmoddi4+0x1e6>
  403822:	4681      	mov	r9, r0
  403824:	e7be      	b.n	4037a4 <__udivmoddi4+0x244>
  403826:	4601      	mov	r1, r0
  403828:	e778      	b.n	40371c <__udivmoddi4+0x1bc>
  40382a:	3802      	subs	r0, #2
  40382c:	443c      	add	r4, r7
  40382e:	e745      	b.n	4036bc <__udivmoddi4+0x15c>
  403830:	4608      	mov	r0, r1
  403832:	e708      	b.n	403646 <__udivmoddi4+0xe6>
  403834:	f1a8 0802 	sub.w	r8, r8, #2
  403838:	443d      	add	r5, r7
  40383a:	e72b      	b.n	403694 <__udivmoddi4+0x134>

0040383c <__aeabi_idiv0>:
  40383c:	4770      	bx	lr
  40383e:	bf00      	nop

00403840 <__libc_init_array>:
  403840:	b570      	push	{r4, r5, r6, lr}
  403842:	4e0f      	ldr	r6, [pc, #60]	; (403880 <__libc_init_array+0x40>)
  403844:	4d0f      	ldr	r5, [pc, #60]	; (403884 <__libc_init_array+0x44>)
  403846:	1b76      	subs	r6, r6, r5
  403848:	10b6      	asrs	r6, r6, #2
  40384a:	bf18      	it	ne
  40384c:	2400      	movne	r4, #0
  40384e:	d005      	beq.n	40385c <__libc_init_array+0x1c>
  403850:	3401      	adds	r4, #1
  403852:	f855 3b04 	ldr.w	r3, [r5], #4
  403856:	4798      	blx	r3
  403858:	42a6      	cmp	r6, r4
  40385a:	d1f9      	bne.n	403850 <__libc_init_array+0x10>
  40385c:	4e0a      	ldr	r6, [pc, #40]	; (403888 <__libc_init_array+0x48>)
  40385e:	4d0b      	ldr	r5, [pc, #44]	; (40388c <__libc_init_array+0x4c>)
  403860:	1b76      	subs	r6, r6, r5
  403862:	f005 fdc5 	bl	4093f0 <_init>
  403866:	10b6      	asrs	r6, r6, #2
  403868:	bf18      	it	ne
  40386a:	2400      	movne	r4, #0
  40386c:	d006      	beq.n	40387c <__libc_init_array+0x3c>
  40386e:	3401      	adds	r4, #1
  403870:	f855 3b04 	ldr.w	r3, [r5], #4
  403874:	4798      	blx	r3
  403876:	42a6      	cmp	r6, r4
  403878:	d1f9      	bne.n	40386e <__libc_init_array+0x2e>
  40387a:	bd70      	pop	{r4, r5, r6, pc}
  40387c:	bd70      	pop	{r4, r5, r6, pc}
  40387e:	bf00      	nop
  403880:	004093fc 	.word	0x004093fc
  403884:	004093fc 	.word	0x004093fc
  403888:	00409404 	.word	0x00409404
  40388c:	004093fc 	.word	0x004093fc

00403890 <memset>:
  403890:	b470      	push	{r4, r5, r6}
  403892:	0786      	lsls	r6, r0, #30
  403894:	d046      	beq.n	403924 <memset+0x94>
  403896:	1e54      	subs	r4, r2, #1
  403898:	2a00      	cmp	r2, #0
  40389a:	d041      	beq.n	403920 <memset+0x90>
  40389c:	b2ca      	uxtb	r2, r1
  40389e:	4603      	mov	r3, r0
  4038a0:	e002      	b.n	4038a8 <memset+0x18>
  4038a2:	f114 34ff 	adds.w	r4, r4, #4294967295
  4038a6:	d33b      	bcc.n	403920 <memset+0x90>
  4038a8:	f803 2b01 	strb.w	r2, [r3], #1
  4038ac:	079d      	lsls	r5, r3, #30
  4038ae:	d1f8      	bne.n	4038a2 <memset+0x12>
  4038b0:	2c03      	cmp	r4, #3
  4038b2:	d92e      	bls.n	403912 <memset+0x82>
  4038b4:	b2cd      	uxtb	r5, r1
  4038b6:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  4038ba:	2c0f      	cmp	r4, #15
  4038bc:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  4038c0:	d919      	bls.n	4038f6 <memset+0x66>
  4038c2:	f103 0210 	add.w	r2, r3, #16
  4038c6:	4626      	mov	r6, r4
  4038c8:	3e10      	subs	r6, #16
  4038ca:	2e0f      	cmp	r6, #15
  4038cc:	f842 5c10 	str.w	r5, [r2, #-16]
  4038d0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4038d4:	f842 5c08 	str.w	r5, [r2, #-8]
  4038d8:	f842 5c04 	str.w	r5, [r2, #-4]
  4038dc:	f102 0210 	add.w	r2, r2, #16
  4038e0:	d8f2      	bhi.n	4038c8 <memset+0x38>
  4038e2:	f1a4 0210 	sub.w	r2, r4, #16
  4038e6:	f022 020f 	bic.w	r2, r2, #15
  4038ea:	f004 040f 	and.w	r4, r4, #15
  4038ee:	3210      	adds	r2, #16
  4038f0:	2c03      	cmp	r4, #3
  4038f2:	4413      	add	r3, r2
  4038f4:	d90d      	bls.n	403912 <memset+0x82>
  4038f6:	461e      	mov	r6, r3
  4038f8:	4622      	mov	r2, r4
  4038fa:	3a04      	subs	r2, #4
  4038fc:	2a03      	cmp	r2, #3
  4038fe:	f846 5b04 	str.w	r5, [r6], #4
  403902:	d8fa      	bhi.n	4038fa <memset+0x6a>
  403904:	1f22      	subs	r2, r4, #4
  403906:	f022 0203 	bic.w	r2, r2, #3
  40390a:	3204      	adds	r2, #4
  40390c:	4413      	add	r3, r2
  40390e:	f004 0403 	and.w	r4, r4, #3
  403912:	b12c      	cbz	r4, 403920 <memset+0x90>
  403914:	b2c9      	uxtb	r1, r1
  403916:	441c      	add	r4, r3
  403918:	f803 1b01 	strb.w	r1, [r3], #1
  40391c:	429c      	cmp	r4, r3
  40391e:	d1fb      	bne.n	403918 <memset+0x88>
  403920:	bc70      	pop	{r4, r5, r6}
  403922:	4770      	bx	lr
  403924:	4614      	mov	r4, r2
  403926:	4603      	mov	r3, r0
  403928:	e7c2      	b.n	4038b0 <memset+0x20>
  40392a:	bf00      	nop

0040392c <sprintf>:
  40392c:	b40e      	push	{r1, r2, r3}
  40392e:	b5f0      	push	{r4, r5, r6, r7, lr}
  403930:	b09c      	sub	sp, #112	; 0x70
  403932:	ab21      	add	r3, sp, #132	; 0x84
  403934:	490f      	ldr	r1, [pc, #60]	; (403974 <sprintf+0x48>)
  403936:	f853 2b04 	ldr.w	r2, [r3], #4
  40393a:	9301      	str	r3, [sp, #4]
  40393c:	4605      	mov	r5, r0
  40393e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403942:	6808      	ldr	r0, [r1, #0]
  403944:	9502      	str	r5, [sp, #8]
  403946:	f44f 7702 	mov.w	r7, #520	; 0x208
  40394a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40394e:	a902      	add	r1, sp, #8
  403950:	9506      	str	r5, [sp, #24]
  403952:	f8ad 7014 	strh.w	r7, [sp, #20]
  403956:	9404      	str	r4, [sp, #16]
  403958:	9407      	str	r4, [sp, #28]
  40395a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40395e:	f000 fa6f 	bl	403e40 <_svfprintf_r>
  403962:	9b02      	ldr	r3, [sp, #8]
  403964:	2200      	movs	r2, #0
  403966:	701a      	strb	r2, [r3, #0]
  403968:	b01c      	add	sp, #112	; 0x70
  40396a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40396e:	b003      	add	sp, #12
  403970:	4770      	bx	lr
  403972:	bf00      	nop
  403974:	20000010 	.word	0x20000010

00403978 <critical_factorization>:
  403978:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40397c:	f04f 0e01 	mov.w	lr, #1
  403980:	4674      	mov	r4, lr
  403982:	2500      	movs	r5, #0
  403984:	f04f 36ff 	mov.w	r6, #4294967295
  403988:	192b      	adds	r3, r5, r4
  40398a:	428b      	cmp	r3, r1
  40398c:	eb00 0706 	add.w	r7, r0, r6
  403990:	d20d      	bcs.n	4039ae <critical_factorization+0x36>
  403992:	5d3f      	ldrb	r7, [r7, r4]
  403994:	f810 c003 	ldrb.w	ip, [r0, r3]
  403998:	45bc      	cmp	ip, r7
  40399a:	d22d      	bcs.n	4039f8 <critical_factorization+0x80>
  40399c:	461d      	mov	r5, r3
  40399e:	2401      	movs	r4, #1
  4039a0:	eba3 0e06 	sub.w	lr, r3, r6
  4039a4:	192b      	adds	r3, r5, r4
  4039a6:	428b      	cmp	r3, r1
  4039a8:	eb00 0706 	add.w	r7, r0, r6
  4039ac:	d3f1      	bcc.n	403992 <critical_factorization+0x1a>
  4039ae:	f04f 0801 	mov.w	r8, #1
  4039b2:	f8c2 e000 	str.w	lr, [r2]
  4039b6:	4644      	mov	r4, r8
  4039b8:	2500      	movs	r5, #0
  4039ba:	f04f 37ff 	mov.w	r7, #4294967295
  4039be:	192b      	adds	r3, r5, r4
  4039c0:	4299      	cmp	r1, r3
  4039c2:	eb00 0e07 	add.w	lr, r0, r7
  4039c6:	d90e      	bls.n	4039e6 <critical_factorization+0x6e>
  4039c8:	f81e e004 	ldrb.w	lr, [lr, r4]
  4039cc:	f810 c003 	ldrb.w	ip, [r0, r3]
  4039d0:	45f4      	cmp	ip, lr
  4039d2:	d918      	bls.n	403a06 <critical_factorization+0x8e>
  4039d4:	461d      	mov	r5, r3
  4039d6:	2401      	movs	r4, #1
  4039d8:	eba3 0807 	sub.w	r8, r3, r7
  4039dc:	192b      	adds	r3, r5, r4
  4039de:	4299      	cmp	r1, r3
  4039e0:	eb00 0e07 	add.w	lr, r0, r7
  4039e4:	d8f0      	bhi.n	4039c8 <critical_factorization+0x50>
  4039e6:	3701      	adds	r7, #1
  4039e8:	1c70      	adds	r0, r6, #1
  4039ea:	4287      	cmp	r7, r0
  4039ec:	bf24      	itt	cs
  4039ee:	f8c2 8000 	strcs.w	r8, [r2]
  4039f2:	4638      	movcs	r0, r7
  4039f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4039f8:	d00c      	beq.n	403a14 <critical_factorization+0x9c>
  4039fa:	f04f 0e01 	mov.w	lr, #1
  4039fe:	462e      	mov	r6, r5
  403a00:	4674      	mov	r4, lr
  403a02:	4475      	add	r5, lr
  403a04:	e7c0      	b.n	403988 <critical_factorization+0x10>
  403a06:	d00b      	beq.n	403a20 <critical_factorization+0xa8>
  403a08:	f04f 0801 	mov.w	r8, #1
  403a0c:	462f      	mov	r7, r5
  403a0e:	4644      	mov	r4, r8
  403a10:	4445      	add	r5, r8
  403a12:	e7d4      	b.n	4039be <critical_factorization+0x46>
  403a14:	4574      	cmp	r4, lr
  403a16:	bf12      	itee	ne
  403a18:	3401      	addne	r4, #1
  403a1a:	461d      	moveq	r5, r3
  403a1c:	2401      	moveq	r4, #1
  403a1e:	e7b3      	b.n	403988 <critical_factorization+0x10>
  403a20:	4544      	cmp	r4, r8
  403a22:	bf12      	itee	ne
  403a24:	3401      	addne	r4, #1
  403a26:	461d      	moveq	r5, r3
  403a28:	2401      	moveq	r4, #1
  403a2a:	e7c8      	b.n	4039be <critical_factorization+0x46>

00403a2c <two_way_long_needle>:
  403a2c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a30:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  403a34:	4616      	mov	r6, r2
  403a36:	4605      	mov	r5, r0
  403a38:	468b      	mov	fp, r1
  403a3a:	4610      	mov	r0, r2
  403a3c:	4619      	mov	r1, r3
  403a3e:	aa03      	add	r2, sp, #12
  403a40:	461c      	mov	r4, r3
  403a42:	f7ff ff99 	bl	403978 <critical_factorization>
  403a46:	ab03      	add	r3, sp, #12
  403a48:	4681      	mov	r9, r0
  403a4a:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  403a4e:	f843 4f04 	str.w	r4, [r3, #4]!
  403a52:	4293      	cmp	r3, r2
  403a54:	d1fb      	bne.n	403a4e <two_way_long_needle+0x22>
  403a56:	b14c      	cbz	r4, 403a6c <two_way_long_needle+0x40>
  403a58:	1e63      	subs	r3, r4, #1
  403a5a:	1e72      	subs	r2, r6, #1
  403a5c:	a804      	add	r0, sp, #16
  403a5e:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403a62:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  403a66:	f113 33ff 	adds.w	r3, r3, #4294967295
  403a6a:	d2f8      	bcs.n	403a5e <two_way_long_needle+0x32>
  403a6c:	9903      	ldr	r1, [sp, #12]
  403a6e:	464a      	mov	r2, r9
  403a70:	4431      	add	r1, r6
  403a72:	4630      	mov	r0, r6
  403a74:	f002 ff04 	bl	406880 <memcmp>
  403a78:	2800      	cmp	r0, #0
  403a7a:	d16f      	bne.n	403b5c <two_way_long_needle+0x130>
  403a7c:	f109 33ff 	add.w	r3, r9, #4294967295
  403a80:	9300      	str	r3, [sp, #0]
  403a82:	18f3      	adds	r3, r6, r3
  403a84:	4682      	mov	sl, r0
  403a86:	9301      	str	r3, [sp, #4]
  403a88:	4623      	mov	r3, r4
  403a8a:	4680      	mov	r8, r0
  403a8c:	4654      	mov	r4, sl
  403a8e:	4658      	mov	r0, fp
  403a90:	469a      	mov	sl, r3
  403a92:	eb08 070a 	add.w	r7, r8, sl
  403a96:	1a3a      	subs	r2, r7, r0
  403a98:	2100      	movs	r1, #0
  403a9a:	4428      	add	r0, r5
  403a9c:	f002 fea0 	bl	4067e0 <memchr>
  403aa0:	2800      	cmp	r0, #0
  403aa2:	d156      	bne.n	403b52 <two_way_long_needle+0x126>
  403aa4:	2f00      	cmp	r7, #0
  403aa6:	d054      	beq.n	403b52 <two_way_long_needle+0x126>
  403aa8:	19eb      	adds	r3, r5, r7
  403aaa:	aa04      	add	r2, sp, #16
  403aac:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403ab0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403ab4:	b14b      	cbz	r3, 403aca <two_way_long_needle+0x9e>
  403ab6:	b124      	cbz	r4, 403ac2 <two_way_long_needle+0x96>
  403ab8:	9a03      	ldr	r2, [sp, #12]
  403aba:	4293      	cmp	r3, r2
  403abc:	d201      	bcs.n	403ac2 <two_way_long_needle+0x96>
  403abe:	ebaa 0302 	sub.w	r3, sl, r2
  403ac2:	4498      	add	r8, r3
  403ac4:	2400      	movs	r4, #0
  403ac6:	4638      	mov	r0, r7
  403ac8:	e7e3      	b.n	403a92 <two_way_long_needle+0x66>
  403aca:	454c      	cmp	r4, r9
  403acc:	4623      	mov	r3, r4
  403ace:	f10a 3eff 	add.w	lr, sl, #4294967295
  403ad2:	bf38      	it	cc
  403ad4:	464b      	movcc	r3, r9
  403ad6:	4573      	cmp	r3, lr
  403ad8:	d213      	bcs.n	403b02 <two_way_long_needle+0xd6>
  403ada:	eb08 0203 	add.w	r2, r8, r3
  403ade:	f816 c003 	ldrb.w	ip, [r6, r3]
  403ae2:	5ca8      	ldrb	r0, [r5, r2]
  403ae4:	4584      	cmp	ip, r0
  403ae6:	442a      	add	r2, r5
  403ae8:	eb06 0103 	add.w	r1, r6, r3
  403aec:	d006      	beq.n	403afc <two_way_long_needle+0xd0>
  403aee:	e02c      	b.n	403b4a <two_way_long_needle+0x11e>
  403af0:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  403af4:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403af8:	4584      	cmp	ip, r0
  403afa:	d126      	bne.n	403b4a <two_way_long_needle+0x11e>
  403afc:	3301      	adds	r3, #1
  403afe:	4573      	cmp	r3, lr
  403b00:	d3f6      	bcc.n	403af0 <two_way_long_needle+0xc4>
  403b02:	454c      	cmp	r4, r9
  403b04:	9900      	ldr	r1, [sp, #0]
  403b06:	f080 8089 	bcs.w	403c1c <two_way_long_needle+0x1f0>
  403b0a:	9b00      	ldr	r3, [sp, #0]
  403b0c:	eb08 0203 	add.w	r2, r8, r3
  403b10:	9b01      	ldr	r3, [sp, #4]
  403b12:	5ca8      	ldrb	r0, [r5, r2]
  403b14:	781b      	ldrb	r3, [r3, #0]
  403b16:	4298      	cmp	r0, r3
  403b18:	442a      	add	r2, r5
  403b1a:	d17f      	bne.n	403c1c <two_way_long_needle+0x1f0>
  403b1c:	9801      	ldr	r0, [sp, #4]
  403b1e:	f104 3bff 	add.w	fp, r4, #4294967295
  403b22:	e006      	b.n	403b32 <two_way_long_needle+0x106>
  403b24:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403b28:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403b2c:	45f4      	cmp	ip, lr
  403b2e:	d103      	bne.n	403b38 <two_way_long_needle+0x10c>
  403b30:	4619      	mov	r1, r3
  403b32:	1e4b      	subs	r3, r1, #1
  403b34:	459b      	cmp	fp, r3
  403b36:	d1f5      	bne.n	403b24 <two_way_long_needle+0xf8>
  403b38:	3401      	adds	r4, #1
  403b3a:	428c      	cmp	r4, r1
  403b3c:	d870      	bhi.n	403c20 <two_way_long_needle+0x1f4>
  403b3e:	9c03      	ldr	r4, [sp, #12]
  403b40:	4638      	mov	r0, r7
  403b42:	44a0      	add	r8, r4
  403b44:	ebaa 0404 	sub.w	r4, sl, r4
  403b48:	e7a3      	b.n	403a92 <two_way_long_needle+0x66>
  403b4a:	f1c9 0201 	rsb	r2, r9, #1
  403b4e:	4490      	add	r8, r2
  403b50:	e7b7      	b.n	403ac2 <two_way_long_needle+0x96>
  403b52:	2000      	movs	r0, #0
  403b54:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403b5c:	eba4 0309 	sub.w	r3, r4, r9
  403b60:	454b      	cmp	r3, r9
  403b62:	bf38      	it	cc
  403b64:	464b      	movcc	r3, r9
  403b66:	3301      	adds	r3, #1
  403b68:	f109 38ff 	add.w	r8, r9, #4294967295
  403b6c:	9303      	str	r3, [sp, #12]
  403b6e:	eb06 0308 	add.w	r3, r6, r8
  403b72:	4658      	mov	r0, fp
  403b74:	f04f 0a00 	mov.w	sl, #0
  403b78:	46cb      	mov	fp, r9
  403b7a:	4699      	mov	r9, r3
  403b7c:	eb0a 0704 	add.w	r7, sl, r4
  403b80:	1a3a      	subs	r2, r7, r0
  403b82:	2100      	movs	r1, #0
  403b84:	4428      	add	r0, r5
  403b86:	f002 fe2b 	bl	4067e0 <memchr>
  403b8a:	2800      	cmp	r0, #0
  403b8c:	d1e1      	bne.n	403b52 <two_way_long_needle+0x126>
  403b8e:	2f00      	cmp	r7, #0
  403b90:	d0df      	beq.n	403b52 <two_way_long_needle+0x126>
  403b92:	19eb      	adds	r3, r5, r7
  403b94:	aa04      	add	r2, sp, #16
  403b96:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  403b9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  403b9e:	bba3      	cbnz	r3, 403c0a <two_way_long_needle+0x1de>
  403ba0:	1e61      	subs	r1, r4, #1
  403ba2:	458b      	cmp	fp, r1
  403ba4:	d215      	bcs.n	403bd2 <two_way_long_needle+0x1a6>
  403ba6:	eb0a 020b 	add.w	r2, sl, fp
  403baa:	f816 300b 	ldrb.w	r3, [r6, fp]
  403bae:	f815 e002 	ldrb.w	lr, [r5, r2]
  403bb2:	459e      	cmp	lr, r3
  403bb4:	442a      	add	r2, r5
  403bb6:	eb06 000b 	add.w	r0, r6, fp
  403bba:	465b      	mov	r3, fp
  403bbc:	d006      	beq.n	403bcc <two_way_long_needle+0x1a0>
  403bbe:	e027      	b.n	403c10 <two_way_long_needle+0x1e4>
  403bc0:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  403bc4:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  403bc8:	45f4      	cmp	ip, lr
  403bca:	d121      	bne.n	403c10 <two_way_long_needle+0x1e4>
  403bcc:	3301      	adds	r3, #1
  403bce:	428b      	cmp	r3, r1
  403bd0:	d3f6      	bcc.n	403bc0 <two_way_long_needle+0x194>
  403bd2:	f1b8 3fff 	cmp.w	r8, #4294967295
  403bd6:	d011      	beq.n	403bfc <two_way_long_needle+0x1d0>
  403bd8:	eb0a 0208 	add.w	r2, sl, r8
  403bdc:	f899 1000 	ldrb.w	r1, [r9]
  403be0:	5cab      	ldrb	r3, [r5, r2]
  403be2:	4299      	cmp	r1, r3
  403be4:	442a      	add	r2, r5
  403be6:	d10f      	bne.n	403c08 <two_way_long_needle+0x1dc>
  403be8:	464b      	mov	r3, r9
  403bea:	e005      	b.n	403bf8 <two_way_long_needle+0x1cc>
  403bec:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403bf0:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403bf4:	4288      	cmp	r0, r1
  403bf6:	d107      	bne.n	403c08 <two_way_long_needle+0x1dc>
  403bf8:	42b3      	cmp	r3, r6
  403bfa:	d1f7      	bne.n	403bec <two_way_long_needle+0x1c0>
  403bfc:	eb05 000a 	add.w	r0, r5, sl
  403c00:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c08:	9b03      	ldr	r3, [sp, #12]
  403c0a:	449a      	add	sl, r3
  403c0c:	4638      	mov	r0, r7
  403c0e:	e7b5      	b.n	403b7c <two_way_long_needle+0x150>
  403c10:	f1cb 0201 	rsb	r2, fp, #1
  403c14:	4492      	add	sl, r2
  403c16:	449a      	add	sl, r3
  403c18:	4638      	mov	r0, r7
  403c1a:	e7af      	b.n	403b7c <two_way_long_needle+0x150>
  403c1c:	4649      	mov	r1, r9
  403c1e:	e78b      	b.n	403b38 <two_way_long_needle+0x10c>
  403c20:	eb05 0008 	add.w	r0, r5, r8
  403c24:	e796      	b.n	403b54 <two_way_long_needle+0x128>
  403c26:	bf00      	nop

00403c28 <strstr>:
  403c28:	7802      	ldrb	r2, [r0, #0]
  403c2a:	2a00      	cmp	r2, #0
  403c2c:	f000 8101 	beq.w	403e32 <strstr+0x20a>
  403c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c34:	f891 8000 	ldrb.w	r8, [r1]
  403c38:	b085      	sub	sp, #20
  403c3a:	4644      	mov	r4, r8
  403c3c:	f1b8 0f00 	cmp.w	r8, #0
  403c40:	d016      	beq.n	403c70 <strstr+0x48>
  403c42:	4686      	mov	lr, r0
  403c44:	f101 0c01 	add.w	ip, r1, #1
  403c48:	2701      	movs	r7, #1
  403c4a:	e003      	b.n	403c54 <strstr+0x2c>
  403c4c:	f813 4b01 	ldrb.w	r4, [r3], #1
  403c50:	b16c      	cbz	r4, 403c6e <strstr+0x46>
  403c52:	469c      	mov	ip, r3
  403c54:	42a2      	cmp	r2, r4
  403c56:	bf14      	ite	ne
  403c58:	2700      	movne	r7, #0
  403c5a:	f007 0701 	andeq.w	r7, r7, #1
  403c5e:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  403c62:	4663      	mov	r3, ip
  403c64:	2a00      	cmp	r2, #0
  403c66:	d1f1      	bne.n	403c4c <strstr+0x24>
  403c68:	f89c 3000 	ldrb.w	r3, [ip]
  403c6c:	b9fb      	cbnz	r3, 403cae <strstr+0x86>
  403c6e:	b117      	cbz	r7, 403c76 <strstr+0x4e>
  403c70:	b005      	add	sp, #20
  403c72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c76:	460e      	mov	r6, r1
  403c78:	4605      	mov	r5, r0
  403c7a:	4641      	mov	r1, r8
  403c7c:	3001      	adds	r0, #1
  403c7e:	ebac 0406 	sub.w	r4, ip, r6
  403c82:	f003 f9d7 	bl	407034 <strchr>
  403c86:	4607      	mov	r7, r0
  403c88:	b188      	cbz	r0, 403cae <strstr+0x86>
  403c8a:	2c01      	cmp	r4, #1
  403c8c:	d0f0      	beq.n	403c70 <strstr+0x48>
  403c8e:	1928      	adds	r0, r5, r4
  403c90:	4287      	cmp	r7, r0
  403c92:	bf94      	ite	ls
  403c94:	1bc1      	subls	r1, r0, r7
  403c96:	2101      	movhi	r1, #1
  403c98:	2c1f      	cmp	r4, #31
  403c9a:	468b      	mov	fp, r1
  403c9c:	d90b      	bls.n	403cb6 <strstr+0x8e>
  403c9e:	4623      	mov	r3, r4
  403ca0:	4632      	mov	r2, r6
  403ca2:	4638      	mov	r0, r7
  403ca4:	f7ff fec2 	bl	403a2c <two_way_long_needle>
  403ca8:	b005      	add	sp, #20
  403caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cae:	2000      	movs	r0, #0
  403cb0:	b005      	add	sp, #20
  403cb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403cb6:	aa03      	add	r2, sp, #12
  403cb8:	4621      	mov	r1, r4
  403cba:	4630      	mov	r0, r6
  403cbc:	f7ff fe5c 	bl	403978 <critical_factorization>
  403cc0:	9903      	ldr	r1, [sp, #12]
  403cc2:	4680      	mov	r8, r0
  403cc4:	4602      	mov	r2, r0
  403cc6:	4431      	add	r1, r6
  403cc8:	4630      	mov	r0, r6
  403cca:	f002 fdd9 	bl	406880 <memcmp>
  403cce:	2800      	cmp	r0, #0
  403cd0:	d157      	bne.n	403d82 <strstr+0x15a>
  403cd2:	f108 33ff 	add.w	r3, r8, #4294967295
  403cd6:	9300      	str	r3, [sp, #0]
  403cd8:	18f3      	adds	r3, r6, r3
  403cda:	4681      	mov	r9, r0
  403cdc:	4605      	mov	r5, r0
  403cde:	9301      	str	r3, [sp, #4]
  403ce0:	4658      	mov	r0, fp
  403ce2:	46b2      	mov	sl, r6
  403ce4:	1966      	adds	r6, r4, r5
  403ce6:	1a32      	subs	r2, r6, r0
  403ce8:	2100      	movs	r1, #0
  403cea:	4438      	add	r0, r7
  403cec:	f002 fd78 	bl	4067e0 <memchr>
  403cf0:	2800      	cmp	r0, #0
  403cf2:	d1dc      	bne.n	403cae <strstr+0x86>
  403cf4:	2e00      	cmp	r6, #0
  403cf6:	d0da      	beq.n	403cae <strstr+0x86>
  403cf8:	45c8      	cmp	r8, r9
  403cfa:	4643      	mov	r3, r8
  403cfc:	bf38      	it	cc
  403cfe:	464b      	movcc	r3, r9
  403d00:	429c      	cmp	r4, r3
  403d02:	d912      	bls.n	403d2a <strstr+0x102>
  403d04:	195a      	adds	r2, r3, r5
  403d06:	f81a 1003 	ldrb.w	r1, [sl, r3]
  403d0a:	5cb8      	ldrb	r0, [r7, r2]
  403d0c:	4281      	cmp	r1, r0
  403d0e:	443a      	add	r2, r7
  403d10:	eb0a 0e03 	add.w	lr, sl, r3
  403d14:	d006      	beq.n	403d24 <strstr+0xfc>
  403d16:	e02c      	b.n	403d72 <strstr+0x14a>
  403d18:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  403d1c:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403d20:	4288      	cmp	r0, r1
  403d22:	d126      	bne.n	403d72 <strstr+0x14a>
  403d24:	3301      	adds	r3, #1
  403d26:	429c      	cmp	r4, r3
  403d28:	d1f6      	bne.n	403d18 <strstr+0xf0>
  403d2a:	45c8      	cmp	r8, r9
  403d2c:	9900      	ldr	r1, [sp, #0]
  403d2e:	f240 8083 	bls.w	403e38 <strstr+0x210>
  403d32:	9b00      	ldr	r3, [sp, #0]
  403d34:	18ea      	adds	r2, r5, r3
  403d36:	9b01      	ldr	r3, [sp, #4]
  403d38:	5cb8      	ldrb	r0, [r7, r2]
  403d3a:	781b      	ldrb	r3, [r3, #0]
  403d3c:	4298      	cmp	r0, r3
  403d3e:	443a      	add	r2, r7
  403d40:	d17a      	bne.n	403e38 <strstr+0x210>
  403d42:	9801      	ldr	r0, [sp, #4]
  403d44:	f109 3bff 	add.w	fp, r9, #4294967295
  403d48:	e006      	b.n	403d58 <strstr+0x130>
  403d4a:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403d4e:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403d52:	45f4      	cmp	ip, lr
  403d54:	d103      	bne.n	403d5e <strstr+0x136>
  403d56:	4619      	mov	r1, r3
  403d58:	1e4b      	subs	r3, r1, #1
  403d5a:	455b      	cmp	r3, fp
  403d5c:	d1f5      	bne.n	403d4a <strstr+0x122>
  403d5e:	f109 0901 	add.w	r9, r9, #1
  403d62:	4589      	cmp	r9, r1
  403d64:	d857      	bhi.n	403e16 <strstr+0x1ee>
  403d66:	9b03      	ldr	r3, [sp, #12]
  403d68:	4630      	mov	r0, r6
  403d6a:	441d      	add	r5, r3
  403d6c:	eba4 0903 	sub.w	r9, r4, r3
  403d70:	e7b8      	b.n	403ce4 <strstr+0xbc>
  403d72:	f1c8 0201 	rsb	r2, r8, #1
  403d76:	4415      	add	r5, r2
  403d78:	441d      	add	r5, r3
  403d7a:	f04f 0900 	mov.w	r9, #0
  403d7e:	4630      	mov	r0, r6
  403d80:	e7b0      	b.n	403ce4 <strstr+0xbc>
  403d82:	eba4 0308 	sub.w	r3, r4, r8
  403d86:	4543      	cmp	r3, r8
  403d88:	bf38      	it	cc
  403d8a:	4643      	movcc	r3, r8
  403d8c:	3301      	adds	r3, #1
  403d8e:	f108 39ff 	add.w	r9, r8, #4294967295
  403d92:	9303      	str	r3, [sp, #12]
  403d94:	eb06 0309 	add.w	r3, r6, r9
  403d98:	4658      	mov	r0, fp
  403d9a:	2500      	movs	r5, #0
  403d9c:	46bb      	mov	fp, r7
  403d9e:	469a      	mov	sl, r3
  403da0:	1967      	adds	r7, r4, r5
  403da2:	1a3a      	subs	r2, r7, r0
  403da4:	2100      	movs	r1, #0
  403da6:	4458      	add	r0, fp
  403da8:	f002 fd1a 	bl	4067e0 <memchr>
  403dac:	2800      	cmp	r0, #0
  403dae:	f47f af7e 	bne.w	403cae <strstr+0x86>
  403db2:	2f00      	cmp	r7, #0
  403db4:	f43f af7b 	beq.w	403cae <strstr+0x86>
  403db8:	4544      	cmp	r4, r8
  403dba:	d915      	bls.n	403de8 <strstr+0x1c0>
  403dbc:	eb08 0205 	add.w	r2, r8, r5
  403dc0:	f816 3008 	ldrb.w	r3, [r6, r8]
  403dc4:	f81b 0002 	ldrb.w	r0, [fp, r2]
  403dc8:	4298      	cmp	r0, r3
  403dca:	445a      	add	r2, fp
  403dcc:	eb06 0108 	add.w	r1, r6, r8
  403dd0:	4643      	mov	r3, r8
  403dd2:	d006      	beq.n	403de2 <strstr+0x1ba>
  403dd4:	e023      	b.n	403e1e <strstr+0x1f6>
  403dd6:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  403dda:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403dde:	4586      	cmp	lr, r0
  403de0:	d11d      	bne.n	403e1e <strstr+0x1f6>
  403de2:	3301      	adds	r3, #1
  403de4:	429c      	cmp	r4, r3
  403de6:	d1f6      	bne.n	403dd6 <strstr+0x1ae>
  403de8:	f1b9 3fff 	cmp.w	r9, #4294967295
  403dec:	d012      	beq.n	403e14 <strstr+0x1ec>
  403dee:	eb05 0209 	add.w	r2, r5, r9
  403df2:	f89a 3000 	ldrb.w	r3, [sl]
  403df6:	f81b 1002 	ldrb.w	r1, [fp, r2]
  403dfa:	4299      	cmp	r1, r3
  403dfc:	445a      	add	r2, fp
  403dfe:	d114      	bne.n	403e2a <strstr+0x202>
  403e00:	4653      	mov	r3, sl
  403e02:	e005      	b.n	403e10 <strstr+0x1e8>
  403e04:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403e08:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403e0c:	4288      	cmp	r0, r1
  403e0e:	d10c      	bne.n	403e2a <strstr+0x202>
  403e10:	42b3      	cmp	r3, r6
  403e12:	d1f7      	bne.n	403e04 <strstr+0x1dc>
  403e14:	465f      	mov	r7, fp
  403e16:	1978      	adds	r0, r7, r5
  403e18:	b005      	add	sp, #20
  403e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e1e:	f1c8 0201 	rsb	r2, r8, #1
  403e22:	4415      	add	r5, r2
  403e24:	441d      	add	r5, r3
  403e26:	4638      	mov	r0, r7
  403e28:	e7ba      	b.n	403da0 <strstr+0x178>
  403e2a:	9b03      	ldr	r3, [sp, #12]
  403e2c:	4638      	mov	r0, r7
  403e2e:	441d      	add	r5, r3
  403e30:	e7b6      	b.n	403da0 <strstr+0x178>
  403e32:	780b      	ldrb	r3, [r1, #0]
  403e34:	b913      	cbnz	r3, 403e3c <strstr+0x214>
  403e36:	4770      	bx	lr
  403e38:	4641      	mov	r1, r8
  403e3a:	e790      	b.n	403d5e <strstr+0x136>
  403e3c:	2000      	movs	r0, #0
  403e3e:	4770      	bx	lr

00403e40 <_svfprintf_r>:
  403e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e44:	b0c3      	sub	sp, #268	; 0x10c
  403e46:	460c      	mov	r4, r1
  403e48:	910b      	str	r1, [sp, #44]	; 0x2c
  403e4a:	4692      	mov	sl, r2
  403e4c:	930f      	str	r3, [sp, #60]	; 0x3c
  403e4e:	900c      	str	r0, [sp, #48]	; 0x30
  403e50:	f002 fa06 	bl	406260 <_localeconv_r>
  403e54:	6803      	ldr	r3, [r0, #0]
  403e56:	931a      	str	r3, [sp, #104]	; 0x68
  403e58:	4618      	mov	r0, r3
  403e5a:	f003 f971 	bl	407140 <strlen>
  403e5e:	89a3      	ldrh	r3, [r4, #12]
  403e60:	9019      	str	r0, [sp, #100]	; 0x64
  403e62:	0619      	lsls	r1, r3, #24
  403e64:	d503      	bpl.n	403e6e <_svfprintf_r+0x2e>
  403e66:	6923      	ldr	r3, [r4, #16]
  403e68:	2b00      	cmp	r3, #0
  403e6a:	f001 8001 	beq.w	404e70 <_svfprintf_r+0x1030>
  403e6e:	2300      	movs	r3, #0
  403e70:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403e74:	9313      	str	r3, [sp, #76]	; 0x4c
  403e76:	9314      	str	r3, [sp, #80]	; 0x50
  403e78:	9315      	str	r3, [sp, #84]	; 0x54
  403e7a:	9327      	str	r3, [sp, #156]	; 0x9c
  403e7c:	9326      	str	r3, [sp, #152]	; 0x98
  403e7e:	9318      	str	r3, [sp, #96]	; 0x60
  403e80:	931b      	str	r3, [sp, #108]	; 0x6c
  403e82:	9309      	str	r3, [sp, #36]	; 0x24
  403e84:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403e88:	46c8      	mov	r8, r9
  403e8a:	9316      	str	r3, [sp, #88]	; 0x58
  403e8c:	9317      	str	r3, [sp, #92]	; 0x5c
  403e8e:	f89a 3000 	ldrb.w	r3, [sl]
  403e92:	4654      	mov	r4, sl
  403e94:	b1e3      	cbz	r3, 403ed0 <_svfprintf_r+0x90>
  403e96:	2b25      	cmp	r3, #37	; 0x25
  403e98:	d102      	bne.n	403ea0 <_svfprintf_r+0x60>
  403e9a:	e019      	b.n	403ed0 <_svfprintf_r+0x90>
  403e9c:	2b25      	cmp	r3, #37	; 0x25
  403e9e:	d003      	beq.n	403ea8 <_svfprintf_r+0x68>
  403ea0:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403ea4:	2b00      	cmp	r3, #0
  403ea6:	d1f9      	bne.n	403e9c <_svfprintf_r+0x5c>
  403ea8:	eba4 050a 	sub.w	r5, r4, sl
  403eac:	b185      	cbz	r5, 403ed0 <_svfprintf_r+0x90>
  403eae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403eb0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403eb2:	f8c8 a000 	str.w	sl, [r8]
  403eb6:	3301      	adds	r3, #1
  403eb8:	442a      	add	r2, r5
  403eba:	2b07      	cmp	r3, #7
  403ebc:	f8c8 5004 	str.w	r5, [r8, #4]
  403ec0:	9227      	str	r2, [sp, #156]	; 0x9c
  403ec2:	9326      	str	r3, [sp, #152]	; 0x98
  403ec4:	dc7f      	bgt.n	403fc6 <_svfprintf_r+0x186>
  403ec6:	f108 0808 	add.w	r8, r8, #8
  403eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ecc:	442b      	add	r3, r5
  403ece:	9309      	str	r3, [sp, #36]	; 0x24
  403ed0:	7823      	ldrb	r3, [r4, #0]
  403ed2:	2b00      	cmp	r3, #0
  403ed4:	d07f      	beq.n	403fd6 <_svfprintf_r+0x196>
  403ed6:	2300      	movs	r3, #0
  403ed8:	461a      	mov	r2, r3
  403eda:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403ede:	4619      	mov	r1, r3
  403ee0:	930d      	str	r3, [sp, #52]	; 0x34
  403ee2:	469b      	mov	fp, r3
  403ee4:	f04f 30ff 	mov.w	r0, #4294967295
  403ee8:	7863      	ldrb	r3, [r4, #1]
  403eea:	900a      	str	r0, [sp, #40]	; 0x28
  403eec:	f104 0a01 	add.w	sl, r4, #1
  403ef0:	f10a 0a01 	add.w	sl, sl, #1
  403ef4:	f1a3 0020 	sub.w	r0, r3, #32
  403ef8:	2858      	cmp	r0, #88	; 0x58
  403efa:	f200 83c0 	bhi.w	40467e <_svfprintf_r+0x83e>
  403efe:	e8df f010 	tbh	[pc, r0, lsl #1]
  403f02:	0238      	.short	0x0238
  403f04:	03be03be 	.word	0x03be03be
  403f08:	03be0240 	.word	0x03be0240
  403f0c:	03be03be 	.word	0x03be03be
  403f10:	03be03be 	.word	0x03be03be
  403f14:	024503be 	.word	0x024503be
  403f18:	03be0203 	.word	0x03be0203
  403f1c:	026b005d 	.word	0x026b005d
  403f20:	028603be 	.word	0x028603be
  403f24:	039c039c 	.word	0x039c039c
  403f28:	039c039c 	.word	0x039c039c
  403f2c:	039c039c 	.word	0x039c039c
  403f30:	039c039c 	.word	0x039c039c
  403f34:	03be039c 	.word	0x03be039c
  403f38:	03be03be 	.word	0x03be03be
  403f3c:	03be03be 	.word	0x03be03be
  403f40:	03be03be 	.word	0x03be03be
  403f44:	03be03be 	.word	0x03be03be
  403f48:	033703be 	.word	0x033703be
  403f4c:	03be0357 	.word	0x03be0357
  403f50:	03be0357 	.word	0x03be0357
  403f54:	03be03be 	.word	0x03be03be
  403f58:	039703be 	.word	0x039703be
  403f5c:	03be03be 	.word	0x03be03be
  403f60:	03be03ac 	.word	0x03be03ac
  403f64:	03be03be 	.word	0x03be03be
  403f68:	03be03be 	.word	0x03be03be
  403f6c:	03be0259 	.word	0x03be0259
  403f70:	031e03be 	.word	0x031e03be
  403f74:	03be03be 	.word	0x03be03be
  403f78:	03be03be 	.word	0x03be03be
  403f7c:	03be03be 	.word	0x03be03be
  403f80:	03be03be 	.word	0x03be03be
  403f84:	03be03be 	.word	0x03be03be
  403f88:	02db02c6 	.word	0x02db02c6
  403f8c:	03570357 	.word	0x03570357
  403f90:	028b0357 	.word	0x028b0357
  403f94:	03be02db 	.word	0x03be02db
  403f98:	029003be 	.word	0x029003be
  403f9c:	029d03be 	.word	0x029d03be
  403fa0:	02b401cc 	.word	0x02b401cc
  403fa4:	03be0208 	.word	0x03be0208
  403fa8:	03be01e1 	.word	0x03be01e1
  403fac:	03be007e 	.word	0x03be007e
  403fb0:	020d03be 	.word	0x020d03be
  403fb4:	980d      	ldr	r0, [sp, #52]	; 0x34
  403fb6:	930f      	str	r3, [sp, #60]	; 0x3c
  403fb8:	4240      	negs	r0, r0
  403fba:	900d      	str	r0, [sp, #52]	; 0x34
  403fbc:	f04b 0b04 	orr.w	fp, fp, #4
  403fc0:	f89a 3000 	ldrb.w	r3, [sl]
  403fc4:	e794      	b.n	403ef0 <_svfprintf_r+0xb0>
  403fc6:	aa25      	add	r2, sp, #148	; 0x94
  403fc8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403fca:	980c      	ldr	r0, [sp, #48]	; 0x30
  403fcc:	f003 f926 	bl	40721c <__ssprint_r>
  403fd0:	b940      	cbnz	r0, 403fe4 <_svfprintf_r+0x1a4>
  403fd2:	46c8      	mov	r8, r9
  403fd4:	e779      	b.n	403eca <_svfprintf_r+0x8a>
  403fd6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403fd8:	b123      	cbz	r3, 403fe4 <_svfprintf_r+0x1a4>
  403fda:	980c      	ldr	r0, [sp, #48]	; 0x30
  403fdc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403fde:	aa25      	add	r2, sp, #148	; 0x94
  403fe0:	f003 f91c 	bl	40721c <__ssprint_r>
  403fe4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403fe6:	899b      	ldrh	r3, [r3, #12]
  403fe8:	f013 0f40 	tst.w	r3, #64	; 0x40
  403fec:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403fee:	bf18      	it	ne
  403ff0:	f04f 33ff 	movne.w	r3, #4294967295
  403ff4:	9309      	str	r3, [sp, #36]	; 0x24
  403ff6:	9809      	ldr	r0, [sp, #36]	; 0x24
  403ff8:	b043      	add	sp, #268	; 0x10c
  403ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ffe:	f01b 0f20 	tst.w	fp, #32
  404002:	9311      	str	r3, [sp, #68]	; 0x44
  404004:	f040 81dd 	bne.w	4043c2 <_svfprintf_r+0x582>
  404008:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40400a:	f01b 0f10 	tst.w	fp, #16
  40400e:	4613      	mov	r3, r2
  404010:	f040 856c 	bne.w	404aec <_svfprintf_r+0xcac>
  404014:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404018:	f000 8568 	beq.w	404aec <_svfprintf_r+0xcac>
  40401c:	8814      	ldrh	r4, [r2, #0]
  40401e:	3204      	adds	r2, #4
  404020:	2500      	movs	r5, #0
  404022:	2301      	movs	r3, #1
  404024:	920f      	str	r2, [sp, #60]	; 0x3c
  404026:	2700      	movs	r7, #0
  404028:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40402c:	990a      	ldr	r1, [sp, #40]	; 0x28
  40402e:	1c4a      	adds	r2, r1, #1
  404030:	f000 8265 	beq.w	4044fe <_svfprintf_r+0x6be>
  404034:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  404038:	9207      	str	r2, [sp, #28]
  40403a:	ea54 0205 	orrs.w	r2, r4, r5
  40403e:	f040 8264 	bne.w	40450a <_svfprintf_r+0x6ca>
  404042:	2900      	cmp	r1, #0
  404044:	f040 8439 	bne.w	4048ba <_svfprintf_r+0xa7a>
  404048:	2b00      	cmp	r3, #0
  40404a:	f040 84d4 	bne.w	4049f6 <_svfprintf_r+0xbb6>
  40404e:	f01b 0301 	ands.w	r3, fp, #1
  404052:	930e      	str	r3, [sp, #56]	; 0x38
  404054:	f000 8602 	beq.w	404c5c <_svfprintf_r+0xe1c>
  404058:	ae42      	add	r6, sp, #264	; 0x108
  40405a:	2330      	movs	r3, #48	; 0x30
  40405c:	f806 3d41 	strb.w	r3, [r6, #-65]!
  404060:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404062:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404064:	4293      	cmp	r3, r2
  404066:	bfb8      	it	lt
  404068:	4613      	movlt	r3, r2
  40406a:	9308      	str	r3, [sp, #32]
  40406c:	2300      	movs	r3, #0
  40406e:	9312      	str	r3, [sp, #72]	; 0x48
  404070:	b117      	cbz	r7, 404078 <_svfprintf_r+0x238>
  404072:	9b08      	ldr	r3, [sp, #32]
  404074:	3301      	adds	r3, #1
  404076:	9308      	str	r3, [sp, #32]
  404078:	9b07      	ldr	r3, [sp, #28]
  40407a:	f013 0302 	ands.w	r3, r3, #2
  40407e:	9310      	str	r3, [sp, #64]	; 0x40
  404080:	d002      	beq.n	404088 <_svfprintf_r+0x248>
  404082:	9b08      	ldr	r3, [sp, #32]
  404084:	3302      	adds	r3, #2
  404086:	9308      	str	r3, [sp, #32]
  404088:	9b07      	ldr	r3, [sp, #28]
  40408a:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40408e:	f040 830d 	bne.w	4046ac <_svfprintf_r+0x86c>
  404092:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404094:	9a08      	ldr	r2, [sp, #32]
  404096:	eba3 0b02 	sub.w	fp, r3, r2
  40409a:	f1bb 0f00 	cmp.w	fp, #0
  40409e:	f340 8305 	ble.w	4046ac <_svfprintf_r+0x86c>
  4040a2:	f1bb 0f10 	cmp.w	fp, #16
  4040a6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040a8:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4040aa:	dd29      	ble.n	404100 <_svfprintf_r+0x2c0>
  4040ac:	4643      	mov	r3, r8
  4040ae:	4621      	mov	r1, r4
  4040b0:	46a8      	mov	r8, r5
  4040b2:	2710      	movs	r7, #16
  4040b4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4040b6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4040b8:	e006      	b.n	4040c8 <_svfprintf_r+0x288>
  4040ba:	f1ab 0b10 	sub.w	fp, fp, #16
  4040be:	f1bb 0f10 	cmp.w	fp, #16
  4040c2:	f103 0308 	add.w	r3, r3, #8
  4040c6:	dd18      	ble.n	4040fa <_svfprintf_r+0x2ba>
  4040c8:	3201      	adds	r2, #1
  4040ca:	48b7      	ldr	r0, [pc, #732]	; (4043a8 <_svfprintf_r+0x568>)
  4040cc:	9226      	str	r2, [sp, #152]	; 0x98
  4040ce:	3110      	adds	r1, #16
  4040d0:	2a07      	cmp	r2, #7
  4040d2:	9127      	str	r1, [sp, #156]	; 0x9c
  4040d4:	e883 0081 	stmia.w	r3, {r0, r7}
  4040d8:	ddef      	ble.n	4040ba <_svfprintf_r+0x27a>
  4040da:	aa25      	add	r2, sp, #148	; 0x94
  4040dc:	4629      	mov	r1, r5
  4040de:	4620      	mov	r0, r4
  4040e0:	f003 f89c 	bl	40721c <__ssprint_r>
  4040e4:	2800      	cmp	r0, #0
  4040e6:	f47f af7d 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  4040ea:	f1ab 0b10 	sub.w	fp, fp, #16
  4040ee:	f1bb 0f10 	cmp.w	fp, #16
  4040f2:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4040f4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4040f6:	464b      	mov	r3, r9
  4040f8:	dce6      	bgt.n	4040c8 <_svfprintf_r+0x288>
  4040fa:	4645      	mov	r5, r8
  4040fc:	460c      	mov	r4, r1
  4040fe:	4698      	mov	r8, r3
  404100:	3201      	adds	r2, #1
  404102:	4ba9      	ldr	r3, [pc, #676]	; (4043a8 <_svfprintf_r+0x568>)
  404104:	9226      	str	r2, [sp, #152]	; 0x98
  404106:	445c      	add	r4, fp
  404108:	2a07      	cmp	r2, #7
  40410a:	9427      	str	r4, [sp, #156]	; 0x9c
  40410c:	e888 0808 	stmia.w	r8, {r3, fp}
  404110:	f300 8495 	bgt.w	404a3e <_svfprintf_r+0xbfe>
  404114:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404118:	f108 0808 	add.w	r8, r8, #8
  40411c:	b177      	cbz	r7, 40413c <_svfprintf_r+0x2fc>
  40411e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404120:	3301      	adds	r3, #1
  404122:	3401      	adds	r4, #1
  404124:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  404128:	2201      	movs	r2, #1
  40412a:	2b07      	cmp	r3, #7
  40412c:	9427      	str	r4, [sp, #156]	; 0x9c
  40412e:	9326      	str	r3, [sp, #152]	; 0x98
  404130:	e888 0006 	stmia.w	r8, {r1, r2}
  404134:	f300 83d8 	bgt.w	4048e8 <_svfprintf_r+0xaa8>
  404138:	f108 0808 	add.w	r8, r8, #8
  40413c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40413e:	b16b      	cbz	r3, 40415c <_svfprintf_r+0x31c>
  404140:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404142:	3301      	adds	r3, #1
  404144:	3402      	adds	r4, #2
  404146:	a91e      	add	r1, sp, #120	; 0x78
  404148:	2202      	movs	r2, #2
  40414a:	2b07      	cmp	r3, #7
  40414c:	9427      	str	r4, [sp, #156]	; 0x9c
  40414e:	9326      	str	r3, [sp, #152]	; 0x98
  404150:	e888 0006 	stmia.w	r8, {r1, r2}
  404154:	f300 83d3 	bgt.w	4048fe <_svfprintf_r+0xabe>
  404158:	f108 0808 	add.w	r8, r8, #8
  40415c:	2d80      	cmp	r5, #128	; 0x80
  40415e:	f000 8313 	beq.w	404788 <_svfprintf_r+0x948>
  404162:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404164:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404166:	1a9f      	subs	r7, r3, r2
  404168:	2f00      	cmp	r7, #0
  40416a:	dd36      	ble.n	4041da <_svfprintf_r+0x39a>
  40416c:	2f10      	cmp	r7, #16
  40416e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404170:	4d8e      	ldr	r5, [pc, #568]	; (4043ac <_svfprintf_r+0x56c>)
  404172:	dd27      	ble.n	4041c4 <_svfprintf_r+0x384>
  404174:	4642      	mov	r2, r8
  404176:	4621      	mov	r1, r4
  404178:	46b0      	mov	r8, r6
  40417a:	f04f 0b10 	mov.w	fp, #16
  40417e:	462e      	mov	r6, r5
  404180:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404182:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404184:	e004      	b.n	404190 <_svfprintf_r+0x350>
  404186:	3f10      	subs	r7, #16
  404188:	2f10      	cmp	r7, #16
  40418a:	f102 0208 	add.w	r2, r2, #8
  40418e:	dd15      	ble.n	4041bc <_svfprintf_r+0x37c>
  404190:	3301      	adds	r3, #1
  404192:	3110      	adds	r1, #16
  404194:	2b07      	cmp	r3, #7
  404196:	9127      	str	r1, [sp, #156]	; 0x9c
  404198:	9326      	str	r3, [sp, #152]	; 0x98
  40419a:	e882 0840 	stmia.w	r2, {r6, fp}
  40419e:	ddf2      	ble.n	404186 <_svfprintf_r+0x346>
  4041a0:	aa25      	add	r2, sp, #148	; 0x94
  4041a2:	4629      	mov	r1, r5
  4041a4:	4620      	mov	r0, r4
  4041a6:	f003 f839 	bl	40721c <__ssprint_r>
  4041aa:	2800      	cmp	r0, #0
  4041ac:	f47f af1a 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  4041b0:	3f10      	subs	r7, #16
  4041b2:	2f10      	cmp	r7, #16
  4041b4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4041b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041b8:	464a      	mov	r2, r9
  4041ba:	dce9      	bgt.n	404190 <_svfprintf_r+0x350>
  4041bc:	4635      	mov	r5, r6
  4041be:	460c      	mov	r4, r1
  4041c0:	4646      	mov	r6, r8
  4041c2:	4690      	mov	r8, r2
  4041c4:	3301      	adds	r3, #1
  4041c6:	443c      	add	r4, r7
  4041c8:	2b07      	cmp	r3, #7
  4041ca:	9427      	str	r4, [sp, #156]	; 0x9c
  4041cc:	9326      	str	r3, [sp, #152]	; 0x98
  4041ce:	e888 00a0 	stmia.w	r8, {r5, r7}
  4041d2:	f300 837e 	bgt.w	4048d2 <_svfprintf_r+0xa92>
  4041d6:	f108 0808 	add.w	r8, r8, #8
  4041da:	9b07      	ldr	r3, [sp, #28]
  4041dc:	05df      	lsls	r7, r3, #23
  4041de:	f100 8267 	bmi.w	4046b0 <_svfprintf_r+0x870>
  4041e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041e4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4041e6:	f8c8 6000 	str.w	r6, [r8]
  4041ea:	3301      	adds	r3, #1
  4041ec:	440c      	add	r4, r1
  4041ee:	2b07      	cmp	r3, #7
  4041f0:	9427      	str	r4, [sp, #156]	; 0x9c
  4041f2:	f8c8 1004 	str.w	r1, [r8, #4]
  4041f6:	9326      	str	r3, [sp, #152]	; 0x98
  4041f8:	f300 834a 	bgt.w	404890 <_svfprintf_r+0xa50>
  4041fc:	f108 0808 	add.w	r8, r8, #8
  404200:	9b07      	ldr	r3, [sp, #28]
  404202:	075b      	lsls	r3, r3, #29
  404204:	d53a      	bpl.n	40427c <_svfprintf_r+0x43c>
  404206:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404208:	9a08      	ldr	r2, [sp, #32]
  40420a:	1a9d      	subs	r5, r3, r2
  40420c:	2d00      	cmp	r5, #0
  40420e:	dd35      	ble.n	40427c <_svfprintf_r+0x43c>
  404210:	2d10      	cmp	r5, #16
  404212:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404214:	dd20      	ble.n	404258 <_svfprintf_r+0x418>
  404216:	2610      	movs	r6, #16
  404218:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40421a:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40421e:	e004      	b.n	40422a <_svfprintf_r+0x3ea>
  404220:	3d10      	subs	r5, #16
  404222:	2d10      	cmp	r5, #16
  404224:	f108 0808 	add.w	r8, r8, #8
  404228:	dd16      	ble.n	404258 <_svfprintf_r+0x418>
  40422a:	3301      	adds	r3, #1
  40422c:	4a5e      	ldr	r2, [pc, #376]	; (4043a8 <_svfprintf_r+0x568>)
  40422e:	9326      	str	r3, [sp, #152]	; 0x98
  404230:	3410      	adds	r4, #16
  404232:	2b07      	cmp	r3, #7
  404234:	9427      	str	r4, [sp, #156]	; 0x9c
  404236:	e888 0044 	stmia.w	r8, {r2, r6}
  40423a:	ddf1      	ble.n	404220 <_svfprintf_r+0x3e0>
  40423c:	aa25      	add	r2, sp, #148	; 0x94
  40423e:	4659      	mov	r1, fp
  404240:	4638      	mov	r0, r7
  404242:	f002 ffeb 	bl	40721c <__ssprint_r>
  404246:	2800      	cmp	r0, #0
  404248:	f47f aecc 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  40424c:	3d10      	subs	r5, #16
  40424e:	2d10      	cmp	r5, #16
  404250:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404252:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404254:	46c8      	mov	r8, r9
  404256:	dce8      	bgt.n	40422a <_svfprintf_r+0x3ea>
  404258:	3301      	adds	r3, #1
  40425a:	4a53      	ldr	r2, [pc, #332]	; (4043a8 <_svfprintf_r+0x568>)
  40425c:	9326      	str	r3, [sp, #152]	; 0x98
  40425e:	442c      	add	r4, r5
  404260:	2b07      	cmp	r3, #7
  404262:	9427      	str	r4, [sp, #156]	; 0x9c
  404264:	e888 0024 	stmia.w	r8, {r2, r5}
  404268:	dd08      	ble.n	40427c <_svfprintf_r+0x43c>
  40426a:	aa25      	add	r2, sp, #148	; 0x94
  40426c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40426e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404270:	f002 ffd4 	bl	40721c <__ssprint_r>
  404274:	2800      	cmp	r0, #0
  404276:	f47f aeb5 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  40427a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40427c:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40427e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404280:	9908      	ldr	r1, [sp, #32]
  404282:	428a      	cmp	r2, r1
  404284:	bfac      	ite	ge
  404286:	189b      	addge	r3, r3, r2
  404288:	185b      	addlt	r3, r3, r1
  40428a:	9309      	str	r3, [sp, #36]	; 0x24
  40428c:	2c00      	cmp	r4, #0
  40428e:	f040 830a 	bne.w	4048a6 <_svfprintf_r+0xa66>
  404292:	2300      	movs	r3, #0
  404294:	9326      	str	r3, [sp, #152]	; 0x98
  404296:	46c8      	mov	r8, r9
  404298:	e5f9      	b.n	403e8e <_svfprintf_r+0x4e>
  40429a:	9311      	str	r3, [sp, #68]	; 0x44
  40429c:	f01b 0320 	ands.w	r3, fp, #32
  4042a0:	f040 81e2 	bne.w	404668 <_svfprintf_r+0x828>
  4042a4:	f01b 0210 	ands.w	r2, fp, #16
  4042a8:	f040 842c 	bne.w	404b04 <_svfprintf_r+0xcc4>
  4042ac:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4042b0:	f000 8428 	beq.w	404b04 <_svfprintf_r+0xcc4>
  4042b4:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4042b6:	4613      	mov	r3, r2
  4042b8:	460a      	mov	r2, r1
  4042ba:	3204      	adds	r2, #4
  4042bc:	880c      	ldrh	r4, [r1, #0]
  4042be:	920f      	str	r2, [sp, #60]	; 0x3c
  4042c0:	2500      	movs	r5, #0
  4042c2:	e6b0      	b.n	404026 <_svfprintf_r+0x1e6>
  4042c4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4042c6:	9311      	str	r3, [sp, #68]	; 0x44
  4042c8:	6816      	ldr	r6, [r2, #0]
  4042ca:	2400      	movs	r4, #0
  4042cc:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4042d0:	1d15      	adds	r5, r2, #4
  4042d2:	2e00      	cmp	r6, #0
  4042d4:	f000 86a5 	beq.w	405022 <_svfprintf_r+0x11e2>
  4042d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4042da:	1c53      	adds	r3, r2, #1
  4042dc:	f000 8607 	beq.w	404eee <_svfprintf_r+0x10ae>
  4042e0:	4621      	mov	r1, r4
  4042e2:	4630      	mov	r0, r6
  4042e4:	f002 fa7c 	bl	4067e0 <memchr>
  4042e8:	2800      	cmp	r0, #0
  4042ea:	f000 86df 	beq.w	4050ac <_svfprintf_r+0x126c>
  4042ee:	1b83      	subs	r3, r0, r6
  4042f0:	930e      	str	r3, [sp, #56]	; 0x38
  4042f2:	940a      	str	r4, [sp, #40]	; 0x28
  4042f4:	950f      	str	r5, [sp, #60]	; 0x3c
  4042f6:	f8cd b01c 	str.w	fp, [sp, #28]
  4042fa:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4042fe:	9308      	str	r3, [sp, #32]
  404300:	9412      	str	r4, [sp, #72]	; 0x48
  404302:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404306:	e6b3      	b.n	404070 <_svfprintf_r+0x230>
  404308:	f89a 3000 	ldrb.w	r3, [sl]
  40430c:	2201      	movs	r2, #1
  40430e:	212b      	movs	r1, #43	; 0x2b
  404310:	e5ee      	b.n	403ef0 <_svfprintf_r+0xb0>
  404312:	f04b 0b20 	orr.w	fp, fp, #32
  404316:	f89a 3000 	ldrb.w	r3, [sl]
  40431a:	e5e9      	b.n	403ef0 <_svfprintf_r+0xb0>
  40431c:	9311      	str	r3, [sp, #68]	; 0x44
  40431e:	2a00      	cmp	r2, #0
  404320:	f040 878d 	bne.w	40523e <_svfprintf_r+0x13fe>
  404324:	4b22      	ldr	r3, [pc, #136]	; (4043b0 <_svfprintf_r+0x570>)
  404326:	9318      	str	r3, [sp, #96]	; 0x60
  404328:	f01b 0f20 	tst.w	fp, #32
  40432c:	f040 8111 	bne.w	404552 <_svfprintf_r+0x712>
  404330:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404332:	f01b 0f10 	tst.w	fp, #16
  404336:	4613      	mov	r3, r2
  404338:	f040 83df 	bne.w	404afa <_svfprintf_r+0xcba>
  40433c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404340:	f000 83db 	beq.w	404afa <_svfprintf_r+0xcba>
  404344:	3304      	adds	r3, #4
  404346:	8814      	ldrh	r4, [r2, #0]
  404348:	930f      	str	r3, [sp, #60]	; 0x3c
  40434a:	2500      	movs	r5, #0
  40434c:	f01b 0f01 	tst.w	fp, #1
  404350:	f000 810c 	beq.w	40456c <_svfprintf_r+0x72c>
  404354:	ea54 0305 	orrs.w	r3, r4, r5
  404358:	f000 8108 	beq.w	40456c <_svfprintf_r+0x72c>
  40435c:	2330      	movs	r3, #48	; 0x30
  40435e:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404362:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  404366:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40436a:	f04b 0b02 	orr.w	fp, fp, #2
  40436e:	2302      	movs	r3, #2
  404370:	e659      	b.n	404026 <_svfprintf_r+0x1e6>
  404372:	f89a 3000 	ldrb.w	r3, [sl]
  404376:	2900      	cmp	r1, #0
  404378:	f47f adba 	bne.w	403ef0 <_svfprintf_r+0xb0>
  40437c:	2201      	movs	r2, #1
  40437e:	2120      	movs	r1, #32
  404380:	e5b6      	b.n	403ef0 <_svfprintf_r+0xb0>
  404382:	f04b 0b01 	orr.w	fp, fp, #1
  404386:	f89a 3000 	ldrb.w	r3, [sl]
  40438a:	e5b1      	b.n	403ef0 <_svfprintf_r+0xb0>
  40438c:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40438e:	6823      	ldr	r3, [r4, #0]
  404390:	930d      	str	r3, [sp, #52]	; 0x34
  404392:	4618      	mov	r0, r3
  404394:	2800      	cmp	r0, #0
  404396:	4623      	mov	r3, r4
  404398:	f103 0304 	add.w	r3, r3, #4
  40439c:	f6ff ae0a 	blt.w	403fb4 <_svfprintf_r+0x174>
  4043a0:	930f      	str	r3, [sp, #60]	; 0x3c
  4043a2:	f89a 3000 	ldrb.w	r3, [sl]
  4043a6:	e5a3      	b.n	403ef0 <_svfprintf_r+0xb0>
  4043a8:	004091b0 	.word	0x004091b0
  4043ac:	004091c0 	.word	0x004091c0
  4043b0:	00409190 	.word	0x00409190
  4043b4:	f04b 0b10 	orr.w	fp, fp, #16
  4043b8:	f01b 0f20 	tst.w	fp, #32
  4043bc:	9311      	str	r3, [sp, #68]	; 0x44
  4043be:	f43f ae23 	beq.w	404008 <_svfprintf_r+0x1c8>
  4043c2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4043c4:	3507      	adds	r5, #7
  4043c6:	f025 0307 	bic.w	r3, r5, #7
  4043ca:	f103 0208 	add.w	r2, r3, #8
  4043ce:	e9d3 4500 	ldrd	r4, r5, [r3]
  4043d2:	920f      	str	r2, [sp, #60]	; 0x3c
  4043d4:	2301      	movs	r3, #1
  4043d6:	e626      	b.n	404026 <_svfprintf_r+0x1e6>
  4043d8:	f89a 3000 	ldrb.w	r3, [sl]
  4043dc:	2b2a      	cmp	r3, #42	; 0x2a
  4043de:	f10a 0401 	add.w	r4, sl, #1
  4043e2:	f000 871f 	beq.w	405224 <_svfprintf_r+0x13e4>
  4043e6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4043ea:	2809      	cmp	r0, #9
  4043ec:	46a2      	mov	sl, r4
  4043ee:	f200 86ab 	bhi.w	405148 <_svfprintf_r+0x1308>
  4043f2:	2300      	movs	r3, #0
  4043f4:	461c      	mov	r4, r3
  4043f6:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4043fa:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4043fe:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404402:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404406:	2809      	cmp	r0, #9
  404408:	d9f5      	bls.n	4043f6 <_svfprintf_r+0x5b6>
  40440a:	940a      	str	r4, [sp, #40]	; 0x28
  40440c:	e572      	b.n	403ef4 <_svfprintf_r+0xb4>
  40440e:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  404412:	f89a 3000 	ldrb.w	r3, [sl]
  404416:	e56b      	b.n	403ef0 <_svfprintf_r+0xb0>
  404418:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40441c:	f89a 3000 	ldrb.w	r3, [sl]
  404420:	e566      	b.n	403ef0 <_svfprintf_r+0xb0>
  404422:	f89a 3000 	ldrb.w	r3, [sl]
  404426:	2b6c      	cmp	r3, #108	; 0x6c
  404428:	bf03      	ittte	eq
  40442a:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40442e:	f04b 0b20 	orreq.w	fp, fp, #32
  404432:	f10a 0a01 	addeq.w	sl, sl, #1
  404436:	f04b 0b10 	orrne.w	fp, fp, #16
  40443a:	e559      	b.n	403ef0 <_svfprintf_r+0xb0>
  40443c:	2a00      	cmp	r2, #0
  40443e:	f040 8709 	bne.w	405254 <_svfprintf_r+0x1414>
  404442:	f01b 0f20 	tst.w	fp, #32
  404446:	f040 84f7 	bne.w	404e38 <_svfprintf_r+0xff8>
  40444a:	f01b 0f10 	tst.w	fp, #16
  40444e:	f040 84aa 	bne.w	404da6 <_svfprintf_r+0xf66>
  404452:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404456:	f000 84a6 	beq.w	404da6 <_svfprintf_r+0xf66>
  40445a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40445c:	6813      	ldr	r3, [r2, #0]
  40445e:	3204      	adds	r2, #4
  404460:	920f      	str	r2, [sp, #60]	; 0x3c
  404462:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404466:	801a      	strh	r2, [r3, #0]
  404468:	e511      	b.n	403e8e <_svfprintf_r+0x4e>
  40446a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40446c:	4bb2      	ldr	r3, [pc, #712]	; (404738 <_svfprintf_r+0x8f8>)
  40446e:	680c      	ldr	r4, [r1, #0]
  404470:	9318      	str	r3, [sp, #96]	; 0x60
  404472:	2230      	movs	r2, #48	; 0x30
  404474:	2378      	movs	r3, #120	; 0x78
  404476:	3104      	adds	r1, #4
  404478:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  40447c:	9311      	str	r3, [sp, #68]	; 0x44
  40447e:	f04b 0b02 	orr.w	fp, fp, #2
  404482:	910f      	str	r1, [sp, #60]	; 0x3c
  404484:	2500      	movs	r5, #0
  404486:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40448a:	2302      	movs	r3, #2
  40448c:	e5cb      	b.n	404026 <_svfprintf_r+0x1e6>
  40448e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404490:	9311      	str	r3, [sp, #68]	; 0x44
  404492:	680a      	ldr	r2, [r1, #0]
  404494:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  404498:	2300      	movs	r3, #0
  40449a:	460a      	mov	r2, r1
  40449c:	461f      	mov	r7, r3
  40449e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4044a2:	3204      	adds	r2, #4
  4044a4:	2301      	movs	r3, #1
  4044a6:	9308      	str	r3, [sp, #32]
  4044a8:	f8cd b01c 	str.w	fp, [sp, #28]
  4044ac:	970a      	str	r7, [sp, #40]	; 0x28
  4044ae:	9712      	str	r7, [sp, #72]	; 0x48
  4044b0:	920f      	str	r2, [sp, #60]	; 0x3c
  4044b2:	930e      	str	r3, [sp, #56]	; 0x38
  4044b4:	ae28      	add	r6, sp, #160	; 0xa0
  4044b6:	e5df      	b.n	404078 <_svfprintf_r+0x238>
  4044b8:	9311      	str	r3, [sp, #68]	; 0x44
  4044ba:	2a00      	cmp	r2, #0
  4044bc:	f040 86e2 	bne.w	405284 <_svfprintf_r+0x1444>
  4044c0:	f01b 0f20 	tst.w	fp, #32
  4044c4:	d15d      	bne.n	404582 <_svfprintf_r+0x742>
  4044c6:	f01b 0f10 	tst.w	fp, #16
  4044ca:	f040 8306 	bne.w	404ada <_svfprintf_r+0xc9a>
  4044ce:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4044d2:	f000 8302 	beq.w	404ada <_svfprintf_r+0xc9a>
  4044d6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4044d8:	f9b1 4000 	ldrsh.w	r4, [r1]
  4044dc:	3104      	adds	r1, #4
  4044de:	17e5      	asrs	r5, r4, #31
  4044e0:	4622      	mov	r2, r4
  4044e2:	462b      	mov	r3, r5
  4044e4:	910f      	str	r1, [sp, #60]	; 0x3c
  4044e6:	2a00      	cmp	r2, #0
  4044e8:	f173 0300 	sbcs.w	r3, r3, #0
  4044ec:	db58      	blt.n	4045a0 <_svfprintf_r+0x760>
  4044ee:	990a      	ldr	r1, [sp, #40]	; 0x28
  4044f0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4044f4:	1c4a      	adds	r2, r1, #1
  4044f6:	f04f 0301 	mov.w	r3, #1
  4044fa:	f47f ad9b 	bne.w	404034 <_svfprintf_r+0x1f4>
  4044fe:	ea54 0205 	orrs.w	r2, r4, r5
  404502:	f000 81dc 	beq.w	4048be <_svfprintf_r+0xa7e>
  404506:	f8cd b01c 	str.w	fp, [sp, #28]
  40450a:	2b01      	cmp	r3, #1
  40450c:	f000 8278 	beq.w	404a00 <_svfprintf_r+0xbc0>
  404510:	2b02      	cmp	r3, #2
  404512:	f040 8203 	bne.w	40491c <_svfprintf_r+0xadc>
  404516:	9818      	ldr	r0, [sp, #96]	; 0x60
  404518:	464e      	mov	r6, r9
  40451a:	0923      	lsrs	r3, r4, #4
  40451c:	f004 010f 	and.w	r1, r4, #15
  404520:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404524:	092a      	lsrs	r2, r5, #4
  404526:	461c      	mov	r4, r3
  404528:	4615      	mov	r5, r2
  40452a:	5c43      	ldrb	r3, [r0, r1]
  40452c:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404530:	ea54 0305 	orrs.w	r3, r4, r5
  404534:	d1f1      	bne.n	40451a <_svfprintf_r+0x6da>
  404536:	eba9 0306 	sub.w	r3, r9, r6
  40453a:	930e      	str	r3, [sp, #56]	; 0x38
  40453c:	e590      	b.n	404060 <_svfprintf_r+0x220>
  40453e:	9311      	str	r3, [sp, #68]	; 0x44
  404540:	2a00      	cmp	r2, #0
  404542:	f040 869b 	bne.w	40527c <_svfprintf_r+0x143c>
  404546:	4b7d      	ldr	r3, [pc, #500]	; (40473c <_svfprintf_r+0x8fc>)
  404548:	9318      	str	r3, [sp, #96]	; 0x60
  40454a:	f01b 0f20 	tst.w	fp, #32
  40454e:	f43f aeef 	beq.w	404330 <_svfprintf_r+0x4f0>
  404552:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404554:	3507      	adds	r5, #7
  404556:	f025 0307 	bic.w	r3, r5, #7
  40455a:	f103 0208 	add.w	r2, r3, #8
  40455e:	f01b 0f01 	tst.w	fp, #1
  404562:	920f      	str	r2, [sp, #60]	; 0x3c
  404564:	e9d3 4500 	ldrd	r4, r5, [r3]
  404568:	f47f aef4 	bne.w	404354 <_svfprintf_r+0x514>
  40456c:	2302      	movs	r3, #2
  40456e:	e55a      	b.n	404026 <_svfprintf_r+0x1e6>
  404570:	9311      	str	r3, [sp, #68]	; 0x44
  404572:	2a00      	cmp	r2, #0
  404574:	f040 867e 	bne.w	405274 <_svfprintf_r+0x1434>
  404578:	f04b 0b10 	orr.w	fp, fp, #16
  40457c:	f01b 0f20 	tst.w	fp, #32
  404580:	d0a1      	beq.n	4044c6 <_svfprintf_r+0x686>
  404582:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404584:	3507      	adds	r5, #7
  404586:	f025 0507 	bic.w	r5, r5, #7
  40458a:	e9d5 2300 	ldrd	r2, r3, [r5]
  40458e:	2a00      	cmp	r2, #0
  404590:	f105 0108 	add.w	r1, r5, #8
  404594:	461d      	mov	r5, r3
  404596:	f173 0300 	sbcs.w	r3, r3, #0
  40459a:	910f      	str	r1, [sp, #60]	; 0x3c
  40459c:	4614      	mov	r4, r2
  40459e:	daa6      	bge.n	4044ee <_svfprintf_r+0x6ae>
  4045a0:	272d      	movs	r7, #45	; 0x2d
  4045a2:	4264      	negs	r4, r4
  4045a4:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4045a8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4045ac:	2301      	movs	r3, #1
  4045ae:	e53d      	b.n	40402c <_svfprintf_r+0x1ec>
  4045b0:	9311      	str	r3, [sp, #68]	; 0x44
  4045b2:	2a00      	cmp	r2, #0
  4045b4:	f040 865a 	bne.w	40526c <_svfprintf_r+0x142c>
  4045b8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4045ba:	3507      	adds	r5, #7
  4045bc:	f025 0307 	bic.w	r3, r5, #7
  4045c0:	f103 0208 	add.w	r2, r3, #8
  4045c4:	920f      	str	r2, [sp, #60]	; 0x3c
  4045c6:	681a      	ldr	r2, [r3, #0]
  4045c8:	9214      	str	r2, [sp, #80]	; 0x50
  4045ca:	685b      	ldr	r3, [r3, #4]
  4045cc:	9315      	str	r3, [sp, #84]	; 0x54
  4045ce:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4045d0:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4045d2:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4045d6:	4628      	mov	r0, r5
  4045d8:	4621      	mov	r1, r4
  4045da:	f04f 32ff 	mov.w	r2, #4294967295
  4045de:	4b58      	ldr	r3, [pc, #352]	; (404740 <_svfprintf_r+0x900>)
  4045e0:	f003 fed2 	bl	408388 <__aeabi_dcmpun>
  4045e4:	2800      	cmp	r0, #0
  4045e6:	f040 8348 	bne.w	404c7a <_svfprintf_r+0xe3a>
  4045ea:	4628      	mov	r0, r5
  4045ec:	4621      	mov	r1, r4
  4045ee:	f04f 32ff 	mov.w	r2, #4294967295
  4045f2:	4b53      	ldr	r3, [pc, #332]	; (404740 <_svfprintf_r+0x900>)
  4045f4:	f003 feaa 	bl	40834c <__aeabi_dcmple>
  4045f8:	2800      	cmp	r0, #0
  4045fa:	f040 833e 	bne.w	404c7a <_svfprintf_r+0xe3a>
  4045fe:	a814      	add	r0, sp, #80	; 0x50
  404600:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  404602:	f003 fe99 	bl	408338 <__aeabi_dcmplt>
  404606:	2800      	cmp	r0, #0
  404608:	f040 852f 	bne.w	40506a <_svfprintf_r+0x122a>
  40460c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404610:	4e4c      	ldr	r6, [pc, #304]	; (404744 <_svfprintf_r+0x904>)
  404612:	4b4d      	ldr	r3, [pc, #308]	; (404748 <_svfprintf_r+0x908>)
  404614:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  404618:	9007      	str	r0, [sp, #28]
  40461a:	9811      	ldr	r0, [sp, #68]	; 0x44
  40461c:	2203      	movs	r2, #3
  40461e:	2100      	movs	r1, #0
  404620:	9208      	str	r2, [sp, #32]
  404622:	910a      	str	r1, [sp, #40]	; 0x28
  404624:	2847      	cmp	r0, #71	; 0x47
  404626:	bfd8      	it	le
  404628:	461e      	movle	r6, r3
  40462a:	920e      	str	r2, [sp, #56]	; 0x38
  40462c:	9112      	str	r1, [sp, #72]	; 0x48
  40462e:	e51f      	b.n	404070 <_svfprintf_r+0x230>
  404630:	f04b 0b08 	orr.w	fp, fp, #8
  404634:	f89a 3000 	ldrb.w	r3, [sl]
  404638:	e45a      	b.n	403ef0 <_svfprintf_r+0xb0>
  40463a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40463e:	2300      	movs	r3, #0
  404640:	461c      	mov	r4, r3
  404642:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404646:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40464a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40464e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404652:	2809      	cmp	r0, #9
  404654:	d9f5      	bls.n	404642 <_svfprintf_r+0x802>
  404656:	940d      	str	r4, [sp, #52]	; 0x34
  404658:	e44c      	b.n	403ef4 <_svfprintf_r+0xb4>
  40465a:	f04b 0b10 	orr.w	fp, fp, #16
  40465e:	9311      	str	r3, [sp, #68]	; 0x44
  404660:	f01b 0320 	ands.w	r3, fp, #32
  404664:	f43f ae1e 	beq.w	4042a4 <_svfprintf_r+0x464>
  404668:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40466a:	3507      	adds	r5, #7
  40466c:	f025 0307 	bic.w	r3, r5, #7
  404670:	f103 0208 	add.w	r2, r3, #8
  404674:	e9d3 4500 	ldrd	r4, r5, [r3]
  404678:	920f      	str	r2, [sp, #60]	; 0x3c
  40467a:	2300      	movs	r3, #0
  40467c:	e4d3      	b.n	404026 <_svfprintf_r+0x1e6>
  40467e:	9311      	str	r3, [sp, #68]	; 0x44
  404680:	2a00      	cmp	r2, #0
  404682:	f040 85e0 	bne.w	405246 <_svfprintf_r+0x1406>
  404686:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404688:	2a00      	cmp	r2, #0
  40468a:	f43f aca4 	beq.w	403fd6 <_svfprintf_r+0x196>
  40468e:	2300      	movs	r3, #0
  404690:	2101      	movs	r1, #1
  404692:	461f      	mov	r7, r3
  404694:	9108      	str	r1, [sp, #32]
  404696:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40469a:	f8cd b01c 	str.w	fp, [sp, #28]
  40469e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4046a2:	930a      	str	r3, [sp, #40]	; 0x28
  4046a4:	9312      	str	r3, [sp, #72]	; 0x48
  4046a6:	910e      	str	r1, [sp, #56]	; 0x38
  4046a8:	ae28      	add	r6, sp, #160	; 0xa0
  4046aa:	e4e5      	b.n	404078 <_svfprintf_r+0x238>
  4046ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4046ae:	e535      	b.n	40411c <_svfprintf_r+0x2dc>
  4046b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4046b2:	2b65      	cmp	r3, #101	; 0x65
  4046b4:	f340 80a6 	ble.w	404804 <_svfprintf_r+0x9c4>
  4046b8:	a814      	add	r0, sp, #80	; 0x50
  4046ba:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4046bc:	f003 fe32 	bl	408324 <__aeabi_dcmpeq>
  4046c0:	2800      	cmp	r0, #0
  4046c2:	f000 814f 	beq.w	404964 <_svfprintf_r+0xb24>
  4046c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046c8:	4a20      	ldr	r2, [pc, #128]	; (40474c <_svfprintf_r+0x90c>)
  4046ca:	f8c8 2000 	str.w	r2, [r8]
  4046ce:	3301      	adds	r3, #1
  4046d0:	3401      	adds	r4, #1
  4046d2:	2201      	movs	r2, #1
  4046d4:	2b07      	cmp	r3, #7
  4046d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4046d8:	9326      	str	r3, [sp, #152]	; 0x98
  4046da:	f8c8 2004 	str.w	r2, [r8, #4]
  4046de:	f300 836a 	bgt.w	404db6 <_svfprintf_r+0xf76>
  4046e2:	f108 0808 	add.w	r8, r8, #8
  4046e6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4046e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4046ea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4046ec:	4293      	cmp	r3, r2
  4046ee:	db03      	blt.n	4046f8 <_svfprintf_r+0x8b8>
  4046f0:	9b07      	ldr	r3, [sp, #28]
  4046f2:	07dd      	lsls	r5, r3, #31
  4046f4:	f57f ad84 	bpl.w	404200 <_svfprintf_r+0x3c0>
  4046f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046fa:	9919      	ldr	r1, [sp, #100]	; 0x64
  4046fc:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4046fe:	f8c8 2000 	str.w	r2, [r8]
  404702:	3301      	adds	r3, #1
  404704:	440c      	add	r4, r1
  404706:	2b07      	cmp	r3, #7
  404708:	f8c8 1004 	str.w	r1, [r8, #4]
  40470c:	9427      	str	r4, [sp, #156]	; 0x9c
  40470e:	9326      	str	r3, [sp, #152]	; 0x98
  404710:	f300 839e 	bgt.w	404e50 <_svfprintf_r+0x1010>
  404714:	f108 0808 	add.w	r8, r8, #8
  404718:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40471a:	1e5e      	subs	r6, r3, #1
  40471c:	2e00      	cmp	r6, #0
  40471e:	f77f ad6f 	ble.w	404200 <_svfprintf_r+0x3c0>
  404722:	2e10      	cmp	r6, #16
  404724:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404726:	4d0a      	ldr	r5, [pc, #40]	; (404750 <_svfprintf_r+0x910>)
  404728:	f340 81f5 	ble.w	404b16 <_svfprintf_r+0xcd6>
  40472c:	4622      	mov	r2, r4
  40472e:	2710      	movs	r7, #16
  404730:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404734:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404736:	e013      	b.n	404760 <_svfprintf_r+0x920>
  404738:	00409190 	.word	0x00409190
  40473c:	0040917c 	.word	0x0040917c
  404740:	7fefffff 	.word	0x7fefffff
  404744:	00409170 	.word	0x00409170
  404748:	0040916c 	.word	0x0040916c
  40474c:	004091ac 	.word	0x004091ac
  404750:	004091c0 	.word	0x004091c0
  404754:	f108 0808 	add.w	r8, r8, #8
  404758:	3e10      	subs	r6, #16
  40475a:	2e10      	cmp	r6, #16
  40475c:	f340 81da 	ble.w	404b14 <_svfprintf_r+0xcd4>
  404760:	3301      	adds	r3, #1
  404762:	3210      	adds	r2, #16
  404764:	2b07      	cmp	r3, #7
  404766:	9227      	str	r2, [sp, #156]	; 0x9c
  404768:	9326      	str	r3, [sp, #152]	; 0x98
  40476a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40476e:	ddf1      	ble.n	404754 <_svfprintf_r+0x914>
  404770:	aa25      	add	r2, sp, #148	; 0x94
  404772:	4621      	mov	r1, r4
  404774:	4658      	mov	r0, fp
  404776:	f002 fd51 	bl	40721c <__ssprint_r>
  40477a:	2800      	cmp	r0, #0
  40477c:	f47f ac32 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404780:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404782:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404784:	46c8      	mov	r8, r9
  404786:	e7e7      	b.n	404758 <_svfprintf_r+0x918>
  404788:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40478a:	9a08      	ldr	r2, [sp, #32]
  40478c:	1a9f      	subs	r7, r3, r2
  40478e:	2f00      	cmp	r7, #0
  404790:	f77f ace7 	ble.w	404162 <_svfprintf_r+0x322>
  404794:	2f10      	cmp	r7, #16
  404796:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404798:	4db6      	ldr	r5, [pc, #728]	; (404a74 <_svfprintf_r+0xc34>)
  40479a:	dd27      	ble.n	4047ec <_svfprintf_r+0x9ac>
  40479c:	4642      	mov	r2, r8
  40479e:	4621      	mov	r1, r4
  4047a0:	46b0      	mov	r8, r6
  4047a2:	f04f 0b10 	mov.w	fp, #16
  4047a6:	462e      	mov	r6, r5
  4047a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4047aa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4047ac:	e004      	b.n	4047b8 <_svfprintf_r+0x978>
  4047ae:	3f10      	subs	r7, #16
  4047b0:	2f10      	cmp	r7, #16
  4047b2:	f102 0208 	add.w	r2, r2, #8
  4047b6:	dd15      	ble.n	4047e4 <_svfprintf_r+0x9a4>
  4047b8:	3301      	adds	r3, #1
  4047ba:	3110      	adds	r1, #16
  4047bc:	2b07      	cmp	r3, #7
  4047be:	9127      	str	r1, [sp, #156]	; 0x9c
  4047c0:	9326      	str	r3, [sp, #152]	; 0x98
  4047c2:	e882 0840 	stmia.w	r2, {r6, fp}
  4047c6:	ddf2      	ble.n	4047ae <_svfprintf_r+0x96e>
  4047c8:	aa25      	add	r2, sp, #148	; 0x94
  4047ca:	4629      	mov	r1, r5
  4047cc:	4620      	mov	r0, r4
  4047ce:	f002 fd25 	bl	40721c <__ssprint_r>
  4047d2:	2800      	cmp	r0, #0
  4047d4:	f47f ac06 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  4047d8:	3f10      	subs	r7, #16
  4047da:	2f10      	cmp	r7, #16
  4047dc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4047de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047e0:	464a      	mov	r2, r9
  4047e2:	dce9      	bgt.n	4047b8 <_svfprintf_r+0x978>
  4047e4:	4635      	mov	r5, r6
  4047e6:	460c      	mov	r4, r1
  4047e8:	4646      	mov	r6, r8
  4047ea:	4690      	mov	r8, r2
  4047ec:	3301      	adds	r3, #1
  4047ee:	443c      	add	r4, r7
  4047f0:	2b07      	cmp	r3, #7
  4047f2:	9427      	str	r4, [sp, #156]	; 0x9c
  4047f4:	9326      	str	r3, [sp, #152]	; 0x98
  4047f6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4047fa:	f300 8232 	bgt.w	404c62 <_svfprintf_r+0xe22>
  4047fe:	f108 0808 	add.w	r8, r8, #8
  404802:	e4ae      	b.n	404162 <_svfprintf_r+0x322>
  404804:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404806:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404808:	2b01      	cmp	r3, #1
  40480a:	f340 81fe 	ble.w	404c0a <_svfprintf_r+0xdca>
  40480e:	3701      	adds	r7, #1
  404810:	3401      	adds	r4, #1
  404812:	2301      	movs	r3, #1
  404814:	2f07      	cmp	r7, #7
  404816:	9427      	str	r4, [sp, #156]	; 0x9c
  404818:	9726      	str	r7, [sp, #152]	; 0x98
  40481a:	f8c8 6000 	str.w	r6, [r8]
  40481e:	f8c8 3004 	str.w	r3, [r8, #4]
  404822:	f300 8203 	bgt.w	404c2c <_svfprintf_r+0xdec>
  404826:	f108 0808 	add.w	r8, r8, #8
  40482a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40482c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40482e:	f8c8 3000 	str.w	r3, [r8]
  404832:	3701      	adds	r7, #1
  404834:	4414      	add	r4, r2
  404836:	2f07      	cmp	r7, #7
  404838:	9427      	str	r4, [sp, #156]	; 0x9c
  40483a:	9726      	str	r7, [sp, #152]	; 0x98
  40483c:	f8c8 2004 	str.w	r2, [r8, #4]
  404840:	f300 8200 	bgt.w	404c44 <_svfprintf_r+0xe04>
  404844:	f108 0808 	add.w	r8, r8, #8
  404848:	a814      	add	r0, sp, #80	; 0x50
  40484a:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  40484c:	f003 fd6a 	bl	408324 <__aeabi_dcmpeq>
  404850:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404852:	2800      	cmp	r0, #0
  404854:	f040 8101 	bne.w	404a5a <_svfprintf_r+0xc1a>
  404858:	3b01      	subs	r3, #1
  40485a:	3701      	adds	r7, #1
  40485c:	3601      	adds	r6, #1
  40485e:	441c      	add	r4, r3
  404860:	2f07      	cmp	r7, #7
  404862:	9726      	str	r7, [sp, #152]	; 0x98
  404864:	9427      	str	r4, [sp, #156]	; 0x9c
  404866:	f8c8 6000 	str.w	r6, [r8]
  40486a:	f8c8 3004 	str.w	r3, [r8, #4]
  40486e:	f300 8128 	bgt.w	404ac2 <_svfprintf_r+0xc82>
  404872:	f108 0808 	add.w	r8, r8, #8
  404876:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  404878:	f8c8 2004 	str.w	r2, [r8, #4]
  40487c:	3701      	adds	r7, #1
  40487e:	4414      	add	r4, r2
  404880:	ab21      	add	r3, sp, #132	; 0x84
  404882:	2f07      	cmp	r7, #7
  404884:	9427      	str	r4, [sp, #156]	; 0x9c
  404886:	9726      	str	r7, [sp, #152]	; 0x98
  404888:	f8c8 3000 	str.w	r3, [r8]
  40488c:	f77f acb6 	ble.w	4041fc <_svfprintf_r+0x3bc>
  404890:	aa25      	add	r2, sp, #148	; 0x94
  404892:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404894:	980c      	ldr	r0, [sp, #48]	; 0x30
  404896:	f002 fcc1 	bl	40721c <__ssprint_r>
  40489a:	2800      	cmp	r0, #0
  40489c:	f47f aba2 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  4048a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4048a2:	46c8      	mov	r8, r9
  4048a4:	e4ac      	b.n	404200 <_svfprintf_r+0x3c0>
  4048a6:	aa25      	add	r2, sp, #148	; 0x94
  4048a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048aa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048ac:	f002 fcb6 	bl	40721c <__ssprint_r>
  4048b0:	2800      	cmp	r0, #0
  4048b2:	f43f acee 	beq.w	404292 <_svfprintf_r+0x452>
  4048b6:	f7ff bb95 	b.w	403fe4 <_svfprintf_r+0x1a4>
  4048ba:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4048be:	2b01      	cmp	r3, #1
  4048c0:	f000 8135 	beq.w	404b2e <_svfprintf_r+0xcee>
  4048c4:	2b02      	cmp	r3, #2
  4048c6:	d125      	bne.n	404914 <_svfprintf_r+0xad4>
  4048c8:	f8cd b01c 	str.w	fp, [sp, #28]
  4048cc:	2400      	movs	r4, #0
  4048ce:	2500      	movs	r5, #0
  4048d0:	e621      	b.n	404516 <_svfprintf_r+0x6d6>
  4048d2:	aa25      	add	r2, sp, #148	; 0x94
  4048d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048d6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048d8:	f002 fca0 	bl	40721c <__ssprint_r>
  4048dc:	2800      	cmp	r0, #0
  4048de:	f47f ab81 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  4048e2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4048e4:	46c8      	mov	r8, r9
  4048e6:	e478      	b.n	4041da <_svfprintf_r+0x39a>
  4048e8:	aa25      	add	r2, sp, #148	; 0x94
  4048ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048ec:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048ee:	f002 fc95 	bl	40721c <__ssprint_r>
  4048f2:	2800      	cmp	r0, #0
  4048f4:	f47f ab76 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  4048f8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4048fa:	46c8      	mov	r8, r9
  4048fc:	e41e      	b.n	40413c <_svfprintf_r+0x2fc>
  4048fe:	aa25      	add	r2, sp, #148	; 0x94
  404900:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404902:	980c      	ldr	r0, [sp, #48]	; 0x30
  404904:	f002 fc8a 	bl	40721c <__ssprint_r>
  404908:	2800      	cmp	r0, #0
  40490a:	f47f ab6b 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  40490e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404910:	46c8      	mov	r8, r9
  404912:	e423      	b.n	40415c <_svfprintf_r+0x31c>
  404914:	f8cd b01c 	str.w	fp, [sp, #28]
  404918:	2400      	movs	r4, #0
  40491a:	2500      	movs	r5, #0
  40491c:	4649      	mov	r1, r9
  40491e:	e000      	b.n	404922 <_svfprintf_r+0xae2>
  404920:	4631      	mov	r1, r6
  404922:	08e2      	lsrs	r2, r4, #3
  404924:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404928:	08e8      	lsrs	r0, r5, #3
  40492a:	f004 0307 	and.w	r3, r4, #7
  40492e:	4605      	mov	r5, r0
  404930:	4614      	mov	r4, r2
  404932:	3330      	adds	r3, #48	; 0x30
  404934:	ea54 0205 	orrs.w	r2, r4, r5
  404938:	f801 3c01 	strb.w	r3, [r1, #-1]
  40493c:	f101 36ff 	add.w	r6, r1, #4294967295
  404940:	d1ee      	bne.n	404920 <_svfprintf_r+0xae0>
  404942:	9a07      	ldr	r2, [sp, #28]
  404944:	07d2      	lsls	r2, r2, #31
  404946:	f57f adf6 	bpl.w	404536 <_svfprintf_r+0x6f6>
  40494a:	2b30      	cmp	r3, #48	; 0x30
  40494c:	f43f adf3 	beq.w	404536 <_svfprintf_r+0x6f6>
  404950:	3902      	subs	r1, #2
  404952:	2330      	movs	r3, #48	; 0x30
  404954:	f806 3c01 	strb.w	r3, [r6, #-1]
  404958:	eba9 0301 	sub.w	r3, r9, r1
  40495c:	930e      	str	r3, [sp, #56]	; 0x38
  40495e:	460e      	mov	r6, r1
  404960:	f7ff bb7e 	b.w	404060 <_svfprintf_r+0x220>
  404964:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404966:	2900      	cmp	r1, #0
  404968:	f340 822f 	ble.w	404dca <_svfprintf_r+0xf8a>
  40496c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40496e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404970:	4293      	cmp	r3, r2
  404972:	bfa8      	it	ge
  404974:	4613      	movge	r3, r2
  404976:	2b00      	cmp	r3, #0
  404978:	461f      	mov	r7, r3
  40497a:	dd0d      	ble.n	404998 <_svfprintf_r+0xb58>
  40497c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40497e:	f8c8 6000 	str.w	r6, [r8]
  404982:	3301      	adds	r3, #1
  404984:	443c      	add	r4, r7
  404986:	2b07      	cmp	r3, #7
  404988:	9427      	str	r4, [sp, #156]	; 0x9c
  40498a:	f8c8 7004 	str.w	r7, [r8, #4]
  40498e:	9326      	str	r3, [sp, #152]	; 0x98
  404990:	f300 8320 	bgt.w	404fd4 <_svfprintf_r+0x1194>
  404994:	f108 0808 	add.w	r8, r8, #8
  404998:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40499a:	2f00      	cmp	r7, #0
  40499c:	bfa8      	it	ge
  40499e:	1bdb      	subge	r3, r3, r7
  4049a0:	2b00      	cmp	r3, #0
  4049a2:	461f      	mov	r7, r3
  4049a4:	f340 80d7 	ble.w	404b56 <_svfprintf_r+0xd16>
  4049a8:	2f10      	cmp	r7, #16
  4049aa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049ac:	4d31      	ldr	r5, [pc, #196]	; (404a74 <_svfprintf_r+0xc34>)
  4049ae:	f340 81ee 	ble.w	404d8e <_svfprintf_r+0xf4e>
  4049b2:	4642      	mov	r2, r8
  4049b4:	4621      	mov	r1, r4
  4049b6:	46b0      	mov	r8, r6
  4049b8:	f04f 0b10 	mov.w	fp, #16
  4049bc:	462e      	mov	r6, r5
  4049be:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4049c0:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4049c2:	e004      	b.n	4049ce <_svfprintf_r+0xb8e>
  4049c4:	3208      	adds	r2, #8
  4049c6:	3f10      	subs	r7, #16
  4049c8:	2f10      	cmp	r7, #16
  4049ca:	f340 81dc 	ble.w	404d86 <_svfprintf_r+0xf46>
  4049ce:	3301      	adds	r3, #1
  4049d0:	3110      	adds	r1, #16
  4049d2:	2b07      	cmp	r3, #7
  4049d4:	9127      	str	r1, [sp, #156]	; 0x9c
  4049d6:	9326      	str	r3, [sp, #152]	; 0x98
  4049d8:	e882 0840 	stmia.w	r2, {r6, fp}
  4049dc:	ddf2      	ble.n	4049c4 <_svfprintf_r+0xb84>
  4049de:	aa25      	add	r2, sp, #148	; 0x94
  4049e0:	4629      	mov	r1, r5
  4049e2:	4620      	mov	r0, r4
  4049e4:	f002 fc1a 	bl	40721c <__ssprint_r>
  4049e8:	2800      	cmp	r0, #0
  4049ea:	f47f aafb 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  4049ee:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4049f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049f2:	464a      	mov	r2, r9
  4049f4:	e7e7      	b.n	4049c6 <_svfprintf_r+0xb86>
  4049f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4049f8:	930e      	str	r3, [sp, #56]	; 0x38
  4049fa:	464e      	mov	r6, r9
  4049fc:	f7ff bb30 	b.w	404060 <_svfprintf_r+0x220>
  404a00:	2d00      	cmp	r5, #0
  404a02:	bf08      	it	eq
  404a04:	2c0a      	cmpeq	r4, #10
  404a06:	f0c0 8090 	bcc.w	404b2a <_svfprintf_r+0xcea>
  404a0a:	464e      	mov	r6, r9
  404a0c:	4620      	mov	r0, r4
  404a0e:	4629      	mov	r1, r5
  404a10:	220a      	movs	r2, #10
  404a12:	2300      	movs	r3, #0
  404a14:	f7fe fd8c 	bl	403530 <__aeabi_uldivmod>
  404a18:	3230      	adds	r2, #48	; 0x30
  404a1a:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404a1e:	4620      	mov	r0, r4
  404a20:	4629      	mov	r1, r5
  404a22:	2300      	movs	r3, #0
  404a24:	220a      	movs	r2, #10
  404a26:	f7fe fd83 	bl	403530 <__aeabi_uldivmod>
  404a2a:	4604      	mov	r4, r0
  404a2c:	460d      	mov	r5, r1
  404a2e:	ea54 0305 	orrs.w	r3, r4, r5
  404a32:	d1eb      	bne.n	404a0c <_svfprintf_r+0xbcc>
  404a34:	eba9 0306 	sub.w	r3, r9, r6
  404a38:	930e      	str	r3, [sp, #56]	; 0x38
  404a3a:	f7ff bb11 	b.w	404060 <_svfprintf_r+0x220>
  404a3e:	aa25      	add	r2, sp, #148	; 0x94
  404a40:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a42:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a44:	f002 fbea 	bl	40721c <__ssprint_r>
  404a48:	2800      	cmp	r0, #0
  404a4a:	f47f aacb 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404a4e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404a52:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a54:	46c8      	mov	r8, r9
  404a56:	f7ff bb61 	b.w	40411c <_svfprintf_r+0x2dc>
  404a5a:	1e5e      	subs	r6, r3, #1
  404a5c:	2e00      	cmp	r6, #0
  404a5e:	f77f af0a 	ble.w	404876 <_svfprintf_r+0xa36>
  404a62:	2e10      	cmp	r6, #16
  404a64:	4d03      	ldr	r5, [pc, #12]	; (404a74 <_svfprintf_r+0xc34>)
  404a66:	dd23      	ble.n	404ab0 <_svfprintf_r+0xc70>
  404a68:	4622      	mov	r2, r4
  404a6a:	f04f 0b10 	mov.w	fp, #16
  404a6e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404a70:	e007      	b.n	404a82 <_svfprintf_r+0xc42>
  404a72:	bf00      	nop
  404a74:	004091c0 	.word	0x004091c0
  404a78:	3e10      	subs	r6, #16
  404a7a:	2e10      	cmp	r6, #16
  404a7c:	f108 0808 	add.w	r8, r8, #8
  404a80:	dd15      	ble.n	404aae <_svfprintf_r+0xc6e>
  404a82:	3701      	adds	r7, #1
  404a84:	3210      	adds	r2, #16
  404a86:	2f07      	cmp	r7, #7
  404a88:	9227      	str	r2, [sp, #156]	; 0x9c
  404a8a:	9726      	str	r7, [sp, #152]	; 0x98
  404a8c:	e888 0820 	stmia.w	r8, {r5, fp}
  404a90:	ddf2      	ble.n	404a78 <_svfprintf_r+0xc38>
  404a92:	aa25      	add	r2, sp, #148	; 0x94
  404a94:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a96:	4620      	mov	r0, r4
  404a98:	f002 fbc0 	bl	40721c <__ssprint_r>
  404a9c:	2800      	cmp	r0, #0
  404a9e:	f47f aaa1 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404aa2:	3e10      	subs	r6, #16
  404aa4:	2e10      	cmp	r6, #16
  404aa6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404aa8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404aaa:	46c8      	mov	r8, r9
  404aac:	dce9      	bgt.n	404a82 <_svfprintf_r+0xc42>
  404aae:	4614      	mov	r4, r2
  404ab0:	3701      	adds	r7, #1
  404ab2:	4434      	add	r4, r6
  404ab4:	2f07      	cmp	r7, #7
  404ab6:	9427      	str	r4, [sp, #156]	; 0x9c
  404ab8:	9726      	str	r7, [sp, #152]	; 0x98
  404aba:	e888 0060 	stmia.w	r8, {r5, r6}
  404abe:	f77f aed8 	ble.w	404872 <_svfprintf_r+0xa32>
  404ac2:	aa25      	add	r2, sp, #148	; 0x94
  404ac4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ac6:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ac8:	f002 fba8 	bl	40721c <__ssprint_r>
  404acc:	2800      	cmp	r0, #0
  404ace:	f47f aa89 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404ad2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ad4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404ad6:	46c8      	mov	r8, r9
  404ad8:	e6cd      	b.n	404876 <_svfprintf_r+0xa36>
  404ada:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404adc:	6814      	ldr	r4, [r2, #0]
  404ade:	4613      	mov	r3, r2
  404ae0:	3304      	adds	r3, #4
  404ae2:	17e5      	asrs	r5, r4, #31
  404ae4:	930f      	str	r3, [sp, #60]	; 0x3c
  404ae6:	4622      	mov	r2, r4
  404ae8:	462b      	mov	r3, r5
  404aea:	e4fc      	b.n	4044e6 <_svfprintf_r+0x6a6>
  404aec:	3204      	adds	r2, #4
  404aee:	681c      	ldr	r4, [r3, #0]
  404af0:	920f      	str	r2, [sp, #60]	; 0x3c
  404af2:	2301      	movs	r3, #1
  404af4:	2500      	movs	r5, #0
  404af6:	f7ff ba96 	b.w	404026 <_svfprintf_r+0x1e6>
  404afa:	681c      	ldr	r4, [r3, #0]
  404afc:	3304      	adds	r3, #4
  404afe:	930f      	str	r3, [sp, #60]	; 0x3c
  404b00:	2500      	movs	r5, #0
  404b02:	e423      	b.n	40434c <_svfprintf_r+0x50c>
  404b04:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404b06:	460a      	mov	r2, r1
  404b08:	3204      	adds	r2, #4
  404b0a:	680c      	ldr	r4, [r1, #0]
  404b0c:	920f      	str	r2, [sp, #60]	; 0x3c
  404b0e:	2500      	movs	r5, #0
  404b10:	f7ff ba89 	b.w	404026 <_svfprintf_r+0x1e6>
  404b14:	4614      	mov	r4, r2
  404b16:	3301      	adds	r3, #1
  404b18:	4434      	add	r4, r6
  404b1a:	2b07      	cmp	r3, #7
  404b1c:	9427      	str	r4, [sp, #156]	; 0x9c
  404b1e:	9326      	str	r3, [sp, #152]	; 0x98
  404b20:	e888 0060 	stmia.w	r8, {r5, r6}
  404b24:	f77f ab6a 	ble.w	4041fc <_svfprintf_r+0x3bc>
  404b28:	e6b2      	b.n	404890 <_svfprintf_r+0xa50>
  404b2a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404b2e:	f8cd b01c 	str.w	fp, [sp, #28]
  404b32:	ae42      	add	r6, sp, #264	; 0x108
  404b34:	3430      	adds	r4, #48	; 0x30
  404b36:	2301      	movs	r3, #1
  404b38:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404b3c:	930e      	str	r3, [sp, #56]	; 0x38
  404b3e:	f7ff ba8f 	b.w	404060 <_svfprintf_r+0x220>
  404b42:	aa25      	add	r2, sp, #148	; 0x94
  404b44:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b46:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b48:	f002 fb68 	bl	40721c <__ssprint_r>
  404b4c:	2800      	cmp	r0, #0
  404b4e:	f47f aa49 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404b52:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b54:	46c8      	mov	r8, r9
  404b56:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404b58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b5a:	429a      	cmp	r2, r3
  404b5c:	db44      	blt.n	404be8 <_svfprintf_r+0xda8>
  404b5e:	9b07      	ldr	r3, [sp, #28]
  404b60:	07d9      	lsls	r1, r3, #31
  404b62:	d441      	bmi.n	404be8 <_svfprintf_r+0xda8>
  404b64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b66:	9812      	ldr	r0, [sp, #72]	; 0x48
  404b68:	1a9a      	subs	r2, r3, r2
  404b6a:	1a1d      	subs	r5, r3, r0
  404b6c:	4295      	cmp	r5, r2
  404b6e:	bfa8      	it	ge
  404b70:	4615      	movge	r5, r2
  404b72:	2d00      	cmp	r5, #0
  404b74:	dd0e      	ble.n	404b94 <_svfprintf_r+0xd54>
  404b76:	9926      	ldr	r1, [sp, #152]	; 0x98
  404b78:	f8c8 5004 	str.w	r5, [r8, #4]
  404b7c:	3101      	adds	r1, #1
  404b7e:	4406      	add	r6, r0
  404b80:	442c      	add	r4, r5
  404b82:	2907      	cmp	r1, #7
  404b84:	f8c8 6000 	str.w	r6, [r8]
  404b88:	9427      	str	r4, [sp, #156]	; 0x9c
  404b8a:	9126      	str	r1, [sp, #152]	; 0x98
  404b8c:	f300 823b 	bgt.w	405006 <_svfprintf_r+0x11c6>
  404b90:	f108 0808 	add.w	r8, r8, #8
  404b94:	2d00      	cmp	r5, #0
  404b96:	bfac      	ite	ge
  404b98:	1b56      	subge	r6, r2, r5
  404b9a:	4616      	movlt	r6, r2
  404b9c:	2e00      	cmp	r6, #0
  404b9e:	f77f ab2f 	ble.w	404200 <_svfprintf_r+0x3c0>
  404ba2:	2e10      	cmp	r6, #16
  404ba4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ba6:	4db0      	ldr	r5, [pc, #704]	; (404e68 <_svfprintf_r+0x1028>)
  404ba8:	ddb5      	ble.n	404b16 <_svfprintf_r+0xcd6>
  404baa:	4622      	mov	r2, r4
  404bac:	2710      	movs	r7, #16
  404bae:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404bb2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404bb4:	e004      	b.n	404bc0 <_svfprintf_r+0xd80>
  404bb6:	f108 0808 	add.w	r8, r8, #8
  404bba:	3e10      	subs	r6, #16
  404bbc:	2e10      	cmp	r6, #16
  404bbe:	dda9      	ble.n	404b14 <_svfprintf_r+0xcd4>
  404bc0:	3301      	adds	r3, #1
  404bc2:	3210      	adds	r2, #16
  404bc4:	2b07      	cmp	r3, #7
  404bc6:	9227      	str	r2, [sp, #156]	; 0x9c
  404bc8:	9326      	str	r3, [sp, #152]	; 0x98
  404bca:	e888 00a0 	stmia.w	r8, {r5, r7}
  404bce:	ddf2      	ble.n	404bb6 <_svfprintf_r+0xd76>
  404bd0:	aa25      	add	r2, sp, #148	; 0x94
  404bd2:	4621      	mov	r1, r4
  404bd4:	4658      	mov	r0, fp
  404bd6:	f002 fb21 	bl	40721c <__ssprint_r>
  404bda:	2800      	cmp	r0, #0
  404bdc:	f47f aa02 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404be0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404be2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404be4:	46c8      	mov	r8, r9
  404be6:	e7e8      	b.n	404bba <_svfprintf_r+0xd7a>
  404be8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404bea:	9819      	ldr	r0, [sp, #100]	; 0x64
  404bec:	991a      	ldr	r1, [sp, #104]	; 0x68
  404bee:	f8c8 1000 	str.w	r1, [r8]
  404bf2:	3301      	adds	r3, #1
  404bf4:	4404      	add	r4, r0
  404bf6:	2b07      	cmp	r3, #7
  404bf8:	9427      	str	r4, [sp, #156]	; 0x9c
  404bfa:	f8c8 0004 	str.w	r0, [r8, #4]
  404bfe:	9326      	str	r3, [sp, #152]	; 0x98
  404c00:	f300 81f5 	bgt.w	404fee <_svfprintf_r+0x11ae>
  404c04:	f108 0808 	add.w	r8, r8, #8
  404c08:	e7ac      	b.n	404b64 <_svfprintf_r+0xd24>
  404c0a:	9b07      	ldr	r3, [sp, #28]
  404c0c:	07da      	lsls	r2, r3, #31
  404c0e:	f53f adfe 	bmi.w	40480e <_svfprintf_r+0x9ce>
  404c12:	3701      	adds	r7, #1
  404c14:	3401      	adds	r4, #1
  404c16:	2301      	movs	r3, #1
  404c18:	2f07      	cmp	r7, #7
  404c1a:	9427      	str	r4, [sp, #156]	; 0x9c
  404c1c:	9726      	str	r7, [sp, #152]	; 0x98
  404c1e:	f8c8 6000 	str.w	r6, [r8]
  404c22:	f8c8 3004 	str.w	r3, [r8, #4]
  404c26:	f77f ae24 	ble.w	404872 <_svfprintf_r+0xa32>
  404c2a:	e74a      	b.n	404ac2 <_svfprintf_r+0xc82>
  404c2c:	aa25      	add	r2, sp, #148	; 0x94
  404c2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c30:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c32:	f002 faf3 	bl	40721c <__ssprint_r>
  404c36:	2800      	cmp	r0, #0
  404c38:	f47f a9d4 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404c3c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c3e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404c40:	46c8      	mov	r8, r9
  404c42:	e5f2      	b.n	40482a <_svfprintf_r+0x9ea>
  404c44:	aa25      	add	r2, sp, #148	; 0x94
  404c46:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c48:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c4a:	f002 fae7 	bl	40721c <__ssprint_r>
  404c4e:	2800      	cmp	r0, #0
  404c50:	f47f a9c8 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404c54:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c56:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404c58:	46c8      	mov	r8, r9
  404c5a:	e5f5      	b.n	404848 <_svfprintf_r+0xa08>
  404c5c:	464e      	mov	r6, r9
  404c5e:	f7ff b9ff 	b.w	404060 <_svfprintf_r+0x220>
  404c62:	aa25      	add	r2, sp, #148	; 0x94
  404c64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c66:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c68:	f002 fad8 	bl	40721c <__ssprint_r>
  404c6c:	2800      	cmp	r0, #0
  404c6e:	f47f a9b9 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404c72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c74:	46c8      	mov	r8, r9
  404c76:	f7ff ba74 	b.w	404162 <_svfprintf_r+0x322>
  404c7a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404c7c:	4622      	mov	r2, r4
  404c7e:	4620      	mov	r0, r4
  404c80:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404c82:	4623      	mov	r3, r4
  404c84:	4621      	mov	r1, r4
  404c86:	f003 fb7f 	bl	408388 <__aeabi_dcmpun>
  404c8a:	2800      	cmp	r0, #0
  404c8c:	f040 8286 	bne.w	40519c <_svfprintf_r+0x135c>
  404c90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404c92:	3301      	adds	r3, #1
  404c94:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404c96:	f023 0320 	bic.w	r3, r3, #32
  404c9a:	930e      	str	r3, [sp, #56]	; 0x38
  404c9c:	f000 81e2 	beq.w	405064 <_svfprintf_r+0x1224>
  404ca0:	2b47      	cmp	r3, #71	; 0x47
  404ca2:	f000 811e 	beq.w	404ee2 <_svfprintf_r+0x10a2>
  404ca6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404caa:	9307      	str	r3, [sp, #28]
  404cac:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404cae:	1e1f      	subs	r7, r3, #0
  404cb0:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404cb2:	9308      	str	r3, [sp, #32]
  404cb4:	bfbb      	ittet	lt
  404cb6:	463b      	movlt	r3, r7
  404cb8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404cbc:	2300      	movge	r3, #0
  404cbe:	232d      	movlt	r3, #45	; 0x2d
  404cc0:	9310      	str	r3, [sp, #64]	; 0x40
  404cc2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404cc4:	2b66      	cmp	r3, #102	; 0x66
  404cc6:	f000 81bb 	beq.w	405040 <_svfprintf_r+0x1200>
  404cca:	2b46      	cmp	r3, #70	; 0x46
  404ccc:	f000 80df 	beq.w	404e8e <_svfprintf_r+0x104e>
  404cd0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404cd2:	9a08      	ldr	r2, [sp, #32]
  404cd4:	2b45      	cmp	r3, #69	; 0x45
  404cd6:	bf0c      	ite	eq
  404cd8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404cda:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404cdc:	a823      	add	r0, sp, #140	; 0x8c
  404cde:	a920      	add	r1, sp, #128	; 0x80
  404ce0:	bf08      	it	eq
  404ce2:	1c5d      	addeq	r5, r3, #1
  404ce4:	9004      	str	r0, [sp, #16]
  404ce6:	9103      	str	r1, [sp, #12]
  404ce8:	a81f      	add	r0, sp, #124	; 0x7c
  404cea:	2102      	movs	r1, #2
  404cec:	463b      	mov	r3, r7
  404cee:	9002      	str	r0, [sp, #8]
  404cf0:	9501      	str	r5, [sp, #4]
  404cf2:	9100      	str	r1, [sp, #0]
  404cf4:	980c      	ldr	r0, [sp, #48]	; 0x30
  404cf6:	f000 fb6f 	bl	4053d8 <_dtoa_r>
  404cfa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404cfc:	2b67      	cmp	r3, #103	; 0x67
  404cfe:	4606      	mov	r6, r0
  404d00:	f040 81e0 	bne.w	4050c4 <_svfprintf_r+0x1284>
  404d04:	f01b 0f01 	tst.w	fp, #1
  404d08:	f000 8246 	beq.w	405198 <_svfprintf_r+0x1358>
  404d0c:	1974      	adds	r4, r6, r5
  404d0e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404d10:	9808      	ldr	r0, [sp, #32]
  404d12:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404d14:	4639      	mov	r1, r7
  404d16:	f003 fb05 	bl	408324 <__aeabi_dcmpeq>
  404d1a:	2800      	cmp	r0, #0
  404d1c:	f040 8165 	bne.w	404fea <_svfprintf_r+0x11aa>
  404d20:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404d22:	42a3      	cmp	r3, r4
  404d24:	d206      	bcs.n	404d34 <_svfprintf_r+0xef4>
  404d26:	2130      	movs	r1, #48	; 0x30
  404d28:	1c5a      	adds	r2, r3, #1
  404d2a:	9223      	str	r2, [sp, #140]	; 0x8c
  404d2c:	7019      	strb	r1, [r3, #0]
  404d2e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404d30:	429c      	cmp	r4, r3
  404d32:	d8f9      	bhi.n	404d28 <_svfprintf_r+0xee8>
  404d34:	1b9b      	subs	r3, r3, r6
  404d36:	9313      	str	r3, [sp, #76]	; 0x4c
  404d38:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404d3a:	2b47      	cmp	r3, #71	; 0x47
  404d3c:	f000 80e9 	beq.w	404f12 <_svfprintf_r+0x10d2>
  404d40:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d42:	2b65      	cmp	r3, #101	; 0x65
  404d44:	f340 81cd 	ble.w	4050e2 <_svfprintf_r+0x12a2>
  404d48:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d4a:	2b66      	cmp	r3, #102	; 0x66
  404d4c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404d4e:	9312      	str	r3, [sp, #72]	; 0x48
  404d50:	f000 819e 	beq.w	405090 <_svfprintf_r+0x1250>
  404d54:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404d56:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404d58:	4619      	mov	r1, r3
  404d5a:	4291      	cmp	r1, r2
  404d5c:	f300 818a 	bgt.w	405074 <_svfprintf_r+0x1234>
  404d60:	f01b 0f01 	tst.w	fp, #1
  404d64:	f040 8213 	bne.w	40518e <_svfprintf_r+0x134e>
  404d68:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404d6c:	9308      	str	r3, [sp, #32]
  404d6e:	2367      	movs	r3, #103	; 0x67
  404d70:	920e      	str	r2, [sp, #56]	; 0x38
  404d72:	9311      	str	r3, [sp, #68]	; 0x44
  404d74:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404d76:	2b00      	cmp	r3, #0
  404d78:	f040 80c4 	bne.w	404f04 <_svfprintf_r+0x10c4>
  404d7c:	930a      	str	r3, [sp, #40]	; 0x28
  404d7e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404d82:	f7ff b975 	b.w	404070 <_svfprintf_r+0x230>
  404d86:	4635      	mov	r5, r6
  404d88:	460c      	mov	r4, r1
  404d8a:	4646      	mov	r6, r8
  404d8c:	4690      	mov	r8, r2
  404d8e:	3301      	adds	r3, #1
  404d90:	443c      	add	r4, r7
  404d92:	2b07      	cmp	r3, #7
  404d94:	9427      	str	r4, [sp, #156]	; 0x9c
  404d96:	9326      	str	r3, [sp, #152]	; 0x98
  404d98:	e888 00a0 	stmia.w	r8, {r5, r7}
  404d9c:	f73f aed1 	bgt.w	404b42 <_svfprintf_r+0xd02>
  404da0:	f108 0808 	add.w	r8, r8, #8
  404da4:	e6d7      	b.n	404b56 <_svfprintf_r+0xd16>
  404da6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404da8:	6813      	ldr	r3, [r2, #0]
  404daa:	3204      	adds	r2, #4
  404dac:	920f      	str	r2, [sp, #60]	; 0x3c
  404dae:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404db0:	601a      	str	r2, [r3, #0]
  404db2:	f7ff b86c 	b.w	403e8e <_svfprintf_r+0x4e>
  404db6:	aa25      	add	r2, sp, #148	; 0x94
  404db8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404dba:	980c      	ldr	r0, [sp, #48]	; 0x30
  404dbc:	f002 fa2e 	bl	40721c <__ssprint_r>
  404dc0:	2800      	cmp	r0, #0
  404dc2:	f47f a90f 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404dc6:	46c8      	mov	r8, r9
  404dc8:	e48d      	b.n	4046e6 <_svfprintf_r+0x8a6>
  404dca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404dcc:	4a27      	ldr	r2, [pc, #156]	; (404e6c <_svfprintf_r+0x102c>)
  404dce:	f8c8 2000 	str.w	r2, [r8]
  404dd2:	3301      	adds	r3, #1
  404dd4:	3401      	adds	r4, #1
  404dd6:	2201      	movs	r2, #1
  404dd8:	2b07      	cmp	r3, #7
  404dda:	9427      	str	r4, [sp, #156]	; 0x9c
  404ddc:	9326      	str	r3, [sp, #152]	; 0x98
  404dde:	f8c8 2004 	str.w	r2, [r8, #4]
  404de2:	dc72      	bgt.n	404eca <_svfprintf_r+0x108a>
  404de4:	f108 0808 	add.w	r8, r8, #8
  404de8:	b929      	cbnz	r1, 404df6 <_svfprintf_r+0xfb6>
  404dea:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404dec:	b91b      	cbnz	r3, 404df6 <_svfprintf_r+0xfb6>
  404dee:	9b07      	ldr	r3, [sp, #28]
  404df0:	07d8      	lsls	r0, r3, #31
  404df2:	f57f aa05 	bpl.w	404200 <_svfprintf_r+0x3c0>
  404df6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404df8:	9819      	ldr	r0, [sp, #100]	; 0x64
  404dfa:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404dfc:	f8c8 2000 	str.w	r2, [r8]
  404e00:	3301      	adds	r3, #1
  404e02:	4602      	mov	r2, r0
  404e04:	4422      	add	r2, r4
  404e06:	2b07      	cmp	r3, #7
  404e08:	9227      	str	r2, [sp, #156]	; 0x9c
  404e0a:	f8c8 0004 	str.w	r0, [r8, #4]
  404e0e:	9326      	str	r3, [sp, #152]	; 0x98
  404e10:	f300 818d 	bgt.w	40512e <_svfprintf_r+0x12ee>
  404e14:	f108 0808 	add.w	r8, r8, #8
  404e18:	2900      	cmp	r1, #0
  404e1a:	f2c0 8165 	blt.w	4050e8 <_svfprintf_r+0x12a8>
  404e1e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404e20:	f8c8 6000 	str.w	r6, [r8]
  404e24:	3301      	adds	r3, #1
  404e26:	188c      	adds	r4, r1, r2
  404e28:	2b07      	cmp	r3, #7
  404e2a:	9427      	str	r4, [sp, #156]	; 0x9c
  404e2c:	9326      	str	r3, [sp, #152]	; 0x98
  404e2e:	f8c8 1004 	str.w	r1, [r8, #4]
  404e32:	f77f a9e3 	ble.w	4041fc <_svfprintf_r+0x3bc>
  404e36:	e52b      	b.n	404890 <_svfprintf_r+0xa50>
  404e38:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e3a:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e3c:	6813      	ldr	r3, [r2, #0]
  404e3e:	17cd      	asrs	r5, r1, #31
  404e40:	4608      	mov	r0, r1
  404e42:	3204      	adds	r2, #4
  404e44:	4629      	mov	r1, r5
  404e46:	920f      	str	r2, [sp, #60]	; 0x3c
  404e48:	e9c3 0100 	strd	r0, r1, [r3]
  404e4c:	f7ff b81f 	b.w	403e8e <_svfprintf_r+0x4e>
  404e50:	aa25      	add	r2, sp, #148	; 0x94
  404e52:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e54:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e56:	f002 f9e1 	bl	40721c <__ssprint_r>
  404e5a:	2800      	cmp	r0, #0
  404e5c:	f47f a8c2 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404e60:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e62:	46c8      	mov	r8, r9
  404e64:	e458      	b.n	404718 <_svfprintf_r+0x8d8>
  404e66:	bf00      	nop
  404e68:	004091c0 	.word	0x004091c0
  404e6c:	004091ac 	.word	0x004091ac
  404e70:	2140      	movs	r1, #64	; 0x40
  404e72:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e74:	f001 fa02 	bl	40627c <_malloc_r>
  404e78:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404e7a:	6010      	str	r0, [r2, #0]
  404e7c:	6110      	str	r0, [r2, #16]
  404e7e:	2800      	cmp	r0, #0
  404e80:	f000 81ec 	beq.w	40525c <_svfprintf_r+0x141c>
  404e84:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404e86:	2340      	movs	r3, #64	; 0x40
  404e88:	6153      	str	r3, [r2, #20]
  404e8a:	f7fe bff0 	b.w	403e6e <_svfprintf_r+0x2e>
  404e8e:	a823      	add	r0, sp, #140	; 0x8c
  404e90:	a920      	add	r1, sp, #128	; 0x80
  404e92:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404e94:	9004      	str	r0, [sp, #16]
  404e96:	9103      	str	r1, [sp, #12]
  404e98:	a81f      	add	r0, sp, #124	; 0x7c
  404e9a:	2103      	movs	r1, #3
  404e9c:	9002      	str	r0, [sp, #8]
  404e9e:	9a08      	ldr	r2, [sp, #32]
  404ea0:	9401      	str	r4, [sp, #4]
  404ea2:	463b      	mov	r3, r7
  404ea4:	9100      	str	r1, [sp, #0]
  404ea6:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ea8:	f000 fa96 	bl	4053d8 <_dtoa_r>
  404eac:	4625      	mov	r5, r4
  404eae:	4606      	mov	r6, r0
  404eb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404eb2:	2b46      	cmp	r3, #70	; 0x46
  404eb4:	eb06 0405 	add.w	r4, r6, r5
  404eb8:	f47f af29 	bne.w	404d0e <_svfprintf_r+0xece>
  404ebc:	7833      	ldrb	r3, [r6, #0]
  404ebe:	2b30      	cmp	r3, #48	; 0x30
  404ec0:	f000 8172 	beq.w	4051a8 <_svfprintf_r+0x1368>
  404ec4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404ec6:	442c      	add	r4, r5
  404ec8:	e721      	b.n	404d0e <_svfprintf_r+0xece>
  404eca:	aa25      	add	r2, sp, #148	; 0x94
  404ecc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ece:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ed0:	f002 f9a4 	bl	40721c <__ssprint_r>
  404ed4:	2800      	cmp	r0, #0
  404ed6:	f47f a885 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404eda:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404edc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ede:	46c8      	mov	r8, r9
  404ee0:	e782      	b.n	404de8 <_svfprintf_r+0xfa8>
  404ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ee4:	2b00      	cmp	r3, #0
  404ee6:	bf08      	it	eq
  404ee8:	2301      	moveq	r3, #1
  404eea:	930a      	str	r3, [sp, #40]	; 0x28
  404eec:	e6db      	b.n	404ca6 <_svfprintf_r+0xe66>
  404eee:	4630      	mov	r0, r6
  404ef0:	940a      	str	r4, [sp, #40]	; 0x28
  404ef2:	f002 f925 	bl	407140 <strlen>
  404ef6:	950f      	str	r5, [sp, #60]	; 0x3c
  404ef8:	900e      	str	r0, [sp, #56]	; 0x38
  404efa:	f8cd b01c 	str.w	fp, [sp, #28]
  404efe:	4603      	mov	r3, r0
  404f00:	f7ff b9fb 	b.w	4042fa <_svfprintf_r+0x4ba>
  404f04:	272d      	movs	r7, #45	; 0x2d
  404f06:	2300      	movs	r3, #0
  404f08:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404f0c:	930a      	str	r3, [sp, #40]	; 0x28
  404f0e:	f7ff b8b0 	b.w	404072 <_svfprintf_r+0x232>
  404f12:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404f14:	9312      	str	r3, [sp, #72]	; 0x48
  404f16:	461a      	mov	r2, r3
  404f18:	3303      	adds	r3, #3
  404f1a:	db04      	blt.n	404f26 <_svfprintf_r+0x10e6>
  404f1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f1e:	4619      	mov	r1, r3
  404f20:	4291      	cmp	r1, r2
  404f22:	f6bf af17 	bge.w	404d54 <_svfprintf_r+0xf14>
  404f26:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f28:	3b02      	subs	r3, #2
  404f2a:	9311      	str	r3, [sp, #68]	; 0x44
  404f2c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404f30:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404f34:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404f36:	3b01      	subs	r3, #1
  404f38:	2b00      	cmp	r3, #0
  404f3a:	931f      	str	r3, [sp, #124]	; 0x7c
  404f3c:	bfbd      	ittte	lt
  404f3e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404f40:	f1c3 0301 	rsblt	r3, r3, #1
  404f44:	222d      	movlt	r2, #45	; 0x2d
  404f46:	222b      	movge	r2, #43	; 0x2b
  404f48:	2b09      	cmp	r3, #9
  404f4a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404f4e:	f340 8116 	ble.w	40517e <_svfprintf_r+0x133e>
  404f52:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404f56:	4620      	mov	r0, r4
  404f58:	4dad      	ldr	r5, [pc, #692]	; (405210 <_svfprintf_r+0x13d0>)
  404f5a:	e000      	b.n	404f5e <_svfprintf_r+0x111e>
  404f5c:	4610      	mov	r0, r2
  404f5e:	fb85 1203 	smull	r1, r2, r5, r3
  404f62:	17d9      	asrs	r1, r3, #31
  404f64:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404f68:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404f6c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404f70:	3230      	adds	r2, #48	; 0x30
  404f72:	2909      	cmp	r1, #9
  404f74:	f800 2c01 	strb.w	r2, [r0, #-1]
  404f78:	460b      	mov	r3, r1
  404f7a:	f100 32ff 	add.w	r2, r0, #4294967295
  404f7e:	dced      	bgt.n	404f5c <_svfprintf_r+0x111c>
  404f80:	3330      	adds	r3, #48	; 0x30
  404f82:	3802      	subs	r0, #2
  404f84:	b2d9      	uxtb	r1, r3
  404f86:	4284      	cmp	r4, r0
  404f88:	f802 1c01 	strb.w	r1, [r2, #-1]
  404f8c:	f240 815f 	bls.w	40524e <_svfprintf_r+0x140e>
  404f90:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404f94:	4613      	mov	r3, r2
  404f96:	e001      	b.n	404f9c <_svfprintf_r+0x115c>
  404f98:	f813 1b01 	ldrb.w	r1, [r3], #1
  404f9c:	f800 1b01 	strb.w	r1, [r0], #1
  404fa0:	42a3      	cmp	r3, r4
  404fa2:	d1f9      	bne.n	404f98 <_svfprintf_r+0x1158>
  404fa4:	3301      	adds	r3, #1
  404fa6:	1a9b      	subs	r3, r3, r2
  404fa8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  404fac:	4413      	add	r3, r2
  404fae:	aa21      	add	r2, sp, #132	; 0x84
  404fb0:	1a9b      	subs	r3, r3, r2
  404fb2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404fb4:	931b      	str	r3, [sp, #108]	; 0x6c
  404fb6:	2a01      	cmp	r2, #1
  404fb8:	4413      	add	r3, r2
  404fba:	930e      	str	r3, [sp, #56]	; 0x38
  404fbc:	f340 8113 	ble.w	4051e6 <_svfprintf_r+0x13a6>
  404fc0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404fc2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404fc4:	4413      	add	r3, r2
  404fc6:	930e      	str	r3, [sp, #56]	; 0x38
  404fc8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404fcc:	9308      	str	r3, [sp, #32]
  404fce:	2300      	movs	r3, #0
  404fd0:	9312      	str	r3, [sp, #72]	; 0x48
  404fd2:	e6cf      	b.n	404d74 <_svfprintf_r+0xf34>
  404fd4:	aa25      	add	r2, sp, #148	; 0x94
  404fd6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404fd8:	980c      	ldr	r0, [sp, #48]	; 0x30
  404fda:	f002 f91f 	bl	40721c <__ssprint_r>
  404fde:	2800      	cmp	r0, #0
  404fe0:	f47f a800 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404fe4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404fe6:	46c8      	mov	r8, r9
  404fe8:	e4d6      	b.n	404998 <_svfprintf_r+0xb58>
  404fea:	4623      	mov	r3, r4
  404fec:	e6a2      	b.n	404d34 <_svfprintf_r+0xef4>
  404fee:	aa25      	add	r2, sp, #148	; 0x94
  404ff0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ff2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ff4:	f002 f912 	bl	40721c <__ssprint_r>
  404ff8:	2800      	cmp	r0, #0
  404ffa:	f47e aff3 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  404ffe:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405000:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405002:	46c8      	mov	r8, r9
  405004:	e5ae      	b.n	404b64 <_svfprintf_r+0xd24>
  405006:	aa25      	add	r2, sp, #148	; 0x94
  405008:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40500a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40500c:	f002 f906 	bl	40721c <__ssprint_r>
  405010:	2800      	cmp	r0, #0
  405012:	f47e afe7 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  405016:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405018:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40501a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40501c:	1a9a      	subs	r2, r3, r2
  40501e:	46c8      	mov	r8, r9
  405020:	e5b8      	b.n	404b94 <_svfprintf_r+0xd54>
  405022:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405024:	9612      	str	r6, [sp, #72]	; 0x48
  405026:	2b06      	cmp	r3, #6
  405028:	bf28      	it	cs
  40502a:	2306      	movcs	r3, #6
  40502c:	960a      	str	r6, [sp, #40]	; 0x28
  40502e:	4637      	mov	r7, r6
  405030:	9308      	str	r3, [sp, #32]
  405032:	950f      	str	r5, [sp, #60]	; 0x3c
  405034:	f8cd b01c 	str.w	fp, [sp, #28]
  405038:	930e      	str	r3, [sp, #56]	; 0x38
  40503a:	4e76      	ldr	r6, [pc, #472]	; (405214 <_svfprintf_r+0x13d4>)
  40503c:	f7ff b818 	b.w	404070 <_svfprintf_r+0x230>
  405040:	a823      	add	r0, sp, #140	; 0x8c
  405042:	a920      	add	r1, sp, #128	; 0x80
  405044:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405046:	9004      	str	r0, [sp, #16]
  405048:	9103      	str	r1, [sp, #12]
  40504a:	a81f      	add	r0, sp, #124	; 0x7c
  40504c:	2103      	movs	r1, #3
  40504e:	9002      	str	r0, [sp, #8]
  405050:	9a08      	ldr	r2, [sp, #32]
  405052:	9501      	str	r5, [sp, #4]
  405054:	463b      	mov	r3, r7
  405056:	9100      	str	r1, [sp, #0]
  405058:	980c      	ldr	r0, [sp, #48]	; 0x30
  40505a:	f000 f9bd 	bl	4053d8 <_dtoa_r>
  40505e:	4606      	mov	r6, r0
  405060:	1944      	adds	r4, r0, r5
  405062:	e72b      	b.n	404ebc <_svfprintf_r+0x107c>
  405064:	2306      	movs	r3, #6
  405066:	930a      	str	r3, [sp, #40]	; 0x28
  405068:	e61d      	b.n	404ca6 <_svfprintf_r+0xe66>
  40506a:	272d      	movs	r7, #45	; 0x2d
  40506c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405070:	f7ff bace 	b.w	404610 <_svfprintf_r+0x7d0>
  405074:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405076:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405078:	4413      	add	r3, r2
  40507a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40507c:	930e      	str	r3, [sp, #56]	; 0x38
  40507e:	2a00      	cmp	r2, #0
  405080:	f340 80aa 	ble.w	4051d8 <_svfprintf_r+0x1398>
  405084:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405088:	9308      	str	r3, [sp, #32]
  40508a:	2367      	movs	r3, #103	; 0x67
  40508c:	9311      	str	r3, [sp, #68]	; 0x44
  40508e:	e671      	b.n	404d74 <_svfprintf_r+0xf34>
  405090:	2b00      	cmp	r3, #0
  405092:	f340 80b2 	ble.w	4051fa <_svfprintf_r+0x13ba>
  405096:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405098:	2a00      	cmp	r2, #0
  40509a:	f040 8093 	bne.w	4051c4 <_svfprintf_r+0x1384>
  40509e:	f01b 0f01 	tst.w	fp, #1
  4050a2:	f040 808f 	bne.w	4051c4 <_svfprintf_r+0x1384>
  4050a6:	9308      	str	r3, [sp, #32]
  4050a8:	930e      	str	r3, [sp, #56]	; 0x38
  4050aa:	e663      	b.n	404d74 <_svfprintf_r+0xf34>
  4050ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050ae:	9308      	str	r3, [sp, #32]
  4050b0:	930e      	str	r3, [sp, #56]	; 0x38
  4050b2:	900a      	str	r0, [sp, #40]	; 0x28
  4050b4:	950f      	str	r5, [sp, #60]	; 0x3c
  4050b6:	f8cd b01c 	str.w	fp, [sp, #28]
  4050ba:	9012      	str	r0, [sp, #72]	; 0x48
  4050bc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4050c0:	f7fe bfd6 	b.w	404070 <_svfprintf_r+0x230>
  4050c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4050c6:	2b47      	cmp	r3, #71	; 0x47
  4050c8:	f47f ae20 	bne.w	404d0c <_svfprintf_r+0xecc>
  4050cc:	f01b 0f01 	tst.w	fp, #1
  4050d0:	f47f aeee 	bne.w	404eb0 <_svfprintf_r+0x1070>
  4050d4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4050d6:	1b9b      	subs	r3, r3, r6
  4050d8:	9313      	str	r3, [sp, #76]	; 0x4c
  4050da:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4050dc:	2b47      	cmp	r3, #71	; 0x47
  4050de:	f43f af18 	beq.w	404f12 <_svfprintf_r+0x10d2>
  4050e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4050e4:	9312      	str	r3, [sp, #72]	; 0x48
  4050e6:	e721      	b.n	404f2c <_svfprintf_r+0x10ec>
  4050e8:	424f      	negs	r7, r1
  4050ea:	3110      	adds	r1, #16
  4050ec:	4d4a      	ldr	r5, [pc, #296]	; (405218 <_svfprintf_r+0x13d8>)
  4050ee:	da2f      	bge.n	405150 <_svfprintf_r+0x1310>
  4050f0:	2410      	movs	r4, #16
  4050f2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4050f6:	e004      	b.n	405102 <_svfprintf_r+0x12c2>
  4050f8:	f108 0808 	add.w	r8, r8, #8
  4050fc:	3f10      	subs	r7, #16
  4050fe:	2f10      	cmp	r7, #16
  405100:	dd26      	ble.n	405150 <_svfprintf_r+0x1310>
  405102:	3301      	adds	r3, #1
  405104:	3210      	adds	r2, #16
  405106:	2b07      	cmp	r3, #7
  405108:	9227      	str	r2, [sp, #156]	; 0x9c
  40510a:	9326      	str	r3, [sp, #152]	; 0x98
  40510c:	f8c8 5000 	str.w	r5, [r8]
  405110:	f8c8 4004 	str.w	r4, [r8, #4]
  405114:	ddf0      	ble.n	4050f8 <_svfprintf_r+0x12b8>
  405116:	aa25      	add	r2, sp, #148	; 0x94
  405118:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40511a:	4658      	mov	r0, fp
  40511c:	f002 f87e 	bl	40721c <__ssprint_r>
  405120:	2800      	cmp	r0, #0
  405122:	f47e af5f 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  405126:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405128:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40512a:	46c8      	mov	r8, r9
  40512c:	e7e6      	b.n	4050fc <_svfprintf_r+0x12bc>
  40512e:	aa25      	add	r2, sp, #148	; 0x94
  405130:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405132:	980c      	ldr	r0, [sp, #48]	; 0x30
  405134:	f002 f872 	bl	40721c <__ssprint_r>
  405138:	2800      	cmp	r0, #0
  40513a:	f47e af53 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  40513e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405140:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405142:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405144:	46c8      	mov	r8, r9
  405146:	e667      	b.n	404e18 <_svfprintf_r+0xfd8>
  405148:	2000      	movs	r0, #0
  40514a:	900a      	str	r0, [sp, #40]	; 0x28
  40514c:	f7fe bed2 	b.w	403ef4 <_svfprintf_r+0xb4>
  405150:	3301      	adds	r3, #1
  405152:	443a      	add	r2, r7
  405154:	2b07      	cmp	r3, #7
  405156:	e888 00a0 	stmia.w	r8, {r5, r7}
  40515a:	9227      	str	r2, [sp, #156]	; 0x9c
  40515c:	9326      	str	r3, [sp, #152]	; 0x98
  40515e:	f108 0808 	add.w	r8, r8, #8
  405162:	f77f ae5c 	ble.w	404e1e <_svfprintf_r+0xfde>
  405166:	aa25      	add	r2, sp, #148	; 0x94
  405168:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40516a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40516c:	f002 f856 	bl	40721c <__ssprint_r>
  405170:	2800      	cmp	r0, #0
  405172:	f47e af37 	bne.w	403fe4 <_svfprintf_r+0x1a4>
  405176:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405178:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40517a:	46c8      	mov	r8, r9
  40517c:	e64f      	b.n	404e1e <_svfprintf_r+0xfde>
  40517e:	3330      	adds	r3, #48	; 0x30
  405180:	2230      	movs	r2, #48	; 0x30
  405182:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  405186:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40518a:	ab22      	add	r3, sp, #136	; 0x88
  40518c:	e70f      	b.n	404fae <_svfprintf_r+0x116e>
  40518e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405190:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405192:	4413      	add	r3, r2
  405194:	930e      	str	r3, [sp, #56]	; 0x38
  405196:	e775      	b.n	405084 <_svfprintf_r+0x1244>
  405198:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40519a:	e5cb      	b.n	404d34 <_svfprintf_r+0xef4>
  40519c:	4e1f      	ldr	r6, [pc, #124]	; (40521c <_svfprintf_r+0x13dc>)
  40519e:	4b20      	ldr	r3, [pc, #128]	; (405220 <_svfprintf_r+0x13e0>)
  4051a0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4051a4:	f7ff ba36 	b.w	404614 <_svfprintf_r+0x7d4>
  4051a8:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4051aa:	9808      	ldr	r0, [sp, #32]
  4051ac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4051ae:	4639      	mov	r1, r7
  4051b0:	f003 f8b8 	bl	408324 <__aeabi_dcmpeq>
  4051b4:	2800      	cmp	r0, #0
  4051b6:	f47f ae85 	bne.w	404ec4 <_svfprintf_r+0x1084>
  4051ba:	f1c5 0501 	rsb	r5, r5, #1
  4051be:	951f      	str	r5, [sp, #124]	; 0x7c
  4051c0:	442c      	add	r4, r5
  4051c2:	e5a4      	b.n	404d0e <_svfprintf_r+0xece>
  4051c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4051c6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4051c8:	4413      	add	r3, r2
  4051ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4051cc:	441a      	add	r2, r3
  4051ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4051d2:	920e      	str	r2, [sp, #56]	; 0x38
  4051d4:	9308      	str	r3, [sp, #32]
  4051d6:	e5cd      	b.n	404d74 <_svfprintf_r+0xf34>
  4051d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4051da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4051dc:	f1c3 0301 	rsb	r3, r3, #1
  4051e0:	441a      	add	r2, r3
  4051e2:	4613      	mov	r3, r2
  4051e4:	e7d6      	b.n	405194 <_svfprintf_r+0x1354>
  4051e6:	f01b 0301 	ands.w	r3, fp, #1
  4051ea:	9312      	str	r3, [sp, #72]	; 0x48
  4051ec:	f47f aee8 	bne.w	404fc0 <_svfprintf_r+0x1180>
  4051f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4051f2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4051f6:	9308      	str	r3, [sp, #32]
  4051f8:	e5bc      	b.n	404d74 <_svfprintf_r+0xf34>
  4051fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4051fc:	b913      	cbnz	r3, 405204 <_svfprintf_r+0x13c4>
  4051fe:	f01b 0f01 	tst.w	fp, #1
  405202:	d002      	beq.n	40520a <_svfprintf_r+0x13ca>
  405204:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405206:	3301      	adds	r3, #1
  405208:	e7df      	b.n	4051ca <_svfprintf_r+0x138a>
  40520a:	2301      	movs	r3, #1
  40520c:	e74b      	b.n	4050a6 <_svfprintf_r+0x1266>
  40520e:	bf00      	nop
  405210:	66666667 	.word	0x66666667
  405214:	004091a4 	.word	0x004091a4
  405218:	004091c0 	.word	0x004091c0
  40521c:	00409178 	.word	0x00409178
  405220:	00409174 	.word	0x00409174
  405224:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405226:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40522a:	6828      	ldr	r0, [r5, #0]
  40522c:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  405230:	900a      	str	r0, [sp, #40]	; 0x28
  405232:	4628      	mov	r0, r5
  405234:	3004      	adds	r0, #4
  405236:	46a2      	mov	sl, r4
  405238:	900f      	str	r0, [sp, #60]	; 0x3c
  40523a:	f7fe be59 	b.w	403ef0 <_svfprintf_r+0xb0>
  40523e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405242:	f7ff b86f 	b.w	404324 <_svfprintf_r+0x4e4>
  405246:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40524a:	f7ff ba1c 	b.w	404686 <_svfprintf_r+0x846>
  40524e:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  405252:	e6ac      	b.n	404fae <_svfprintf_r+0x116e>
  405254:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405258:	f7ff b8f3 	b.w	404442 <_svfprintf_r+0x602>
  40525c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40525e:	230c      	movs	r3, #12
  405260:	6013      	str	r3, [r2, #0]
  405262:	f04f 33ff 	mov.w	r3, #4294967295
  405266:	9309      	str	r3, [sp, #36]	; 0x24
  405268:	f7fe bec5 	b.w	403ff6 <_svfprintf_r+0x1b6>
  40526c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405270:	f7ff b9a2 	b.w	4045b8 <_svfprintf_r+0x778>
  405274:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405278:	f7ff b97e 	b.w	404578 <_svfprintf_r+0x738>
  40527c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405280:	f7ff b961 	b.w	404546 <_svfprintf_r+0x706>
  405284:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405288:	f7ff b91a 	b.w	4044c0 <_svfprintf_r+0x680>

0040528c <register_fini>:
  40528c:	4b02      	ldr	r3, [pc, #8]	; (405298 <register_fini+0xc>)
  40528e:	b113      	cbz	r3, 405296 <register_fini+0xa>
  405290:	4802      	ldr	r0, [pc, #8]	; (40529c <register_fini+0x10>)
  405292:	f000 b805 	b.w	4052a0 <atexit>
  405296:	4770      	bx	lr
  405298:	00000000 	.word	0x00000000
  40529c:	0040622d 	.word	0x0040622d

004052a0 <atexit>:
  4052a0:	2300      	movs	r3, #0
  4052a2:	4601      	mov	r1, r0
  4052a4:	461a      	mov	r2, r3
  4052a6:	4618      	mov	r0, r3
  4052a8:	f002 b836 	b.w	407318 <__register_exitproc>

004052ac <quorem>:
  4052ac:	6902      	ldr	r2, [r0, #16]
  4052ae:	690b      	ldr	r3, [r1, #16]
  4052b0:	4293      	cmp	r3, r2
  4052b2:	f300 808d 	bgt.w	4053d0 <quorem+0x124>
  4052b6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4052ba:	f103 38ff 	add.w	r8, r3, #4294967295
  4052be:	f101 0714 	add.w	r7, r1, #20
  4052c2:	f100 0b14 	add.w	fp, r0, #20
  4052c6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4052ca:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4052ce:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4052d2:	b083      	sub	sp, #12
  4052d4:	3201      	adds	r2, #1
  4052d6:	fbb3 f9f2 	udiv	r9, r3, r2
  4052da:	eb0b 0304 	add.w	r3, fp, r4
  4052de:	9400      	str	r4, [sp, #0]
  4052e0:	eb07 0a04 	add.w	sl, r7, r4
  4052e4:	9301      	str	r3, [sp, #4]
  4052e6:	f1b9 0f00 	cmp.w	r9, #0
  4052ea:	d039      	beq.n	405360 <quorem+0xb4>
  4052ec:	2500      	movs	r5, #0
  4052ee:	462e      	mov	r6, r5
  4052f0:	46bc      	mov	ip, r7
  4052f2:	46de      	mov	lr, fp
  4052f4:	f85c 4b04 	ldr.w	r4, [ip], #4
  4052f8:	f8de 3000 	ldr.w	r3, [lr]
  4052fc:	b2a2      	uxth	r2, r4
  4052fe:	fb09 5502 	mla	r5, r9, r2, r5
  405302:	0c22      	lsrs	r2, r4, #16
  405304:	0c2c      	lsrs	r4, r5, #16
  405306:	fb09 4202 	mla	r2, r9, r2, r4
  40530a:	b2ad      	uxth	r5, r5
  40530c:	1b75      	subs	r5, r6, r5
  40530e:	b296      	uxth	r6, r2
  405310:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405314:	fa15 f383 	uxtah	r3, r5, r3
  405318:	eb06 4623 	add.w	r6, r6, r3, asr #16
  40531c:	b29b      	uxth	r3, r3
  40531e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405322:	45e2      	cmp	sl, ip
  405324:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405328:	f84e 3b04 	str.w	r3, [lr], #4
  40532c:	ea4f 4626 	mov.w	r6, r6, asr #16
  405330:	d2e0      	bcs.n	4052f4 <quorem+0x48>
  405332:	9b00      	ldr	r3, [sp, #0]
  405334:	f85b 3003 	ldr.w	r3, [fp, r3]
  405338:	b993      	cbnz	r3, 405360 <quorem+0xb4>
  40533a:	9c01      	ldr	r4, [sp, #4]
  40533c:	1f23      	subs	r3, r4, #4
  40533e:	459b      	cmp	fp, r3
  405340:	d20c      	bcs.n	40535c <quorem+0xb0>
  405342:	f854 3c04 	ldr.w	r3, [r4, #-4]
  405346:	b94b      	cbnz	r3, 40535c <quorem+0xb0>
  405348:	f1a4 0308 	sub.w	r3, r4, #8
  40534c:	e002      	b.n	405354 <quorem+0xa8>
  40534e:	681a      	ldr	r2, [r3, #0]
  405350:	3b04      	subs	r3, #4
  405352:	b91a      	cbnz	r2, 40535c <quorem+0xb0>
  405354:	459b      	cmp	fp, r3
  405356:	f108 38ff 	add.w	r8, r8, #4294967295
  40535a:	d3f8      	bcc.n	40534e <quorem+0xa2>
  40535c:	f8c0 8010 	str.w	r8, [r0, #16]
  405360:	4604      	mov	r4, r0
  405362:	f001 fd59 	bl	406e18 <__mcmp>
  405366:	2800      	cmp	r0, #0
  405368:	db2e      	blt.n	4053c8 <quorem+0x11c>
  40536a:	f109 0901 	add.w	r9, r9, #1
  40536e:	465d      	mov	r5, fp
  405370:	2300      	movs	r3, #0
  405372:	f857 1b04 	ldr.w	r1, [r7], #4
  405376:	6828      	ldr	r0, [r5, #0]
  405378:	b28a      	uxth	r2, r1
  40537a:	1a9a      	subs	r2, r3, r2
  40537c:	0c0b      	lsrs	r3, r1, #16
  40537e:	fa12 f280 	uxtah	r2, r2, r0
  405382:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  405386:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40538a:	b292      	uxth	r2, r2
  40538c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  405390:	45ba      	cmp	sl, r7
  405392:	f845 2b04 	str.w	r2, [r5], #4
  405396:	ea4f 4323 	mov.w	r3, r3, asr #16
  40539a:	d2ea      	bcs.n	405372 <quorem+0xc6>
  40539c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4053a0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4053a4:	b982      	cbnz	r2, 4053c8 <quorem+0x11c>
  4053a6:	1f1a      	subs	r2, r3, #4
  4053a8:	4593      	cmp	fp, r2
  4053aa:	d20b      	bcs.n	4053c4 <quorem+0x118>
  4053ac:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4053b0:	b942      	cbnz	r2, 4053c4 <quorem+0x118>
  4053b2:	3b08      	subs	r3, #8
  4053b4:	e002      	b.n	4053bc <quorem+0x110>
  4053b6:	681a      	ldr	r2, [r3, #0]
  4053b8:	3b04      	subs	r3, #4
  4053ba:	b91a      	cbnz	r2, 4053c4 <quorem+0x118>
  4053bc:	459b      	cmp	fp, r3
  4053be:	f108 38ff 	add.w	r8, r8, #4294967295
  4053c2:	d3f8      	bcc.n	4053b6 <quorem+0x10a>
  4053c4:	f8c4 8010 	str.w	r8, [r4, #16]
  4053c8:	4648      	mov	r0, r9
  4053ca:	b003      	add	sp, #12
  4053cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053d0:	2000      	movs	r0, #0
  4053d2:	4770      	bx	lr
  4053d4:	0000      	movs	r0, r0
	...

004053d8 <_dtoa_r>:
  4053d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4053dc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4053de:	b09b      	sub	sp, #108	; 0x6c
  4053e0:	4604      	mov	r4, r0
  4053e2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4053e4:	4692      	mov	sl, r2
  4053e6:	469b      	mov	fp, r3
  4053e8:	b141      	cbz	r1, 4053fc <_dtoa_r+0x24>
  4053ea:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4053ec:	604a      	str	r2, [r1, #4]
  4053ee:	2301      	movs	r3, #1
  4053f0:	4093      	lsls	r3, r2
  4053f2:	608b      	str	r3, [r1, #8]
  4053f4:	f001 fb38 	bl	406a68 <_Bfree>
  4053f8:	2300      	movs	r3, #0
  4053fa:	6423      	str	r3, [r4, #64]	; 0x40
  4053fc:	f1bb 0f00 	cmp.w	fp, #0
  405400:	465d      	mov	r5, fp
  405402:	db35      	blt.n	405470 <_dtoa_r+0x98>
  405404:	2300      	movs	r3, #0
  405406:	6033      	str	r3, [r6, #0]
  405408:	4b9d      	ldr	r3, [pc, #628]	; (405680 <_dtoa_r+0x2a8>)
  40540a:	43ab      	bics	r3, r5
  40540c:	d015      	beq.n	40543a <_dtoa_r+0x62>
  40540e:	4650      	mov	r0, sl
  405410:	4659      	mov	r1, fp
  405412:	2200      	movs	r2, #0
  405414:	2300      	movs	r3, #0
  405416:	f002 ff85 	bl	408324 <__aeabi_dcmpeq>
  40541a:	4680      	mov	r8, r0
  40541c:	2800      	cmp	r0, #0
  40541e:	d02d      	beq.n	40547c <_dtoa_r+0xa4>
  405420:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405422:	2301      	movs	r3, #1
  405424:	6013      	str	r3, [r2, #0]
  405426:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405428:	2b00      	cmp	r3, #0
  40542a:	f000 80bd 	beq.w	4055a8 <_dtoa_r+0x1d0>
  40542e:	4895      	ldr	r0, [pc, #596]	; (405684 <_dtoa_r+0x2ac>)
  405430:	6018      	str	r0, [r3, #0]
  405432:	3801      	subs	r0, #1
  405434:	b01b      	add	sp, #108	; 0x6c
  405436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40543a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40543c:	f242 730f 	movw	r3, #9999	; 0x270f
  405440:	6013      	str	r3, [r2, #0]
  405442:	f1ba 0f00 	cmp.w	sl, #0
  405446:	d10d      	bne.n	405464 <_dtoa_r+0x8c>
  405448:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40544c:	b955      	cbnz	r5, 405464 <_dtoa_r+0x8c>
  40544e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405450:	488d      	ldr	r0, [pc, #564]	; (405688 <_dtoa_r+0x2b0>)
  405452:	2b00      	cmp	r3, #0
  405454:	d0ee      	beq.n	405434 <_dtoa_r+0x5c>
  405456:	f100 0308 	add.w	r3, r0, #8
  40545a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40545c:	6013      	str	r3, [r2, #0]
  40545e:	b01b      	add	sp, #108	; 0x6c
  405460:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405464:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405466:	4889      	ldr	r0, [pc, #548]	; (40568c <_dtoa_r+0x2b4>)
  405468:	2b00      	cmp	r3, #0
  40546a:	d0e3      	beq.n	405434 <_dtoa_r+0x5c>
  40546c:	1cc3      	adds	r3, r0, #3
  40546e:	e7f4      	b.n	40545a <_dtoa_r+0x82>
  405470:	2301      	movs	r3, #1
  405472:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405476:	6033      	str	r3, [r6, #0]
  405478:	46ab      	mov	fp, r5
  40547a:	e7c5      	b.n	405408 <_dtoa_r+0x30>
  40547c:	aa18      	add	r2, sp, #96	; 0x60
  40547e:	ab19      	add	r3, sp, #100	; 0x64
  405480:	9201      	str	r2, [sp, #4]
  405482:	9300      	str	r3, [sp, #0]
  405484:	4652      	mov	r2, sl
  405486:	465b      	mov	r3, fp
  405488:	4620      	mov	r0, r4
  40548a:	f001 fd65 	bl	406f58 <__d2b>
  40548e:	0d2b      	lsrs	r3, r5, #20
  405490:	4681      	mov	r9, r0
  405492:	d071      	beq.n	405578 <_dtoa_r+0x1a0>
  405494:	f3cb 0213 	ubfx	r2, fp, #0, #20
  405498:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40549c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40549e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4054a2:	4650      	mov	r0, sl
  4054a4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4054a8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4054ac:	2200      	movs	r2, #0
  4054ae:	4b78      	ldr	r3, [pc, #480]	; (405690 <_dtoa_r+0x2b8>)
  4054b0:	f002 fb1c 	bl	407aec <__aeabi_dsub>
  4054b4:	a36c      	add	r3, pc, #432	; (adr r3, 405668 <_dtoa_r+0x290>)
  4054b6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4054ba:	f002 fccb 	bl	407e54 <__aeabi_dmul>
  4054be:	a36c      	add	r3, pc, #432	; (adr r3, 405670 <_dtoa_r+0x298>)
  4054c0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4054c4:	f002 fb14 	bl	407af0 <__adddf3>
  4054c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4054cc:	4630      	mov	r0, r6
  4054ce:	f002 fc5b 	bl	407d88 <__aeabi_i2d>
  4054d2:	a369      	add	r3, pc, #420	; (adr r3, 405678 <_dtoa_r+0x2a0>)
  4054d4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4054d8:	f002 fcbc 	bl	407e54 <__aeabi_dmul>
  4054dc:	4602      	mov	r2, r0
  4054de:	460b      	mov	r3, r1
  4054e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4054e4:	f002 fb04 	bl	407af0 <__adddf3>
  4054e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4054ec:	f002 ff62 	bl	4083b4 <__aeabi_d2iz>
  4054f0:	2200      	movs	r2, #0
  4054f2:	9002      	str	r0, [sp, #8]
  4054f4:	2300      	movs	r3, #0
  4054f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4054fa:	f002 ff1d 	bl	408338 <__aeabi_dcmplt>
  4054fe:	2800      	cmp	r0, #0
  405500:	f040 8173 	bne.w	4057ea <_dtoa_r+0x412>
  405504:	9d02      	ldr	r5, [sp, #8]
  405506:	2d16      	cmp	r5, #22
  405508:	f200 815d 	bhi.w	4057c6 <_dtoa_r+0x3ee>
  40550c:	4b61      	ldr	r3, [pc, #388]	; (405694 <_dtoa_r+0x2bc>)
  40550e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405512:	e9d3 0100 	ldrd	r0, r1, [r3]
  405516:	4652      	mov	r2, sl
  405518:	465b      	mov	r3, fp
  40551a:	f002 ff2b 	bl	408374 <__aeabi_dcmpgt>
  40551e:	2800      	cmp	r0, #0
  405520:	f000 81c5 	beq.w	4058ae <_dtoa_r+0x4d6>
  405524:	1e6b      	subs	r3, r5, #1
  405526:	9302      	str	r3, [sp, #8]
  405528:	2300      	movs	r3, #0
  40552a:	930e      	str	r3, [sp, #56]	; 0x38
  40552c:	1bbf      	subs	r7, r7, r6
  40552e:	1e7b      	subs	r3, r7, #1
  405530:	9306      	str	r3, [sp, #24]
  405532:	f100 8154 	bmi.w	4057de <_dtoa_r+0x406>
  405536:	2300      	movs	r3, #0
  405538:	9308      	str	r3, [sp, #32]
  40553a:	9b02      	ldr	r3, [sp, #8]
  40553c:	2b00      	cmp	r3, #0
  40553e:	f2c0 8145 	blt.w	4057cc <_dtoa_r+0x3f4>
  405542:	9a06      	ldr	r2, [sp, #24]
  405544:	930d      	str	r3, [sp, #52]	; 0x34
  405546:	4611      	mov	r1, r2
  405548:	4419      	add	r1, r3
  40554a:	2300      	movs	r3, #0
  40554c:	9106      	str	r1, [sp, #24]
  40554e:	930c      	str	r3, [sp, #48]	; 0x30
  405550:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405552:	2b09      	cmp	r3, #9
  405554:	d82a      	bhi.n	4055ac <_dtoa_r+0x1d4>
  405556:	2b05      	cmp	r3, #5
  405558:	f340 865b 	ble.w	406212 <_dtoa_r+0xe3a>
  40555c:	3b04      	subs	r3, #4
  40555e:	9324      	str	r3, [sp, #144]	; 0x90
  405560:	2500      	movs	r5, #0
  405562:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405564:	3b02      	subs	r3, #2
  405566:	2b03      	cmp	r3, #3
  405568:	f200 8642 	bhi.w	4061f0 <_dtoa_r+0xe18>
  40556c:	e8df f013 	tbh	[pc, r3, lsl #1]
  405570:	02c903d4 	.word	0x02c903d4
  405574:	046103df 	.word	0x046103df
  405578:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40557a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40557c:	443e      	add	r6, r7
  40557e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  405582:	2b20      	cmp	r3, #32
  405584:	f340 818e 	ble.w	4058a4 <_dtoa_r+0x4cc>
  405588:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40558c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  405590:	409d      	lsls	r5, r3
  405592:	fa2a f000 	lsr.w	r0, sl, r0
  405596:	4328      	orrs	r0, r5
  405598:	f002 fbe6 	bl	407d68 <__aeabi_ui2d>
  40559c:	2301      	movs	r3, #1
  40559e:	3e01      	subs	r6, #1
  4055a0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4055a4:	9314      	str	r3, [sp, #80]	; 0x50
  4055a6:	e781      	b.n	4054ac <_dtoa_r+0xd4>
  4055a8:	483b      	ldr	r0, [pc, #236]	; (405698 <_dtoa_r+0x2c0>)
  4055aa:	e743      	b.n	405434 <_dtoa_r+0x5c>
  4055ac:	2100      	movs	r1, #0
  4055ae:	6461      	str	r1, [r4, #68]	; 0x44
  4055b0:	4620      	mov	r0, r4
  4055b2:	9125      	str	r1, [sp, #148]	; 0x94
  4055b4:	f001 fa32 	bl	406a1c <_Balloc>
  4055b8:	f04f 33ff 	mov.w	r3, #4294967295
  4055bc:	930a      	str	r3, [sp, #40]	; 0x28
  4055be:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4055c0:	930f      	str	r3, [sp, #60]	; 0x3c
  4055c2:	2301      	movs	r3, #1
  4055c4:	9004      	str	r0, [sp, #16]
  4055c6:	6420      	str	r0, [r4, #64]	; 0x40
  4055c8:	9224      	str	r2, [sp, #144]	; 0x90
  4055ca:	930b      	str	r3, [sp, #44]	; 0x2c
  4055cc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4055ce:	2b00      	cmp	r3, #0
  4055d0:	f2c0 80d9 	blt.w	405786 <_dtoa_r+0x3ae>
  4055d4:	9a02      	ldr	r2, [sp, #8]
  4055d6:	2a0e      	cmp	r2, #14
  4055d8:	f300 80d5 	bgt.w	405786 <_dtoa_r+0x3ae>
  4055dc:	4b2d      	ldr	r3, [pc, #180]	; (405694 <_dtoa_r+0x2bc>)
  4055de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4055e2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4055e6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4055ea:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4055ec:	2b00      	cmp	r3, #0
  4055ee:	f2c0 83ba 	blt.w	405d66 <_dtoa_r+0x98e>
  4055f2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4055f6:	4650      	mov	r0, sl
  4055f8:	462a      	mov	r2, r5
  4055fa:	4633      	mov	r3, r6
  4055fc:	4659      	mov	r1, fp
  4055fe:	f002 fd53 	bl	4080a8 <__aeabi_ddiv>
  405602:	f002 fed7 	bl	4083b4 <__aeabi_d2iz>
  405606:	4680      	mov	r8, r0
  405608:	f002 fbbe 	bl	407d88 <__aeabi_i2d>
  40560c:	462a      	mov	r2, r5
  40560e:	4633      	mov	r3, r6
  405610:	f002 fc20 	bl	407e54 <__aeabi_dmul>
  405614:	460b      	mov	r3, r1
  405616:	4602      	mov	r2, r0
  405618:	4659      	mov	r1, fp
  40561a:	4650      	mov	r0, sl
  40561c:	f002 fa66 	bl	407aec <__aeabi_dsub>
  405620:	9d04      	ldr	r5, [sp, #16]
  405622:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405626:	702b      	strb	r3, [r5, #0]
  405628:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40562a:	2b01      	cmp	r3, #1
  40562c:	4606      	mov	r6, r0
  40562e:	460f      	mov	r7, r1
  405630:	f105 0501 	add.w	r5, r5, #1
  405634:	d068      	beq.n	405708 <_dtoa_r+0x330>
  405636:	2200      	movs	r2, #0
  405638:	4b18      	ldr	r3, [pc, #96]	; (40569c <_dtoa_r+0x2c4>)
  40563a:	f002 fc0b 	bl	407e54 <__aeabi_dmul>
  40563e:	2200      	movs	r2, #0
  405640:	2300      	movs	r3, #0
  405642:	4606      	mov	r6, r0
  405644:	460f      	mov	r7, r1
  405646:	f002 fe6d 	bl	408324 <__aeabi_dcmpeq>
  40564a:	2800      	cmp	r0, #0
  40564c:	f040 8088 	bne.w	405760 <_dtoa_r+0x388>
  405650:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405654:	f04f 0a00 	mov.w	sl, #0
  405658:	f8df b040 	ldr.w	fp, [pc, #64]	; 40569c <_dtoa_r+0x2c4>
  40565c:	940c      	str	r4, [sp, #48]	; 0x30
  40565e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405662:	e028      	b.n	4056b6 <_dtoa_r+0x2de>
  405664:	f3af 8000 	nop.w
  405668:	636f4361 	.word	0x636f4361
  40566c:	3fd287a7 	.word	0x3fd287a7
  405670:	8b60c8b3 	.word	0x8b60c8b3
  405674:	3fc68a28 	.word	0x3fc68a28
  405678:	509f79fb 	.word	0x509f79fb
  40567c:	3fd34413 	.word	0x3fd34413
  405680:	7ff00000 	.word	0x7ff00000
  405684:	004091ad 	.word	0x004091ad
  405688:	004091d0 	.word	0x004091d0
  40568c:	004091dc 	.word	0x004091dc
  405690:	3ff80000 	.word	0x3ff80000
  405694:	00409208 	.word	0x00409208
  405698:	004091ac 	.word	0x004091ac
  40569c:	40240000 	.word	0x40240000
  4056a0:	f002 fbd8 	bl	407e54 <__aeabi_dmul>
  4056a4:	2200      	movs	r2, #0
  4056a6:	2300      	movs	r3, #0
  4056a8:	4606      	mov	r6, r0
  4056aa:	460f      	mov	r7, r1
  4056ac:	f002 fe3a 	bl	408324 <__aeabi_dcmpeq>
  4056b0:	2800      	cmp	r0, #0
  4056b2:	f040 83c1 	bne.w	405e38 <_dtoa_r+0xa60>
  4056b6:	4642      	mov	r2, r8
  4056b8:	464b      	mov	r3, r9
  4056ba:	4630      	mov	r0, r6
  4056bc:	4639      	mov	r1, r7
  4056be:	f002 fcf3 	bl	4080a8 <__aeabi_ddiv>
  4056c2:	f002 fe77 	bl	4083b4 <__aeabi_d2iz>
  4056c6:	4604      	mov	r4, r0
  4056c8:	f002 fb5e 	bl	407d88 <__aeabi_i2d>
  4056cc:	4642      	mov	r2, r8
  4056ce:	464b      	mov	r3, r9
  4056d0:	f002 fbc0 	bl	407e54 <__aeabi_dmul>
  4056d4:	4602      	mov	r2, r0
  4056d6:	460b      	mov	r3, r1
  4056d8:	4630      	mov	r0, r6
  4056da:	4639      	mov	r1, r7
  4056dc:	f002 fa06 	bl	407aec <__aeabi_dsub>
  4056e0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4056e4:	9e04      	ldr	r6, [sp, #16]
  4056e6:	f805 eb01 	strb.w	lr, [r5], #1
  4056ea:	eba5 0e06 	sub.w	lr, r5, r6
  4056ee:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4056f0:	45b6      	cmp	lr, r6
  4056f2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4056f6:	4652      	mov	r2, sl
  4056f8:	465b      	mov	r3, fp
  4056fa:	d1d1      	bne.n	4056a0 <_dtoa_r+0x2c8>
  4056fc:	46a0      	mov	r8, r4
  4056fe:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405702:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405704:	4606      	mov	r6, r0
  405706:	460f      	mov	r7, r1
  405708:	4632      	mov	r2, r6
  40570a:	463b      	mov	r3, r7
  40570c:	4630      	mov	r0, r6
  40570e:	4639      	mov	r1, r7
  405710:	f002 f9ee 	bl	407af0 <__adddf3>
  405714:	4606      	mov	r6, r0
  405716:	460f      	mov	r7, r1
  405718:	4602      	mov	r2, r0
  40571a:	460b      	mov	r3, r1
  40571c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405720:	f002 fe0a 	bl	408338 <__aeabi_dcmplt>
  405724:	b948      	cbnz	r0, 40573a <_dtoa_r+0x362>
  405726:	4632      	mov	r2, r6
  405728:	463b      	mov	r3, r7
  40572a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40572e:	f002 fdf9 	bl	408324 <__aeabi_dcmpeq>
  405732:	b1a8      	cbz	r0, 405760 <_dtoa_r+0x388>
  405734:	f018 0f01 	tst.w	r8, #1
  405738:	d012      	beq.n	405760 <_dtoa_r+0x388>
  40573a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40573e:	9a04      	ldr	r2, [sp, #16]
  405740:	1e6b      	subs	r3, r5, #1
  405742:	e004      	b.n	40574e <_dtoa_r+0x376>
  405744:	429a      	cmp	r2, r3
  405746:	f000 8401 	beq.w	405f4c <_dtoa_r+0xb74>
  40574a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40574e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405752:	f103 0501 	add.w	r5, r3, #1
  405756:	d0f5      	beq.n	405744 <_dtoa_r+0x36c>
  405758:	f108 0801 	add.w	r8, r8, #1
  40575c:	f883 8000 	strb.w	r8, [r3]
  405760:	4649      	mov	r1, r9
  405762:	4620      	mov	r0, r4
  405764:	f001 f980 	bl	406a68 <_Bfree>
  405768:	2200      	movs	r2, #0
  40576a:	9b02      	ldr	r3, [sp, #8]
  40576c:	702a      	strb	r2, [r5, #0]
  40576e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405770:	3301      	adds	r3, #1
  405772:	6013      	str	r3, [r2, #0]
  405774:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405776:	2b00      	cmp	r3, #0
  405778:	f000 839e 	beq.w	405eb8 <_dtoa_r+0xae0>
  40577c:	9804      	ldr	r0, [sp, #16]
  40577e:	601d      	str	r5, [r3, #0]
  405780:	b01b      	add	sp, #108	; 0x6c
  405782:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405786:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405788:	2a00      	cmp	r2, #0
  40578a:	d03e      	beq.n	40580a <_dtoa_r+0x432>
  40578c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40578e:	2a01      	cmp	r2, #1
  405790:	f340 8311 	ble.w	405db6 <_dtoa_r+0x9de>
  405794:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405796:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405798:	1e5f      	subs	r7, r3, #1
  40579a:	42ba      	cmp	r2, r7
  40579c:	f2c0 838f 	blt.w	405ebe <_dtoa_r+0xae6>
  4057a0:	1bd7      	subs	r7, r2, r7
  4057a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057a4:	2b00      	cmp	r3, #0
  4057a6:	f2c0 848b 	blt.w	4060c0 <_dtoa_r+0xce8>
  4057aa:	9d08      	ldr	r5, [sp, #32]
  4057ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4057ae:	9a08      	ldr	r2, [sp, #32]
  4057b0:	441a      	add	r2, r3
  4057b2:	9208      	str	r2, [sp, #32]
  4057b4:	9a06      	ldr	r2, [sp, #24]
  4057b6:	2101      	movs	r1, #1
  4057b8:	441a      	add	r2, r3
  4057ba:	4620      	mov	r0, r4
  4057bc:	9206      	str	r2, [sp, #24]
  4057be:	f001 f9ed 	bl	406b9c <__i2b>
  4057c2:	4606      	mov	r6, r0
  4057c4:	e024      	b.n	405810 <_dtoa_r+0x438>
  4057c6:	2301      	movs	r3, #1
  4057c8:	930e      	str	r3, [sp, #56]	; 0x38
  4057ca:	e6af      	b.n	40552c <_dtoa_r+0x154>
  4057cc:	9a08      	ldr	r2, [sp, #32]
  4057ce:	9b02      	ldr	r3, [sp, #8]
  4057d0:	1ad2      	subs	r2, r2, r3
  4057d2:	425b      	negs	r3, r3
  4057d4:	930c      	str	r3, [sp, #48]	; 0x30
  4057d6:	2300      	movs	r3, #0
  4057d8:	9208      	str	r2, [sp, #32]
  4057da:	930d      	str	r3, [sp, #52]	; 0x34
  4057dc:	e6b8      	b.n	405550 <_dtoa_r+0x178>
  4057de:	f1c7 0301 	rsb	r3, r7, #1
  4057e2:	9308      	str	r3, [sp, #32]
  4057e4:	2300      	movs	r3, #0
  4057e6:	9306      	str	r3, [sp, #24]
  4057e8:	e6a7      	b.n	40553a <_dtoa_r+0x162>
  4057ea:	9d02      	ldr	r5, [sp, #8]
  4057ec:	4628      	mov	r0, r5
  4057ee:	f002 facb 	bl	407d88 <__aeabi_i2d>
  4057f2:	4602      	mov	r2, r0
  4057f4:	460b      	mov	r3, r1
  4057f6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4057fa:	f002 fd93 	bl	408324 <__aeabi_dcmpeq>
  4057fe:	2800      	cmp	r0, #0
  405800:	f47f ae80 	bne.w	405504 <_dtoa_r+0x12c>
  405804:	1e6b      	subs	r3, r5, #1
  405806:	9302      	str	r3, [sp, #8]
  405808:	e67c      	b.n	405504 <_dtoa_r+0x12c>
  40580a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40580c:	9d08      	ldr	r5, [sp, #32]
  40580e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405810:	2d00      	cmp	r5, #0
  405812:	dd0c      	ble.n	40582e <_dtoa_r+0x456>
  405814:	9906      	ldr	r1, [sp, #24]
  405816:	2900      	cmp	r1, #0
  405818:	460b      	mov	r3, r1
  40581a:	dd08      	ble.n	40582e <_dtoa_r+0x456>
  40581c:	42a9      	cmp	r1, r5
  40581e:	9a08      	ldr	r2, [sp, #32]
  405820:	bfa8      	it	ge
  405822:	462b      	movge	r3, r5
  405824:	1ad2      	subs	r2, r2, r3
  405826:	1aed      	subs	r5, r5, r3
  405828:	1acb      	subs	r3, r1, r3
  40582a:	9208      	str	r2, [sp, #32]
  40582c:	9306      	str	r3, [sp, #24]
  40582e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405830:	b1d3      	cbz	r3, 405868 <_dtoa_r+0x490>
  405832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405834:	2b00      	cmp	r3, #0
  405836:	f000 82b7 	beq.w	405da8 <_dtoa_r+0x9d0>
  40583a:	2f00      	cmp	r7, #0
  40583c:	dd10      	ble.n	405860 <_dtoa_r+0x488>
  40583e:	4631      	mov	r1, r6
  405840:	463a      	mov	r2, r7
  405842:	4620      	mov	r0, r4
  405844:	f001 fa46 	bl	406cd4 <__pow5mult>
  405848:	464a      	mov	r2, r9
  40584a:	4601      	mov	r1, r0
  40584c:	4606      	mov	r6, r0
  40584e:	4620      	mov	r0, r4
  405850:	f001 f9ae 	bl	406bb0 <__multiply>
  405854:	4649      	mov	r1, r9
  405856:	4680      	mov	r8, r0
  405858:	4620      	mov	r0, r4
  40585a:	f001 f905 	bl	406a68 <_Bfree>
  40585e:	46c1      	mov	r9, r8
  405860:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405862:	1bda      	subs	r2, r3, r7
  405864:	f040 82a1 	bne.w	405daa <_dtoa_r+0x9d2>
  405868:	2101      	movs	r1, #1
  40586a:	4620      	mov	r0, r4
  40586c:	f001 f996 	bl	406b9c <__i2b>
  405870:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405872:	2b00      	cmp	r3, #0
  405874:	4680      	mov	r8, r0
  405876:	dd1c      	ble.n	4058b2 <_dtoa_r+0x4da>
  405878:	4601      	mov	r1, r0
  40587a:	461a      	mov	r2, r3
  40587c:	4620      	mov	r0, r4
  40587e:	f001 fa29 	bl	406cd4 <__pow5mult>
  405882:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405884:	2b01      	cmp	r3, #1
  405886:	4680      	mov	r8, r0
  405888:	f340 8254 	ble.w	405d34 <_dtoa_r+0x95c>
  40588c:	2300      	movs	r3, #0
  40588e:	930c      	str	r3, [sp, #48]	; 0x30
  405890:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405894:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405898:	6918      	ldr	r0, [r3, #16]
  40589a:	f001 f92f 	bl	406afc <__hi0bits>
  40589e:	f1c0 0020 	rsb	r0, r0, #32
  4058a2:	e010      	b.n	4058c6 <_dtoa_r+0x4ee>
  4058a4:	f1c3 0520 	rsb	r5, r3, #32
  4058a8:	fa0a f005 	lsl.w	r0, sl, r5
  4058ac:	e674      	b.n	405598 <_dtoa_r+0x1c0>
  4058ae:	900e      	str	r0, [sp, #56]	; 0x38
  4058b0:	e63c      	b.n	40552c <_dtoa_r+0x154>
  4058b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4058b4:	2b01      	cmp	r3, #1
  4058b6:	f340 8287 	ble.w	405dc8 <_dtoa_r+0x9f0>
  4058ba:	2300      	movs	r3, #0
  4058bc:	930c      	str	r3, [sp, #48]	; 0x30
  4058be:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4058c0:	2001      	movs	r0, #1
  4058c2:	2b00      	cmp	r3, #0
  4058c4:	d1e4      	bne.n	405890 <_dtoa_r+0x4b8>
  4058c6:	9a06      	ldr	r2, [sp, #24]
  4058c8:	4410      	add	r0, r2
  4058ca:	f010 001f 	ands.w	r0, r0, #31
  4058ce:	f000 80a1 	beq.w	405a14 <_dtoa_r+0x63c>
  4058d2:	f1c0 0320 	rsb	r3, r0, #32
  4058d6:	2b04      	cmp	r3, #4
  4058d8:	f340 849e 	ble.w	406218 <_dtoa_r+0xe40>
  4058dc:	9b08      	ldr	r3, [sp, #32]
  4058de:	f1c0 001c 	rsb	r0, r0, #28
  4058e2:	4403      	add	r3, r0
  4058e4:	9308      	str	r3, [sp, #32]
  4058e6:	4613      	mov	r3, r2
  4058e8:	4403      	add	r3, r0
  4058ea:	4405      	add	r5, r0
  4058ec:	9306      	str	r3, [sp, #24]
  4058ee:	9b08      	ldr	r3, [sp, #32]
  4058f0:	2b00      	cmp	r3, #0
  4058f2:	dd05      	ble.n	405900 <_dtoa_r+0x528>
  4058f4:	4649      	mov	r1, r9
  4058f6:	461a      	mov	r2, r3
  4058f8:	4620      	mov	r0, r4
  4058fa:	f001 fa3b 	bl	406d74 <__lshift>
  4058fe:	4681      	mov	r9, r0
  405900:	9b06      	ldr	r3, [sp, #24]
  405902:	2b00      	cmp	r3, #0
  405904:	dd05      	ble.n	405912 <_dtoa_r+0x53a>
  405906:	4641      	mov	r1, r8
  405908:	461a      	mov	r2, r3
  40590a:	4620      	mov	r0, r4
  40590c:	f001 fa32 	bl	406d74 <__lshift>
  405910:	4680      	mov	r8, r0
  405912:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405914:	2b00      	cmp	r3, #0
  405916:	f040 8086 	bne.w	405a26 <_dtoa_r+0x64e>
  40591a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40591c:	2b00      	cmp	r3, #0
  40591e:	f340 8266 	ble.w	405dee <_dtoa_r+0xa16>
  405922:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405924:	2b00      	cmp	r3, #0
  405926:	f000 8098 	beq.w	405a5a <_dtoa_r+0x682>
  40592a:	2d00      	cmp	r5, #0
  40592c:	dd05      	ble.n	40593a <_dtoa_r+0x562>
  40592e:	4631      	mov	r1, r6
  405930:	462a      	mov	r2, r5
  405932:	4620      	mov	r0, r4
  405934:	f001 fa1e 	bl	406d74 <__lshift>
  405938:	4606      	mov	r6, r0
  40593a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40593c:	2b00      	cmp	r3, #0
  40593e:	f040 8337 	bne.w	405fb0 <_dtoa_r+0xbd8>
  405942:	9606      	str	r6, [sp, #24]
  405944:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405946:	9a04      	ldr	r2, [sp, #16]
  405948:	f8dd b018 	ldr.w	fp, [sp, #24]
  40594c:	3b01      	subs	r3, #1
  40594e:	18d3      	adds	r3, r2, r3
  405950:	930b      	str	r3, [sp, #44]	; 0x2c
  405952:	f00a 0301 	and.w	r3, sl, #1
  405956:	930c      	str	r3, [sp, #48]	; 0x30
  405958:	4617      	mov	r7, r2
  40595a:	46c2      	mov	sl, r8
  40595c:	4651      	mov	r1, sl
  40595e:	4648      	mov	r0, r9
  405960:	f7ff fca4 	bl	4052ac <quorem>
  405964:	4631      	mov	r1, r6
  405966:	4605      	mov	r5, r0
  405968:	4648      	mov	r0, r9
  40596a:	f001 fa55 	bl	406e18 <__mcmp>
  40596e:	465a      	mov	r2, fp
  405970:	900a      	str	r0, [sp, #40]	; 0x28
  405972:	4651      	mov	r1, sl
  405974:	4620      	mov	r0, r4
  405976:	f001 fa6b 	bl	406e50 <__mdiff>
  40597a:	68c2      	ldr	r2, [r0, #12]
  40597c:	4680      	mov	r8, r0
  40597e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405982:	2a00      	cmp	r2, #0
  405984:	f040 822b 	bne.w	405dde <_dtoa_r+0xa06>
  405988:	4601      	mov	r1, r0
  40598a:	4648      	mov	r0, r9
  40598c:	9308      	str	r3, [sp, #32]
  40598e:	f001 fa43 	bl	406e18 <__mcmp>
  405992:	4641      	mov	r1, r8
  405994:	9006      	str	r0, [sp, #24]
  405996:	4620      	mov	r0, r4
  405998:	f001 f866 	bl	406a68 <_Bfree>
  40599c:	9a06      	ldr	r2, [sp, #24]
  40599e:	9b08      	ldr	r3, [sp, #32]
  4059a0:	b932      	cbnz	r2, 4059b0 <_dtoa_r+0x5d8>
  4059a2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4059a4:	b921      	cbnz	r1, 4059b0 <_dtoa_r+0x5d8>
  4059a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4059a8:	2a00      	cmp	r2, #0
  4059aa:	f000 83ef 	beq.w	40618c <_dtoa_r+0xdb4>
  4059ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4059b0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4059b2:	2900      	cmp	r1, #0
  4059b4:	f2c0 829f 	blt.w	405ef6 <_dtoa_r+0xb1e>
  4059b8:	d105      	bne.n	4059c6 <_dtoa_r+0x5ee>
  4059ba:	9924      	ldr	r1, [sp, #144]	; 0x90
  4059bc:	b919      	cbnz	r1, 4059c6 <_dtoa_r+0x5ee>
  4059be:	990c      	ldr	r1, [sp, #48]	; 0x30
  4059c0:	2900      	cmp	r1, #0
  4059c2:	f000 8298 	beq.w	405ef6 <_dtoa_r+0xb1e>
  4059c6:	2a00      	cmp	r2, #0
  4059c8:	f300 8306 	bgt.w	405fd8 <_dtoa_r+0xc00>
  4059cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4059ce:	703b      	strb	r3, [r7, #0]
  4059d0:	f107 0801 	add.w	r8, r7, #1
  4059d4:	4297      	cmp	r7, r2
  4059d6:	4645      	mov	r5, r8
  4059d8:	f000 830c 	beq.w	405ff4 <_dtoa_r+0xc1c>
  4059dc:	4649      	mov	r1, r9
  4059de:	2300      	movs	r3, #0
  4059e0:	220a      	movs	r2, #10
  4059e2:	4620      	mov	r0, r4
  4059e4:	f001 f84a 	bl	406a7c <__multadd>
  4059e8:	455e      	cmp	r6, fp
  4059ea:	4681      	mov	r9, r0
  4059ec:	4631      	mov	r1, r6
  4059ee:	f04f 0300 	mov.w	r3, #0
  4059f2:	f04f 020a 	mov.w	r2, #10
  4059f6:	4620      	mov	r0, r4
  4059f8:	f000 81eb 	beq.w	405dd2 <_dtoa_r+0x9fa>
  4059fc:	f001 f83e 	bl	406a7c <__multadd>
  405a00:	4659      	mov	r1, fp
  405a02:	4606      	mov	r6, r0
  405a04:	2300      	movs	r3, #0
  405a06:	220a      	movs	r2, #10
  405a08:	4620      	mov	r0, r4
  405a0a:	f001 f837 	bl	406a7c <__multadd>
  405a0e:	4647      	mov	r7, r8
  405a10:	4683      	mov	fp, r0
  405a12:	e7a3      	b.n	40595c <_dtoa_r+0x584>
  405a14:	201c      	movs	r0, #28
  405a16:	9b08      	ldr	r3, [sp, #32]
  405a18:	4403      	add	r3, r0
  405a1a:	9308      	str	r3, [sp, #32]
  405a1c:	9b06      	ldr	r3, [sp, #24]
  405a1e:	4403      	add	r3, r0
  405a20:	4405      	add	r5, r0
  405a22:	9306      	str	r3, [sp, #24]
  405a24:	e763      	b.n	4058ee <_dtoa_r+0x516>
  405a26:	4641      	mov	r1, r8
  405a28:	4648      	mov	r0, r9
  405a2a:	f001 f9f5 	bl	406e18 <__mcmp>
  405a2e:	2800      	cmp	r0, #0
  405a30:	f6bf af73 	bge.w	40591a <_dtoa_r+0x542>
  405a34:	9f02      	ldr	r7, [sp, #8]
  405a36:	4649      	mov	r1, r9
  405a38:	2300      	movs	r3, #0
  405a3a:	220a      	movs	r2, #10
  405a3c:	4620      	mov	r0, r4
  405a3e:	3f01      	subs	r7, #1
  405a40:	9702      	str	r7, [sp, #8]
  405a42:	f001 f81b 	bl	406a7c <__multadd>
  405a46:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a48:	4681      	mov	r9, r0
  405a4a:	2b00      	cmp	r3, #0
  405a4c:	f040 83b6 	bne.w	4061bc <_dtoa_r+0xde4>
  405a50:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405a52:	2b00      	cmp	r3, #0
  405a54:	f340 83bf 	ble.w	4061d6 <_dtoa_r+0xdfe>
  405a58:	930a      	str	r3, [sp, #40]	; 0x28
  405a5a:	f8dd b010 	ldr.w	fp, [sp, #16]
  405a5e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405a60:	465d      	mov	r5, fp
  405a62:	e002      	b.n	405a6a <_dtoa_r+0x692>
  405a64:	f001 f80a 	bl	406a7c <__multadd>
  405a68:	4681      	mov	r9, r0
  405a6a:	4641      	mov	r1, r8
  405a6c:	4648      	mov	r0, r9
  405a6e:	f7ff fc1d 	bl	4052ac <quorem>
  405a72:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405a76:	f805 ab01 	strb.w	sl, [r5], #1
  405a7a:	eba5 030b 	sub.w	r3, r5, fp
  405a7e:	42bb      	cmp	r3, r7
  405a80:	f04f 020a 	mov.w	r2, #10
  405a84:	f04f 0300 	mov.w	r3, #0
  405a88:	4649      	mov	r1, r9
  405a8a:	4620      	mov	r0, r4
  405a8c:	dbea      	blt.n	405a64 <_dtoa_r+0x68c>
  405a8e:	9b04      	ldr	r3, [sp, #16]
  405a90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405a92:	2a01      	cmp	r2, #1
  405a94:	bfac      	ite	ge
  405a96:	189b      	addge	r3, r3, r2
  405a98:	3301      	addlt	r3, #1
  405a9a:	461d      	mov	r5, r3
  405a9c:	f04f 0b00 	mov.w	fp, #0
  405aa0:	4649      	mov	r1, r9
  405aa2:	2201      	movs	r2, #1
  405aa4:	4620      	mov	r0, r4
  405aa6:	f001 f965 	bl	406d74 <__lshift>
  405aaa:	4641      	mov	r1, r8
  405aac:	4681      	mov	r9, r0
  405aae:	f001 f9b3 	bl	406e18 <__mcmp>
  405ab2:	2800      	cmp	r0, #0
  405ab4:	f340 823d 	ble.w	405f32 <_dtoa_r+0xb5a>
  405ab8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405abc:	9904      	ldr	r1, [sp, #16]
  405abe:	1e6b      	subs	r3, r5, #1
  405ac0:	e004      	b.n	405acc <_dtoa_r+0x6f4>
  405ac2:	428b      	cmp	r3, r1
  405ac4:	f000 81ae 	beq.w	405e24 <_dtoa_r+0xa4c>
  405ac8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405acc:	2a39      	cmp	r2, #57	; 0x39
  405ace:	f103 0501 	add.w	r5, r3, #1
  405ad2:	d0f6      	beq.n	405ac2 <_dtoa_r+0x6ea>
  405ad4:	3201      	adds	r2, #1
  405ad6:	701a      	strb	r2, [r3, #0]
  405ad8:	4641      	mov	r1, r8
  405ada:	4620      	mov	r0, r4
  405adc:	f000 ffc4 	bl	406a68 <_Bfree>
  405ae0:	2e00      	cmp	r6, #0
  405ae2:	f43f ae3d 	beq.w	405760 <_dtoa_r+0x388>
  405ae6:	f1bb 0f00 	cmp.w	fp, #0
  405aea:	d005      	beq.n	405af8 <_dtoa_r+0x720>
  405aec:	45b3      	cmp	fp, r6
  405aee:	d003      	beq.n	405af8 <_dtoa_r+0x720>
  405af0:	4659      	mov	r1, fp
  405af2:	4620      	mov	r0, r4
  405af4:	f000 ffb8 	bl	406a68 <_Bfree>
  405af8:	4631      	mov	r1, r6
  405afa:	4620      	mov	r0, r4
  405afc:	f000 ffb4 	bl	406a68 <_Bfree>
  405b00:	e62e      	b.n	405760 <_dtoa_r+0x388>
  405b02:	2300      	movs	r3, #0
  405b04:	930b      	str	r3, [sp, #44]	; 0x2c
  405b06:	9b02      	ldr	r3, [sp, #8]
  405b08:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405b0a:	4413      	add	r3, r2
  405b0c:	930f      	str	r3, [sp, #60]	; 0x3c
  405b0e:	3301      	adds	r3, #1
  405b10:	2b01      	cmp	r3, #1
  405b12:	461f      	mov	r7, r3
  405b14:	461e      	mov	r6, r3
  405b16:	930a      	str	r3, [sp, #40]	; 0x28
  405b18:	bfb8      	it	lt
  405b1a:	2701      	movlt	r7, #1
  405b1c:	2100      	movs	r1, #0
  405b1e:	2f17      	cmp	r7, #23
  405b20:	6461      	str	r1, [r4, #68]	; 0x44
  405b22:	d90a      	bls.n	405b3a <_dtoa_r+0x762>
  405b24:	2201      	movs	r2, #1
  405b26:	2304      	movs	r3, #4
  405b28:	005b      	lsls	r3, r3, #1
  405b2a:	f103 0014 	add.w	r0, r3, #20
  405b2e:	4287      	cmp	r7, r0
  405b30:	4611      	mov	r1, r2
  405b32:	f102 0201 	add.w	r2, r2, #1
  405b36:	d2f7      	bcs.n	405b28 <_dtoa_r+0x750>
  405b38:	6461      	str	r1, [r4, #68]	; 0x44
  405b3a:	4620      	mov	r0, r4
  405b3c:	f000 ff6e 	bl	406a1c <_Balloc>
  405b40:	2e0e      	cmp	r6, #14
  405b42:	9004      	str	r0, [sp, #16]
  405b44:	6420      	str	r0, [r4, #64]	; 0x40
  405b46:	f63f ad41 	bhi.w	4055cc <_dtoa_r+0x1f4>
  405b4a:	2d00      	cmp	r5, #0
  405b4c:	f43f ad3e 	beq.w	4055cc <_dtoa_r+0x1f4>
  405b50:	9902      	ldr	r1, [sp, #8]
  405b52:	2900      	cmp	r1, #0
  405b54:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405b58:	f340 8202 	ble.w	405f60 <_dtoa_r+0xb88>
  405b5c:	4bb8      	ldr	r3, [pc, #736]	; (405e40 <_dtoa_r+0xa68>)
  405b5e:	f001 020f 	and.w	r2, r1, #15
  405b62:	110d      	asrs	r5, r1, #4
  405b64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405b68:	06e9      	lsls	r1, r5, #27
  405b6a:	e9d3 6700 	ldrd	r6, r7, [r3]
  405b6e:	f140 81ae 	bpl.w	405ece <_dtoa_r+0xaf6>
  405b72:	4bb4      	ldr	r3, [pc, #720]	; (405e44 <_dtoa_r+0xa6c>)
  405b74:	4650      	mov	r0, sl
  405b76:	4659      	mov	r1, fp
  405b78:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405b7c:	f002 fa94 	bl	4080a8 <__aeabi_ddiv>
  405b80:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405b84:	f005 050f 	and.w	r5, r5, #15
  405b88:	f04f 0a03 	mov.w	sl, #3
  405b8c:	b18d      	cbz	r5, 405bb2 <_dtoa_r+0x7da>
  405b8e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405e44 <_dtoa_r+0xa6c>
  405b92:	07ea      	lsls	r2, r5, #31
  405b94:	d509      	bpl.n	405baa <_dtoa_r+0x7d2>
  405b96:	4630      	mov	r0, r6
  405b98:	4639      	mov	r1, r7
  405b9a:	e9d8 2300 	ldrd	r2, r3, [r8]
  405b9e:	f002 f959 	bl	407e54 <__aeabi_dmul>
  405ba2:	f10a 0a01 	add.w	sl, sl, #1
  405ba6:	4606      	mov	r6, r0
  405ba8:	460f      	mov	r7, r1
  405baa:	106d      	asrs	r5, r5, #1
  405bac:	f108 0808 	add.w	r8, r8, #8
  405bb0:	d1ef      	bne.n	405b92 <_dtoa_r+0x7ba>
  405bb2:	463b      	mov	r3, r7
  405bb4:	4632      	mov	r2, r6
  405bb6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405bba:	f002 fa75 	bl	4080a8 <__aeabi_ddiv>
  405bbe:	4607      	mov	r7, r0
  405bc0:	4688      	mov	r8, r1
  405bc2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405bc4:	b143      	cbz	r3, 405bd8 <_dtoa_r+0x800>
  405bc6:	2200      	movs	r2, #0
  405bc8:	4b9f      	ldr	r3, [pc, #636]	; (405e48 <_dtoa_r+0xa70>)
  405bca:	4638      	mov	r0, r7
  405bcc:	4641      	mov	r1, r8
  405bce:	f002 fbb3 	bl	408338 <__aeabi_dcmplt>
  405bd2:	2800      	cmp	r0, #0
  405bd4:	f040 8286 	bne.w	4060e4 <_dtoa_r+0xd0c>
  405bd8:	4650      	mov	r0, sl
  405bda:	f002 f8d5 	bl	407d88 <__aeabi_i2d>
  405bde:	463a      	mov	r2, r7
  405be0:	4643      	mov	r3, r8
  405be2:	f002 f937 	bl	407e54 <__aeabi_dmul>
  405be6:	4b99      	ldr	r3, [pc, #612]	; (405e4c <_dtoa_r+0xa74>)
  405be8:	2200      	movs	r2, #0
  405bea:	f001 ff81 	bl	407af0 <__adddf3>
  405bee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bf0:	4605      	mov	r5, r0
  405bf2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405bf6:	2b00      	cmp	r3, #0
  405bf8:	f000 813e 	beq.w	405e78 <_dtoa_r+0xaa0>
  405bfc:	9b02      	ldr	r3, [sp, #8]
  405bfe:	9315      	str	r3, [sp, #84]	; 0x54
  405c00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c02:	9312      	str	r3, [sp, #72]	; 0x48
  405c04:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405c06:	2b00      	cmp	r3, #0
  405c08:	f000 81fa 	beq.w	406000 <_dtoa_r+0xc28>
  405c0c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405c0e:	4b8c      	ldr	r3, [pc, #560]	; (405e40 <_dtoa_r+0xa68>)
  405c10:	498f      	ldr	r1, [pc, #572]	; (405e50 <_dtoa_r+0xa78>)
  405c12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405c16:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405c1a:	2000      	movs	r0, #0
  405c1c:	f002 fa44 	bl	4080a8 <__aeabi_ddiv>
  405c20:	462a      	mov	r2, r5
  405c22:	4633      	mov	r3, r6
  405c24:	f001 ff62 	bl	407aec <__aeabi_dsub>
  405c28:	4682      	mov	sl, r0
  405c2a:	468b      	mov	fp, r1
  405c2c:	4638      	mov	r0, r7
  405c2e:	4641      	mov	r1, r8
  405c30:	f002 fbc0 	bl	4083b4 <__aeabi_d2iz>
  405c34:	4605      	mov	r5, r0
  405c36:	f002 f8a7 	bl	407d88 <__aeabi_i2d>
  405c3a:	4602      	mov	r2, r0
  405c3c:	460b      	mov	r3, r1
  405c3e:	4638      	mov	r0, r7
  405c40:	4641      	mov	r1, r8
  405c42:	f001 ff53 	bl	407aec <__aeabi_dsub>
  405c46:	3530      	adds	r5, #48	; 0x30
  405c48:	fa5f f885 	uxtb.w	r8, r5
  405c4c:	9d04      	ldr	r5, [sp, #16]
  405c4e:	4606      	mov	r6, r0
  405c50:	460f      	mov	r7, r1
  405c52:	f885 8000 	strb.w	r8, [r5]
  405c56:	4602      	mov	r2, r0
  405c58:	460b      	mov	r3, r1
  405c5a:	4650      	mov	r0, sl
  405c5c:	4659      	mov	r1, fp
  405c5e:	3501      	adds	r5, #1
  405c60:	f002 fb88 	bl	408374 <__aeabi_dcmpgt>
  405c64:	2800      	cmp	r0, #0
  405c66:	d154      	bne.n	405d12 <_dtoa_r+0x93a>
  405c68:	4632      	mov	r2, r6
  405c6a:	463b      	mov	r3, r7
  405c6c:	2000      	movs	r0, #0
  405c6e:	4976      	ldr	r1, [pc, #472]	; (405e48 <_dtoa_r+0xa70>)
  405c70:	f001 ff3c 	bl	407aec <__aeabi_dsub>
  405c74:	4602      	mov	r2, r0
  405c76:	460b      	mov	r3, r1
  405c78:	4650      	mov	r0, sl
  405c7a:	4659      	mov	r1, fp
  405c7c:	f002 fb7a 	bl	408374 <__aeabi_dcmpgt>
  405c80:	2800      	cmp	r0, #0
  405c82:	f040 8270 	bne.w	406166 <_dtoa_r+0xd8e>
  405c86:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405c88:	2a01      	cmp	r2, #1
  405c8a:	f000 8111 	beq.w	405eb0 <_dtoa_r+0xad8>
  405c8e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405c90:	9a04      	ldr	r2, [sp, #16]
  405c92:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405c96:	4413      	add	r3, r2
  405c98:	4699      	mov	r9, r3
  405c9a:	e00d      	b.n	405cb8 <_dtoa_r+0x8e0>
  405c9c:	2000      	movs	r0, #0
  405c9e:	496a      	ldr	r1, [pc, #424]	; (405e48 <_dtoa_r+0xa70>)
  405ca0:	f001 ff24 	bl	407aec <__aeabi_dsub>
  405ca4:	4652      	mov	r2, sl
  405ca6:	465b      	mov	r3, fp
  405ca8:	f002 fb46 	bl	408338 <__aeabi_dcmplt>
  405cac:	2800      	cmp	r0, #0
  405cae:	f040 8258 	bne.w	406162 <_dtoa_r+0xd8a>
  405cb2:	454d      	cmp	r5, r9
  405cb4:	f000 80fa 	beq.w	405eac <_dtoa_r+0xad4>
  405cb8:	4650      	mov	r0, sl
  405cba:	4659      	mov	r1, fp
  405cbc:	2200      	movs	r2, #0
  405cbe:	4b65      	ldr	r3, [pc, #404]	; (405e54 <_dtoa_r+0xa7c>)
  405cc0:	f002 f8c8 	bl	407e54 <__aeabi_dmul>
  405cc4:	2200      	movs	r2, #0
  405cc6:	4b63      	ldr	r3, [pc, #396]	; (405e54 <_dtoa_r+0xa7c>)
  405cc8:	4682      	mov	sl, r0
  405cca:	468b      	mov	fp, r1
  405ccc:	4630      	mov	r0, r6
  405cce:	4639      	mov	r1, r7
  405cd0:	f002 f8c0 	bl	407e54 <__aeabi_dmul>
  405cd4:	460f      	mov	r7, r1
  405cd6:	4606      	mov	r6, r0
  405cd8:	f002 fb6c 	bl	4083b4 <__aeabi_d2iz>
  405cdc:	4680      	mov	r8, r0
  405cde:	f002 f853 	bl	407d88 <__aeabi_i2d>
  405ce2:	4602      	mov	r2, r0
  405ce4:	460b      	mov	r3, r1
  405ce6:	4630      	mov	r0, r6
  405ce8:	4639      	mov	r1, r7
  405cea:	f001 feff 	bl	407aec <__aeabi_dsub>
  405cee:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405cf2:	fa5f f888 	uxtb.w	r8, r8
  405cf6:	4652      	mov	r2, sl
  405cf8:	465b      	mov	r3, fp
  405cfa:	f805 8b01 	strb.w	r8, [r5], #1
  405cfe:	4606      	mov	r6, r0
  405d00:	460f      	mov	r7, r1
  405d02:	f002 fb19 	bl	408338 <__aeabi_dcmplt>
  405d06:	4632      	mov	r2, r6
  405d08:	463b      	mov	r3, r7
  405d0a:	2800      	cmp	r0, #0
  405d0c:	d0c6      	beq.n	405c9c <_dtoa_r+0x8c4>
  405d0e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405d12:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405d14:	9302      	str	r3, [sp, #8]
  405d16:	e523      	b.n	405760 <_dtoa_r+0x388>
  405d18:	2300      	movs	r3, #0
  405d1a:	930b      	str	r3, [sp, #44]	; 0x2c
  405d1c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405d1e:	2b00      	cmp	r3, #0
  405d20:	f340 80dc 	ble.w	405edc <_dtoa_r+0xb04>
  405d24:	461f      	mov	r7, r3
  405d26:	461e      	mov	r6, r3
  405d28:	930f      	str	r3, [sp, #60]	; 0x3c
  405d2a:	930a      	str	r3, [sp, #40]	; 0x28
  405d2c:	e6f6      	b.n	405b1c <_dtoa_r+0x744>
  405d2e:	2301      	movs	r3, #1
  405d30:	930b      	str	r3, [sp, #44]	; 0x2c
  405d32:	e7f3      	b.n	405d1c <_dtoa_r+0x944>
  405d34:	f1ba 0f00 	cmp.w	sl, #0
  405d38:	f47f ada8 	bne.w	40588c <_dtoa_r+0x4b4>
  405d3c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405d40:	2b00      	cmp	r3, #0
  405d42:	f47f adba 	bne.w	4058ba <_dtoa_r+0x4e2>
  405d46:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405d4a:	0d3f      	lsrs	r7, r7, #20
  405d4c:	053f      	lsls	r7, r7, #20
  405d4e:	2f00      	cmp	r7, #0
  405d50:	f000 820d 	beq.w	40616e <_dtoa_r+0xd96>
  405d54:	9b08      	ldr	r3, [sp, #32]
  405d56:	3301      	adds	r3, #1
  405d58:	9308      	str	r3, [sp, #32]
  405d5a:	9b06      	ldr	r3, [sp, #24]
  405d5c:	3301      	adds	r3, #1
  405d5e:	9306      	str	r3, [sp, #24]
  405d60:	2301      	movs	r3, #1
  405d62:	930c      	str	r3, [sp, #48]	; 0x30
  405d64:	e5ab      	b.n	4058be <_dtoa_r+0x4e6>
  405d66:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405d68:	2b00      	cmp	r3, #0
  405d6a:	f73f ac42 	bgt.w	4055f2 <_dtoa_r+0x21a>
  405d6e:	f040 8221 	bne.w	4061b4 <_dtoa_r+0xddc>
  405d72:	2200      	movs	r2, #0
  405d74:	4b38      	ldr	r3, [pc, #224]	; (405e58 <_dtoa_r+0xa80>)
  405d76:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405d7a:	f002 f86b 	bl	407e54 <__aeabi_dmul>
  405d7e:	4652      	mov	r2, sl
  405d80:	465b      	mov	r3, fp
  405d82:	f002 faed 	bl	408360 <__aeabi_dcmpge>
  405d86:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405d8a:	4646      	mov	r6, r8
  405d8c:	2800      	cmp	r0, #0
  405d8e:	d041      	beq.n	405e14 <_dtoa_r+0xa3c>
  405d90:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405d92:	9d04      	ldr	r5, [sp, #16]
  405d94:	43db      	mvns	r3, r3
  405d96:	9302      	str	r3, [sp, #8]
  405d98:	4641      	mov	r1, r8
  405d9a:	4620      	mov	r0, r4
  405d9c:	f000 fe64 	bl	406a68 <_Bfree>
  405da0:	2e00      	cmp	r6, #0
  405da2:	f43f acdd 	beq.w	405760 <_dtoa_r+0x388>
  405da6:	e6a7      	b.n	405af8 <_dtoa_r+0x720>
  405da8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405daa:	4649      	mov	r1, r9
  405dac:	4620      	mov	r0, r4
  405dae:	f000 ff91 	bl	406cd4 <__pow5mult>
  405db2:	4681      	mov	r9, r0
  405db4:	e558      	b.n	405868 <_dtoa_r+0x490>
  405db6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405db8:	2a00      	cmp	r2, #0
  405dba:	f000 8187 	beq.w	4060cc <_dtoa_r+0xcf4>
  405dbe:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405dc2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405dc4:	9d08      	ldr	r5, [sp, #32]
  405dc6:	e4f2      	b.n	4057ae <_dtoa_r+0x3d6>
  405dc8:	f1ba 0f00 	cmp.w	sl, #0
  405dcc:	f47f ad75 	bne.w	4058ba <_dtoa_r+0x4e2>
  405dd0:	e7b4      	b.n	405d3c <_dtoa_r+0x964>
  405dd2:	f000 fe53 	bl	406a7c <__multadd>
  405dd6:	4647      	mov	r7, r8
  405dd8:	4606      	mov	r6, r0
  405dda:	4683      	mov	fp, r0
  405ddc:	e5be      	b.n	40595c <_dtoa_r+0x584>
  405dde:	4601      	mov	r1, r0
  405de0:	4620      	mov	r0, r4
  405de2:	9306      	str	r3, [sp, #24]
  405de4:	f000 fe40 	bl	406a68 <_Bfree>
  405de8:	2201      	movs	r2, #1
  405dea:	9b06      	ldr	r3, [sp, #24]
  405dec:	e5e0      	b.n	4059b0 <_dtoa_r+0x5d8>
  405dee:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405df0:	2b02      	cmp	r3, #2
  405df2:	f77f ad96 	ble.w	405922 <_dtoa_r+0x54a>
  405df6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405df8:	2b00      	cmp	r3, #0
  405dfa:	d1c9      	bne.n	405d90 <_dtoa_r+0x9b8>
  405dfc:	4641      	mov	r1, r8
  405dfe:	2205      	movs	r2, #5
  405e00:	4620      	mov	r0, r4
  405e02:	f000 fe3b 	bl	406a7c <__multadd>
  405e06:	4601      	mov	r1, r0
  405e08:	4680      	mov	r8, r0
  405e0a:	4648      	mov	r0, r9
  405e0c:	f001 f804 	bl	406e18 <__mcmp>
  405e10:	2800      	cmp	r0, #0
  405e12:	ddbd      	ble.n	405d90 <_dtoa_r+0x9b8>
  405e14:	9a02      	ldr	r2, [sp, #8]
  405e16:	9904      	ldr	r1, [sp, #16]
  405e18:	2331      	movs	r3, #49	; 0x31
  405e1a:	3201      	adds	r2, #1
  405e1c:	9202      	str	r2, [sp, #8]
  405e1e:	700b      	strb	r3, [r1, #0]
  405e20:	1c4d      	adds	r5, r1, #1
  405e22:	e7b9      	b.n	405d98 <_dtoa_r+0x9c0>
  405e24:	9a02      	ldr	r2, [sp, #8]
  405e26:	3201      	adds	r2, #1
  405e28:	9202      	str	r2, [sp, #8]
  405e2a:	9a04      	ldr	r2, [sp, #16]
  405e2c:	2331      	movs	r3, #49	; 0x31
  405e2e:	7013      	strb	r3, [r2, #0]
  405e30:	e652      	b.n	405ad8 <_dtoa_r+0x700>
  405e32:	2301      	movs	r3, #1
  405e34:	930b      	str	r3, [sp, #44]	; 0x2c
  405e36:	e666      	b.n	405b06 <_dtoa_r+0x72e>
  405e38:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405e3c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405e3e:	e48f      	b.n	405760 <_dtoa_r+0x388>
  405e40:	00409208 	.word	0x00409208
  405e44:	004091e0 	.word	0x004091e0
  405e48:	3ff00000 	.word	0x3ff00000
  405e4c:	401c0000 	.word	0x401c0000
  405e50:	3fe00000 	.word	0x3fe00000
  405e54:	40240000 	.word	0x40240000
  405e58:	40140000 	.word	0x40140000
  405e5c:	4650      	mov	r0, sl
  405e5e:	f001 ff93 	bl	407d88 <__aeabi_i2d>
  405e62:	463a      	mov	r2, r7
  405e64:	4643      	mov	r3, r8
  405e66:	f001 fff5 	bl	407e54 <__aeabi_dmul>
  405e6a:	2200      	movs	r2, #0
  405e6c:	4bc1      	ldr	r3, [pc, #772]	; (406174 <_dtoa_r+0xd9c>)
  405e6e:	f001 fe3f 	bl	407af0 <__adddf3>
  405e72:	4605      	mov	r5, r0
  405e74:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405e78:	4641      	mov	r1, r8
  405e7a:	2200      	movs	r2, #0
  405e7c:	4bbe      	ldr	r3, [pc, #760]	; (406178 <_dtoa_r+0xda0>)
  405e7e:	4638      	mov	r0, r7
  405e80:	f001 fe34 	bl	407aec <__aeabi_dsub>
  405e84:	462a      	mov	r2, r5
  405e86:	4633      	mov	r3, r6
  405e88:	4682      	mov	sl, r0
  405e8a:	468b      	mov	fp, r1
  405e8c:	f002 fa72 	bl	408374 <__aeabi_dcmpgt>
  405e90:	4680      	mov	r8, r0
  405e92:	2800      	cmp	r0, #0
  405e94:	f040 8110 	bne.w	4060b8 <_dtoa_r+0xce0>
  405e98:	462a      	mov	r2, r5
  405e9a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405e9e:	4650      	mov	r0, sl
  405ea0:	4659      	mov	r1, fp
  405ea2:	f002 fa49 	bl	408338 <__aeabi_dcmplt>
  405ea6:	b118      	cbz	r0, 405eb0 <_dtoa_r+0xad8>
  405ea8:	4646      	mov	r6, r8
  405eaa:	e771      	b.n	405d90 <_dtoa_r+0x9b8>
  405eac:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405eb0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405eb4:	f7ff bb8a 	b.w	4055cc <_dtoa_r+0x1f4>
  405eb8:	9804      	ldr	r0, [sp, #16]
  405eba:	f7ff babb 	b.w	405434 <_dtoa_r+0x5c>
  405ebe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405ec0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405ec2:	970c      	str	r7, [sp, #48]	; 0x30
  405ec4:	1afb      	subs	r3, r7, r3
  405ec6:	441a      	add	r2, r3
  405ec8:	920d      	str	r2, [sp, #52]	; 0x34
  405eca:	2700      	movs	r7, #0
  405ecc:	e469      	b.n	4057a2 <_dtoa_r+0x3ca>
  405ece:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405ed2:	f04f 0a02 	mov.w	sl, #2
  405ed6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405eda:	e657      	b.n	405b8c <_dtoa_r+0x7b4>
  405edc:	2100      	movs	r1, #0
  405ede:	2301      	movs	r3, #1
  405ee0:	6461      	str	r1, [r4, #68]	; 0x44
  405ee2:	4620      	mov	r0, r4
  405ee4:	9325      	str	r3, [sp, #148]	; 0x94
  405ee6:	f000 fd99 	bl	406a1c <_Balloc>
  405eea:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405eec:	9004      	str	r0, [sp, #16]
  405eee:	6420      	str	r0, [r4, #64]	; 0x40
  405ef0:	930a      	str	r3, [sp, #40]	; 0x28
  405ef2:	930f      	str	r3, [sp, #60]	; 0x3c
  405ef4:	e629      	b.n	405b4a <_dtoa_r+0x772>
  405ef6:	2a00      	cmp	r2, #0
  405ef8:	46d0      	mov	r8, sl
  405efa:	f8cd b018 	str.w	fp, [sp, #24]
  405efe:	469a      	mov	sl, r3
  405f00:	dd11      	ble.n	405f26 <_dtoa_r+0xb4e>
  405f02:	4649      	mov	r1, r9
  405f04:	2201      	movs	r2, #1
  405f06:	4620      	mov	r0, r4
  405f08:	f000 ff34 	bl	406d74 <__lshift>
  405f0c:	4641      	mov	r1, r8
  405f0e:	4681      	mov	r9, r0
  405f10:	f000 ff82 	bl	406e18 <__mcmp>
  405f14:	2800      	cmp	r0, #0
  405f16:	f340 8146 	ble.w	4061a6 <_dtoa_r+0xdce>
  405f1a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405f1e:	f000 8106 	beq.w	40612e <_dtoa_r+0xd56>
  405f22:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405f26:	46b3      	mov	fp, r6
  405f28:	f887 a000 	strb.w	sl, [r7]
  405f2c:	1c7d      	adds	r5, r7, #1
  405f2e:	9e06      	ldr	r6, [sp, #24]
  405f30:	e5d2      	b.n	405ad8 <_dtoa_r+0x700>
  405f32:	d104      	bne.n	405f3e <_dtoa_r+0xb66>
  405f34:	f01a 0f01 	tst.w	sl, #1
  405f38:	d001      	beq.n	405f3e <_dtoa_r+0xb66>
  405f3a:	e5bd      	b.n	405ab8 <_dtoa_r+0x6e0>
  405f3c:	4615      	mov	r5, r2
  405f3e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405f42:	2b30      	cmp	r3, #48	; 0x30
  405f44:	f105 32ff 	add.w	r2, r5, #4294967295
  405f48:	d0f8      	beq.n	405f3c <_dtoa_r+0xb64>
  405f4a:	e5c5      	b.n	405ad8 <_dtoa_r+0x700>
  405f4c:	9904      	ldr	r1, [sp, #16]
  405f4e:	2230      	movs	r2, #48	; 0x30
  405f50:	700a      	strb	r2, [r1, #0]
  405f52:	9a02      	ldr	r2, [sp, #8]
  405f54:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405f58:	3201      	adds	r2, #1
  405f5a:	9202      	str	r2, [sp, #8]
  405f5c:	f7ff bbfc 	b.w	405758 <_dtoa_r+0x380>
  405f60:	f000 80bb 	beq.w	4060da <_dtoa_r+0xd02>
  405f64:	9b02      	ldr	r3, [sp, #8]
  405f66:	425d      	negs	r5, r3
  405f68:	4b84      	ldr	r3, [pc, #528]	; (40617c <_dtoa_r+0xda4>)
  405f6a:	f005 020f 	and.w	r2, r5, #15
  405f6e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405f72:	e9d3 2300 	ldrd	r2, r3, [r3]
  405f76:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405f7a:	f001 ff6b 	bl	407e54 <__aeabi_dmul>
  405f7e:	112d      	asrs	r5, r5, #4
  405f80:	4607      	mov	r7, r0
  405f82:	4688      	mov	r8, r1
  405f84:	f000 812c 	beq.w	4061e0 <_dtoa_r+0xe08>
  405f88:	4e7d      	ldr	r6, [pc, #500]	; (406180 <_dtoa_r+0xda8>)
  405f8a:	f04f 0a02 	mov.w	sl, #2
  405f8e:	07eb      	lsls	r3, r5, #31
  405f90:	d509      	bpl.n	405fa6 <_dtoa_r+0xbce>
  405f92:	4638      	mov	r0, r7
  405f94:	4641      	mov	r1, r8
  405f96:	e9d6 2300 	ldrd	r2, r3, [r6]
  405f9a:	f001 ff5b 	bl	407e54 <__aeabi_dmul>
  405f9e:	f10a 0a01 	add.w	sl, sl, #1
  405fa2:	4607      	mov	r7, r0
  405fa4:	4688      	mov	r8, r1
  405fa6:	106d      	asrs	r5, r5, #1
  405fa8:	f106 0608 	add.w	r6, r6, #8
  405fac:	d1ef      	bne.n	405f8e <_dtoa_r+0xbb6>
  405fae:	e608      	b.n	405bc2 <_dtoa_r+0x7ea>
  405fb0:	6871      	ldr	r1, [r6, #4]
  405fb2:	4620      	mov	r0, r4
  405fb4:	f000 fd32 	bl	406a1c <_Balloc>
  405fb8:	6933      	ldr	r3, [r6, #16]
  405fba:	3302      	adds	r3, #2
  405fbc:	009a      	lsls	r2, r3, #2
  405fbe:	4605      	mov	r5, r0
  405fc0:	f106 010c 	add.w	r1, r6, #12
  405fc4:	300c      	adds	r0, #12
  405fc6:	f000 fc8b 	bl	4068e0 <memcpy>
  405fca:	4629      	mov	r1, r5
  405fcc:	2201      	movs	r2, #1
  405fce:	4620      	mov	r0, r4
  405fd0:	f000 fed0 	bl	406d74 <__lshift>
  405fd4:	9006      	str	r0, [sp, #24]
  405fd6:	e4b5      	b.n	405944 <_dtoa_r+0x56c>
  405fd8:	2b39      	cmp	r3, #57	; 0x39
  405fda:	f8cd b018 	str.w	fp, [sp, #24]
  405fde:	46d0      	mov	r8, sl
  405fe0:	f000 80a5 	beq.w	40612e <_dtoa_r+0xd56>
  405fe4:	f103 0a01 	add.w	sl, r3, #1
  405fe8:	46b3      	mov	fp, r6
  405fea:	f887 a000 	strb.w	sl, [r7]
  405fee:	1c7d      	adds	r5, r7, #1
  405ff0:	9e06      	ldr	r6, [sp, #24]
  405ff2:	e571      	b.n	405ad8 <_dtoa_r+0x700>
  405ff4:	465a      	mov	r2, fp
  405ff6:	46d0      	mov	r8, sl
  405ff8:	46b3      	mov	fp, r6
  405ffa:	469a      	mov	sl, r3
  405ffc:	4616      	mov	r6, r2
  405ffe:	e54f      	b.n	405aa0 <_dtoa_r+0x6c8>
  406000:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406002:	495e      	ldr	r1, [pc, #376]	; (40617c <_dtoa_r+0xda4>)
  406004:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406008:	462a      	mov	r2, r5
  40600a:	4633      	mov	r3, r6
  40600c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406010:	f001 ff20 	bl	407e54 <__aeabi_dmul>
  406014:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406018:	4638      	mov	r0, r7
  40601a:	4641      	mov	r1, r8
  40601c:	f002 f9ca 	bl	4083b4 <__aeabi_d2iz>
  406020:	4605      	mov	r5, r0
  406022:	f001 feb1 	bl	407d88 <__aeabi_i2d>
  406026:	460b      	mov	r3, r1
  406028:	4602      	mov	r2, r0
  40602a:	4641      	mov	r1, r8
  40602c:	4638      	mov	r0, r7
  40602e:	f001 fd5d 	bl	407aec <__aeabi_dsub>
  406032:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406034:	460f      	mov	r7, r1
  406036:	9904      	ldr	r1, [sp, #16]
  406038:	3530      	adds	r5, #48	; 0x30
  40603a:	2b01      	cmp	r3, #1
  40603c:	700d      	strb	r5, [r1, #0]
  40603e:	4606      	mov	r6, r0
  406040:	f101 0501 	add.w	r5, r1, #1
  406044:	d026      	beq.n	406094 <_dtoa_r+0xcbc>
  406046:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406048:	9a04      	ldr	r2, [sp, #16]
  40604a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406188 <_dtoa_r+0xdb0>
  40604e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406052:	4413      	add	r3, r2
  406054:	f04f 0a00 	mov.w	sl, #0
  406058:	4699      	mov	r9, r3
  40605a:	4652      	mov	r2, sl
  40605c:	465b      	mov	r3, fp
  40605e:	4630      	mov	r0, r6
  406060:	4639      	mov	r1, r7
  406062:	f001 fef7 	bl	407e54 <__aeabi_dmul>
  406066:	460f      	mov	r7, r1
  406068:	4606      	mov	r6, r0
  40606a:	f002 f9a3 	bl	4083b4 <__aeabi_d2iz>
  40606e:	4680      	mov	r8, r0
  406070:	f001 fe8a 	bl	407d88 <__aeabi_i2d>
  406074:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406078:	4602      	mov	r2, r0
  40607a:	460b      	mov	r3, r1
  40607c:	4630      	mov	r0, r6
  40607e:	4639      	mov	r1, r7
  406080:	f001 fd34 	bl	407aec <__aeabi_dsub>
  406084:	f805 8b01 	strb.w	r8, [r5], #1
  406088:	454d      	cmp	r5, r9
  40608a:	4606      	mov	r6, r0
  40608c:	460f      	mov	r7, r1
  40608e:	d1e4      	bne.n	40605a <_dtoa_r+0xc82>
  406090:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406094:	4b3b      	ldr	r3, [pc, #236]	; (406184 <_dtoa_r+0xdac>)
  406096:	2200      	movs	r2, #0
  406098:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40609c:	f001 fd28 	bl	407af0 <__adddf3>
  4060a0:	4632      	mov	r2, r6
  4060a2:	463b      	mov	r3, r7
  4060a4:	f002 f948 	bl	408338 <__aeabi_dcmplt>
  4060a8:	2800      	cmp	r0, #0
  4060aa:	d046      	beq.n	40613a <_dtoa_r+0xd62>
  4060ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4060ae:	9302      	str	r3, [sp, #8]
  4060b0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4060b4:	f7ff bb43 	b.w	40573e <_dtoa_r+0x366>
  4060b8:	f04f 0800 	mov.w	r8, #0
  4060bc:	4646      	mov	r6, r8
  4060be:	e6a9      	b.n	405e14 <_dtoa_r+0xa3c>
  4060c0:	9b08      	ldr	r3, [sp, #32]
  4060c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4060c4:	1a9d      	subs	r5, r3, r2
  4060c6:	2300      	movs	r3, #0
  4060c8:	f7ff bb71 	b.w	4057ae <_dtoa_r+0x3d6>
  4060cc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4060ce:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4060d0:	9d08      	ldr	r5, [sp, #32]
  4060d2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4060d6:	f7ff bb6a 	b.w	4057ae <_dtoa_r+0x3d6>
  4060da:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4060de:	f04f 0a02 	mov.w	sl, #2
  4060e2:	e56e      	b.n	405bc2 <_dtoa_r+0x7ea>
  4060e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4060e6:	2b00      	cmp	r3, #0
  4060e8:	f43f aeb8 	beq.w	405e5c <_dtoa_r+0xa84>
  4060ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4060ee:	2b00      	cmp	r3, #0
  4060f0:	f77f aede 	ble.w	405eb0 <_dtoa_r+0xad8>
  4060f4:	2200      	movs	r2, #0
  4060f6:	4b24      	ldr	r3, [pc, #144]	; (406188 <_dtoa_r+0xdb0>)
  4060f8:	4638      	mov	r0, r7
  4060fa:	4641      	mov	r1, r8
  4060fc:	f001 feaa 	bl	407e54 <__aeabi_dmul>
  406100:	4607      	mov	r7, r0
  406102:	4688      	mov	r8, r1
  406104:	f10a 0001 	add.w	r0, sl, #1
  406108:	f001 fe3e 	bl	407d88 <__aeabi_i2d>
  40610c:	463a      	mov	r2, r7
  40610e:	4643      	mov	r3, r8
  406110:	f001 fea0 	bl	407e54 <__aeabi_dmul>
  406114:	2200      	movs	r2, #0
  406116:	4b17      	ldr	r3, [pc, #92]	; (406174 <_dtoa_r+0xd9c>)
  406118:	f001 fcea 	bl	407af0 <__adddf3>
  40611c:	9a02      	ldr	r2, [sp, #8]
  40611e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406120:	9312      	str	r3, [sp, #72]	; 0x48
  406122:	3a01      	subs	r2, #1
  406124:	4605      	mov	r5, r0
  406126:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40612a:	9215      	str	r2, [sp, #84]	; 0x54
  40612c:	e56a      	b.n	405c04 <_dtoa_r+0x82c>
  40612e:	2239      	movs	r2, #57	; 0x39
  406130:	46b3      	mov	fp, r6
  406132:	703a      	strb	r2, [r7, #0]
  406134:	9e06      	ldr	r6, [sp, #24]
  406136:	1c7d      	adds	r5, r7, #1
  406138:	e4c0      	b.n	405abc <_dtoa_r+0x6e4>
  40613a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40613e:	2000      	movs	r0, #0
  406140:	4910      	ldr	r1, [pc, #64]	; (406184 <_dtoa_r+0xdac>)
  406142:	f001 fcd3 	bl	407aec <__aeabi_dsub>
  406146:	4632      	mov	r2, r6
  406148:	463b      	mov	r3, r7
  40614a:	f002 f913 	bl	408374 <__aeabi_dcmpgt>
  40614e:	b908      	cbnz	r0, 406154 <_dtoa_r+0xd7c>
  406150:	e6ae      	b.n	405eb0 <_dtoa_r+0xad8>
  406152:	4615      	mov	r5, r2
  406154:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406158:	2b30      	cmp	r3, #48	; 0x30
  40615a:	f105 32ff 	add.w	r2, r5, #4294967295
  40615e:	d0f8      	beq.n	406152 <_dtoa_r+0xd7a>
  406160:	e5d7      	b.n	405d12 <_dtoa_r+0x93a>
  406162:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406166:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406168:	9302      	str	r3, [sp, #8]
  40616a:	f7ff bae8 	b.w	40573e <_dtoa_r+0x366>
  40616e:	970c      	str	r7, [sp, #48]	; 0x30
  406170:	f7ff bba5 	b.w	4058be <_dtoa_r+0x4e6>
  406174:	401c0000 	.word	0x401c0000
  406178:	40140000 	.word	0x40140000
  40617c:	00409208 	.word	0x00409208
  406180:	004091e0 	.word	0x004091e0
  406184:	3fe00000 	.word	0x3fe00000
  406188:	40240000 	.word	0x40240000
  40618c:	2b39      	cmp	r3, #57	; 0x39
  40618e:	f8cd b018 	str.w	fp, [sp, #24]
  406192:	46d0      	mov	r8, sl
  406194:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406198:	469a      	mov	sl, r3
  40619a:	d0c8      	beq.n	40612e <_dtoa_r+0xd56>
  40619c:	f1bb 0f00 	cmp.w	fp, #0
  4061a0:	f73f aebf 	bgt.w	405f22 <_dtoa_r+0xb4a>
  4061a4:	e6bf      	b.n	405f26 <_dtoa_r+0xb4e>
  4061a6:	f47f aebe 	bne.w	405f26 <_dtoa_r+0xb4e>
  4061aa:	f01a 0f01 	tst.w	sl, #1
  4061ae:	f43f aeba 	beq.w	405f26 <_dtoa_r+0xb4e>
  4061b2:	e6b2      	b.n	405f1a <_dtoa_r+0xb42>
  4061b4:	f04f 0800 	mov.w	r8, #0
  4061b8:	4646      	mov	r6, r8
  4061ba:	e5e9      	b.n	405d90 <_dtoa_r+0x9b8>
  4061bc:	4631      	mov	r1, r6
  4061be:	2300      	movs	r3, #0
  4061c0:	220a      	movs	r2, #10
  4061c2:	4620      	mov	r0, r4
  4061c4:	f000 fc5a 	bl	406a7c <__multadd>
  4061c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4061ca:	2b00      	cmp	r3, #0
  4061cc:	4606      	mov	r6, r0
  4061ce:	dd0a      	ble.n	4061e6 <_dtoa_r+0xe0e>
  4061d0:	930a      	str	r3, [sp, #40]	; 0x28
  4061d2:	f7ff bbaa 	b.w	40592a <_dtoa_r+0x552>
  4061d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4061d8:	2b02      	cmp	r3, #2
  4061da:	dc23      	bgt.n	406224 <_dtoa_r+0xe4c>
  4061dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4061de:	e43b      	b.n	405a58 <_dtoa_r+0x680>
  4061e0:	f04f 0a02 	mov.w	sl, #2
  4061e4:	e4ed      	b.n	405bc2 <_dtoa_r+0x7ea>
  4061e6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4061e8:	2b02      	cmp	r3, #2
  4061ea:	dc1b      	bgt.n	406224 <_dtoa_r+0xe4c>
  4061ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4061ee:	e7ef      	b.n	4061d0 <_dtoa_r+0xdf8>
  4061f0:	2500      	movs	r5, #0
  4061f2:	6465      	str	r5, [r4, #68]	; 0x44
  4061f4:	4629      	mov	r1, r5
  4061f6:	4620      	mov	r0, r4
  4061f8:	f000 fc10 	bl	406a1c <_Balloc>
  4061fc:	f04f 33ff 	mov.w	r3, #4294967295
  406200:	930a      	str	r3, [sp, #40]	; 0x28
  406202:	930f      	str	r3, [sp, #60]	; 0x3c
  406204:	2301      	movs	r3, #1
  406206:	9004      	str	r0, [sp, #16]
  406208:	9525      	str	r5, [sp, #148]	; 0x94
  40620a:	6420      	str	r0, [r4, #64]	; 0x40
  40620c:	930b      	str	r3, [sp, #44]	; 0x2c
  40620e:	f7ff b9dd 	b.w	4055cc <_dtoa_r+0x1f4>
  406212:	2501      	movs	r5, #1
  406214:	f7ff b9a5 	b.w	405562 <_dtoa_r+0x18a>
  406218:	f43f ab69 	beq.w	4058ee <_dtoa_r+0x516>
  40621c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406220:	f7ff bbf9 	b.w	405a16 <_dtoa_r+0x63e>
  406224:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406226:	930a      	str	r3, [sp, #40]	; 0x28
  406228:	e5e5      	b.n	405df6 <_dtoa_r+0xa1e>
  40622a:	bf00      	nop

0040622c <__libc_fini_array>:
  40622c:	b538      	push	{r3, r4, r5, lr}
  40622e:	4c0a      	ldr	r4, [pc, #40]	; (406258 <__libc_fini_array+0x2c>)
  406230:	4d0a      	ldr	r5, [pc, #40]	; (40625c <__libc_fini_array+0x30>)
  406232:	1b64      	subs	r4, r4, r5
  406234:	10a4      	asrs	r4, r4, #2
  406236:	d00a      	beq.n	40624e <__libc_fini_array+0x22>
  406238:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40623c:	3b01      	subs	r3, #1
  40623e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406242:	3c01      	subs	r4, #1
  406244:	f855 3904 	ldr.w	r3, [r5], #-4
  406248:	4798      	blx	r3
  40624a:	2c00      	cmp	r4, #0
  40624c:	d1f9      	bne.n	406242 <__libc_fini_array+0x16>
  40624e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406252:	f003 b8d7 	b.w	409404 <_fini>
  406256:	bf00      	nop
  406258:	00409414 	.word	0x00409414
  40625c:	00409410 	.word	0x00409410

00406260 <_localeconv_r>:
  406260:	4a04      	ldr	r2, [pc, #16]	; (406274 <_localeconv_r+0x14>)
  406262:	4b05      	ldr	r3, [pc, #20]	; (406278 <_localeconv_r+0x18>)
  406264:	6812      	ldr	r2, [r2, #0]
  406266:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406268:	2800      	cmp	r0, #0
  40626a:	bf08      	it	eq
  40626c:	4618      	moveq	r0, r3
  40626e:	30f0      	adds	r0, #240	; 0xf0
  406270:	4770      	bx	lr
  406272:	bf00      	nop
  406274:	20000010 	.word	0x20000010
  406278:	20000850 	.word	0x20000850

0040627c <_malloc_r>:
  40627c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406280:	f101 060b 	add.w	r6, r1, #11
  406284:	2e16      	cmp	r6, #22
  406286:	b083      	sub	sp, #12
  406288:	4605      	mov	r5, r0
  40628a:	f240 809e 	bls.w	4063ca <_malloc_r+0x14e>
  40628e:	f036 0607 	bics.w	r6, r6, #7
  406292:	f100 80bd 	bmi.w	406410 <_malloc_r+0x194>
  406296:	42b1      	cmp	r1, r6
  406298:	f200 80ba 	bhi.w	406410 <_malloc_r+0x194>
  40629c:	f000 fbba 	bl	406a14 <__malloc_lock>
  4062a0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4062a4:	f0c0 8293 	bcc.w	4067ce <_malloc_r+0x552>
  4062a8:	0a73      	lsrs	r3, r6, #9
  4062aa:	f000 80b8 	beq.w	40641e <_malloc_r+0x1a2>
  4062ae:	2b04      	cmp	r3, #4
  4062b0:	f200 8179 	bhi.w	4065a6 <_malloc_r+0x32a>
  4062b4:	09b3      	lsrs	r3, r6, #6
  4062b6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4062ba:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4062be:	00c3      	lsls	r3, r0, #3
  4062c0:	4fbf      	ldr	r7, [pc, #764]	; (4065c0 <_malloc_r+0x344>)
  4062c2:	443b      	add	r3, r7
  4062c4:	f1a3 0108 	sub.w	r1, r3, #8
  4062c8:	685c      	ldr	r4, [r3, #4]
  4062ca:	42a1      	cmp	r1, r4
  4062cc:	d106      	bne.n	4062dc <_malloc_r+0x60>
  4062ce:	e00c      	b.n	4062ea <_malloc_r+0x6e>
  4062d0:	2a00      	cmp	r2, #0
  4062d2:	f280 80aa 	bge.w	40642a <_malloc_r+0x1ae>
  4062d6:	68e4      	ldr	r4, [r4, #12]
  4062d8:	42a1      	cmp	r1, r4
  4062da:	d006      	beq.n	4062ea <_malloc_r+0x6e>
  4062dc:	6863      	ldr	r3, [r4, #4]
  4062de:	f023 0303 	bic.w	r3, r3, #3
  4062e2:	1b9a      	subs	r2, r3, r6
  4062e4:	2a0f      	cmp	r2, #15
  4062e6:	ddf3      	ble.n	4062d0 <_malloc_r+0x54>
  4062e8:	4670      	mov	r0, lr
  4062ea:	693c      	ldr	r4, [r7, #16]
  4062ec:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4065d4 <_malloc_r+0x358>
  4062f0:	4574      	cmp	r4, lr
  4062f2:	f000 81ab 	beq.w	40664c <_malloc_r+0x3d0>
  4062f6:	6863      	ldr	r3, [r4, #4]
  4062f8:	f023 0303 	bic.w	r3, r3, #3
  4062fc:	1b9a      	subs	r2, r3, r6
  4062fe:	2a0f      	cmp	r2, #15
  406300:	f300 8190 	bgt.w	406624 <_malloc_r+0x3a8>
  406304:	2a00      	cmp	r2, #0
  406306:	f8c7 e014 	str.w	lr, [r7, #20]
  40630a:	f8c7 e010 	str.w	lr, [r7, #16]
  40630e:	f280 809d 	bge.w	40644c <_malloc_r+0x1d0>
  406312:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406316:	f080 8161 	bcs.w	4065dc <_malloc_r+0x360>
  40631a:	08db      	lsrs	r3, r3, #3
  40631c:	f103 0c01 	add.w	ip, r3, #1
  406320:	1099      	asrs	r1, r3, #2
  406322:	687a      	ldr	r2, [r7, #4]
  406324:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406328:	f8c4 8008 	str.w	r8, [r4, #8]
  40632c:	2301      	movs	r3, #1
  40632e:	408b      	lsls	r3, r1
  406330:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406334:	4313      	orrs	r3, r2
  406336:	3908      	subs	r1, #8
  406338:	60e1      	str	r1, [r4, #12]
  40633a:	607b      	str	r3, [r7, #4]
  40633c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406340:	f8c8 400c 	str.w	r4, [r8, #12]
  406344:	1082      	asrs	r2, r0, #2
  406346:	2401      	movs	r4, #1
  406348:	4094      	lsls	r4, r2
  40634a:	429c      	cmp	r4, r3
  40634c:	f200 808b 	bhi.w	406466 <_malloc_r+0x1ea>
  406350:	421c      	tst	r4, r3
  406352:	d106      	bne.n	406362 <_malloc_r+0xe6>
  406354:	f020 0003 	bic.w	r0, r0, #3
  406358:	0064      	lsls	r4, r4, #1
  40635a:	421c      	tst	r4, r3
  40635c:	f100 0004 	add.w	r0, r0, #4
  406360:	d0fa      	beq.n	406358 <_malloc_r+0xdc>
  406362:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  406366:	46cc      	mov	ip, r9
  406368:	4680      	mov	r8, r0
  40636a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40636e:	459c      	cmp	ip, r3
  406370:	d107      	bne.n	406382 <_malloc_r+0x106>
  406372:	e16d      	b.n	406650 <_malloc_r+0x3d4>
  406374:	2a00      	cmp	r2, #0
  406376:	f280 817b 	bge.w	406670 <_malloc_r+0x3f4>
  40637a:	68db      	ldr	r3, [r3, #12]
  40637c:	459c      	cmp	ip, r3
  40637e:	f000 8167 	beq.w	406650 <_malloc_r+0x3d4>
  406382:	6859      	ldr	r1, [r3, #4]
  406384:	f021 0103 	bic.w	r1, r1, #3
  406388:	1b8a      	subs	r2, r1, r6
  40638a:	2a0f      	cmp	r2, #15
  40638c:	ddf2      	ble.n	406374 <_malloc_r+0xf8>
  40638e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  406392:	f8d3 8008 	ldr.w	r8, [r3, #8]
  406396:	9300      	str	r3, [sp, #0]
  406398:	199c      	adds	r4, r3, r6
  40639a:	4628      	mov	r0, r5
  40639c:	f046 0601 	orr.w	r6, r6, #1
  4063a0:	f042 0501 	orr.w	r5, r2, #1
  4063a4:	605e      	str	r6, [r3, #4]
  4063a6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4063aa:	f8cc 8008 	str.w	r8, [ip, #8]
  4063ae:	617c      	str	r4, [r7, #20]
  4063b0:	613c      	str	r4, [r7, #16]
  4063b2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4063b6:	f8c4 e008 	str.w	lr, [r4, #8]
  4063ba:	6065      	str	r5, [r4, #4]
  4063bc:	505a      	str	r2, [r3, r1]
  4063be:	f000 fb2b 	bl	406a18 <__malloc_unlock>
  4063c2:	9b00      	ldr	r3, [sp, #0]
  4063c4:	f103 0408 	add.w	r4, r3, #8
  4063c8:	e01e      	b.n	406408 <_malloc_r+0x18c>
  4063ca:	2910      	cmp	r1, #16
  4063cc:	d820      	bhi.n	406410 <_malloc_r+0x194>
  4063ce:	f000 fb21 	bl	406a14 <__malloc_lock>
  4063d2:	2610      	movs	r6, #16
  4063d4:	2318      	movs	r3, #24
  4063d6:	2002      	movs	r0, #2
  4063d8:	4f79      	ldr	r7, [pc, #484]	; (4065c0 <_malloc_r+0x344>)
  4063da:	443b      	add	r3, r7
  4063dc:	f1a3 0208 	sub.w	r2, r3, #8
  4063e0:	685c      	ldr	r4, [r3, #4]
  4063e2:	4294      	cmp	r4, r2
  4063e4:	f000 813d 	beq.w	406662 <_malloc_r+0x3e6>
  4063e8:	6863      	ldr	r3, [r4, #4]
  4063ea:	68e1      	ldr	r1, [r4, #12]
  4063ec:	68a6      	ldr	r6, [r4, #8]
  4063ee:	f023 0303 	bic.w	r3, r3, #3
  4063f2:	4423      	add	r3, r4
  4063f4:	4628      	mov	r0, r5
  4063f6:	685a      	ldr	r2, [r3, #4]
  4063f8:	60f1      	str	r1, [r6, #12]
  4063fa:	f042 0201 	orr.w	r2, r2, #1
  4063fe:	608e      	str	r6, [r1, #8]
  406400:	605a      	str	r2, [r3, #4]
  406402:	f000 fb09 	bl	406a18 <__malloc_unlock>
  406406:	3408      	adds	r4, #8
  406408:	4620      	mov	r0, r4
  40640a:	b003      	add	sp, #12
  40640c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406410:	2400      	movs	r4, #0
  406412:	230c      	movs	r3, #12
  406414:	4620      	mov	r0, r4
  406416:	602b      	str	r3, [r5, #0]
  406418:	b003      	add	sp, #12
  40641a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40641e:	2040      	movs	r0, #64	; 0x40
  406420:	f44f 7300 	mov.w	r3, #512	; 0x200
  406424:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406428:	e74a      	b.n	4062c0 <_malloc_r+0x44>
  40642a:	4423      	add	r3, r4
  40642c:	68e1      	ldr	r1, [r4, #12]
  40642e:	685a      	ldr	r2, [r3, #4]
  406430:	68a6      	ldr	r6, [r4, #8]
  406432:	f042 0201 	orr.w	r2, r2, #1
  406436:	60f1      	str	r1, [r6, #12]
  406438:	4628      	mov	r0, r5
  40643a:	608e      	str	r6, [r1, #8]
  40643c:	605a      	str	r2, [r3, #4]
  40643e:	f000 faeb 	bl	406a18 <__malloc_unlock>
  406442:	3408      	adds	r4, #8
  406444:	4620      	mov	r0, r4
  406446:	b003      	add	sp, #12
  406448:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40644c:	4423      	add	r3, r4
  40644e:	4628      	mov	r0, r5
  406450:	685a      	ldr	r2, [r3, #4]
  406452:	f042 0201 	orr.w	r2, r2, #1
  406456:	605a      	str	r2, [r3, #4]
  406458:	f000 fade 	bl	406a18 <__malloc_unlock>
  40645c:	3408      	adds	r4, #8
  40645e:	4620      	mov	r0, r4
  406460:	b003      	add	sp, #12
  406462:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406466:	68bc      	ldr	r4, [r7, #8]
  406468:	6863      	ldr	r3, [r4, #4]
  40646a:	f023 0803 	bic.w	r8, r3, #3
  40646e:	45b0      	cmp	r8, r6
  406470:	d304      	bcc.n	40647c <_malloc_r+0x200>
  406472:	eba8 0306 	sub.w	r3, r8, r6
  406476:	2b0f      	cmp	r3, #15
  406478:	f300 8085 	bgt.w	406586 <_malloc_r+0x30a>
  40647c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 4065d8 <_malloc_r+0x35c>
  406480:	4b50      	ldr	r3, [pc, #320]	; (4065c4 <_malloc_r+0x348>)
  406482:	f8d9 2000 	ldr.w	r2, [r9]
  406486:	681b      	ldr	r3, [r3, #0]
  406488:	3201      	adds	r2, #1
  40648a:	4433      	add	r3, r6
  40648c:	eb04 0a08 	add.w	sl, r4, r8
  406490:	f000 8155 	beq.w	40673e <_malloc_r+0x4c2>
  406494:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  406498:	330f      	adds	r3, #15
  40649a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40649e:	f02b 0b0f 	bic.w	fp, fp, #15
  4064a2:	4659      	mov	r1, fp
  4064a4:	4628      	mov	r0, r5
  4064a6:	f000 fdb3 	bl	407010 <_sbrk_r>
  4064aa:	1c41      	adds	r1, r0, #1
  4064ac:	4602      	mov	r2, r0
  4064ae:	f000 80fc 	beq.w	4066aa <_malloc_r+0x42e>
  4064b2:	4582      	cmp	sl, r0
  4064b4:	f200 80f7 	bhi.w	4066a6 <_malloc_r+0x42a>
  4064b8:	4b43      	ldr	r3, [pc, #268]	; (4065c8 <_malloc_r+0x34c>)
  4064ba:	6819      	ldr	r1, [r3, #0]
  4064bc:	4459      	add	r1, fp
  4064be:	6019      	str	r1, [r3, #0]
  4064c0:	f000 814d 	beq.w	40675e <_malloc_r+0x4e2>
  4064c4:	f8d9 0000 	ldr.w	r0, [r9]
  4064c8:	3001      	adds	r0, #1
  4064ca:	bf1b      	ittet	ne
  4064cc:	eba2 0a0a 	subne.w	sl, r2, sl
  4064d0:	4451      	addne	r1, sl
  4064d2:	f8c9 2000 	streq.w	r2, [r9]
  4064d6:	6019      	strne	r1, [r3, #0]
  4064d8:	f012 0107 	ands.w	r1, r2, #7
  4064dc:	f000 8115 	beq.w	40670a <_malloc_r+0x48e>
  4064e0:	f1c1 0008 	rsb	r0, r1, #8
  4064e4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4064e8:	4402      	add	r2, r0
  4064ea:	3108      	adds	r1, #8
  4064ec:	eb02 090b 	add.w	r9, r2, fp
  4064f0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  4064f4:	eba1 0909 	sub.w	r9, r1, r9
  4064f8:	4649      	mov	r1, r9
  4064fa:	4628      	mov	r0, r5
  4064fc:	9301      	str	r3, [sp, #4]
  4064fe:	9200      	str	r2, [sp, #0]
  406500:	f000 fd86 	bl	407010 <_sbrk_r>
  406504:	1c43      	adds	r3, r0, #1
  406506:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40650a:	f000 8143 	beq.w	406794 <_malloc_r+0x518>
  40650e:	1a80      	subs	r0, r0, r2
  406510:	4448      	add	r0, r9
  406512:	f040 0001 	orr.w	r0, r0, #1
  406516:	6819      	ldr	r1, [r3, #0]
  406518:	60ba      	str	r2, [r7, #8]
  40651a:	4449      	add	r1, r9
  40651c:	42bc      	cmp	r4, r7
  40651e:	6050      	str	r0, [r2, #4]
  406520:	6019      	str	r1, [r3, #0]
  406522:	d017      	beq.n	406554 <_malloc_r+0x2d8>
  406524:	f1b8 0f0f 	cmp.w	r8, #15
  406528:	f240 80fb 	bls.w	406722 <_malloc_r+0x4a6>
  40652c:	6860      	ldr	r0, [r4, #4]
  40652e:	f1a8 020c 	sub.w	r2, r8, #12
  406532:	f022 0207 	bic.w	r2, r2, #7
  406536:	eb04 0e02 	add.w	lr, r4, r2
  40653a:	f000 0001 	and.w	r0, r0, #1
  40653e:	f04f 0c05 	mov.w	ip, #5
  406542:	4310      	orrs	r0, r2
  406544:	2a0f      	cmp	r2, #15
  406546:	6060      	str	r0, [r4, #4]
  406548:	f8ce c004 	str.w	ip, [lr, #4]
  40654c:	f8ce c008 	str.w	ip, [lr, #8]
  406550:	f200 8117 	bhi.w	406782 <_malloc_r+0x506>
  406554:	4b1d      	ldr	r3, [pc, #116]	; (4065cc <_malloc_r+0x350>)
  406556:	68bc      	ldr	r4, [r7, #8]
  406558:	681a      	ldr	r2, [r3, #0]
  40655a:	4291      	cmp	r1, r2
  40655c:	bf88      	it	hi
  40655e:	6019      	strhi	r1, [r3, #0]
  406560:	4b1b      	ldr	r3, [pc, #108]	; (4065d0 <_malloc_r+0x354>)
  406562:	681a      	ldr	r2, [r3, #0]
  406564:	4291      	cmp	r1, r2
  406566:	6862      	ldr	r2, [r4, #4]
  406568:	bf88      	it	hi
  40656a:	6019      	strhi	r1, [r3, #0]
  40656c:	f022 0203 	bic.w	r2, r2, #3
  406570:	4296      	cmp	r6, r2
  406572:	eba2 0306 	sub.w	r3, r2, r6
  406576:	d801      	bhi.n	40657c <_malloc_r+0x300>
  406578:	2b0f      	cmp	r3, #15
  40657a:	dc04      	bgt.n	406586 <_malloc_r+0x30a>
  40657c:	4628      	mov	r0, r5
  40657e:	f000 fa4b 	bl	406a18 <__malloc_unlock>
  406582:	2400      	movs	r4, #0
  406584:	e740      	b.n	406408 <_malloc_r+0x18c>
  406586:	19a2      	adds	r2, r4, r6
  406588:	f043 0301 	orr.w	r3, r3, #1
  40658c:	f046 0601 	orr.w	r6, r6, #1
  406590:	6066      	str	r6, [r4, #4]
  406592:	4628      	mov	r0, r5
  406594:	60ba      	str	r2, [r7, #8]
  406596:	6053      	str	r3, [r2, #4]
  406598:	f000 fa3e 	bl	406a18 <__malloc_unlock>
  40659c:	3408      	adds	r4, #8
  40659e:	4620      	mov	r0, r4
  4065a0:	b003      	add	sp, #12
  4065a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4065a6:	2b14      	cmp	r3, #20
  4065a8:	d971      	bls.n	40668e <_malloc_r+0x412>
  4065aa:	2b54      	cmp	r3, #84	; 0x54
  4065ac:	f200 80a3 	bhi.w	4066f6 <_malloc_r+0x47a>
  4065b0:	0b33      	lsrs	r3, r6, #12
  4065b2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4065b6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4065ba:	00c3      	lsls	r3, r0, #3
  4065bc:	e680      	b.n	4062c0 <_malloc_r+0x44>
  4065be:	bf00      	nop
  4065c0:	20000440 	.word	0x20000440
  4065c4:	20000ab0 	.word	0x20000ab0
  4065c8:	20000a80 	.word	0x20000a80
  4065cc:	20000aa8 	.word	0x20000aa8
  4065d0:	20000aac 	.word	0x20000aac
  4065d4:	20000448 	.word	0x20000448
  4065d8:	20000848 	.word	0x20000848
  4065dc:	0a5a      	lsrs	r2, r3, #9
  4065de:	2a04      	cmp	r2, #4
  4065e0:	d95b      	bls.n	40669a <_malloc_r+0x41e>
  4065e2:	2a14      	cmp	r2, #20
  4065e4:	f200 80ae 	bhi.w	406744 <_malloc_r+0x4c8>
  4065e8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  4065ec:	00c9      	lsls	r1, r1, #3
  4065ee:	325b      	adds	r2, #91	; 0x5b
  4065f0:	eb07 0c01 	add.w	ip, r7, r1
  4065f4:	5879      	ldr	r1, [r7, r1]
  4065f6:	f1ac 0c08 	sub.w	ip, ip, #8
  4065fa:	458c      	cmp	ip, r1
  4065fc:	f000 8088 	beq.w	406710 <_malloc_r+0x494>
  406600:	684a      	ldr	r2, [r1, #4]
  406602:	f022 0203 	bic.w	r2, r2, #3
  406606:	4293      	cmp	r3, r2
  406608:	d273      	bcs.n	4066f2 <_malloc_r+0x476>
  40660a:	6889      	ldr	r1, [r1, #8]
  40660c:	458c      	cmp	ip, r1
  40660e:	d1f7      	bne.n	406600 <_malloc_r+0x384>
  406610:	f8dc 200c 	ldr.w	r2, [ip, #12]
  406614:	687b      	ldr	r3, [r7, #4]
  406616:	60e2      	str	r2, [r4, #12]
  406618:	f8c4 c008 	str.w	ip, [r4, #8]
  40661c:	6094      	str	r4, [r2, #8]
  40661e:	f8cc 400c 	str.w	r4, [ip, #12]
  406622:	e68f      	b.n	406344 <_malloc_r+0xc8>
  406624:	19a1      	adds	r1, r4, r6
  406626:	f046 0c01 	orr.w	ip, r6, #1
  40662a:	f042 0601 	orr.w	r6, r2, #1
  40662e:	f8c4 c004 	str.w	ip, [r4, #4]
  406632:	4628      	mov	r0, r5
  406634:	6179      	str	r1, [r7, #20]
  406636:	6139      	str	r1, [r7, #16]
  406638:	f8c1 e00c 	str.w	lr, [r1, #12]
  40663c:	f8c1 e008 	str.w	lr, [r1, #8]
  406640:	604e      	str	r6, [r1, #4]
  406642:	50e2      	str	r2, [r4, r3]
  406644:	f000 f9e8 	bl	406a18 <__malloc_unlock>
  406648:	3408      	adds	r4, #8
  40664a:	e6dd      	b.n	406408 <_malloc_r+0x18c>
  40664c:	687b      	ldr	r3, [r7, #4]
  40664e:	e679      	b.n	406344 <_malloc_r+0xc8>
  406650:	f108 0801 	add.w	r8, r8, #1
  406654:	f018 0f03 	tst.w	r8, #3
  406658:	f10c 0c08 	add.w	ip, ip, #8
  40665c:	f47f ae85 	bne.w	40636a <_malloc_r+0xee>
  406660:	e02d      	b.n	4066be <_malloc_r+0x442>
  406662:	68dc      	ldr	r4, [r3, #12]
  406664:	42a3      	cmp	r3, r4
  406666:	bf08      	it	eq
  406668:	3002      	addeq	r0, #2
  40666a:	f43f ae3e 	beq.w	4062ea <_malloc_r+0x6e>
  40666e:	e6bb      	b.n	4063e8 <_malloc_r+0x16c>
  406670:	4419      	add	r1, r3
  406672:	461c      	mov	r4, r3
  406674:	684a      	ldr	r2, [r1, #4]
  406676:	68db      	ldr	r3, [r3, #12]
  406678:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40667c:	f042 0201 	orr.w	r2, r2, #1
  406680:	604a      	str	r2, [r1, #4]
  406682:	4628      	mov	r0, r5
  406684:	60f3      	str	r3, [r6, #12]
  406686:	609e      	str	r6, [r3, #8]
  406688:	f000 f9c6 	bl	406a18 <__malloc_unlock>
  40668c:	e6bc      	b.n	406408 <_malloc_r+0x18c>
  40668e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  406692:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  406696:	00c3      	lsls	r3, r0, #3
  406698:	e612      	b.n	4062c0 <_malloc_r+0x44>
  40669a:	099a      	lsrs	r2, r3, #6
  40669c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4066a0:	00c9      	lsls	r1, r1, #3
  4066a2:	3238      	adds	r2, #56	; 0x38
  4066a4:	e7a4      	b.n	4065f0 <_malloc_r+0x374>
  4066a6:	42bc      	cmp	r4, r7
  4066a8:	d054      	beq.n	406754 <_malloc_r+0x4d8>
  4066aa:	68bc      	ldr	r4, [r7, #8]
  4066ac:	6862      	ldr	r2, [r4, #4]
  4066ae:	f022 0203 	bic.w	r2, r2, #3
  4066b2:	e75d      	b.n	406570 <_malloc_r+0x2f4>
  4066b4:	f859 3908 	ldr.w	r3, [r9], #-8
  4066b8:	4599      	cmp	r9, r3
  4066ba:	f040 8086 	bne.w	4067ca <_malloc_r+0x54e>
  4066be:	f010 0f03 	tst.w	r0, #3
  4066c2:	f100 30ff 	add.w	r0, r0, #4294967295
  4066c6:	d1f5      	bne.n	4066b4 <_malloc_r+0x438>
  4066c8:	687b      	ldr	r3, [r7, #4]
  4066ca:	ea23 0304 	bic.w	r3, r3, r4
  4066ce:	607b      	str	r3, [r7, #4]
  4066d0:	0064      	lsls	r4, r4, #1
  4066d2:	429c      	cmp	r4, r3
  4066d4:	f63f aec7 	bhi.w	406466 <_malloc_r+0x1ea>
  4066d8:	2c00      	cmp	r4, #0
  4066da:	f43f aec4 	beq.w	406466 <_malloc_r+0x1ea>
  4066de:	421c      	tst	r4, r3
  4066e0:	4640      	mov	r0, r8
  4066e2:	f47f ae3e 	bne.w	406362 <_malloc_r+0xe6>
  4066e6:	0064      	lsls	r4, r4, #1
  4066e8:	421c      	tst	r4, r3
  4066ea:	f100 0004 	add.w	r0, r0, #4
  4066ee:	d0fa      	beq.n	4066e6 <_malloc_r+0x46a>
  4066f0:	e637      	b.n	406362 <_malloc_r+0xe6>
  4066f2:	468c      	mov	ip, r1
  4066f4:	e78c      	b.n	406610 <_malloc_r+0x394>
  4066f6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4066fa:	d815      	bhi.n	406728 <_malloc_r+0x4ac>
  4066fc:	0bf3      	lsrs	r3, r6, #15
  4066fe:	f103 0078 	add.w	r0, r3, #120	; 0x78
  406702:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406706:	00c3      	lsls	r3, r0, #3
  406708:	e5da      	b.n	4062c0 <_malloc_r+0x44>
  40670a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40670e:	e6ed      	b.n	4064ec <_malloc_r+0x270>
  406710:	687b      	ldr	r3, [r7, #4]
  406712:	1092      	asrs	r2, r2, #2
  406714:	2101      	movs	r1, #1
  406716:	fa01 f202 	lsl.w	r2, r1, r2
  40671a:	4313      	orrs	r3, r2
  40671c:	607b      	str	r3, [r7, #4]
  40671e:	4662      	mov	r2, ip
  406720:	e779      	b.n	406616 <_malloc_r+0x39a>
  406722:	2301      	movs	r3, #1
  406724:	6053      	str	r3, [r2, #4]
  406726:	e729      	b.n	40657c <_malloc_r+0x300>
  406728:	f240 5254 	movw	r2, #1364	; 0x554
  40672c:	4293      	cmp	r3, r2
  40672e:	d822      	bhi.n	406776 <_malloc_r+0x4fa>
  406730:	0cb3      	lsrs	r3, r6, #18
  406732:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406736:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40673a:	00c3      	lsls	r3, r0, #3
  40673c:	e5c0      	b.n	4062c0 <_malloc_r+0x44>
  40673e:	f103 0b10 	add.w	fp, r3, #16
  406742:	e6ae      	b.n	4064a2 <_malloc_r+0x226>
  406744:	2a54      	cmp	r2, #84	; 0x54
  406746:	d829      	bhi.n	40679c <_malloc_r+0x520>
  406748:	0b1a      	lsrs	r2, r3, #12
  40674a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40674e:	00c9      	lsls	r1, r1, #3
  406750:	326e      	adds	r2, #110	; 0x6e
  406752:	e74d      	b.n	4065f0 <_malloc_r+0x374>
  406754:	4b20      	ldr	r3, [pc, #128]	; (4067d8 <_malloc_r+0x55c>)
  406756:	6819      	ldr	r1, [r3, #0]
  406758:	4459      	add	r1, fp
  40675a:	6019      	str	r1, [r3, #0]
  40675c:	e6b2      	b.n	4064c4 <_malloc_r+0x248>
  40675e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406762:	2800      	cmp	r0, #0
  406764:	f47f aeae 	bne.w	4064c4 <_malloc_r+0x248>
  406768:	eb08 030b 	add.w	r3, r8, fp
  40676c:	68ba      	ldr	r2, [r7, #8]
  40676e:	f043 0301 	orr.w	r3, r3, #1
  406772:	6053      	str	r3, [r2, #4]
  406774:	e6ee      	b.n	406554 <_malloc_r+0x2d8>
  406776:	207f      	movs	r0, #127	; 0x7f
  406778:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40677c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406780:	e59e      	b.n	4062c0 <_malloc_r+0x44>
  406782:	f104 0108 	add.w	r1, r4, #8
  406786:	4628      	mov	r0, r5
  406788:	9300      	str	r3, [sp, #0]
  40678a:	f000 fe97 	bl	4074bc <_free_r>
  40678e:	9b00      	ldr	r3, [sp, #0]
  406790:	6819      	ldr	r1, [r3, #0]
  406792:	e6df      	b.n	406554 <_malloc_r+0x2d8>
  406794:	2001      	movs	r0, #1
  406796:	f04f 0900 	mov.w	r9, #0
  40679a:	e6bc      	b.n	406516 <_malloc_r+0x29a>
  40679c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4067a0:	d805      	bhi.n	4067ae <_malloc_r+0x532>
  4067a2:	0bda      	lsrs	r2, r3, #15
  4067a4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4067a8:	00c9      	lsls	r1, r1, #3
  4067aa:	3277      	adds	r2, #119	; 0x77
  4067ac:	e720      	b.n	4065f0 <_malloc_r+0x374>
  4067ae:	f240 5154 	movw	r1, #1364	; 0x554
  4067b2:	428a      	cmp	r2, r1
  4067b4:	d805      	bhi.n	4067c2 <_malloc_r+0x546>
  4067b6:	0c9a      	lsrs	r2, r3, #18
  4067b8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4067bc:	00c9      	lsls	r1, r1, #3
  4067be:	327c      	adds	r2, #124	; 0x7c
  4067c0:	e716      	b.n	4065f0 <_malloc_r+0x374>
  4067c2:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4067c6:	227e      	movs	r2, #126	; 0x7e
  4067c8:	e712      	b.n	4065f0 <_malloc_r+0x374>
  4067ca:	687b      	ldr	r3, [r7, #4]
  4067cc:	e780      	b.n	4066d0 <_malloc_r+0x454>
  4067ce:	08f0      	lsrs	r0, r6, #3
  4067d0:	f106 0308 	add.w	r3, r6, #8
  4067d4:	e600      	b.n	4063d8 <_malloc_r+0x15c>
  4067d6:	bf00      	nop
  4067d8:	20000a80 	.word	0x20000a80
  4067dc:	00000000 	.word	0x00000000

004067e0 <memchr>:
  4067e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4067e4:	2a10      	cmp	r2, #16
  4067e6:	db2b      	blt.n	406840 <memchr+0x60>
  4067e8:	f010 0f07 	tst.w	r0, #7
  4067ec:	d008      	beq.n	406800 <memchr+0x20>
  4067ee:	f810 3b01 	ldrb.w	r3, [r0], #1
  4067f2:	3a01      	subs	r2, #1
  4067f4:	428b      	cmp	r3, r1
  4067f6:	d02d      	beq.n	406854 <memchr+0x74>
  4067f8:	f010 0f07 	tst.w	r0, #7
  4067fc:	b342      	cbz	r2, 406850 <memchr+0x70>
  4067fe:	d1f6      	bne.n	4067ee <memchr+0xe>
  406800:	b4f0      	push	{r4, r5, r6, r7}
  406802:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406806:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40680a:	f022 0407 	bic.w	r4, r2, #7
  40680e:	f07f 0700 	mvns.w	r7, #0
  406812:	2300      	movs	r3, #0
  406814:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406818:	3c08      	subs	r4, #8
  40681a:	ea85 0501 	eor.w	r5, r5, r1
  40681e:	ea86 0601 	eor.w	r6, r6, r1
  406822:	fa85 f547 	uadd8	r5, r5, r7
  406826:	faa3 f587 	sel	r5, r3, r7
  40682a:	fa86 f647 	uadd8	r6, r6, r7
  40682e:	faa5 f687 	sel	r6, r5, r7
  406832:	b98e      	cbnz	r6, 406858 <memchr+0x78>
  406834:	d1ee      	bne.n	406814 <memchr+0x34>
  406836:	bcf0      	pop	{r4, r5, r6, r7}
  406838:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40683c:	f002 0207 	and.w	r2, r2, #7
  406840:	b132      	cbz	r2, 406850 <memchr+0x70>
  406842:	f810 3b01 	ldrb.w	r3, [r0], #1
  406846:	3a01      	subs	r2, #1
  406848:	ea83 0301 	eor.w	r3, r3, r1
  40684c:	b113      	cbz	r3, 406854 <memchr+0x74>
  40684e:	d1f8      	bne.n	406842 <memchr+0x62>
  406850:	2000      	movs	r0, #0
  406852:	4770      	bx	lr
  406854:	3801      	subs	r0, #1
  406856:	4770      	bx	lr
  406858:	2d00      	cmp	r5, #0
  40685a:	bf06      	itte	eq
  40685c:	4635      	moveq	r5, r6
  40685e:	3803      	subeq	r0, #3
  406860:	3807      	subne	r0, #7
  406862:	f015 0f01 	tst.w	r5, #1
  406866:	d107      	bne.n	406878 <memchr+0x98>
  406868:	3001      	adds	r0, #1
  40686a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40686e:	bf02      	ittt	eq
  406870:	3001      	addeq	r0, #1
  406872:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406876:	3001      	addeq	r0, #1
  406878:	bcf0      	pop	{r4, r5, r6, r7}
  40687a:	3801      	subs	r0, #1
  40687c:	4770      	bx	lr
  40687e:	bf00      	nop

00406880 <memcmp>:
  406880:	2a03      	cmp	r2, #3
  406882:	b470      	push	{r4, r5, r6}
  406884:	d922      	bls.n	4068cc <memcmp+0x4c>
  406886:	ea40 0301 	orr.w	r3, r0, r1
  40688a:	079b      	lsls	r3, r3, #30
  40688c:	d011      	beq.n	4068b2 <memcmp+0x32>
  40688e:	7803      	ldrb	r3, [r0, #0]
  406890:	780c      	ldrb	r4, [r1, #0]
  406892:	42a3      	cmp	r3, r4
  406894:	d11d      	bne.n	4068d2 <memcmp+0x52>
  406896:	440a      	add	r2, r1
  406898:	3101      	adds	r1, #1
  40689a:	e005      	b.n	4068a8 <memcmp+0x28>
  40689c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  4068a0:	f811 4b01 	ldrb.w	r4, [r1], #1
  4068a4:	42a3      	cmp	r3, r4
  4068a6:	d114      	bne.n	4068d2 <memcmp+0x52>
  4068a8:	4291      	cmp	r1, r2
  4068aa:	d1f7      	bne.n	40689c <memcmp+0x1c>
  4068ac:	2000      	movs	r0, #0
  4068ae:	bc70      	pop	{r4, r5, r6}
  4068b0:	4770      	bx	lr
  4068b2:	680d      	ldr	r5, [r1, #0]
  4068b4:	6806      	ldr	r6, [r0, #0]
  4068b6:	42ae      	cmp	r6, r5
  4068b8:	460c      	mov	r4, r1
  4068ba:	4603      	mov	r3, r0
  4068bc:	f101 0104 	add.w	r1, r1, #4
  4068c0:	f100 0004 	add.w	r0, r0, #4
  4068c4:	d108      	bne.n	4068d8 <memcmp+0x58>
  4068c6:	3a04      	subs	r2, #4
  4068c8:	2a03      	cmp	r2, #3
  4068ca:	d8f2      	bhi.n	4068b2 <memcmp+0x32>
  4068cc:	2a00      	cmp	r2, #0
  4068ce:	d1de      	bne.n	40688e <memcmp+0xe>
  4068d0:	e7ec      	b.n	4068ac <memcmp+0x2c>
  4068d2:	1b18      	subs	r0, r3, r4
  4068d4:	bc70      	pop	{r4, r5, r6}
  4068d6:	4770      	bx	lr
  4068d8:	4621      	mov	r1, r4
  4068da:	4618      	mov	r0, r3
  4068dc:	e7d7      	b.n	40688e <memcmp+0xe>
  4068de:	bf00      	nop

004068e0 <memcpy>:
  4068e0:	4684      	mov	ip, r0
  4068e2:	ea41 0300 	orr.w	r3, r1, r0
  4068e6:	f013 0303 	ands.w	r3, r3, #3
  4068ea:	d16d      	bne.n	4069c8 <memcpy+0xe8>
  4068ec:	3a40      	subs	r2, #64	; 0x40
  4068ee:	d341      	bcc.n	406974 <memcpy+0x94>
  4068f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4068f4:	f840 3b04 	str.w	r3, [r0], #4
  4068f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4068fc:	f840 3b04 	str.w	r3, [r0], #4
  406900:	f851 3b04 	ldr.w	r3, [r1], #4
  406904:	f840 3b04 	str.w	r3, [r0], #4
  406908:	f851 3b04 	ldr.w	r3, [r1], #4
  40690c:	f840 3b04 	str.w	r3, [r0], #4
  406910:	f851 3b04 	ldr.w	r3, [r1], #4
  406914:	f840 3b04 	str.w	r3, [r0], #4
  406918:	f851 3b04 	ldr.w	r3, [r1], #4
  40691c:	f840 3b04 	str.w	r3, [r0], #4
  406920:	f851 3b04 	ldr.w	r3, [r1], #4
  406924:	f840 3b04 	str.w	r3, [r0], #4
  406928:	f851 3b04 	ldr.w	r3, [r1], #4
  40692c:	f840 3b04 	str.w	r3, [r0], #4
  406930:	f851 3b04 	ldr.w	r3, [r1], #4
  406934:	f840 3b04 	str.w	r3, [r0], #4
  406938:	f851 3b04 	ldr.w	r3, [r1], #4
  40693c:	f840 3b04 	str.w	r3, [r0], #4
  406940:	f851 3b04 	ldr.w	r3, [r1], #4
  406944:	f840 3b04 	str.w	r3, [r0], #4
  406948:	f851 3b04 	ldr.w	r3, [r1], #4
  40694c:	f840 3b04 	str.w	r3, [r0], #4
  406950:	f851 3b04 	ldr.w	r3, [r1], #4
  406954:	f840 3b04 	str.w	r3, [r0], #4
  406958:	f851 3b04 	ldr.w	r3, [r1], #4
  40695c:	f840 3b04 	str.w	r3, [r0], #4
  406960:	f851 3b04 	ldr.w	r3, [r1], #4
  406964:	f840 3b04 	str.w	r3, [r0], #4
  406968:	f851 3b04 	ldr.w	r3, [r1], #4
  40696c:	f840 3b04 	str.w	r3, [r0], #4
  406970:	3a40      	subs	r2, #64	; 0x40
  406972:	d2bd      	bcs.n	4068f0 <memcpy+0x10>
  406974:	3230      	adds	r2, #48	; 0x30
  406976:	d311      	bcc.n	40699c <memcpy+0xbc>
  406978:	f851 3b04 	ldr.w	r3, [r1], #4
  40697c:	f840 3b04 	str.w	r3, [r0], #4
  406980:	f851 3b04 	ldr.w	r3, [r1], #4
  406984:	f840 3b04 	str.w	r3, [r0], #4
  406988:	f851 3b04 	ldr.w	r3, [r1], #4
  40698c:	f840 3b04 	str.w	r3, [r0], #4
  406990:	f851 3b04 	ldr.w	r3, [r1], #4
  406994:	f840 3b04 	str.w	r3, [r0], #4
  406998:	3a10      	subs	r2, #16
  40699a:	d2ed      	bcs.n	406978 <memcpy+0x98>
  40699c:	320c      	adds	r2, #12
  40699e:	d305      	bcc.n	4069ac <memcpy+0xcc>
  4069a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4069a4:	f840 3b04 	str.w	r3, [r0], #4
  4069a8:	3a04      	subs	r2, #4
  4069aa:	d2f9      	bcs.n	4069a0 <memcpy+0xc0>
  4069ac:	3204      	adds	r2, #4
  4069ae:	d008      	beq.n	4069c2 <memcpy+0xe2>
  4069b0:	07d2      	lsls	r2, r2, #31
  4069b2:	bf1c      	itt	ne
  4069b4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4069b8:	f800 3b01 	strbne.w	r3, [r0], #1
  4069bc:	d301      	bcc.n	4069c2 <memcpy+0xe2>
  4069be:	880b      	ldrh	r3, [r1, #0]
  4069c0:	8003      	strh	r3, [r0, #0]
  4069c2:	4660      	mov	r0, ip
  4069c4:	4770      	bx	lr
  4069c6:	bf00      	nop
  4069c8:	2a08      	cmp	r2, #8
  4069ca:	d313      	bcc.n	4069f4 <memcpy+0x114>
  4069cc:	078b      	lsls	r3, r1, #30
  4069ce:	d08d      	beq.n	4068ec <memcpy+0xc>
  4069d0:	f010 0303 	ands.w	r3, r0, #3
  4069d4:	d08a      	beq.n	4068ec <memcpy+0xc>
  4069d6:	f1c3 0304 	rsb	r3, r3, #4
  4069da:	1ad2      	subs	r2, r2, r3
  4069dc:	07db      	lsls	r3, r3, #31
  4069de:	bf1c      	itt	ne
  4069e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4069e4:	f800 3b01 	strbne.w	r3, [r0], #1
  4069e8:	d380      	bcc.n	4068ec <memcpy+0xc>
  4069ea:	f831 3b02 	ldrh.w	r3, [r1], #2
  4069ee:	f820 3b02 	strh.w	r3, [r0], #2
  4069f2:	e77b      	b.n	4068ec <memcpy+0xc>
  4069f4:	3a04      	subs	r2, #4
  4069f6:	d3d9      	bcc.n	4069ac <memcpy+0xcc>
  4069f8:	3a01      	subs	r2, #1
  4069fa:	f811 3b01 	ldrb.w	r3, [r1], #1
  4069fe:	f800 3b01 	strb.w	r3, [r0], #1
  406a02:	d2f9      	bcs.n	4069f8 <memcpy+0x118>
  406a04:	780b      	ldrb	r3, [r1, #0]
  406a06:	7003      	strb	r3, [r0, #0]
  406a08:	784b      	ldrb	r3, [r1, #1]
  406a0a:	7043      	strb	r3, [r0, #1]
  406a0c:	788b      	ldrb	r3, [r1, #2]
  406a0e:	7083      	strb	r3, [r0, #2]
  406a10:	4660      	mov	r0, ip
  406a12:	4770      	bx	lr

00406a14 <__malloc_lock>:
  406a14:	4770      	bx	lr
  406a16:	bf00      	nop

00406a18 <__malloc_unlock>:
  406a18:	4770      	bx	lr
  406a1a:	bf00      	nop

00406a1c <_Balloc>:
  406a1c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406a1e:	b570      	push	{r4, r5, r6, lr}
  406a20:	4605      	mov	r5, r0
  406a22:	460c      	mov	r4, r1
  406a24:	b14b      	cbz	r3, 406a3a <_Balloc+0x1e>
  406a26:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406a2a:	b180      	cbz	r0, 406a4e <_Balloc+0x32>
  406a2c:	6802      	ldr	r2, [r0, #0]
  406a2e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406a32:	2300      	movs	r3, #0
  406a34:	6103      	str	r3, [r0, #16]
  406a36:	60c3      	str	r3, [r0, #12]
  406a38:	bd70      	pop	{r4, r5, r6, pc}
  406a3a:	2221      	movs	r2, #33	; 0x21
  406a3c:	2104      	movs	r1, #4
  406a3e:	f000 fcbd 	bl	4073bc <_calloc_r>
  406a42:	64e8      	str	r0, [r5, #76]	; 0x4c
  406a44:	4603      	mov	r3, r0
  406a46:	2800      	cmp	r0, #0
  406a48:	d1ed      	bne.n	406a26 <_Balloc+0xa>
  406a4a:	2000      	movs	r0, #0
  406a4c:	bd70      	pop	{r4, r5, r6, pc}
  406a4e:	2101      	movs	r1, #1
  406a50:	fa01 f604 	lsl.w	r6, r1, r4
  406a54:	1d72      	adds	r2, r6, #5
  406a56:	4628      	mov	r0, r5
  406a58:	0092      	lsls	r2, r2, #2
  406a5a:	f000 fcaf 	bl	4073bc <_calloc_r>
  406a5e:	2800      	cmp	r0, #0
  406a60:	d0f3      	beq.n	406a4a <_Balloc+0x2e>
  406a62:	6044      	str	r4, [r0, #4]
  406a64:	6086      	str	r6, [r0, #8]
  406a66:	e7e4      	b.n	406a32 <_Balloc+0x16>

00406a68 <_Bfree>:
  406a68:	b131      	cbz	r1, 406a78 <_Bfree+0x10>
  406a6a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406a6c:	684a      	ldr	r2, [r1, #4]
  406a6e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406a72:	6008      	str	r0, [r1, #0]
  406a74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406a78:	4770      	bx	lr
  406a7a:	bf00      	nop

00406a7c <__multadd>:
  406a7c:	b5f0      	push	{r4, r5, r6, r7, lr}
  406a7e:	690c      	ldr	r4, [r1, #16]
  406a80:	b083      	sub	sp, #12
  406a82:	460d      	mov	r5, r1
  406a84:	4606      	mov	r6, r0
  406a86:	f101 0e14 	add.w	lr, r1, #20
  406a8a:	2700      	movs	r7, #0
  406a8c:	f8de 0000 	ldr.w	r0, [lr]
  406a90:	b281      	uxth	r1, r0
  406a92:	fb02 3301 	mla	r3, r2, r1, r3
  406a96:	0c01      	lsrs	r1, r0, #16
  406a98:	0c18      	lsrs	r0, r3, #16
  406a9a:	fb02 0101 	mla	r1, r2, r1, r0
  406a9e:	b29b      	uxth	r3, r3
  406aa0:	3701      	adds	r7, #1
  406aa2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406aa6:	42bc      	cmp	r4, r7
  406aa8:	f84e 3b04 	str.w	r3, [lr], #4
  406aac:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406ab0:	dcec      	bgt.n	406a8c <__multadd+0x10>
  406ab2:	b13b      	cbz	r3, 406ac4 <__multadd+0x48>
  406ab4:	68aa      	ldr	r2, [r5, #8]
  406ab6:	4294      	cmp	r4, r2
  406ab8:	da07      	bge.n	406aca <__multadd+0x4e>
  406aba:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406abe:	3401      	adds	r4, #1
  406ac0:	6153      	str	r3, [r2, #20]
  406ac2:	612c      	str	r4, [r5, #16]
  406ac4:	4628      	mov	r0, r5
  406ac6:	b003      	add	sp, #12
  406ac8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406aca:	6869      	ldr	r1, [r5, #4]
  406acc:	9301      	str	r3, [sp, #4]
  406ace:	3101      	adds	r1, #1
  406ad0:	4630      	mov	r0, r6
  406ad2:	f7ff ffa3 	bl	406a1c <_Balloc>
  406ad6:	692a      	ldr	r2, [r5, #16]
  406ad8:	3202      	adds	r2, #2
  406ada:	f105 010c 	add.w	r1, r5, #12
  406ade:	4607      	mov	r7, r0
  406ae0:	0092      	lsls	r2, r2, #2
  406ae2:	300c      	adds	r0, #12
  406ae4:	f7ff fefc 	bl	4068e0 <memcpy>
  406ae8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406aea:	6869      	ldr	r1, [r5, #4]
  406aec:	9b01      	ldr	r3, [sp, #4]
  406aee:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406af2:	6028      	str	r0, [r5, #0]
  406af4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406af8:	463d      	mov	r5, r7
  406afa:	e7de      	b.n	406aba <__multadd+0x3e>

00406afc <__hi0bits>:
  406afc:	0c02      	lsrs	r2, r0, #16
  406afe:	0412      	lsls	r2, r2, #16
  406b00:	4603      	mov	r3, r0
  406b02:	b9b2      	cbnz	r2, 406b32 <__hi0bits+0x36>
  406b04:	0403      	lsls	r3, r0, #16
  406b06:	2010      	movs	r0, #16
  406b08:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406b0c:	bf04      	itt	eq
  406b0e:	021b      	lsleq	r3, r3, #8
  406b10:	3008      	addeq	r0, #8
  406b12:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406b16:	bf04      	itt	eq
  406b18:	011b      	lsleq	r3, r3, #4
  406b1a:	3004      	addeq	r0, #4
  406b1c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406b20:	bf04      	itt	eq
  406b22:	009b      	lsleq	r3, r3, #2
  406b24:	3002      	addeq	r0, #2
  406b26:	2b00      	cmp	r3, #0
  406b28:	db02      	blt.n	406b30 <__hi0bits+0x34>
  406b2a:	005b      	lsls	r3, r3, #1
  406b2c:	d403      	bmi.n	406b36 <__hi0bits+0x3a>
  406b2e:	2020      	movs	r0, #32
  406b30:	4770      	bx	lr
  406b32:	2000      	movs	r0, #0
  406b34:	e7e8      	b.n	406b08 <__hi0bits+0xc>
  406b36:	3001      	adds	r0, #1
  406b38:	4770      	bx	lr
  406b3a:	bf00      	nop

00406b3c <__lo0bits>:
  406b3c:	6803      	ldr	r3, [r0, #0]
  406b3e:	f013 0207 	ands.w	r2, r3, #7
  406b42:	4601      	mov	r1, r0
  406b44:	d007      	beq.n	406b56 <__lo0bits+0x1a>
  406b46:	07da      	lsls	r2, r3, #31
  406b48:	d421      	bmi.n	406b8e <__lo0bits+0x52>
  406b4a:	0798      	lsls	r0, r3, #30
  406b4c:	d421      	bmi.n	406b92 <__lo0bits+0x56>
  406b4e:	089b      	lsrs	r3, r3, #2
  406b50:	600b      	str	r3, [r1, #0]
  406b52:	2002      	movs	r0, #2
  406b54:	4770      	bx	lr
  406b56:	b298      	uxth	r0, r3
  406b58:	b198      	cbz	r0, 406b82 <__lo0bits+0x46>
  406b5a:	4610      	mov	r0, r2
  406b5c:	f013 0fff 	tst.w	r3, #255	; 0xff
  406b60:	bf04      	itt	eq
  406b62:	0a1b      	lsreq	r3, r3, #8
  406b64:	3008      	addeq	r0, #8
  406b66:	071a      	lsls	r2, r3, #28
  406b68:	bf04      	itt	eq
  406b6a:	091b      	lsreq	r3, r3, #4
  406b6c:	3004      	addeq	r0, #4
  406b6e:	079a      	lsls	r2, r3, #30
  406b70:	bf04      	itt	eq
  406b72:	089b      	lsreq	r3, r3, #2
  406b74:	3002      	addeq	r0, #2
  406b76:	07da      	lsls	r2, r3, #31
  406b78:	d407      	bmi.n	406b8a <__lo0bits+0x4e>
  406b7a:	085b      	lsrs	r3, r3, #1
  406b7c:	d104      	bne.n	406b88 <__lo0bits+0x4c>
  406b7e:	2020      	movs	r0, #32
  406b80:	4770      	bx	lr
  406b82:	0c1b      	lsrs	r3, r3, #16
  406b84:	2010      	movs	r0, #16
  406b86:	e7e9      	b.n	406b5c <__lo0bits+0x20>
  406b88:	3001      	adds	r0, #1
  406b8a:	600b      	str	r3, [r1, #0]
  406b8c:	4770      	bx	lr
  406b8e:	2000      	movs	r0, #0
  406b90:	4770      	bx	lr
  406b92:	085b      	lsrs	r3, r3, #1
  406b94:	600b      	str	r3, [r1, #0]
  406b96:	2001      	movs	r0, #1
  406b98:	4770      	bx	lr
  406b9a:	bf00      	nop

00406b9c <__i2b>:
  406b9c:	b510      	push	{r4, lr}
  406b9e:	460c      	mov	r4, r1
  406ba0:	2101      	movs	r1, #1
  406ba2:	f7ff ff3b 	bl	406a1c <_Balloc>
  406ba6:	2201      	movs	r2, #1
  406ba8:	6144      	str	r4, [r0, #20]
  406baa:	6102      	str	r2, [r0, #16]
  406bac:	bd10      	pop	{r4, pc}
  406bae:	bf00      	nop

00406bb0 <__multiply>:
  406bb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406bb4:	690c      	ldr	r4, [r1, #16]
  406bb6:	6915      	ldr	r5, [r2, #16]
  406bb8:	42ac      	cmp	r4, r5
  406bba:	b083      	sub	sp, #12
  406bbc:	468b      	mov	fp, r1
  406bbe:	4616      	mov	r6, r2
  406bc0:	da04      	bge.n	406bcc <__multiply+0x1c>
  406bc2:	4622      	mov	r2, r4
  406bc4:	46b3      	mov	fp, r6
  406bc6:	462c      	mov	r4, r5
  406bc8:	460e      	mov	r6, r1
  406bca:	4615      	mov	r5, r2
  406bcc:	f8db 3008 	ldr.w	r3, [fp, #8]
  406bd0:	f8db 1004 	ldr.w	r1, [fp, #4]
  406bd4:	eb04 0805 	add.w	r8, r4, r5
  406bd8:	4598      	cmp	r8, r3
  406bda:	bfc8      	it	gt
  406bdc:	3101      	addgt	r1, #1
  406bde:	f7ff ff1d 	bl	406a1c <_Balloc>
  406be2:	f100 0914 	add.w	r9, r0, #20
  406be6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406bea:	45d1      	cmp	r9, sl
  406bec:	9000      	str	r0, [sp, #0]
  406bee:	d205      	bcs.n	406bfc <__multiply+0x4c>
  406bf0:	464b      	mov	r3, r9
  406bf2:	2100      	movs	r1, #0
  406bf4:	f843 1b04 	str.w	r1, [r3], #4
  406bf8:	459a      	cmp	sl, r3
  406bfa:	d8fb      	bhi.n	406bf4 <__multiply+0x44>
  406bfc:	f106 0c14 	add.w	ip, r6, #20
  406c00:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406c04:	f10b 0b14 	add.w	fp, fp, #20
  406c08:	459c      	cmp	ip, r3
  406c0a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406c0e:	d24c      	bcs.n	406caa <__multiply+0xfa>
  406c10:	f8cd a004 	str.w	sl, [sp, #4]
  406c14:	469a      	mov	sl, r3
  406c16:	f8dc 5000 	ldr.w	r5, [ip]
  406c1a:	b2af      	uxth	r7, r5
  406c1c:	b1ef      	cbz	r7, 406c5a <__multiply+0xaa>
  406c1e:	2100      	movs	r1, #0
  406c20:	464d      	mov	r5, r9
  406c22:	465e      	mov	r6, fp
  406c24:	460c      	mov	r4, r1
  406c26:	f856 2b04 	ldr.w	r2, [r6], #4
  406c2a:	6828      	ldr	r0, [r5, #0]
  406c2c:	b293      	uxth	r3, r2
  406c2e:	b281      	uxth	r1, r0
  406c30:	fb07 1303 	mla	r3, r7, r3, r1
  406c34:	0c12      	lsrs	r2, r2, #16
  406c36:	0c01      	lsrs	r1, r0, #16
  406c38:	4423      	add	r3, r4
  406c3a:	fb07 1102 	mla	r1, r7, r2, r1
  406c3e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406c42:	b29b      	uxth	r3, r3
  406c44:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406c48:	45b6      	cmp	lr, r6
  406c4a:	f845 3b04 	str.w	r3, [r5], #4
  406c4e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406c52:	d8e8      	bhi.n	406c26 <__multiply+0x76>
  406c54:	602c      	str	r4, [r5, #0]
  406c56:	f8dc 5000 	ldr.w	r5, [ip]
  406c5a:	0c2d      	lsrs	r5, r5, #16
  406c5c:	d01d      	beq.n	406c9a <__multiply+0xea>
  406c5e:	f8d9 3000 	ldr.w	r3, [r9]
  406c62:	4648      	mov	r0, r9
  406c64:	461c      	mov	r4, r3
  406c66:	4659      	mov	r1, fp
  406c68:	2200      	movs	r2, #0
  406c6a:	880e      	ldrh	r6, [r1, #0]
  406c6c:	0c24      	lsrs	r4, r4, #16
  406c6e:	fb05 4406 	mla	r4, r5, r6, r4
  406c72:	4422      	add	r2, r4
  406c74:	b29b      	uxth	r3, r3
  406c76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406c7a:	f840 3b04 	str.w	r3, [r0], #4
  406c7e:	f851 3b04 	ldr.w	r3, [r1], #4
  406c82:	6804      	ldr	r4, [r0, #0]
  406c84:	0c1b      	lsrs	r3, r3, #16
  406c86:	b2a6      	uxth	r6, r4
  406c88:	fb05 6303 	mla	r3, r5, r3, r6
  406c8c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406c90:	458e      	cmp	lr, r1
  406c92:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406c96:	d8e8      	bhi.n	406c6a <__multiply+0xba>
  406c98:	6003      	str	r3, [r0, #0]
  406c9a:	f10c 0c04 	add.w	ip, ip, #4
  406c9e:	45e2      	cmp	sl, ip
  406ca0:	f109 0904 	add.w	r9, r9, #4
  406ca4:	d8b7      	bhi.n	406c16 <__multiply+0x66>
  406ca6:	f8dd a004 	ldr.w	sl, [sp, #4]
  406caa:	f1b8 0f00 	cmp.w	r8, #0
  406cae:	dd0b      	ble.n	406cc8 <__multiply+0x118>
  406cb0:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406cb4:	f1aa 0a04 	sub.w	sl, sl, #4
  406cb8:	b11b      	cbz	r3, 406cc2 <__multiply+0x112>
  406cba:	e005      	b.n	406cc8 <__multiply+0x118>
  406cbc:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406cc0:	b913      	cbnz	r3, 406cc8 <__multiply+0x118>
  406cc2:	f1b8 0801 	subs.w	r8, r8, #1
  406cc6:	d1f9      	bne.n	406cbc <__multiply+0x10c>
  406cc8:	9800      	ldr	r0, [sp, #0]
  406cca:	f8c0 8010 	str.w	r8, [r0, #16]
  406cce:	b003      	add	sp, #12
  406cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406cd4 <__pow5mult>:
  406cd4:	f012 0303 	ands.w	r3, r2, #3
  406cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406cdc:	4614      	mov	r4, r2
  406cde:	4607      	mov	r7, r0
  406ce0:	d12e      	bne.n	406d40 <__pow5mult+0x6c>
  406ce2:	460d      	mov	r5, r1
  406ce4:	10a4      	asrs	r4, r4, #2
  406ce6:	d01c      	beq.n	406d22 <__pow5mult+0x4e>
  406ce8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406cea:	b396      	cbz	r6, 406d52 <__pow5mult+0x7e>
  406cec:	07e3      	lsls	r3, r4, #31
  406cee:	f04f 0800 	mov.w	r8, #0
  406cf2:	d406      	bmi.n	406d02 <__pow5mult+0x2e>
  406cf4:	1064      	asrs	r4, r4, #1
  406cf6:	d014      	beq.n	406d22 <__pow5mult+0x4e>
  406cf8:	6830      	ldr	r0, [r6, #0]
  406cfa:	b1a8      	cbz	r0, 406d28 <__pow5mult+0x54>
  406cfc:	4606      	mov	r6, r0
  406cfe:	07e3      	lsls	r3, r4, #31
  406d00:	d5f8      	bpl.n	406cf4 <__pow5mult+0x20>
  406d02:	4632      	mov	r2, r6
  406d04:	4629      	mov	r1, r5
  406d06:	4638      	mov	r0, r7
  406d08:	f7ff ff52 	bl	406bb0 <__multiply>
  406d0c:	b1b5      	cbz	r5, 406d3c <__pow5mult+0x68>
  406d0e:	686a      	ldr	r2, [r5, #4]
  406d10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406d12:	1064      	asrs	r4, r4, #1
  406d14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406d18:	6029      	str	r1, [r5, #0]
  406d1a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406d1e:	4605      	mov	r5, r0
  406d20:	d1ea      	bne.n	406cf8 <__pow5mult+0x24>
  406d22:	4628      	mov	r0, r5
  406d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406d28:	4632      	mov	r2, r6
  406d2a:	4631      	mov	r1, r6
  406d2c:	4638      	mov	r0, r7
  406d2e:	f7ff ff3f 	bl	406bb0 <__multiply>
  406d32:	6030      	str	r0, [r6, #0]
  406d34:	f8c0 8000 	str.w	r8, [r0]
  406d38:	4606      	mov	r6, r0
  406d3a:	e7e0      	b.n	406cfe <__pow5mult+0x2a>
  406d3c:	4605      	mov	r5, r0
  406d3e:	e7d9      	b.n	406cf4 <__pow5mult+0x20>
  406d40:	1e5a      	subs	r2, r3, #1
  406d42:	4d0b      	ldr	r5, [pc, #44]	; (406d70 <__pow5mult+0x9c>)
  406d44:	2300      	movs	r3, #0
  406d46:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406d4a:	f7ff fe97 	bl	406a7c <__multadd>
  406d4e:	4605      	mov	r5, r0
  406d50:	e7c8      	b.n	406ce4 <__pow5mult+0x10>
  406d52:	2101      	movs	r1, #1
  406d54:	4638      	mov	r0, r7
  406d56:	f7ff fe61 	bl	406a1c <_Balloc>
  406d5a:	f240 2171 	movw	r1, #625	; 0x271
  406d5e:	2201      	movs	r2, #1
  406d60:	2300      	movs	r3, #0
  406d62:	6141      	str	r1, [r0, #20]
  406d64:	6102      	str	r2, [r0, #16]
  406d66:	4606      	mov	r6, r0
  406d68:	64b8      	str	r0, [r7, #72]	; 0x48
  406d6a:	6003      	str	r3, [r0, #0]
  406d6c:	e7be      	b.n	406cec <__pow5mult+0x18>
  406d6e:	bf00      	nop
  406d70:	004092d0 	.word	0x004092d0

00406d74 <__lshift>:
  406d74:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406d78:	4691      	mov	r9, r2
  406d7a:	690a      	ldr	r2, [r1, #16]
  406d7c:	688b      	ldr	r3, [r1, #8]
  406d7e:	ea4f 1469 	mov.w	r4, r9, asr #5
  406d82:	eb04 0802 	add.w	r8, r4, r2
  406d86:	f108 0501 	add.w	r5, r8, #1
  406d8a:	429d      	cmp	r5, r3
  406d8c:	460e      	mov	r6, r1
  406d8e:	4607      	mov	r7, r0
  406d90:	6849      	ldr	r1, [r1, #4]
  406d92:	dd04      	ble.n	406d9e <__lshift+0x2a>
  406d94:	005b      	lsls	r3, r3, #1
  406d96:	429d      	cmp	r5, r3
  406d98:	f101 0101 	add.w	r1, r1, #1
  406d9c:	dcfa      	bgt.n	406d94 <__lshift+0x20>
  406d9e:	4638      	mov	r0, r7
  406da0:	f7ff fe3c 	bl	406a1c <_Balloc>
  406da4:	2c00      	cmp	r4, #0
  406da6:	f100 0314 	add.w	r3, r0, #20
  406daa:	dd06      	ble.n	406dba <__lshift+0x46>
  406dac:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406db0:	2100      	movs	r1, #0
  406db2:	f843 1b04 	str.w	r1, [r3], #4
  406db6:	429a      	cmp	r2, r3
  406db8:	d1fb      	bne.n	406db2 <__lshift+0x3e>
  406dba:	6934      	ldr	r4, [r6, #16]
  406dbc:	f106 0114 	add.w	r1, r6, #20
  406dc0:	f019 091f 	ands.w	r9, r9, #31
  406dc4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406dc8:	d01d      	beq.n	406e06 <__lshift+0x92>
  406dca:	f1c9 0c20 	rsb	ip, r9, #32
  406dce:	2200      	movs	r2, #0
  406dd0:	680c      	ldr	r4, [r1, #0]
  406dd2:	fa04 f409 	lsl.w	r4, r4, r9
  406dd6:	4314      	orrs	r4, r2
  406dd8:	f843 4b04 	str.w	r4, [r3], #4
  406ddc:	f851 2b04 	ldr.w	r2, [r1], #4
  406de0:	458e      	cmp	lr, r1
  406de2:	fa22 f20c 	lsr.w	r2, r2, ip
  406de6:	d8f3      	bhi.n	406dd0 <__lshift+0x5c>
  406de8:	601a      	str	r2, [r3, #0]
  406dea:	b10a      	cbz	r2, 406df0 <__lshift+0x7c>
  406dec:	f108 0502 	add.w	r5, r8, #2
  406df0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406df2:	6872      	ldr	r2, [r6, #4]
  406df4:	3d01      	subs	r5, #1
  406df6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406dfa:	6105      	str	r5, [r0, #16]
  406dfc:	6031      	str	r1, [r6, #0]
  406dfe:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406e02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406e06:	3b04      	subs	r3, #4
  406e08:	f851 2b04 	ldr.w	r2, [r1], #4
  406e0c:	f843 2f04 	str.w	r2, [r3, #4]!
  406e10:	458e      	cmp	lr, r1
  406e12:	d8f9      	bhi.n	406e08 <__lshift+0x94>
  406e14:	e7ec      	b.n	406df0 <__lshift+0x7c>
  406e16:	bf00      	nop

00406e18 <__mcmp>:
  406e18:	b430      	push	{r4, r5}
  406e1a:	690b      	ldr	r3, [r1, #16]
  406e1c:	4605      	mov	r5, r0
  406e1e:	6900      	ldr	r0, [r0, #16]
  406e20:	1ac0      	subs	r0, r0, r3
  406e22:	d10f      	bne.n	406e44 <__mcmp+0x2c>
  406e24:	009b      	lsls	r3, r3, #2
  406e26:	3514      	adds	r5, #20
  406e28:	3114      	adds	r1, #20
  406e2a:	4419      	add	r1, r3
  406e2c:	442b      	add	r3, r5
  406e2e:	e001      	b.n	406e34 <__mcmp+0x1c>
  406e30:	429d      	cmp	r5, r3
  406e32:	d207      	bcs.n	406e44 <__mcmp+0x2c>
  406e34:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406e38:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406e3c:	4294      	cmp	r4, r2
  406e3e:	d0f7      	beq.n	406e30 <__mcmp+0x18>
  406e40:	d302      	bcc.n	406e48 <__mcmp+0x30>
  406e42:	2001      	movs	r0, #1
  406e44:	bc30      	pop	{r4, r5}
  406e46:	4770      	bx	lr
  406e48:	f04f 30ff 	mov.w	r0, #4294967295
  406e4c:	e7fa      	b.n	406e44 <__mcmp+0x2c>
  406e4e:	bf00      	nop

00406e50 <__mdiff>:
  406e50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406e54:	690f      	ldr	r7, [r1, #16]
  406e56:	460e      	mov	r6, r1
  406e58:	6911      	ldr	r1, [r2, #16]
  406e5a:	1a7f      	subs	r7, r7, r1
  406e5c:	2f00      	cmp	r7, #0
  406e5e:	4690      	mov	r8, r2
  406e60:	d117      	bne.n	406e92 <__mdiff+0x42>
  406e62:	0089      	lsls	r1, r1, #2
  406e64:	f106 0514 	add.w	r5, r6, #20
  406e68:	f102 0e14 	add.w	lr, r2, #20
  406e6c:	186b      	adds	r3, r5, r1
  406e6e:	4471      	add	r1, lr
  406e70:	e001      	b.n	406e76 <__mdiff+0x26>
  406e72:	429d      	cmp	r5, r3
  406e74:	d25c      	bcs.n	406f30 <__mdiff+0xe0>
  406e76:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  406e7a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  406e7e:	42a2      	cmp	r2, r4
  406e80:	d0f7      	beq.n	406e72 <__mdiff+0x22>
  406e82:	d25e      	bcs.n	406f42 <__mdiff+0xf2>
  406e84:	4633      	mov	r3, r6
  406e86:	462c      	mov	r4, r5
  406e88:	4646      	mov	r6, r8
  406e8a:	4675      	mov	r5, lr
  406e8c:	4698      	mov	r8, r3
  406e8e:	2701      	movs	r7, #1
  406e90:	e005      	b.n	406e9e <__mdiff+0x4e>
  406e92:	db58      	blt.n	406f46 <__mdiff+0xf6>
  406e94:	f106 0514 	add.w	r5, r6, #20
  406e98:	f108 0414 	add.w	r4, r8, #20
  406e9c:	2700      	movs	r7, #0
  406e9e:	6871      	ldr	r1, [r6, #4]
  406ea0:	f7ff fdbc 	bl	406a1c <_Balloc>
  406ea4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406ea8:	6936      	ldr	r6, [r6, #16]
  406eaa:	60c7      	str	r7, [r0, #12]
  406eac:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406eb0:	46a6      	mov	lr, r4
  406eb2:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  406eb6:	f100 0414 	add.w	r4, r0, #20
  406eba:	2300      	movs	r3, #0
  406ebc:	f85e 1b04 	ldr.w	r1, [lr], #4
  406ec0:	f855 8b04 	ldr.w	r8, [r5], #4
  406ec4:	b28a      	uxth	r2, r1
  406ec6:	fa13 f388 	uxtah	r3, r3, r8
  406eca:	0c09      	lsrs	r1, r1, #16
  406ecc:	1a9a      	subs	r2, r3, r2
  406ece:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406ed2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406ed6:	b292      	uxth	r2, r2
  406ed8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406edc:	45f4      	cmp	ip, lr
  406ede:	f844 2b04 	str.w	r2, [r4], #4
  406ee2:	ea4f 4323 	mov.w	r3, r3, asr #16
  406ee6:	d8e9      	bhi.n	406ebc <__mdiff+0x6c>
  406ee8:	42af      	cmp	r7, r5
  406eea:	d917      	bls.n	406f1c <__mdiff+0xcc>
  406eec:	46a4      	mov	ip, r4
  406eee:	46ae      	mov	lr, r5
  406ef0:	f85e 2b04 	ldr.w	r2, [lr], #4
  406ef4:	fa13 f382 	uxtah	r3, r3, r2
  406ef8:	1419      	asrs	r1, r3, #16
  406efa:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406efe:	b29b      	uxth	r3, r3
  406f00:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406f04:	4577      	cmp	r7, lr
  406f06:	f84c 2b04 	str.w	r2, [ip], #4
  406f0a:	ea4f 4321 	mov.w	r3, r1, asr #16
  406f0e:	d8ef      	bhi.n	406ef0 <__mdiff+0xa0>
  406f10:	43ed      	mvns	r5, r5
  406f12:	442f      	add	r7, r5
  406f14:	f027 0703 	bic.w	r7, r7, #3
  406f18:	3704      	adds	r7, #4
  406f1a:	443c      	add	r4, r7
  406f1c:	3c04      	subs	r4, #4
  406f1e:	b922      	cbnz	r2, 406f2a <__mdiff+0xda>
  406f20:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406f24:	3e01      	subs	r6, #1
  406f26:	2b00      	cmp	r3, #0
  406f28:	d0fa      	beq.n	406f20 <__mdiff+0xd0>
  406f2a:	6106      	str	r6, [r0, #16]
  406f2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f30:	2100      	movs	r1, #0
  406f32:	f7ff fd73 	bl	406a1c <_Balloc>
  406f36:	2201      	movs	r2, #1
  406f38:	2300      	movs	r3, #0
  406f3a:	6102      	str	r2, [r0, #16]
  406f3c:	6143      	str	r3, [r0, #20]
  406f3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406f42:	4674      	mov	r4, lr
  406f44:	e7ab      	b.n	406e9e <__mdiff+0x4e>
  406f46:	4633      	mov	r3, r6
  406f48:	f106 0414 	add.w	r4, r6, #20
  406f4c:	f102 0514 	add.w	r5, r2, #20
  406f50:	4616      	mov	r6, r2
  406f52:	2701      	movs	r7, #1
  406f54:	4698      	mov	r8, r3
  406f56:	e7a2      	b.n	406e9e <__mdiff+0x4e>

00406f58 <__d2b>:
  406f58:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406f5c:	b082      	sub	sp, #8
  406f5e:	2101      	movs	r1, #1
  406f60:	461c      	mov	r4, r3
  406f62:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406f66:	4615      	mov	r5, r2
  406f68:	9e08      	ldr	r6, [sp, #32]
  406f6a:	f7ff fd57 	bl	406a1c <_Balloc>
  406f6e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406f72:	4680      	mov	r8, r0
  406f74:	b10f      	cbz	r7, 406f7a <__d2b+0x22>
  406f76:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  406f7a:	9401      	str	r4, [sp, #4]
  406f7c:	b31d      	cbz	r5, 406fc6 <__d2b+0x6e>
  406f7e:	a802      	add	r0, sp, #8
  406f80:	f840 5d08 	str.w	r5, [r0, #-8]!
  406f84:	f7ff fdda 	bl	406b3c <__lo0bits>
  406f88:	2800      	cmp	r0, #0
  406f8a:	d134      	bne.n	406ff6 <__d2b+0x9e>
  406f8c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406f90:	f8c8 2014 	str.w	r2, [r8, #20]
  406f94:	2b00      	cmp	r3, #0
  406f96:	bf0c      	ite	eq
  406f98:	2101      	moveq	r1, #1
  406f9a:	2102      	movne	r1, #2
  406f9c:	f8c8 3018 	str.w	r3, [r8, #24]
  406fa0:	f8c8 1010 	str.w	r1, [r8, #16]
  406fa4:	b9df      	cbnz	r7, 406fde <__d2b+0x86>
  406fa6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  406faa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406fae:	6030      	str	r0, [r6, #0]
  406fb0:	6918      	ldr	r0, [r3, #16]
  406fb2:	f7ff fda3 	bl	406afc <__hi0bits>
  406fb6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406fb8:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406fbc:	6018      	str	r0, [r3, #0]
  406fbe:	4640      	mov	r0, r8
  406fc0:	b002      	add	sp, #8
  406fc2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406fc6:	a801      	add	r0, sp, #4
  406fc8:	f7ff fdb8 	bl	406b3c <__lo0bits>
  406fcc:	9b01      	ldr	r3, [sp, #4]
  406fce:	f8c8 3014 	str.w	r3, [r8, #20]
  406fd2:	2101      	movs	r1, #1
  406fd4:	3020      	adds	r0, #32
  406fd6:	f8c8 1010 	str.w	r1, [r8, #16]
  406fda:	2f00      	cmp	r7, #0
  406fdc:	d0e3      	beq.n	406fa6 <__d2b+0x4e>
  406fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406fe0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406fe4:	4407      	add	r7, r0
  406fe6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406fea:	6037      	str	r7, [r6, #0]
  406fec:	6018      	str	r0, [r3, #0]
  406fee:	4640      	mov	r0, r8
  406ff0:	b002      	add	sp, #8
  406ff2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406ff6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406ffa:	f1c0 0220 	rsb	r2, r0, #32
  406ffe:	fa03 f202 	lsl.w	r2, r3, r2
  407002:	430a      	orrs	r2, r1
  407004:	40c3      	lsrs	r3, r0
  407006:	9301      	str	r3, [sp, #4]
  407008:	f8c8 2014 	str.w	r2, [r8, #20]
  40700c:	e7c2      	b.n	406f94 <__d2b+0x3c>
  40700e:	bf00      	nop

00407010 <_sbrk_r>:
  407010:	b538      	push	{r3, r4, r5, lr}
  407012:	4c07      	ldr	r4, [pc, #28]	; (407030 <_sbrk_r+0x20>)
  407014:	2300      	movs	r3, #0
  407016:	4605      	mov	r5, r0
  407018:	4608      	mov	r0, r1
  40701a:	6023      	str	r3, [r4, #0]
  40701c:	f7fb ff44 	bl	402ea8 <_sbrk>
  407020:	1c43      	adds	r3, r0, #1
  407022:	d000      	beq.n	407026 <_sbrk_r+0x16>
  407024:	bd38      	pop	{r3, r4, r5, pc}
  407026:	6823      	ldr	r3, [r4, #0]
  407028:	2b00      	cmp	r3, #0
  40702a:	d0fb      	beq.n	407024 <_sbrk_r+0x14>
  40702c:	602b      	str	r3, [r5, #0]
  40702e:	bd38      	pop	{r3, r4, r5, pc}
  407030:	2000d1fc 	.word	0x2000d1fc

00407034 <strchr>:
  407034:	b2c9      	uxtb	r1, r1
  407036:	2900      	cmp	r1, #0
  407038:	d041      	beq.n	4070be <strchr+0x8a>
  40703a:	0782      	lsls	r2, r0, #30
  40703c:	b4f0      	push	{r4, r5, r6, r7}
  40703e:	d067      	beq.n	407110 <strchr+0xdc>
  407040:	7803      	ldrb	r3, [r0, #0]
  407042:	2b00      	cmp	r3, #0
  407044:	d068      	beq.n	407118 <strchr+0xe4>
  407046:	4299      	cmp	r1, r3
  407048:	d037      	beq.n	4070ba <strchr+0x86>
  40704a:	1c43      	adds	r3, r0, #1
  40704c:	e004      	b.n	407058 <strchr+0x24>
  40704e:	f813 0b01 	ldrb.w	r0, [r3], #1
  407052:	b390      	cbz	r0, 4070ba <strchr+0x86>
  407054:	4281      	cmp	r1, r0
  407056:	d02f      	beq.n	4070b8 <strchr+0x84>
  407058:	079a      	lsls	r2, r3, #30
  40705a:	461c      	mov	r4, r3
  40705c:	d1f7      	bne.n	40704e <strchr+0x1a>
  40705e:	6825      	ldr	r5, [r4, #0]
  407060:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  407064:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  407068:	ea83 0605 	eor.w	r6, r3, r5
  40706c:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  407070:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  407074:	ea20 0006 	bic.w	r0, r0, r6
  407078:	ea22 0205 	bic.w	r2, r2, r5
  40707c:	4302      	orrs	r2, r0
  40707e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  407082:	d111      	bne.n	4070a8 <strchr+0x74>
  407084:	4620      	mov	r0, r4
  407086:	f850 6f04 	ldr.w	r6, [r0, #4]!
  40708a:	ea83 0706 	eor.w	r7, r3, r6
  40708e:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  407092:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  407096:	ea25 0507 	bic.w	r5, r5, r7
  40709a:	ea22 0206 	bic.w	r2, r2, r6
  40709e:	432a      	orrs	r2, r5
  4070a0:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4070a4:	d0ef      	beq.n	407086 <strchr+0x52>
  4070a6:	4604      	mov	r4, r0
  4070a8:	7820      	ldrb	r0, [r4, #0]
  4070aa:	b918      	cbnz	r0, 4070b4 <strchr+0x80>
  4070ac:	e005      	b.n	4070ba <strchr+0x86>
  4070ae:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  4070b2:	b110      	cbz	r0, 4070ba <strchr+0x86>
  4070b4:	4281      	cmp	r1, r0
  4070b6:	d1fa      	bne.n	4070ae <strchr+0x7a>
  4070b8:	4620      	mov	r0, r4
  4070ba:	bcf0      	pop	{r4, r5, r6, r7}
  4070bc:	4770      	bx	lr
  4070be:	0783      	lsls	r3, r0, #30
  4070c0:	d024      	beq.n	40710c <strchr+0xd8>
  4070c2:	7803      	ldrb	r3, [r0, #0]
  4070c4:	2b00      	cmp	r3, #0
  4070c6:	d0f9      	beq.n	4070bc <strchr+0x88>
  4070c8:	1c43      	adds	r3, r0, #1
  4070ca:	e003      	b.n	4070d4 <strchr+0xa0>
  4070cc:	7802      	ldrb	r2, [r0, #0]
  4070ce:	3301      	adds	r3, #1
  4070d0:	2a00      	cmp	r2, #0
  4070d2:	d0f3      	beq.n	4070bc <strchr+0x88>
  4070d4:	0799      	lsls	r1, r3, #30
  4070d6:	4618      	mov	r0, r3
  4070d8:	d1f8      	bne.n	4070cc <strchr+0x98>
  4070da:	6819      	ldr	r1, [r3, #0]
  4070dc:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  4070e0:	ea22 0201 	bic.w	r2, r2, r1
  4070e4:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4070e8:	d108      	bne.n	4070fc <strchr+0xc8>
  4070ea:	f853 1f04 	ldr.w	r1, [r3, #4]!
  4070ee:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  4070f2:	ea22 0201 	bic.w	r2, r2, r1
  4070f6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4070fa:	d0f6      	beq.n	4070ea <strchr+0xb6>
  4070fc:	781a      	ldrb	r2, [r3, #0]
  4070fe:	4618      	mov	r0, r3
  407100:	b142      	cbz	r2, 407114 <strchr+0xe0>
  407102:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  407106:	2b00      	cmp	r3, #0
  407108:	d1fb      	bne.n	407102 <strchr+0xce>
  40710a:	4770      	bx	lr
  40710c:	4603      	mov	r3, r0
  40710e:	e7e4      	b.n	4070da <strchr+0xa6>
  407110:	4604      	mov	r4, r0
  407112:	e7a4      	b.n	40705e <strchr+0x2a>
  407114:	4618      	mov	r0, r3
  407116:	4770      	bx	lr
  407118:	4618      	mov	r0, r3
  40711a:	e7ce      	b.n	4070ba <strchr+0x86>
	...

00407140 <strlen>:
  407140:	f890 f000 	pld	[r0]
  407144:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407148:	f020 0107 	bic.w	r1, r0, #7
  40714c:	f06f 0c00 	mvn.w	ip, #0
  407150:	f010 0407 	ands.w	r4, r0, #7
  407154:	f891 f020 	pld	[r1, #32]
  407158:	f040 8049 	bne.w	4071ee <strlen+0xae>
  40715c:	f04f 0400 	mov.w	r4, #0
  407160:	f06f 0007 	mvn.w	r0, #7
  407164:	e9d1 2300 	ldrd	r2, r3, [r1]
  407168:	f891 f040 	pld	[r1, #64]	; 0x40
  40716c:	f100 0008 	add.w	r0, r0, #8
  407170:	fa82 f24c 	uadd8	r2, r2, ip
  407174:	faa4 f28c 	sel	r2, r4, ip
  407178:	fa83 f34c 	uadd8	r3, r3, ip
  40717c:	faa2 f38c 	sel	r3, r2, ip
  407180:	bb4b      	cbnz	r3, 4071d6 <strlen+0x96>
  407182:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407186:	fa82 f24c 	uadd8	r2, r2, ip
  40718a:	f100 0008 	add.w	r0, r0, #8
  40718e:	faa4 f28c 	sel	r2, r4, ip
  407192:	fa83 f34c 	uadd8	r3, r3, ip
  407196:	faa2 f38c 	sel	r3, r2, ip
  40719a:	b9e3      	cbnz	r3, 4071d6 <strlen+0x96>
  40719c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4071a0:	fa82 f24c 	uadd8	r2, r2, ip
  4071a4:	f100 0008 	add.w	r0, r0, #8
  4071a8:	faa4 f28c 	sel	r2, r4, ip
  4071ac:	fa83 f34c 	uadd8	r3, r3, ip
  4071b0:	faa2 f38c 	sel	r3, r2, ip
  4071b4:	b97b      	cbnz	r3, 4071d6 <strlen+0x96>
  4071b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4071ba:	f101 0120 	add.w	r1, r1, #32
  4071be:	fa82 f24c 	uadd8	r2, r2, ip
  4071c2:	f100 0008 	add.w	r0, r0, #8
  4071c6:	faa4 f28c 	sel	r2, r4, ip
  4071ca:	fa83 f34c 	uadd8	r3, r3, ip
  4071ce:	faa2 f38c 	sel	r3, r2, ip
  4071d2:	2b00      	cmp	r3, #0
  4071d4:	d0c6      	beq.n	407164 <strlen+0x24>
  4071d6:	2a00      	cmp	r2, #0
  4071d8:	bf04      	itt	eq
  4071da:	3004      	addeq	r0, #4
  4071dc:	461a      	moveq	r2, r3
  4071de:	ba12      	rev	r2, r2
  4071e0:	fab2 f282 	clz	r2, r2
  4071e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4071e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4071ec:	4770      	bx	lr
  4071ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4071f2:	f004 0503 	and.w	r5, r4, #3
  4071f6:	f1c4 0000 	rsb	r0, r4, #0
  4071fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4071fe:	f014 0f04 	tst.w	r4, #4
  407202:	f891 f040 	pld	[r1, #64]	; 0x40
  407206:	fa0c f505 	lsl.w	r5, ip, r5
  40720a:	ea62 0205 	orn	r2, r2, r5
  40720e:	bf1c      	itt	ne
  407210:	ea63 0305 	ornne	r3, r3, r5
  407214:	4662      	movne	r2, ip
  407216:	f04f 0400 	mov.w	r4, #0
  40721a:	e7a9      	b.n	407170 <strlen+0x30>

0040721c <__ssprint_r>:
  40721c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407220:	6893      	ldr	r3, [r2, #8]
  407222:	b083      	sub	sp, #12
  407224:	4690      	mov	r8, r2
  407226:	2b00      	cmp	r3, #0
  407228:	d070      	beq.n	40730c <__ssprint_r+0xf0>
  40722a:	4682      	mov	sl, r0
  40722c:	460c      	mov	r4, r1
  40722e:	6817      	ldr	r7, [r2, #0]
  407230:	688d      	ldr	r5, [r1, #8]
  407232:	6808      	ldr	r0, [r1, #0]
  407234:	e042      	b.n	4072bc <__ssprint_r+0xa0>
  407236:	89a3      	ldrh	r3, [r4, #12]
  407238:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40723c:	d02e      	beq.n	40729c <__ssprint_r+0x80>
  40723e:	6965      	ldr	r5, [r4, #20]
  407240:	6921      	ldr	r1, [r4, #16]
  407242:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407246:	eba0 0b01 	sub.w	fp, r0, r1
  40724a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40724e:	f10b 0001 	add.w	r0, fp, #1
  407252:	106d      	asrs	r5, r5, #1
  407254:	4430      	add	r0, r6
  407256:	42a8      	cmp	r0, r5
  407258:	462a      	mov	r2, r5
  40725a:	bf84      	itt	hi
  40725c:	4605      	movhi	r5, r0
  40725e:	462a      	movhi	r2, r5
  407260:	055b      	lsls	r3, r3, #21
  407262:	d538      	bpl.n	4072d6 <__ssprint_r+0xba>
  407264:	4611      	mov	r1, r2
  407266:	4650      	mov	r0, sl
  407268:	f7ff f808 	bl	40627c <_malloc_r>
  40726c:	2800      	cmp	r0, #0
  40726e:	d03c      	beq.n	4072ea <__ssprint_r+0xce>
  407270:	465a      	mov	r2, fp
  407272:	6921      	ldr	r1, [r4, #16]
  407274:	9001      	str	r0, [sp, #4]
  407276:	f7ff fb33 	bl	4068e0 <memcpy>
  40727a:	89a2      	ldrh	r2, [r4, #12]
  40727c:	9b01      	ldr	r3, [sp, #4]
  40727e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407282:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407286:	81a2      	strh	r2, [r4, #12]
  407288:	eba5 020b 	sub.w	r2, r5, fp
  40728c:	eb03 000b 	add.w	r0, r3, fp
  407290:	6165      	str	r5, [r4, #20]
  407292:	6123      	str	r3, [r4, #16]
  407294:	6020      	str	r0, [r4, #0]
  407296:	60a2      	str	r2, [r4, #8]
  407298:	4635      	mov	r5, r6
  40729a:	46b3      	mov	fp, r6
  40729c:	465a      	mov	r2, fp
  40729e:	4649      	mov	r1, r9
  4072a0:	f000 fa08 	bl	4076b4 <memmove>
  4072a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4072a8:	68a2      	ldr	r2, [r4, #8]
  4072aa:	6820      	ldr	r0, [r4, #0]
  4072ac:	1b55      	subs	r5, r2, r5
  4072ae:	4458      	add	r0, fp
  4072b0:	1b9e      	subs	r6, r3, r6
  4072b2:	60a5      	str	r5, [r4, #8]
  4072b4:	6020      	str	r0, [r4, #0]
  4072b6:	f8c8 6008 	str.w	r6, [r8, #8]
  4072ba:	b33e      	cbz	r6, 40730c <__ssprint_r+0xf0>
  4072bc:	687e      	ldr	r6, [r7, #4]
  4072be:	463b      	mov	r3, r7
  4072c0:	3708      	adds	r7, #8
  4072c2:	2e00      	cmp	r6, #0
  4072c4:	d0fa      	beq.n	4072bc <__ssprint_r+0xa0>
  4072c6:	42ae      	cmp	r6, r5
  4072c8:	f8d3 9000 	ldr.w	r9, [r3]
  4072cc:	46ab      	mov	fp, r5
  4072ce:	d2b2      	bcs.n	407236 <__ssprint_r+0x1a>
  4072d0:	4635      	mov	r5, r6
  4072d2:	46b3      	mov	fp, r6
  4072d4:	e7e2      	b.n	40729c <__ssprint_r+0x80>
  4072d6:	4650      	mov	r0, sl
  4072d8:	f000 fa50 	bl	40777c <_realloc_r>
  4072dc:	4603      	mov	r3, r0
  4072de:	2800      	cmp	r0, #0
  4072e0:	d1d2      	bne.n	407288 <__ssprint_r+0x6c>
  4072e2:	6921      	ldr	r1, [r4, #16]
  4072e4:	4650      	mov	r0, sl
  4072e6:	f000 f8e9 	bl	4074bc <_free_r>
  4072ea:	230c      	movs	r3, #12
  4072ec:	f8ca 3000 	str.w	r3, [sl]
  4072f0:	89a3      	ldrh	r3, [r4, #12]
  4072f2:	2200      	movs	r2, #0
  4072f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4072f8:	f04f 30ff 	mov.w	r0, #4294967295
  4072fc:	81a3      	strh	r3, [r4, #12]
  4072fe:	f8c8 2008 	str.w	r2, [r8, #8]
  407302:	f8c8 2004 	str.w	r2, [r8, #4]
  407306:	b003      	add	sp, #12
  407308:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40730c:	2000      	movs	r0, #0
  40730e:	f8c8 0004 	str.w	r0, [r8, #4]
  407312:	b003      	add	sp, #12
  407314:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407318 <__register_exitproc>:
  407318:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40731c:	4c25      	ldr	r4, [pc, #148]	; (4073b4 <__register_exitproc+0x9c>)
  40731e:	6825      	ldr	r5, [r4, #0]
  407320:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  407324:	4606      	mov	r6, r0
  407326:	4688      	mov	r8, r1
  407328:	4692      	mov	sl, r2
  40732a:	4699      	mov	r9, r3
  40732c:	b3c4      	cbz	r4, 4073a0 <__register_exitproc+0x88>
  40732e:	6860      	ldr	r0, [r4, #4]
  407330:	281f      	cmp	r0, #31
  407332:	dc17      	bgt.n	407364 <__register_exitproc+0x4c>
  407334:	1c43      	adds	r3, r0, #1
  407336:	b176      	cbz	r6, 407356 <__register_exitproc+0x3e>
  407338:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  40733c:	2201      	movs	r2, #1
  40733e:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  407342:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  407346:	4082      	lsls	r2, r0
  407348:	4311      	orrs	r1, r2
  40734a:	2e02      	cmp	r6, #2
  40734c:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  407350:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  407354:	d01e      	beq.n	407394 <__register_exitproc+0x7c>
  407356:	3002      	adds	r0, #2
  407358:	6063      	str	r3, [r4, #4]
  40735a:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  40735e:	2000      	movs	r0, #0
  407360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407364:	4b14      	ldr	r3, [pc, #80]	; (4073b8 <__register_exitproc+0xa0>)
  407366:	b303      	cbz	r3, 4073aa <__register_exitproc+0x92>
  407368:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40736c:	f3af 8000 	nop.w
  407370:	4604      	mov	r4, r0
  407372:	b1d0      	cbz	r0, 4073aa <__register_exitproc+0x92>
  407374:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  407378:	2700      	movs	r7, #0
  40737a:	e880 0088 	stmia.w	r0, {r3, r7}
  40737e:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  407382:	4638      	mov	r0, r7
  407384:	2301      	movs	r3, #1
  407386:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  40738a:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40738e:	2e00      	cmp	r6, #0
  407390:	d0e1      	beq.n	407356 <__register_exitproc+0x3e>
  407392:	e7d1      	b.n	407338 <__register_exitproc+0x20>
  407394:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  407398:	430a      	orrs	r2, r1
  40739a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40739e:	e7da      	b.n	407356 <__register_exitproc+0x3e>
  4073a0:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  4073a4:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  4073a8:	e7c1      	b.n	40732e <__register_exitproc+0x16>
  4073aa:	f04f 30ff 	mov.w	r0, #4294967295
  4073ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4073b2:	bf00      	nop
  4073b4:	00409168 	.word	0x00409168
  4073b8:	00000000 	.word	0x00000000

004073bc <_calloc_r>:
  4073bc:	b510      	push	{r4, lr}
  4073be:	fb02 f101 	mul.w	r1, r2, r1
  4073c2:	f7fe ff5b 	bl	40627c <_malloc_r>
  4073c6:	4604      	mov	r4, r0
  4073c8:	b1d8      	cbz	r0, 407402 <_calloc_r+0x46>
  4073ca:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4073ce:	f022 0203 	bic.w	r2, r2, #3
  4073d2:	3a04      	subs	r2, #4
  4073d4:	2a24      	cmp	r2, #36	; 0x24
  4073d6:	d818      	bhi.n	40740a <_calloc_r+0x4e>
  4073d8:	2a13      	cmp	r2, #19
  4073da:	d914      	bls.n	407406 <_calloc_r+0x4a>
  4073dc:	2300      	movs	r3, #0
  4073de:	2a1b      	cmp	r2, #27
  4073e0:	6003      	str	r3, [r0, #0]
  4073e2:	6043      	str	r3, [r0, #4]
  4073e4:	d916      	bls.n	407414 <_calloc_r+0x58>
  4073e6:	2a24      	cmp	r2, #36	; 0x24
  4073e8:	6083      	str	r3, [r0, #8]
  4073ea:	60c3      	str	r3, [r0, #12]
  4073ec:	bf11      	iteee	ne
  4073ee:	f100 0210 	addne.w	r2, r0, #16
  4073f2:	6103      	streq	r3, [r0, #16]
  4073f4:	6143      	streq	r3, [r0, #20]
  4073f6:	f100 0218 	addeq.w	r2, r0, #24
  4073fa:	2300      	movs	r3, #0
  4073fc:	6013      	str	r3, [r2, #0]
  4073fe:	6053      	str	r3, [r2, #4]
  407400:	6093      	str	r3, [r2, #8]
  407402:	4620      	mov	r0, r4
  407404:	bd10      	pop	{r4, pc}
  407406:	4602      	mov	r2, r0
  407408:	e7f7      	b.n	4073fa <_calloc_r+0x3e>
  40740a:	2100      	movs	r1, #0
  40740c:	f7fc fa40 	bl	403890 <memset>
  407410:	4620      	mov	r0, r4
  407412:	bd10      	pop	{r4, pc}
  407414:	f100 0208 	add.w	r2, r0, #8
  407418:	e7ef      	b.n	4073fa <_calloc_r+0x3e>
  40741a:	bf00      	nop

0040741c <_malloc_trim_r>:
  40741c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40741e:	4f24      	ldr	r7, [pc, #144]	; (4074b0 <_malloc_trim_r+0x94>)
  407420:	460c      	mov	r4, r1
  407422:	4606      	mov	r6, r0
  407424:	f7ff faf6 	bl	406a14 <__malloc_lock>
  407428:	68bb      	ldr	r3, [r7, #8]
  40742a:	685d      	ldr	r5, [r3, #4]
  40742c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  407430:	310f      	adds	r1, #15
  407432:	f025 0503 	bic.w	r5, r5, #3
  407436:	4429      	add	r1, r5
  407438:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40743c:	f021 010f 	bic.w	r1, r1, #15
  407440:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407444:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  407448:	db07      	blt.n	40745a <_malloc_trim_r+0x3e>
  40744a:	2100      	movs	r1, #0
  40744c:	4630      	mov	r0, r6
  40744e:	f7ff fddf 	bl	407010 <_sbrk_r>
  407452:	68bb      	ldr	r3, [r7, #8]
  407454:	442b      	add	r3, r5
  407456:	4298      	cmp	r0, r3
  407458:	d004      	beq.n	407464 <_malloc_trim_r+0x48>
  40745a:	4630      	mov	r0, r6
  40745c:	f7ff fadc 	bl	406a18 <__malloc_unlock>
  407460:	2000      	movs	r0, #0
  407462:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407464:	4261      	negs	r1, r4
  407466:	4630      	mov	r0, r6
  407468:	f7ff fdd2 	bl	407010 <_sbrk_r>
  40746c:	3001      	adds	r0, #1
  40746e:	d00d      	beq.n	40748c <_malloc_trim_r+0x70>
  407470:	4b10      	ldr	r3, [pc, #64]	; (4074b4 <_malloc_trim_r+0x98>)
  407472:	68ba      	ldr	r2, [r7, #8]
  407474:	6819      	ldr	r1, [r3, #0]
  407476:	1b2d      	subs	r5, r5, r4
  407478:	f045 0501 	orr.w	r5, r5, #1
  40747c:	4630      	mov	r0, r6
  40747e:	1b09      	subs	r1, r1, r4
  407480:	6055      	str	r5, [r2, #4]
  407482:	6019      	str	r1, [r3, #0]
  407484:	f7ff fac8 	bl	406a18 <__malloc_unlock>
  407488:	2001      	movs	r0, #1
  40748a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40748c:	2100      	movs	r1, #0
  40748e:	4630      	mov	r0, r6
  407490:	f7ff fdbe 	bl	407010 <_sbrk_r>
  407494:	68ba      	ldr	r2, [r7, #8]
  407496:	1a83      	subs	r3, r0, r2
  407498:	2b0f      	cmp	r3, #15
  40749a:	ddde      	ble.n	40745a <_malloc_trim_r+0x3e>
  40749c:	4c06      	ldr	r4, [pc, #24]	; (4074b8 <_malloc_trim_r+0x9c>)
  40749e:	4905      	ldr	r1, [pc, #20]	; (4074b4 <_malloc_trim_r+0x98>)
  4074a0:	6824      	ldr	r4, [r4, #0]
  4074a2:	f043 0301 	orr.w	r3, r3, #1
  4074a6:	1b00      	subs	r0, r0, r4
  4074a8:	6053      	str	r3, [r2, #4]
  4074aa:	6008      	str	r0, [r1, #0]
  4074ac:	e7d5      	b.n	40745a <_malloc_trim_r+0x3e>
  4074ae:	bf00      	nop
  4074b0:	20000440 	.word	0x20000440
  4074b4:	20000a80 	.word	0x20000a80
  4074b8:	20000848 	.word	0x20000848

004074bc <_free_r>:
  4074bc:	2900      	cmp	r1, #0
  4074be:	d044      	beq.n	40754a <_free_r+0x8e>
  4074c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4074c4:	460d      	mov	r5, r1
  4074c6:	4680      	mov	r8, r0
  4074c8:	f7ff faa4 	bl	406a14 <__malloc_lock>
  4074cc:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4074d0:	4969      	ldr	r1, [pc, #420]	; (407678 <_free_r+0x1bc>)
  4074d2:	f027 0301 	bic.w	r3, r7, #1
  4074d6:	f1a5 0408 	sub.w	r4, r5, #8
  4074da:	18e2      	adds	r2, r4, r3
  4074dc:	688e      	ldr	r6, [r1, #8]
  4074de:	6850      	ldr	r0, [r2, #4]
  4074e0:	42b2      	cmp	r2, r6
  4074e2:	f020 0003 	bic.w	r0, r0, #3
  4074e6:	d05e      	beq.n	4075a6 <_free_r+0xea>
  4074e8:	07fe      	lsls	r6, r7, #31
  4074ea:	6050      	str	r0, [r2, #4]
  4074ec:	d40b      	bmi.n	407506 <_free_r+0x4a>
  4074ee:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4074f2:	1be4      	subs	r4, r4, r7
  4074f4:	f101 0e08 	add.w	lr, r1, #8
  4074f8:	68a5      	ldr	r5, [r4, #8]
  4074fa:	4575      	cmp	r5, lr
  4074fc:	443b      	add	r3, r7
  4074fe:	d06d      	beq.n	4075dc <_free_r+0x120>
  407500:	68e7      	ldr	r7, [r4, #12]
  407502:	60ef      	str	r7, [r5, #12]
  407504:	60bd      	str	r5, [r7, #8]
  407506:	1815      	adds	r5, r2, r0
  407508:	686d      	ldr	r5, [r5, #4]
  40750a:	07ed      	lsls	r5, r5, #31
  40750c:	d53e      	bpl.n	40758c <_free_r+0xd0>
  40750e:	f043 0201 	orr.w	r2, r3, #1
  407512:	6062      	str	r2, [r4, #4]
  407514:	50e3      	str	r3, [r4, r3]
  407516:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40751a:	d217      	bcs.n	40754c <_free_r+0x90>
  40751c:	08db      	lsrs	r3, r3, #3
  40751e:	1c58      	adds	r0, r3, #1
  407520:	109a      	asrs	r2, r3, #2
  407522:	684d      	ldr	r5, [r1, #4]
  407524:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  407528:	60a7      	str	r7, [r4, #8]
  40752a:	2301      	movs	r3, #1
  40752c:	4093      	lsls	r3, r2
  40752e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407532:	432b      	orrs	r3, r5
  407534:	3a08      	subs	r2, #8
  407536:	60e2      	str	r2, [r4, #12]
  407538:	604b      	str	r3, [r1, #4]
  40753a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40753e:	60fc      	str	r4, [r7, #12]
  407540:	4640      	mov	r0, r8
  407542:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407546:	f7ff ba67 	b.w	406a18 <__malloc_unlock>
  40754a:	4770      	bx	lr
  40754c:	0a5a      	lsrs	r2, r3, #9
  40754e:	2a04      	cmp	r2, #4
  407550:	d852      	bhi.n	4075f8 <_free_r+0x13c>
  407552:	099a      	lsrs	r2, r3, #6
  407554:	f102 0739 	add.w	r7, r2, #57	; 0x39
  407558:	00ff      	lsls	r7, r7, #3
  40755a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40755e:	19c8      	adds	r0, r1, r7
  407560:	59ca      	ldr	r2, [r1, r7]
  407562:	3808      	subs	r0, #8
  407564:	4290      	cmp	r0, r2
  407566:	d04f      	beq.n	407608 <_free_r+0x14c>
  407568:	6851      	ldr	r1, [r2, #4]
  40756a:	f021 0103 	bic.w	r1, r1, #3
  40756e:	428b      	cmp	r3, r1
  407570:	d232      	bcs.n	4075d8 <_free_r+0x11c>
  407572:	6892      	ldr	r2, [r2, #8]
  407574:	4290      	cmp	r0, r2
  407576:	d1f7      	bne.n	407568 <_free_r+0xac>
  407578:	68c3      	ldr	r3, [r0, #12]
  40757a:	60a0      	str	r0, [r4, #8]
  40757c:	60e3      	str	r3, [r4, #12]
  40757e:	609c      	str	r4, [r3, #8]
  407580:	60c4      	str	r4, [r0, #12]
  407582:	4640      	mov	r0, r8
  407584:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407588:	f7ff ba46 	b.w	406a18 <__malloc_unlock>
  40758c:	6895      	ldr	r5, [r2, #8]
  40758e:	4f3b      	ldr	r7, [pc, #236]	; (40767c <_free_r+0x1c0>)
  407590:	42bd      	cmp	r5, r7
  407592:	4403      	add	r3, r0
  407594:	d040      	beq.n	407618 <_free_r+0x15c>
  407596:	68d0      	ldr	r0, [r2, #12]
  407598:	60e8      	str	r0, [r5, #12]
  40759a:	f043 0201 	orr.w	r2, r3, #1
  40759e:	6085      	str	r5, [r0, #8]
  4075a0:	6062      	str	r2, [r4, #4]
  4075a2:	50e3      	str	r3, [r4, r3]
  4075a4:	e7b7      	b.n	407516 <_free_r+0x5a>
  4075a6:	07ff      	lsls	r7, r7, #31
  4075a8:	4403      	add	r3, r0
  4075aa:	d407      	bmi.n	4075bc <_free_r+0x100>
  4075ac:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4075b0:	1aa4      	subs	r4, r4, r2
  4075b2:	4413      	add	r3, r2
  4075b4:	68a0      	ldr	r0, [r4, #8]
  4075b6:	68e2      	ldr	r2, [r4, #12]
  4075b8:	60c2      	str	r2, [r0, #12]
  4075ba:	6090      	str	r0, [r2, #8]
  4075bc:	4a30      	ldr	r2, [pc, #192]	; (407680 <_free_r+0x1c4>)
  4075be:	6812      	ldr	r2, [r2, #0]
  4075c0:	f043 0001 	orr.w	r0, r3, #1
  4075c4:	4293      	cmp	r3, r2
  4075c6:	6060      	str	r0, [r4, #4]
  4075c8:	608c      	str	r4, [r1, #8]
  4075ca:	d3b9      	bcc.n	407540 <_free_r+0x84>
  4075cc:	4b2d      	ldr	r3, [pc, #180]	; (407684 <_free_r+0x1c8>)
  4075ce:	4640      	mov	r0, r8
  4075d0:	6819      	ldr	r1, [r3, #0]
  4075d2:	f7ff ff23 	bl	40741c <_malloc_trim_r>
  4075d6:	e7b3      	b.n	407540 <_free_r+0x84>
  4075d8:	4610      	mov	r0, r2
  4075da:	e7cd      	b.n	407578 <_free_r+0xbc>
  4075dc:	1811      	adds	r1, r2, r0
  4075de:	6849      	ldr	r1, [r1, #4]
  4075e0:	07c9      	lsls	r1, r1, #31
  4075e2:	d444      	bmi.n	40766e <_free_r+0x1b2>
  4075e4:	6891      	ldr	r1, [r2, #8]
  4075e6:	68d2      	ldr	r2, [r2, #12]
  4075e8:	60ca      	str	r2, [r1, #12]
  4075ea:	4403      	add	r3, r0
  4075ec:	f043 0001 	orr.w	r0, r3, #1
  4075f0:	6091      	str	r1, [r2, #8]
  4075f2:	6060      	str	r0, [r4, #4]
  4075f4:	50e3      	str	r3, [r4, r3]
  4075f6:	e7a3      	b.n	407540 <_free_r+0x84>
  4075f8:	2a14      	cmp	r2, #20
  4075fa:	d816      	bhi.n	40762a <_free_r+0x16e>
  4075fc:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407600:	00ff      	lsls	r7, r7, #3
  407602:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  407606:	e7aa      	b.n	40755e <_free_r+0xa2>
  407608:	10aa      	asrs	r2, r5, #2
  40760a:	2301      	movs	r3, #1
  40760c:	684d      	ldr	r5, [r1, #4]
  40760e:	4093      	lsls	r3, r2
  407610:	432b      	orrs	r3, r5
  407612:	604b      	str	r3, [r1, #4]
  407614:	4603      	mov	r3, r0
  407616:	e7b0      	b.n	40757a <_free_r+0xbe>
  407618:	f043 0201 	orr.w	r2, r3, #1
  40761c:	614c      	str	r4, [r1, #20]
  40761e:	610c      	str	r4, [r1, #16]
  407620:	60e5      	str	r5, [r4, #12]
  407622:	60a5      	str	r5, [r4, #8]
  407624:	6062      	str	r2, [r4, #4]
  407626:	50e3      	str	r3, [r4, r3]
  407628:	e78a      	b.n	407540 <_free_r+0x84>
  40762a:	2a54      	cmp	r2, #84	; 0x54
  40762c:	d806      	bhi.n	40763c <_free_r+0x180>
  40762e:	0b1a      	lsrs	r2, r3, #12
  407630:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407634:	00ff      	lsls	r7, r7, #3
  407636:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40763a:	e790      	b.n	40755e <_free_r+0xa2>
  40763c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407640:	d806      	bhi.n	407650 <_free_r+0x194>
  407642:	0bda      	lsrs	r2, r3, #15
  407644:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407648:	00ff      	lsls	r7, r7, #3
  40764a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40764e:	e786      	b.n	40755e <_free_r+0xa2>
  407650:	f240 5054 	movw	r0, #1364	; 0x554
  407654:	4282      	cmp	r2, r0
  407656:	d806      	bhi.n	407666 <_free_r+0x1aa>
  407658:	0c9a      	lsrs	r2, r3, #18
  40765a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40765e:	00ff      	lsls	r7, r7, #3
  407660:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407664:	e77b      	b.n	40755e <_free_r+0xa2>
  407666:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40766a:	257e      	movs	r5, #126	; 0x7e
  40766c:	e777      	b.n	40755e <_free_r+0xa2>
  40766e:	f043 0101 	orr.w	r1, r3, #1
  407672:	6061      	str	r1, [r4, #4]
  407674:	6013      	str	r3, [r2, #0]
  407676:	e763      	b.n	407540 <_free_r+0x84>
  407678:	20000440 	.word	0x20000440
  40767c:	20000448 	.word	0x20000448
  407680:	2000084c 	.word	0x2000084c
  407684:	20000ab0 	.word	0x20000ab0

00407688 <__ascii_mbtowc>:
  407688:	b082      	sub	sp, #8
  40768a:	b149      	cbz	r1, 4076a0 <__ascii_mbtowc+0x18>
  40768c:	b15a      	cbz	r2, 4076a6 <__ascii_mbtowc+0x1e>
  40768e:	b16b      	cbz	r3, 4076ac <__ascii_mbtowc+0x24>
  407690:	7813      	ldrb	r3, [r2, #0]
  407692:	600b      	str	r3, [r1, #0]
  407694:	7812      	ldrb	r2, [r2, #0]
  407696:	1c10      	adds	r0, r2, #0
  407698:	bf18      	it	ne
  40769a:	2001      	movne	r0, #1
  40769c:	b002      	add	sp, #8
  40769e:	4770      	bx	lr
  4076a0:	a901      	add	r1, sp, #4
  4076a2:	2a00      	cmp	r2, #0
  4076a4:	d1f3      	bne.n	40768e <__ascii_mbtowc+0x6>
  4076a6:	4610      	mov	r0, r2
  4076a8:	b002      	add	sp, #8
  4076aa:	4770      	bx	lr
  4076ac:	f06f 0001 	mvn.w	r0, #1
  4076b0:	e7f4      	b.n	40769c <__ascii_mbtowc+0x14>
  4076b2:	bf00      	nop

004076b4 <memmove>:
  4076b4:	4288      	cmp	r0, r1
  4076b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4076b8:	d90d      	bls.n	4076d6 <memmove+0x22>
  4076ba:	188b      	adds	r3, r1, r2
  4076bc:	4298      	cmp	r0, r3
  4076be:	d20a      	bcs.n	4076d6 <memmove+0x22>
  4076c0:	1884      	adds	r4, r0, r2
  4076c2:	2a00      	cmp	r2, #0
  4076c4:	d051      	beq.n	40776a <memmove+0xb6>
  4076c6:	4622      	mov	r2, r4
  4076c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4076cc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4076d0:	4299      	cmp	r1, r3
  4076d2:	d1f9      	bne.n	4076c8 <memmove+0x14>
  4076d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4076d6:	2a0f      	cmp	r2, #15
  4076d8:	d948      	bls.n	40776c <memmove+0xb8>
  4076da:	ea41 0300 	orr.w	r3, r1, r0
  4076de:	079b      	lsls	r3, r3, #30
  4076e0:	d146      	bne.n	407770 <memmove+0xbc>
  4076e2:	f100 0410 	add.w	r4, r0, #16
  4076e6:	f101 0310 	add.w	r3, r1, #16
  4076ea:	4615      	mov	r5, r2
  4076ec:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4076f0:	f844 6c10 	str.w	r6, [r4, #-16]
  4076f4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4076f8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4076fc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407700:	f844 6c08 	str.w	r6, [r4, #-8]
  407704:	3d10      	subs	r5, #16
  407706:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40770a:	f844 6c04 	str.w	r6, [r4, #-4]
  40770e:	2d0f      	cmp	r5, #15
  407710:	f103 0310 	add.w	r3, r3, #16
  407714:	f104 0410 	add.w	r4, r4, #16
  407718:	d8e8      	bhi.n	4076ec <memmove+0x38>
  40771a:	f1a2 0310 	sub.w	r3, r2, #16
  40771e:	f023 030f 	bic.w	r3, r3, #15
  407722:	f002 0e0f 	and.w	lr, r2, #15
  407726:	3310      	adds	r3, #16
  407728:	f1be 0f03 	cmp.w	lr, #3
  40772c:	4419      	add	r1, r3
  40772e:	4403      	add	r3, r0
  407730:	d921      	bls.n	407776 <memmove+0xc2>
  407732:	1f1e      	subs	r6, r3, #4
  407734:	460d      	mov	r5, r1
  407736:	4674      	mov	r4, lr
  407738:	3c04      	subs	r4, #4
  40773a:	f855 7b04 	ldr.w	r7, [r5], #4
  40773e:	f846 7f04 	str.w	r7, [r6, #4]!
  407742:	2c03      	cmp	r4, #3
  407744:	d8f8      	bhi.n	407738 <memmove+0x84>
  407746:	f1ae 0404 	sub.w	r4, lr, #4
  40774a:	f024 0403 	bic.w	r4, r4, #3
  40774e:	3404      	adds	r4, #4
  407750:	4421      	add	r1, r4
  407752:	4423      	add	r3, r4
  407754:	f002 0203 	and.w	r2, r2, #3
  407758:	b162      	cbz	r2, 407774 <memmove+0xc0>
  40775a:	3b01      	subs	r3, #1
  40775c:	440a      	add	r2, r1
  40775e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407762:	f803 4f01 	strb.w	r4, [r3, #1]!
  407766:	428a      	cmp	r2, r1
  407768:	d1f9      	bne.n	40775e <memmove+0xaa>
  40776a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40776c:	4603      	mov	r3, r0
  40776e:	e7f3      	b.n	407758 <memmove+0xa4>
  407770:	4603      	mov	r3, r0
  407772:	e7f2      	b.n	40775a <memmove+0xa6>
  407774:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407776:	4672      	mov	r2, lr
  407778:	e7ee      	b.n	407758 <memmove+0xa4>
  40777a:	bf00      	nop

0040777c <_realloc_r>:
  40777c:	2900      	cmp	r1, #0
  40777e:	f000 8095 	beq.w	4078ac <_realloc_r+0x130>
  407782:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407786:	460d      	mov	r5, r1
  407788:	4616      	mov	r6, r2
  40778a:	b083      	sub	sp, #12
  40778c:	4680      	mov	r8, r0
  40778e:	f106 070b 	add.w	r7, r6, #11
  407792:	f7ff f93f 	bl	406a14 <__malloc_lock>
  407796:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40779a:	2f16      	cmp	r7, #22
  40779c:	f02e 0403 	bic.w	r4, lr, #3
  4077a0:	f1a5 0908 	sub.w	r9, r5, #8
  4077a4:	d83c      	bhi.n	407820 <_realloc_r+0xa4>
  4077a6:	2210      	movs	r2, #16
  4077a8:	4617      	mov	r7, r2
  4077aa:	42be      	cmp	r6, r7
  4077ac:	d83d      	bhi.n	40782a <_realloc_r+0xae>
  4077ae:	4294      	cmp	r4, r2
  4077b0:	da43      	bge.n	40783a <_realloc_r+0xbe>
  4077b2:	4bc4      	ldr	r3, [pc, #784]	; (407ac4 <_realloc_r+0x348>)
  4077b4:	6899      	ldr	r1, [r3, #8]
  4077b6:	eb09 0004 	add.w	r0, r9, r4
  4077ba:	4288      	cmp	r0, r1
  4077bc:	f000 80b4 	beq.w	407928 <_realloc_r+0x1ac>
  4077c0:	6843      	ldr	r3, [r0, #4]
  4077c2:	f023 0101 	bic.w	r1, r3, #1
  4077c6:	4401      	add	r1, r0
  4077c8:	6849      	ldr	r1, [r1, #4]
  4077ca:	07c9      	lsls	r1, r1, #31
  4077cc:	d54c      	bpl.n	407868 <_realloc_r+0xec>
  4077ce:	f01e 0f01 	tst.w	lr, #1
  4077d2:	f000 809b 	beq.w	40790c <_realloc_r+0x190>
  4077d6:	4631      	mov	r1, r6
  4077d8:	4640      	mov	r0, r8
  4077da:	f7fe fd4f 	bl	40627c <_malloc_r>
  4077de:	4606      	mov	r6, r0
  4077e0:	2800      	cmp	r0, #0
  4077e2:	d03a      	beq.n	40785a <_realloc_r+0xde>
  4077e4:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4077e8:	f023 0301 	bic.w	r3, r3, #1
  4077ec:	444b      	add	r3, r9
  4077ee:	f1a0 0208 	sub.w	r2, r0, #8
  4077f2:	429a      	cmp	r2, r3
  4077f4:	f000 8121 	beq.w	407a3a <_realloc_r+0x2be>
  4077f8:	1f22      	subs	r2, r4, #4
  4077fa:	2a24      	cmp	r2, #36	; 0x24
  4077fc:	f200 8107 	bhi.w	407a0e <_realloc_r+0x292>
  407800:	2a13      	cmp	r2, #19
  407802:	f200 80db 	bhi.w	4079bc <_realloc_r+0x240>
  407806:	4603      	mov	r3, r0
  407808:	462a      	mov	r2, r5
  40780a:	6811      	ldr	r1, [r2, #0]
  40780c:	6019      	str	r1, [r3, #0]
  40780e:	6851      	ldr	r1, [r2, #4]
  407810:	6059      	str	r1, [r3, #4]
  407812:	6892      	ldr	r2, [r2, #8]
  407814:	609a      	str	r2, [r3, #8]
  407816:	4629      	mov	r1, r5
  407818:	4640      	mov	r0, r8
  40781a:	f7ff fe4f 	bl	4074bc <_free_r>
  40781e:	e01c      	b.n	40785a <_realloc_r+0xde>
  407820:	f027 0707 	bic.w	r7, r7, #7
  407824:	2f00      	cmp	r7, #0
  407826:	463a      	mov	r2, r7
  407828:	dabf      	bge.n	4077aa <_realloc_r+0x2e>
  40782a:	2600      	movs	r6, #0
  40782c:	230c      	movs	r3, #12
  40782e:	4630      	mov	r0, r6
  407830:	f8c8 3000 	str.w	r3, [r8]
  407834:	b003      	add	sp, #12
  407836:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40783a:	462e      	mov	r6, r5
  40783c:	1be3      	subs	r3, r4, r7
  40783e:	2b0f      	cmp	r3, #15
  407840:	d81e      	bhi.n	407880 <_realloc_r+0x104>
  407842:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407846:	f003 0301 	and.w	r3, r3, #1
  40784a:	4323      	orrs	r3, r4
  40784c:	444c      	add	r4, r9
  40784e:	f8c9 3004 	str.w	r3, [r9, #4]
  407852:	6863      	ldr	r3, [r4, #4]
  407854:	f043 0301 	orr.w	r3, r3, #1
  407858:	6063      	str	r3, [r4, #4]
  40785a:	4640      	mov	r0, r8
  40785c:	f7ff f8dc 	bl	406a18 <__malloc_unlock>
  407860:	4630      	mov	r0, r6
  407862:	b003      	add	sp, #12
  407864:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407868:	f023 0303 	bic.w	r3, r3, #3
  40786c:	18e1      	adds	r1, r4, r3
  40786e:	4291      	cmp	r1, r2
  407870:	db1f      	blt.n	4078b2 <_realloc_r+0x136>
  407872:	68c3      	ldr	r3, [r0, #12]
  407874:	6882      	ldr	r2, [r0, #8]
  407876:	462e      	mov	r6, r5
  407878:	60d3      	str	r3, [r2, #12]
  40787a:	460c      	mov	r4, r1
  40787c:	609a      	str	r2, [r3, #8]
  40787e:	e7dd      	b.n	40783c <_realloc_r+0xc0>
  407880:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407884:	eb09 0107 	add.w	r1, r9, r7
  407888:	f002 0201 	and.w	r2, r2, #1
  40788c:	444c      	add	r4, r9
  40788e:	f043 0301 	orr.w	r3, r3, #1
  407892:	4317      	orrs	r7, r2
  407894:	f8c9 7004 	str.w	r7, [r9, #4]
  407898:	604b      	str	r3, [r1, #4]
  40789a:	6863      	ldr	r3, [r4, #4]
  40789c:	f043 0301 	orr.w	r3, r3, #1
  4078a0:	3108      	adds	r1, #8
  4078a2:	6063      	str	r3, [r4, #4]
  4078a4:	4640      	mov	r0, r8
  4078a6:	f7ff fe09 	bl	4074bc <_free_r>
  4078aa:	e7d6      	b.n	40785a <_realloc_r+0xde>
  4078ac:	4611      	mov	r1, r2
  4078ae:	f7fe bce5 	b.w	40627c <_malloc_r>
  4078b2:	f01e 0f01 	tst.w	lr, #1
  4078b6:	d18e      	bne.n	4077d6 <_realloc_r+0x5a>
  4078b8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4078bc:	eba9 0a01 	sub.w	sl, r9, r1
  4078c0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4078c4:	f021 0103 	bic.w	r1, r1, #3
  4078c8:	440b      	add	r3, r1
  4078ca:	4423      	add	r3, r4
  4078cc:	4293      	cmp	r3, r2
  4078ce:	db25      	blt.n	40791c <_realloc_r+0x1a0>
  4078d0:	68c2      	ldr	r2, [r0, #12]
  4078d2:	6881      	ldr	r1, [r0, #8]
  4078d4:	4656      	mov	r6, sl
  4078d6:	60ca      	str	r2, [r1, #12]
  4078d8:	6091      	str	r1, [r2, #8]
  4078da:	f8da 100c 	ldr.w	r1, [sl, #12]
  4078de:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4078e2:	1f22      	subs	r2, r4, #4
  4078e4:	2a24      	cmp	r2, #36	; 0x24
  4078e6:	60c1      	str	r1, [r0, #12]
  4078e8:	6088      	str	r0, [r1, #8]
  4078ea:	f200 8094 	bhi.w	407a16 <_realloc_r+0x29a>
  4078ee:	2a13      	cmp	r2, #19
  4078f0:	d96f      	bls.n	4079d2 <_realloc_r+0x256>
  4078f2:	6829      	ldr	r1, [r5, #0]
  4078f4:	f8ca 1008 	str.w	r1, [sl, #8]
  4078f8:	6869      	ldr	r1, [r5, #4]
  4078fa:	f8ca 100c 	str.w	r1, [sl, #12]
  4078fe:	2a1b      	cmp	r2, #27
  407900:	f200 80a2 	bhi.w	407a48 <_realloc_r+0x2cc>
  407904:	3508      	adds	r5, #8
  407906:	f10a 0210 	add.w	r2, sl, #16
  40790a:	e063      	b.n	4079d4 <_realloc_r+0x258>
  40790c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407910:	eba9 0a03 	sub.w	sl, r9, r3
  407914:	f8da 1004 	ldr.w	r1, [sl, #4]
  407918:	f021 0103 	bic.w	r1, r1, #3
  40791c:	1863      	adds	r3, r4, r1
  40791e:	4293      	cmp	r3, r2
  407920:	f6ff af59 	blt.w	4077d6 <_realloc_r+0x5a>
  407924:	4656      	mov	r6, sl
  407926:	e7d8      	b.n	4078da <_realloc_r+0x15e>
  407928:	6841      	ldr	r1, [r0, #4]
  40792a:	f021 0b03 	bic.w	fp, r1, #3
  40792e:	44a3      	add	fp, r4
  407930:	f107 0010 	add.w	r0, r7, #16
  407934:	4583      	cmp	fp, r0
  407936:	da56      	bge.n	4079e6 <_realloc_r+0x26a>
  407938:	f01e 0f01 	tst.w	lr, #1
  40793c:	f47f af4b 	bne.w	4077d6 <_realloc_r+0x5a>
  407940:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407944:	eba9 0a01 	sub.w	sl, r9, r1
  407948:	f8da 1004 	ldr.w	r1, [sl, #4]
  40794c:	f021 0103 	bic.w	r1, r1, #3
  407950:	448b      	add	fp, r1
  407952:	4558      	cmp	r0, fp
  407954:	dce2      	bgt.n	40791c <_realloc_r+0x1a0>
  407956:	4656      	mov	r6, sl
  407958:	f8da 100c 	ldr.w	r1, [sl, #12]
  40795c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407960:	1f22      	subs	r2, r4, #4
  407962:	2a24      	cmp	r2, #36	; 0x24
  407964:	60c1      	str	r1, [r0, #12]
  407966:	6088      	str	r0, [r1, #8]
  407968:	f200 808f 	bhi.w	407a8a <_realloc_r+0x30e>
  40796c:	2a13      	cmp	r2, #19
  40796e:	f240 808a 	bls.w	407a86 <_realloc_r+0x30a>
  407972:	6829      	ldr	r1, [r5, #0]
  407974:	f8ca 1008 	str.w	r1, [sl, #8]
  407978:	6869      	ldr	r1, [r5, #4]
  40797a:	f8ca 100c 	str.w	r1, [sl, #12]
  40797e:	2a1b      	cmp	r2, #27
  407980:	f200 808a 	bhi.w	407a98 <_realloc_r+0x31c>
  407984:	3508      	adds	r5, #8
  407986:	f10a 0210 	add.w	r2, sl, #16
  40798a:	6829      	ldr	r1, [r5, #0]
  40798c:	6011      	str	r1, [r2, #0]
  40798e:	6869      	ldr	r1, [r5, #4]
  407990:	6051      	str	r1, [r2, #4]
  407992:	68a9      	ldr	r1, [r5, #8]
  407994:	6091      	str	r1, [r2, #8]
  407996:	eb0a 0107 	add.w	r1, sl, r7
  40799a:	ebab 0207 	sub.w	r2, fp, r7
  40799e:	f042 0201 	orr.w	r2, r2, #1
  4079a2:	6099      	str	r1, [r3, #8]
  4079a4:	604a      	str	r2, [r1, #4]
  4079a6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4079aa:	f003 0301 	and.w	r3, r3, #1
  4079ae:	431f      	orrs	r7, r3
  4079b0:	4640      	mov	r0, r8
  4079b2:	f8ca 7004 	str.w	r7, [sl, #4]
  4079b6:	f7ff f82f 	bl	406a18 <__malloc_unlock>
  4079ba:	e751      	b.n	407860 <_realloc_r+0xe4>
  4079bc:	682b      	ldr	r3, [r5, #0]
  4079be:	6003      	str	r3, [r0, #0]
  4079c0:	686b      	ldr	r3, [r5, #4]
  4079c2:	6043      	str	r3, [r0, #4]
  4079c4:	2a1b      	cmp	r2, #27
  4079c6:	d82d      	bhi.n	407a24 <_realloc_r+0x2a8>
  4079c8:	f100 0308 	add.w	r3, r0, #8
  4079cc:	f105 0208 	add.w	r2, r5, #8
  4079d0:	e71b      	b.n	40780a <_realloc_r+0x8e>
  4079d2:	4632      	mov	r2, r6
  4079d4:	6829      	ldr	r1, [r5, #0]
  4079d6:	6011      	str	r1, [r2, #0]
  4079d8:	6869      	ldr	r1, [r5, #4]
  4079da:	6051      	str	r1, [r2, #4]
  4079dc:	68a9      	ldr	r1, [r5, #8]
  4079de:	6091      	str	r1, [r2, #8]
  4079e0:	461c      	mov	r4, r3
  4079e2:	46d1      	mov	r9, sl
  4079e4:	e72a      	b.n	40783c <_realloc_r+0xc0>
  4079e6:	eb09 0107 	add.w	r1, r9, r7
  4079ea:	ebab 0b07 	sub.w	fp, fp, r7
  4079ee:	f04b 0201 	orr.w	r2, fp, #1
  4079f2:	6099      	str	r1, [r3, #8]
  4079f4:	604a      	str	r2, [r1, #4]
  4079f6:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4079fa:	f003 0301 	and.w	r3, r3, #1
  4079fe:	431f      	orrs	r7, r3
  407a00:	4640      	mov	r0, r8
  407a02:	f845 7c04 	str.w	r7, [r5, #-4]
  407a06:	f7ff f807 	bl	406a18 <__malloc_unlock>
  407a0a:	462e      	mov	r6, r5
  407a0c:	e728      	b.n	407860 <_realloc_r+0xe4>
  407a0e:	4629      	mov	r1, r5
  407a10:	f7ff fe50 	bl	4076b4 <memmove>
  407a14:	e6ff      	b.n	407816 <_realloc_r+0x9a>
  407a16:	4629      	mov	r1, r5
  407a18:	4630      	mov	r0, r6
  407a1a:	461c      	mov	r4, r3
  407a1c:	46d1      	mov	r9, sl
  407a1e:	f7ff fe49 	bl	4076b4 <memmove>
  407a22:	e70b      	b.n	40783c <_realloc_r+0xc0>
  407a24:	68ab      	ldr	r3, [r5, #8]
  407a26:	6083      	str	r3, [r0, #8]
  407a28:	68eb      	ldr	r3, [r5, #12]
  407a2a:	60c3      	str	r3, [r0, #12]
  407a2c:	2a24      	cmp	r2, #36	; 0x24
  407a2e:	d017      	beq.n	407a60 <_realloc_r+0x2e4>
  407a30:	f100 0310 	add.w	r3, r0, #16
  407a34:	f105 0210 	add.w	r2, r5, #16
  407a38:	e6e7      	b.n	40780a <_realloc_r+0x8e>
  407a3a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407a3e:	f023 0303 	bic.w	r3, r3, #3
  407a42:	441c      	add	r4, r3
  407a44:	462e      	mov	r6, r5
  407a46:	e6f9      	b.n	40783c <_realloc_r+0xc0>
  407a48:	68a9      	ldr	r1, [r5, #8]
  407a4a:	f8ca 1010 	str.w	r1, [sl, #16]
  407a4e:	68e9      	ldr	r1, [r5, #12]
  407a50:	f8ca 1014 	str.w	r1, [sl, #20]
  407a54:	2a24      	cmp	r2, #36	; 0x24
  407a56:	d00c      	beq.n	407a72 <_realloc_r+0x2f6>
  407a58:	3510      	adds	r5, #16
  407a5a:	f10a 0218 	add.w	r2, sl, #24
  407a5e:	e7b9      	b.n	4079d4 <_realloc_r+0x258>
  407a60:	692b      	ldr	r3, [r5, #16]
  407a62:	6103      	str	r3, [r0, #16]
  407a64:	696b      	ldr	r3, [r5, #20]
  407a66:	6143      	str	r3, [r0, #20]
  407a68:	f105 0218 	add.w	r2, r5, #24
  407a6c:	f100 0318 	add.w	r3, r0, #24
  407a70:	e6cb      	b.n	40780a <_realloc_r+0x8e>
  407a72:	692a      	ldr	r2, [r5, #16]
  407a74:	f8ca 2018 	str.w	r2, [sl, #24]
  407a78:	696a      	ldr	r2, [r5, #20]
  407a7a:	f8ca 201c 	str.w	r2, [sl, #28]
  407a7e:	3518      	adds	r5, #24
  407a80:	f10a 0220 	add.w	r2, sl, #32
  407a84:	e7a6      	b.n	4079d4 <_realloc_r+0x258>
  407a86:	4632      	mov	r2, r6
  407a88:	e77f      	b.n	40798a <_realloc_r+0x20e>
  407a8a:	4629      	mov	r1, r5
  407a8c:	4630      	mov	r0, r6
  407a8e:	9301      	str	r3, [sp, #4]
  407a90:	f7ff fe10 	bl	4076b4 <memmove>
  407a94:	9b01      	ldr	r3, [sp, #4]
  407a96:	e77e      	b.n	407996 <_realloc_r+0x21a>
  407a98:	68a9      	ldr	r1, [r5, #8]
  407a9a:	f8ca 1010 	str.w	r1, [sl, #16]
  407a9e:	68e9      	ldr	r1, [r5, #12]
  407aa0:	f8ca 1014 	str.w	r1, [sl, #20]
  407aa4:	2a24      	cmp	r2, #36	; 0x24
  407aa6:	d003      	beq.n	407ab0 <_realloc_r+0x334>
  407aa8:	3510      	adds	r5, #16
  407aaa:	f10a 0218 	add.w	r2, sl, #24
  407aae:	e76c      	b.n	40798a <_realloc_r+0x20e>
  407ab0:	692a      	ldr	r2, [r5, #16]
  407ab2:	f8ca 2018 	str.w	r2, [sl, #24]
  407ab6:	696a      	ldr	r2, [r5, #20]
  407ab8:	f8ca 201c 	str.w	r2, [sl, #28]
  407abc:	3518      	adds	r5, #24
  407abe:	f10a 0220 	add.w	r2, sl, #32
  407ac2:	e762      	b.n	40798a <_realloc_r+0x20e>
  407ac4:	20000440 	.word	0x20000440

00407ac8 <__ascii_wctomb>:
  407ac8:	b121      	cbz	r1, 407ad4 <__ascii_wctomb+0xc>
  407aca:	2aff      	cmp	r2, #255	; 0xff
  407acc:	d804      	bhi.n	407ad8 <__ascii_wctomb+0x10>
  407ace:	700a      	strb	r2, [r1, #0]
  407ad0:	2001      	movs	r0, #1
  407ad2:	4770      	bx	lr
  407ad4:	4608      	mov	r0, r1
  407ad6:	4770      	bx	lr
  407ad8:	238a      	movs	r3, #138	; 0x8a
  407ada:	6003      	str	r3, [r0, #0]
  407adc:	f04f 30ff 	mov.w	r0, #4294967295
  407ae0:	4770      	bx	lr
  407ae2:	bf00      	nop

00407ae4 <__aeabi_drsub>:
  407ae4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407ae8:	e002      	b.n	407af0 <__adddf3>
  407aea:	bf00      	nop

00407aec <__aeabi_dsub>:
  407aec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407af0 <__adddf3>:
  407af0:	b530      	push	{r4, r5, lr}
  407af2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407af6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407afa:	ea94 0f05 	teq	r4, r5
  407afe:	bf08      	it	eq
  407b00:	ea90 0f02 	teqeq	r0, r2
  407b04:	bf1f      	itttt	ne
  407b06:	ea54 0c00 	orrsne.w	ip, r4, r0
  407b0a:	ea55 0c02 	orrsne.w	ip, r5, r2
  407b0e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407b12:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407b16:	f000 80e2 	beq.w	407cde <__adddf3+0x1ee>
  407b1a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407b1e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407b22:	bfb8      	it	lt
  407b24:	426d      	neglt	r5, r5
  407b26:	dd0c      	ble.n	407b42 <__adddf3+0x52>
  407b28:	442c      	add	r4, r5
  407b2a:	ea80 0202 	eor.w	r2, r0, r2
  407b2e:	ea81 0303 	eor.w	r3, r1, r3
  407b32:	ea82 0000 	eor.w	r0, r2, r0
  407b36:	ea83 0101 	eor.w	r1, r3, r1
  407b3a:	ea80 0202 	eor.w	r2, r0, r2
  407b3e:	ea81 0303 	eor.w	r3, r1, r3
  407b42:	2d36      	cmp	r5, #54	; 0x36
  407b44:	bf88      	it	hi
  407b46:	bd30      	pophi	{r4, r5, pc}
  407b48:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407b4c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407b50:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407b54:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407b58:	d002      	beq.n	407b60 <__adddf3+0x70>
  407b5a:	4240      	negs	r0, r0
  407b5c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407b60:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407b64:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407b68:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407b6c:	d002      	beq.n	407b74 <__adddf3+0x84>
  407b6e:	4252      	negs	r2, r2
  407b70:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407b74:	ea94 0f05 	teq	r4, r5
  407b78:	f000 80a7 	beq.w	407cca <__adddf3+0x1da>
  407b7c:	f1a4 0401 	sub.w	r4, r4, #1
  407b80:	f1d5 0e20 	rsbs	lr, r5, #32
  407b84:	db0d      	blt.n	407ba2 <__adddf3+0xb2>
  407b86:	fa02 fc0e 	lsl.w	ip, r2, lr
  407b8a:	fa22 f205 	lsr.w	r2, r2, r5
  407b8e:	1880      	adds	r0, r0, r2
  407b90:	f141 0100 	adc.w	r1, r1, #0
  407b94:	fa03 f20e 	lsl.w	r2, r3, lr
  407b98:	1880      	adds	r0, r0, r2
  407b9a:	fa43 f305 	asr.w	r3, r3, r5
  407b9e:	4159      	adcs	r1, r3
  407ba0:	e00e      	b.n	407bc0 <__adddf3+0xd0>
  407ba2:	f1a5 0520 	sub.w	r5, r5, #32
  407ba6:	f10e 0e20 	add.w	lr, lr, #32
  407baa:	2a01      	cmp	r2, #1
  407bac:	fa03 fc0e 	lsl.w	ip, r3, lr
  407bb0:	bf28      	it	cs
  407bb2:	f04c 0c02 	orrcs.w	ip, ip, #2
  407bb6:	fa43 f305 	asr.w	r3, r3, r5
  407bba:	18c0      	adds	r0, r0, r3
  407bbc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407bc0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407bc4:	d507      	bpl.n	407bd6 <__adddf3+0xe6>
  407bc6:	f04f 0e00 	mov.w	lr, #0
  407bca:	f1dc 0c00 	rsbs	ip, ip, #0
  407bce:	eb7e 0000 	sbcs.w	r0, lr, r0
  407bd2:	eb6e 0101 	sbc.w	r1, lr, r1
  407bd6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407bda:	d31b      	bcc.n	407c14 <__adddf3+0x124>
  407bdc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407be0:	d30c      	bcc.n	407bfc <__adddf3+0x10c>
  407be2:	0849      	lsrs	r1, r1, #1
  407be4:	ea5f 0030 	movs.w	r0, r0, rrx
  407be8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407bec:	f104 0401 	add.w	r4, r4, #1
  407bf0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407bf4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407bf8:	f080 809a 	bcs.w	407d30 <__adddf3+0x240>
  407bfc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407c00:	bf08      	it	eq
  407c02:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407c06:	f150 0000 	adcs.w	r0, r0, #0
  407c0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407c0e:	ea41 0105 	orr.w	r1, r1, r5
  407c12:	bd30      	pop	{r4, r5, pc}
  407c14:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407c18:	4140      	adcs	r0, r0
  407c1a:	eb41 0101 	adc.w	r1, r1, r1
  407c1e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407c22:	f1a4 0401 	sub.w	r4, r4, #1
  407c26:	d1e9      	bne.n	407bfc <__adddf3+0x10c>
  407c28:	f091 0f00 	teq	r1, #0
  407c2c:	bf04      	itt	eq
  407c2e:	4601      	moveq	r1, r0
  407c30:	2000      	moveq	r0, #0
  407c32:	fab1 f381 	clz	r3, r1
  407c36:	bf08      	it	eq
  407c38:	3320      	addeq	r3, #32
  407c3a:	f1a3 030b 	sub.w	r3, r3, #11
  407c3e:	f1b3 0220 	subs.w	r2, r3, #32
  407c42:	da0c      	bge.n	407c5e <__adddf3+0x16e>
  407c44:	320c      	adds	r2, #12
  407c46:	dd08      	ble.n	407c5a <__adddf3+0x16a>
  407c48:	f102 0c14 	add.w	ip, r2, #20
  407c4c:	f1c2 020c 	rsb	r2, r2, #12
  407c50:	fa01 f00c 	lsl.w	r0, r1, ip
  407c54:	fa21 f102 	lsr.w	r1, r1, r2
  407c58:	e00c      	b.n	407c74 <__adddf3+0x184>
  407c5a:	f102 0214 	add.w	r2, r2, #20
  407c5e:	bfd8      	it	le
  407c60:	f1c2 0c20 	rsble	ip, r2, #32
  407c64:	fa01 f102 	lsl.w	r1, r1, r2
  407c68:	fa20 fc0c 	lsr.w	ip, r0, ip
  407c6c:	bfdc      	itt	le
  407c6e:	ea41 010c 	orrle.w	r1, r1, ip
  407c72:	4090      	lslle	r0, r2
  407c74:	1ae4      	subs	r4, r4, r3
  407c76:	bfa2      	ittt	ge
  407c78:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407c7c:	4329      	orrge	r1, r5
  407c7e:	bd30      	popge	{r4, r5, pc}
  407c80:	ea6f 0404 	mvn.w	r4, r4
  407c84:	3c1f      	subs	r4, #31
  407c86:	da1c      	bge.n	407cc2 <__adddf3+0x1d2>
  407c88:	340c      	adds	r4, #12
  407c8a:	dc0e      	bgt.n	407caa <__adddf3+0x1ba>
  407c8c:	f104 0414 	add.w	r4, r4, #20
  407c90:	f1c4 0220 	rsb	r2, r4, #32
  407c94:	fa20 f004 	lsr.w	r0, r0, r4
  407c98:	fa01 f302 	lsl.w	r3, r1, r2
  407c9c:	ea40 0003 	orr.w	r0, r0, r3
  407ca0:	fa21 f304 	lsr.w	r3, r1, r4
  407ca4:	ea45 0103 	orr.w	r1, r5, r3
  407ca8:	bd30      	pop	{r4, r5, pc}
  407caa:	f1c4 040c 	rsb	r4, r4, #12
  407cae:	f1c4 0220 	rsb	r2, r4, #32
  407cb2:	fa20 f002 	lsr.w	r0, r0, r2
  407cb6:	fa01 f304 	lsl.w	r3, r1, r4
  407cba:	ea40 0003 	orr.w	r0, r0, r3
  407cbe:	4629      	mov	r1, r5
  407cc0:	bd30      	pop	{r4, r5, pc}
  407cc2:	fa21 f004 	lsr.w	r0, r1, r4
  407cc6:	4629      	mov	r1, r5
  407cc8:	bd30      	pop	{r4, r5, pc}
  407cca:	f094 0f00 	teq	r4, #0
  407cce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407cd2:	bf06      	itte	eq
  407cd4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407cd8:	3401      	addeq	r4, #1
  407cda:	3d01      	subne	r5, #1
  407cdc:	e74e      	b.n	407b7c <__adddf3+0x8c>
  407cde:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407ce2:	bf18      	it	ne
  407ce4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407ce8:	d029      	beq.n	407d3e <__adddf3+0x24e>
  407cea:	ea94 0f05 	teq	r4, r5
  407cee:	bf08      	it	eq
  407cf0:	ea90 0f02 	teqeq	r0, r2
  407cf4:	d005      	beq.n	407d02 <__adddf3+0x212>
  407cf6:	ea54 0c00 	orrs.w	ip, r4, r0
  407cfa:	bf04      	itt	eq
  407cfc:	4619      	moveq	r1, r3
  407cfe:	4610      	moveq	r0, r2
  407d00:	bd30      	pop	{r4, r5, pc}
  407d02:	ea91 0f03 	teq	r1, r3
  407d06:	bf1e      	ittt	ne
  407d08:	2100      	movne	r1, #0
  407d0a:	2000      	movne	r0, #0
  407d0c:	bd30      	popne	{r4, r5, pc}
  407d0e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407d12:	d105      	bne.n	407d20 <__adddf3+0x230>
  407d14:	0040      	lsls	r0, r0, #1
  407d16:	4149      	adcs	r1, r1
  407d18:	bf28      	it	cs
  407d1a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407d1e:	bd30      	pop	{r4, r5, pc}
  407d20:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407d24:	bf3c      	itt	cc
  407d26:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407d2a:	bd30      	popcc	{r4, r5, pc}
  407d2c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407d30:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407d34:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407d38:	f04f 0000 	mov.w	r0, #0
  407d3c:	bd30      	pop	{r4, r5, pc}
  407d3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407d42:	bf1a      	itte	ne
  407d44:	4619      	movne	r1, r3
  407d46:	4610      	movne	r0, r2
  407d48:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407d4c:	bf1c      	itt	ne
  407d4e:	460b      	movne	r3, r1
  407d50:	4602      	movne	r2, r0
  407d52:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407d56:	bf06      	itte	eq
  407d58:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407d5c:	ea91 0f03 	teqeq	r1, r3
  407d60:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407d64:	bd30      	pop	{r4, r5, pc}
  407d66:	bf00      	nop

00407d68 <__aeabi_ui2d>:
  407d68:	f090 0f00 	teq	r0, #0
  407d6c:	bf04      	itt	eq
  407d6e:	2100      	moveq	r1, #0
  407d70:	4770      	bxeq	lr
  407d72:	b530      	push	{r4, r5, lr}
  407d74:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407d78:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407d7c:	f04f 0500 	mov.w	r5, #0
  407d80:	f04f 0100 	mov.w	r1, #0
  407d84:	e750      	b.n	407c28 <__adddf3+0x138>
  407d86:	bf00      	nop

00407d88 <__aeabi_i2d>:
  407d88:	f090 0f00 	teq	r0, #0
  407d8c:	bf04      	itt	eq
  407d8e:	2100      	moveq	r1, #0
  407d90:	4770      	bxeq	lr
  407d92:	b530      	push	{r4, r5, lr}
  407d94:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407d98:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407d9c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407da0:	bf48      	it	mi
  407da2:	4240      	negmi	r0, r0
  407da4:	f04f 0100 	mov.w	r1, #0
  407da8:	e73e      	b.n	407c28 <__adddf3+0x138>
  407daa:	bf00      	nop

00407dac <__aeabi_f2d>:
  407dac:	0042      	lsls	r2, r0, #1
  407dae:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407db2:	ea4f 0131 	mov.w	r1, r1, rrx
  407db6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407dba:	bf1f      	itttt	ne
  407dbc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407dc0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407dc4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407dc8:	4770      	bxne	lr
  407dca:	f092 0f00 	teq	r2, #0
  407dce:	bf14      	ite	ne
  407dd0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407dd4:	4770      	bxeq	lr
  407dd6:	b530      	push	{r4, r5, lr}
  407dd8:	f44f 7460 	mov.w	r4, #896	; 0x380
  407ddc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407de0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407de4:	e720      	b.n	407c28 <__adddf3+0x138>
  407de6:	bf00      	nop

00407de8 <__aeabi_ul2d>:
  407de8:	ea50 0201 	orrs.w	r2, r0, r1
  407dec:	bf08      	it	eq
  407dee:	4770      	bxeq	lr
  407df0:	b530      	push	{r4, r5, lr}
  407df2:	f04f 0500 	mov.w	r5, #0
  407df6:	e00a      	b.n	407e0e <__aeabi_l2d+0x16>

00407df8 <__aeabi_l2d>:
  407df8:	ea50 0201 	orrs.w	r2, r0, r1
  407dfc:	bf08      	it	eq
  407dfe:	4770      	bxeq	lr
  407e00:	b530      	push	{r4, r5, lr}
  407e02:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407e06:	d502      	bpl.n	407e0e <__aeabi_l2d+0x16>
  407e08:	4240      	negs	r0, r0
  407e0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407e0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407e12:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407e16:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407e1a:	f43f aedc 	beq.w	407bd6 <__adddf3+0xe6>
  407e1e:	f04f 0203 	mov.w	r2, #3
  407e22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407e26:	bf18      	it	ne
  407e28:	3203      	addne	r2, #3
  407e2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407e2e:	bf18      	it	ne
  407e30:	3203      	addne	r2, #3
  407e32:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407e36:	f1c2 0320 	rsb	r3, r2, #32
  407e3a:	fa00 fc03 	lsl.w	ip, r0, r3
  407e3e:	fa20 f002 	lsr.w	r0, r0, r2
  407e42:	fa01 fe03 	lsl.w	lr, r1, r3
  407e46:	ea40 000e 	orr.w	r0, r0, lr
  407e4a:	fa21 f102 	lsr.w	r1, r1, r2
  407e4e:	4414      	add	r4, r2
  407e50:	e6c1      	b.n	407bd6 <__adddf3+0xe6>
  407e52:	bf00      	nop

00407e54 <__aeabi_dmul>:
  407e54:	b570      	push	{r4, r5, r6, lr}
  407e56:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407e5a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407e5e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407e62:	bf1d      	ittte	ne
  407e64:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407e68:	ea94 0f0c 	teqne	r4, ip
  407e6c:	ea95 0f0c 	teqne	r5, ip
  407e70:	f000 f8de 	bleq	408030 <__aeabi_dmul+0x1dc>
  407e74:	442c      	add	r4, r5
  407e76:	ea81 0603 	eor.w	r6, r1, r3
  407e7a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407e7e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407e82:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407e86:	bf18      	it	ne
  407e88:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407e8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407e90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407e94:	d038      	beq.n	407f08 <__aeabi_dmul+0xb4>
  407e96:	fba0 ce02 	umull	ip, lr, r0, r2
  407e9a:	f04f 0500 	mov.w	r5, #0
  407e9e:	fbe1 e502 	umlal	lr, r5, r1, r2
  407ea2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407ea6:	fbe0 e503 	umlal	lr, r5, r0, r3
  407eaa:	f04f 0600 	mov.w	r6, #0
  407eae:	fbe1 5603 	umlal	r5, r6, r1, r3
  407eb2:	f09c 0f00 	teq	ip, #0
  407eb6:	bf18      	it	ne
  407eb8:	f04e 0e01 	orrne.w	lr, lr, #1
  407ebc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407ec0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407ec4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407ec8:	d204      	bcs.n	407ed4 <__aeabi_dmul+0x80>
  407eca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407ece:	416d      	adcs	r5, r5
  407ed0:	eb46 0606 	adc.w	r6, r6, r6
  407ed4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407ed8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407edc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407ee0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407ee4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407ee8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407eec:	bf88      	it	hi
  407eee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407ef2:	d81e      	bhi.n	407f32 <__aeabi_dmul+0xde>
  407ef4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407ef8:	bf08      	it	eq
  407efa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407efe:	f150 0000 	adcs.w	r0, r0, #0
  407f02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407f06:	bd70      	pop	{r4, r5, r6, pc}
  407f08:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407f0c:	ea46 0101 	orr.w	r1, r6, r1
  407f10:	ea40 0002 	orr.w	r0, r0, r2
  407f14:	ea81 0103 	eor.w	r1, r1, r3
  407f18:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407f1c:	bfc2      	ittt	gt
  407f1e:	ebd4 050c 	rsbsgt	r5, r4, ip
  407f22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407f26:	bd70      	popgt	{r4, r5, r6, pc}
  407f28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407f2c:	f04f 0e00 	mov.w	lr, #0
  407f30:	3c01      	subs	r4, #1
  407f32:	f300 80ab 	bgt.w	40808c <__aeabi_dmul+0x238>
  407f36:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407f3a:	bfde      	ittt	le
  407f3c:	2000      	movle	r0, #0
  407f3e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407f42:	bd70      	pople	{r4, r5, r6, pc}
  407f44:	f1c4 0400 	rsb	r4, r4, #0
  407f48:	3c20      	subs	r4, #32
  407f4a:	da35      	bge.n	407fb8 <__aeabi_dmul+0x164>
  407f4c:	340c      	adds	r4, #12
  407f4e:	dc1b      	bgt.n	407f88 <__aeabi_dmul+0x134>
  407f50:	f104 0414 	add.w	r4, r4, #20
  407f54:	f1c4 0520 	rsb	r5, r4, #32
  407f58:	fa00 f305 	lsl.w	r3, r0, r5
  407f5c:	fa20 f004 	lsr.w	r0, r0, r4
  407f60:	fa01 f205 	lsl.w	r2, r1, r5
  407f64:	ea40 0002 	orr.w	r0, r0, r2
  407f68:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407f6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407f70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407f74:	fa21 f604 	lsr.w	r6, r1, r4
  407f78:	eb42 0106 	adc.w	r1, r2, r6
  407f7c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407f80:	bf08      	it	eq
  407f82:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407f86:	bd70      	pop	{r4, r5, r6, pc}
  407f88:	f1c4 040c 	rsb	r4, r4, #12
  407f8c:	f1c4 0520 	rsb	r5, r4, #32
  407f90:	fa00 f304 	lsl.w	r3, r0, r4
  407f94:	fa20 f005 	lsr.w	r0, r0, r5
  407f98:	fa01 f204 	lsl.w	r2, r1, r4
  407f9c:	ea40 0002 	orr.w	r0, r0, r2
  407fa0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407fa4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407fa8:	f141 0100 	adc.w	r1, r1, #0
  407fac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407fb0:	bf08      	it	eq
  407fb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407fb6:	bd70      	pop	{r4, r5, r6, pc}
  407fb8:	f1c4 0520 	rsb	r5, r4, #32
  407fbc:	fa00 f205 	lsl.w	r2, r0, r5
  407fc0:	ea4e 0e02 	orr.w	lr, lr, r2
  407fc4:	fa20 f304 	lsr.w	r3, r0, r4
  407fc8:	fa01 f205 	lsl.w	r2, r1, r5
  407fcc:	ea43 0302 	orr.w	r3, r3, r2
  407fd0:	fa21 f004 	lsr.w	r0, r1, r4
  407fd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407fd8:	fa21 f204 	lsr.w	r2, r1, r4
  407fdc:	ea20 0002 	bic.w	r0, r0, r2
  407fe0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407fe4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407fe8:	bf08      	it	eq
  407fea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407fee:	bd70      	pop	{r4, r5, r6, pc}
  407ff0:	f094 0f00 	teq	r4, #0
  407ff4:	d10f      	bne.n	408016 <__aeabi_dmul+0x1c2>
  407ff6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407ffa:	0040      	lsls	r0, r0, #1
  407ffc:	eb41 0101 	adc.w	r1, r1, r1
  408000:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408004:	bf08      	it	eq
  408006:	3c01      	subeq	r4, #1
  408008:	d0f7      	beq.n	407ffa <__aeabi_dmul+0x1a6>
  40800a:	ea41 0106 	orr.w	r1, r1, r6
  40800e:	f095 0f00 	teq	r5, #0
  408012:	bf18      	it	ne
  408014:	4770      	bxne	lr
  408016:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40801a:	0052      	lsls	r2, r2, #1
  40801c:	eb43 0303 	adc.w	r3, r3, r3
  408020:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408024:	bf08      	it	eq
  408026:	3d01      	subeq	r5, #1
  408028:	d0f7      	beq.n	40801a <__aeabi_dmul+0x1c6>
  40802a:	ea43 0306 	orr.w	r3, r3, r6
  40802e:	4770      	bx	lr
  408030:	ea94 0f0c 	teq	r4, ip
  408034:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408038:	bf18      	it	ne
  40803a:	ea95 0f0c 	teqne	r5, ip
  40803e:	d00c      	beq.n	40805a <__aeabi_dmul+0x206>
  408040:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408044:	bf18      	it	ne
  408046:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40804a:	d1d1      	bne.n	407ff0 <__aeabi_dmul+0x19c>
  40804c:	ea81 0103 	eor.w	r1, r1, r3
  408050:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408054:	f04f 0000 	mov.w	r0, #0
  408058:	bd70      	pop	{r4, r5, r6, pc}
  40805a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40805e:	bf06      	itte	eq
  408060:	4610      	moveq	r0, r2
  408062:	4619      	moveq	r1, r3
  408064:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408068:	d019      	beq.n	40809e <__aeabi_dmul+0x24a>
  40806a:	ea94 0f0c 	teq	r4, ip
  40806e:	d102      	bne.n	408076 <__aeabi_dmul+0x222>
  408070:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408074:	d113      	bne.n	40809e <__aeabi_dmul+0x24a>
  408076:	ea95 0f0c 	teq	r5, ip
  40807a:	d105      	bne.n	408088 <__aeabi_dmul+0x234>
  40807c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408080:	bf1c      	itt	ne
  408082:	4610      	movne	r0, r2
  408084:	4619      	movne	r1, r3
  408086:	d10a      	bne.n	40809e <__aeabi_dmul+0x24a>
  408088:	ea81 0103 	eor.w	r1, r1, r3
  40808c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408090:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408094:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408098:	f04f 0000 	mov.w	r0, #0
  40809c:	bd70      	pop	{r4, r5, r6, pc}
  40809e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4080a2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4080a6:	bd70      	pop	{r4, r5, r6, pc}

004080a8 <__aeabi_ddiv>:
  4080a8:	b570      	push	{r4, r5, r6, lr}
  4080aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4080ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4080b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4080b6:	bf1d      	ittte	ne
  4080b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4080bc:	ea94 0f0c 	teqne	r4, ip
  4080c0:	ea95 0f0c 	teqne	r5, ip
  4080c4:	f000 f8a7 	bleq	408216 <__aeabi_ddiv+0x16e>
  4080c8:	eba4 0405 	sub.w	r4, r4, r5
  4080cc:	ea81 0e03 	eor.w	lr, r1, r3
  4080d0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4080d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4080d8:	f000 8088 	beq.w	4081ec <__aeabi_ddiv+0x144>
  4080dc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4080e0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4080e4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4080e8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4080ec:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4080f0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4080f4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4080f8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4080fc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408100:	429d      	cmp	r5, r3
  408102:	bf08      	it	eq
  408104:	4296      	cmpeq	r6, r2
  408106:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40810a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40810e:	d202      	bcs.n	408116 <__aeabi_ddiv+0x6e>
  408110:	085b      	lsrs	r3, r3, #1
  408112:	ea4f 0232 	mov.w	r2, r2, rrx
  408116:	1ab6      	subs	r6, r6, r2
  408118:	eb65 0503 	sbc.w	r5, r5, r3
  40811c:	085b      	lsrs	r3, r3, #1
  40811e:	ea4f 0232 	mov.w	r2, r2, rrx
  408122:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408126:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40812a:	ebb6 0e02 	subs.w	lr, r6, r2
  40812e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408132:	bf22      	ittt	cs
  408134:	1ab6      	subcs	r6, r6, r2
  408136:	4675      	movcs	r5, lr
  408138:	ea40 000c 	orrcs.w	r0, r0, ip
  40813c:	085b      	lsrs	r3, r3, #1
  40813e:	ea4f 0232 	mov.w	r2, r2, rrx
  408142:	ebb6 0e02 	subs.w	lr, r6, r2
  408146:	eb75 0e03 	sbcs.w	lr, r5, r3
  40814a:	bf22      	ittt	cs
  40814c:	1ab6      	subcs	r6, r6, r2
  40814e:	4675      	movcs	r5, lr
  408150:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408154:	085b      	lsrs	r3, r3, #1
  408156:	ea4f 0232 	mov.w	r2, r2, rrx
  40815a:	ebb6 0e02 	subs.w	lr, r6, r2
  40815e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408162:	bf22      	ittt	cs
  408164:	1ab6      	subcs	r6, r6, r2
  408166:	4675      	movcs	r5, lr
  408168:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40816c:	085b      	lsrs	r3, r3, #1
  40816e:	ea4f 0232 	mov.w	r2, r2, rrx
  408172:	ebb6 0e02 	subs.w	lr, r6, r2
  408176:	eb75 0e03 	sbcs.w	lr, r5, r3
  40817a:	bf22      	ittt	cs
  40817c:	1ab6      	subcs	r6, r6, r2
  40817e:	4675      	movcs	r5, lr
  408180:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408184:	ea55 0e06 	orrs.w	lr, r5, r6
  408188:	d018      	beq.n	4081bc <__aeabi_ddiv+0x114>
  40818a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40818e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408192:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408196:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40819a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40819e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4081a2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4081a6:	d1c0      	bne.n	40812a <__aeabi_ddiv+0x82>
  4081a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4081ac:	d10b      	bne.n	4081c6 <__aeabi_ddiv+0x11e>
  4081ae:	ea41 0100 	orr.w	r1, r1, r0
  4081b2:	f04f 0000 	mov.w	r0, #0
  4081b6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4081ba:	e7b6      	b.n	40812a <__aeabi_ddiv+0x82>
  4081bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4081c0:	bf04      	itt	eq
  4081c2:	4301      	orreq	r1, r0
  4081c4:	2000      	moveq	r0, #0
  4081c6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4081ca:	bf88      	it	hi
  4081cc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4081d0:	f63f aeaf 	bhi.w	407f32 <__aeabi_dmul+0xde>
  4081d4:	ebb5 0c03 	subs.w	ip, r5, r3
  4081d8:	bf04      	itt	eq
  4081da:	ebb6 0c02 	subseq.w	ip, r6, r2
  4081de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4081e2:	f150 0000 	adcs.w	r0, r0, #0
  4081e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4081ea:	bd70      	pop	{r4, r5, r6, pc}
  4081ec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4081f0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4081f4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4081f8:	bfc2      	ittt	gt
  4081fa:	ebd4 050c 	rsbsgt	r5, r4, ip
  4081fe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408202:	bd70      	popgt	{r4, r5, r6, pc}
  408204:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408208:	f04f 0e00 	mov.w	lr, #0
  40820c:	3c01      	subs	r4, #1
  40820e:	e690      	b.n	407f32 <__aeabi_dmul+0xde>
  408210:	ea45 0e06 	orr.w	lr, r5, r6
  408214:	e68d      	b.n	407f32 <__aeabi_dmul+0xde>
  408216:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40821a:	ea94 0f0c 	teq	r4, ip
  40821e:	bf08      	it	eq
  408220:	ea95 0f0c 	teqeq	r5, ip
  408224:	f43f af3b 	beq.w	40809e <__aeabi_dmul+0x24a>
  408228:	ea94 0f0c 	teq	r4, ip
  40822c:	d10a      	bne.n	408244 <__aeabi_ddiv+0x19c>
  40822e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408232:	f47f af34 	bne.w	40809e <__aeabi_dmul+0x24a>
  408236:	ea95 0f0c 	teq	r5, ip
  40823a:	f47f af25 	bne.w	408088 <__aeabi_dmul+0x234>
  40823e:	4610      	mov	r0, r2
  408240:	4619      	mov	r1, r3
  408242:	e72c      	b.n	40809e <__aeabi_dmul+0x24a>
  408244:	ea95 0f0c 	teq	r5, ip
  408248:	d106      	bne.n	408258 <__aeabi_ddiv+0x1b0>
  40824a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40824e:	f43f aefd 	beq.w	40804c <__aeabi_dmul+0x1f8>
  408252:	4610      	mov	r0, r2
  408254:	4619      	mov	r1, r3
  408256:	e722      	b.n	40809e <__aeabi_dmul+0x24a>
  408258:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40825c:	bf18      	it	ne
  40825e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408262:	f47f aec5 	bne.w	407ff0 <__aeabi_dmul+0x19c>
  408266:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40826a:	f47f af0d 	bne.w	408088 <__aeabi_dmul+0x234>
  40826e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408272:	f47f aeeb 	bne.w	40804c <__aeabi_dmul+0x1f8>
  408276:	e712      	b.n	40809e <__aeabi_dmul+0x24a>

00408278 <__gedf2>:
  408278:	f04f 3cff 	mov.w	ip, #4294967295
  40827c:	e006      	b.n	40828c <__cmpdf2+0x4>
  40827e:	bf00      	nop

00408280 <__ledf2>:
  408280:	f04f 0c01 	mov.w	ip, #1
  408284:	e002      	b.n	40828c <__cmpdf2+0x4>
  408286:	bf00      	nop

00408288 <__cmpdf2>:
  408288:	f04f 0c01 	mov.w	ip, #1
  40828c:	f84d cd04 	str.w	ip, [sp, #-4]!
  408290:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408294:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408298:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40829c:	bf18      	it	ne
  40829e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4082a2:	d01b      	beq.n	4082dc <__cmpdf2+0x54>
  4082a4:	b001      	add	sp, #4
  4082a6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4082aa:	bf0c      	ite	eq
  4082ac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4082b0:	ea91 0f03 	teqne	r1, r3
  4082b4:	bf02      	ittt	eq
  4082b6:	ea90 0f02 	teqeq	r0, r2
  4082ba:	2000      	moveq	r0, #0
  4082bc:	4770      	bxeq	lr
  4082be:	f110 0f00 	cmn.w	r0, #0
  4082c2:	ea91 0f03 	teq	r1, r3
  4082c6:	bf58      	it	pl
  4082c8:	4299      	cmppl	r1, r3
  4082ca:	bf08      	it	eq
  4082cc:	4290      	cmpeq	r0, r2
  4082ce:	bf2c      	ite	cs
  4082d0:	17d8      	asrcs	r0, r3, #31
  4082d2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4082d6:	f040 0001 	orr.w	r0, r0, #1
  4082da:	4770      	bx	lr
  4082dc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4082e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4082e4:	d102      	bne.n	4082ec <__cmpdf2+0x64>
  4082e6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4082ea:	d107      	bne.n	4082fc <__cmpdf2+0x74>
  4082ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4082f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4082f4:	d1d6      	bne.n	4082a4 <__cmpdf2+0x1c>
  4082f6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4082fa:	d0d3      	beq.n	4082a4 <__cmpdf2+0x1c>
  4082fc:	f85d 0b04 	ldr.w	r0, [sp], #4
  408300:	4770      	bx	lr
  408302:	bf00      	nop

00408304 <__aeabi_cdrcmple>:
  408304:	4684      	mov	ip, r0
  408306:	4610      	mov	r0, r2
  408308:	4662      	mov	r2, ip
  40830a:	468c      	mov	ip, r1
  40830c:	4619      	mov	r1, r3
  40830e:	4663      	mov	r3, ip
  408310:	e000      	b.n	408314 <__aeabi_cdcmpeq>
  408312:	bf00      	nop

00408314 <__aeabi_cdcmpeq>:
  408314:	b501      	push	{r0, lr}
  408316:	f7ff ffb7 	bl	408288 <__cmpdf2>
  40831a:	2800      	cmp	r0, #0
  40831c:	bf48      	it	mi
  40831e:	f110 0f00 	cmnmi.w	r0, #0
  408322:	bd01      	pop	{r0, pc}

00408324 <__aeabi_dcmpeq>:
  408324:	f84d ed08 	str.w	lr, [sp, #-8]!
  408328:	f7ff fff4 	bl	408314 <__aeabi_cdcmpeq>
  40832c:	bf0c      	ite	eq
  40832e:	2001      	moveq	r0, #1
  408330:	2000      	movne	r0, #0
  408332:	f85d fb08 	ldr.w	pc, [sp], #8
  408336:	bf00      	nop

00408338 <__aeabi_dcmplt>:
  408338:	f84d ed08 	str.w	lr, [sp, #-8]!
  40833c:	f7ff ffea 	bl	408314 <__aeabi_cdcmpeq>
  408340:	bf34      	ite	cc
  408342:	2001      	movcc	r0, #1
  408344:	2000      	movcs	r0, #0
  408346:	f85d fb08 	ldr.w	pc, [sp], #8
  40834a:	bf00      	nop

0040834c <__aeabi_dcmple>:
  40834c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408350:	f7ff ffe0 	bl	408314 <__aeabi_cdcmpeq>
  408354:	bf94      	ite	ls
  408356:	2001      	movls	r0, #1
  408358:	2000      	movhi	r0, #0
  40835a:	f85d fb08 	ldr.w	pc, [sp], #8
  40835e:	bf00      	nop

00408360 <__aeabi_dcmpge>:
  408360:	f84d ed08 	str.w	lr, [sp, #-8]!
  408364:	f7ff ffce 	bl	408304 <__aeabi_cdrcmple>
  408368:	bf94      	ite	ls
  40836a:	2001      	movls	r0, #1
  40836c:	2000      	movhi	r0, #0
  40836e:	f85d fb08 	ldr.w	pc, [sp], #8
  408372:	bf00      	nop

00408374 <__aeabi_dcmpgt>:
  408374:	f84d ed08 	str.w	lr, [sp, #-8]!
  408378:	f7ff ffc4 	bl	408304 <__aeabi_cdrcmple>
  40837c:	bf34      	ite	cc
  40837e:	2001      	movcc	r0, #1
  408380:	2000      	movcs	r0, #0
  408382:	f85d fb08 	ldr.w	pc, [sp], #8
  408386:	bf00      	nop

00408388 <__aeabi_dcmpun>:
  408388:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40838c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408390:	d102      	bne.n	408398 <__aeabi_dcmpun+0x10>
  408392:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408396:	d10a      	bne.n	4083ae <__aeabi_dcmpun+0x26>
  408398:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40839c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4083a0:	d102      	bne.n	4083a8 <__aeabi_dcmpun+0x20>
  4083a2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4083a6:	d102      	bne.n	4083ae <__aeabi_dcmpun+0x26>
  4083a8:	f04f 0000 	mov.w	r0, #0
  4083ac:	4770      	bx	lr
  4083ae:	f04f 0001 	mov.w	r0, #1
  4083b2:	4770      	bx	lr

004083b4 <__aeabi_d2iz>:
  4083b4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4083b8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4083bc:	d215      	bcs.n	4083ea <__aeabi_d2iz+0x36>
  4083be:	d511      	bpl.n	4083e4 <__aeabi_d2iz+0x30>
  4083c0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4083c4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4083c8:	d912      	bls.n	4083f0 <__aeabi_d2iz+0x3c>
  4083ca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4083ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4083d2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4083d6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4083da:	fa23 f002 	lsr.w	r0, r3, r2
  4083de:	bf18      	it	ne
  4083e0:	4240      	negne	r0, r0
  4083e2:	4770      	bx	lr
  4083e4:	f04f 0000 	mov.w	r0, #0
  4083e8:	4770      	bx	lr
  4083ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4083ee:	d105      	bne.n	4083fc <__aeabi_d2iz+0x48>
  4083f0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4083f4:	bf08      	it	eq
  4083f6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4083fa:	4770      	bx	lr
  4083fc:	f04f 0000 	mov.w	r0, #0
  408400:	4770      	bx	lr
  408402:	bf00      	nop

00408404 <OV2640_JPEG_INIT>:
  408404:	00ff ff2c df2e 01ff 323c 0111 0209 2804     ..,.....<2.....(
  408414:	e513 4814 0c2c 7833 333a fb3b 003e 1143     ...H,.3x:3;.>.C.
  408424:	1016 9239 da35 1a22 c337 0023 c034 1a36     ..9.5.".7.#.4.6.
  408434:	8806 c007 870d 410e 004c 0048 005b 0342     .......AL.H.[.B.
  408444:	814a 9921 4024 3825 8226 005c 0063 7061     J.!.$@%8&.\.c.ap
  408454:	8062 057c 8020 3028 006c 806d 006e 0270     b.|. .(0l.m.n.p.
  408464:	9471 c173 4012 1117 4318 0019 4b1a 0932     q.s..@...C...K2.
  408474:	c037 604f a850 006d 383d 3f46 604f 3c0c     7.O`P.m.=8F?O`.<
  408484:	00ff 7fe5 c0f9 2441 14e0 ff76 a033 2042     ......A$..v.3.B 
  408494:	1843 004c d587 3f88 03d7 10d9 82d3 08c8     C.L....?........
  4084a4:	80c9 007c 007d 037c 487d 487d 087c 207d     ..|.}.|.}H}H|.} 
  4084b4:	107d 0e7d 0090 0e91 1a91 3191 5a91 6991     }.}........1.Z.i
  4084c4:	7591 7e91 8891 8f91 9691 a391 af91 c491     .u.~............
  4084d4:	d791 e891 2091 0092 0693 e393 0593 0593     ..... ..........
  4084e4:	0093 0493 0093 0093 0093 0093 0093 0093     ................
  4084f4:	0093 0096 0897 1997 0297 0c97 2497 3097     .............$.0
  408504:	2897 2697 0297 9897 8097 0097 0097 edc3     .(.&............
  408514:	00a4 00a8 11c5 51c6 80bf 10c7 66b6 a5b8     .......Q.....f..
  408524:	64b7 7cb9 afb3 97b4 ffb5 c5b0 94b1 0fb2     .d.|............
  408534:	5cc4 64c0 4bc1 008c 3d86 0050 c851 9652     .\.d.K...=P.Q.R.
  408544:	0053 0054 0055 c85a 965b 005c 00d3 edc3     S.T.U.Z.[.\.....
  408554:	007f 00da 1fe5 67e1 00e0 7fdd 0005 4012     .......g.......@
  408564:	04d3 16c0 12c1 008c 3d86 0050 2c51 2452     .........=P.Q,R$
  408574:	0053 0054 0055 2c5a 245b 005c ffff 0000     S.T.U.Z,[$\.....

00408584 <OV2640_YUV422>:
  408584:	00ff 0005 10da 03d7 00df 8033 403c 77e1     ..........3.<@.w
  408594:	0000 ffff                                   ....

00408598 <OV2640_JPEG>:
  408598:	14e0 77e1 1fe5 03d7 10da 00e0 01ff 0804     ...w............
  4085a8:	ffff 0000                                   ....

004085ac <OV2640_JPEG_320x240>:
  4085ac:	01ff 4012 1117 4318 0019 4b1a 0932 ca4f     ...@...C...K2.O.
  4085bc:	a850 235a 006d 1239 da35 1a22 c337 0023     P.Z#m.9.5.".7.#.
  4085cc:	c034 1a36 8806 c007 870d 410e 004c 00ff     4.6........AL...
  4085dc:	04e0 64c0 4bc1 3586 8950 c851 9652 0053     ...d.K.5P.Q.R.S.
  4085ec:	0054 0055 0057 505a 3c5b 005c 00e0 ffff     T.U.W.ZP[<\.....

004085fc <OV2640_JPEG_640x480>:
  4085fc:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  40860c:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  40861c:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  40862c:	04e0 c8c0 96c1 3d86 8950 9051 2c52 0053     .......=P.Q.R,S.
  40863c:	0054 8855 0057 a05a 785b 005c 04d3 00e0     T.U.W.Z.[x\.....
  40864c:	ffff 0000                                   ....

00408650 <OV2640_JPEG_800x600>:
  408650:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408660:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408670:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408680:	04e0 c8c0 96c1 3586 8950 9051 2c52 0053     .......5P.Q.R,S.
  408690:	0054 8855 0057 c85a 965b 005c 02d3 00e0     T.U.W.Z.[.\.....
  4086a0:	ffff 0000                                   ....

004086a4 <OV2640_JPEG_1024x768>:
  4086a4:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  4086b4:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4086c4:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4086d4:	c8c0 96c1 008c 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  4086e4:	0054 8855 005a c05b 015c 02d3 ffff 0000     T.U.Z.[.\.......

004086f4 <OV2640_JPEG_1280x1024>:
  4086f4:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408704:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408714:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408724:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408734:	0054 8855 0057 405a f05b 015c 02d3 00e0     T.U.W.Z@[.\.....
  408744:	ffff 0000                                   ....

00408748 <OV2640_JPEG_1600x1200>:
  408748:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  408758:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  408768:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  408778:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  408788:	0054 8855 0057 905a 2c5b 055c 02d3 00e0     T.U.W.Z.[,\.....
  408798:	ffff 0000                                   ....

0040879c <OV2640_QVGA_YUV422_10FPS>:
  40879c:	000e 8012 05fe 0013 0511 0012 10d5 d40c     ................
  4087ac:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4087bc:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4087cc:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4087dc:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4087ec:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4087fc:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  40880c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  40881c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  40882c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  40883c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  40884c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40885c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40886c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40887c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040888c <OV2640_QVGA_YUV422_15FPS>:
  40888c:	000e 8012 05fe 0013 0311 0012 10d5 d40c     ................
  40889c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4088ac:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4088bc:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4088cc:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4088dc:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4088ec:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4088fc:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  40890c:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  40891c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  40892c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  40893c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  40894c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  40895c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  40896c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

0040897c <OV2640_QVGA_YUV422_20FPS>:
  40897c:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  40898c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  40899c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4089ac:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4089bc:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4089cc:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4089dc:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4089ec:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  4089fc:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408a0c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408a1c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408a2c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408a3c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408a4c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408a5c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408a6c <OV2640_QVGA_YUV422_30FPS>:
  408a6c:	000e 8012 05fe 0013 0111 0012 10d5 d40c     ................
  408a7c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408a8c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408a9c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408aac:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408abc:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408acc:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408adc:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408aec:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408afc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408b0c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408b1c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408b2c:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408b3c:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  408b4c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00408b5c <OV2640_QVGA_RGB888>:
  408b5c:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408b6c:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  408b7c:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  408b8c:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  408b9c:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  408bac:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  408bbc:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  408bcc:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  408bdc:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408bec:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  408bfc:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  408c0c:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  408c1c:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  408c2c:	605d 6eac ffbe 00bf 5031 7832 3f82 0112     ]`.n....1P2x.?..
  408c3c:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  408c4c:	0228 ffff                                   (...

00408c50 <OV2640_QQVGA_YUV422>:
  408c50:	000e 8012 0013 0111 0012 10d5 540c 340d     .............T.4
  408c60:	0116 2517 a018 0319 f01a 891b 0322 1829     ...%........".).
  408c70:	f82b 012c a031 f032 c433 b43a 3f36 6004     +.,.1.2.3.:.6?.`
  408c80:	8027 0f3d 803e 403f 7f40 6a41 2942 e544     '.=.>.?@@.AjB)D.
  408c90:	4145 0247 6449 a14a 704b 1a4c 504d 134e     EAG.IdJ.KpL.MPN.
  408ca0:	0064 8867 1a68 3814 3c24 3025 7226 9750     d.g.h..8$<%0&rP.
  408cb0:	7e51 0052 0053 0020 2321 1438 00e9 5556     Q~R.S. .!#8...VU
  408cc0:	ff57 ff58 ff59 045f 00ec ff13 7f80 3f81     W.X.Y._........?
  408cd0:	3282 0183 1138 7084 0085 0386 0187 0588     .2..8..p........
  408ce0:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408cf0:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408d00:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408d10:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408d20:	885c 605d 6eac ffbe 00bf 2831 3c32 0034     \.]`.n....1(2<4.
  408d30:	3f82 0012 3f36 0053 0033 891b 0322 0228     .?..6?S.3...".(.
  408d40:	00d9 ffff                                   ....

00408d44 <OV2640_QQVGA_RGB888>:
  408d44:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  408d54:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  408d64:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  408d74:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  408d84:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  408d94:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  408da4:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  408db4:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  408dc4:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  408dd4:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  408de4:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  408df4:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  408e04:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  408e14:	605d 6eac ffbe 00bf 2831 3c32 3f82 0112     ]`.n....1(2<.?..
  408e24:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  408e34:	0228 ffff                                   (...

00408e38 <OV2640_TEST_PATTERN>:
  408e38:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408e48:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408e58:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408e68:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408e78:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408e88:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408e98:	9750 7e51 0052 0053 0020 2321 0738 0284     P.Q~R.S. .!#8...
  408ea8:	1438 00e9 5556 ff57 ff58 ff59 045f 00ec     8...VUW.X.Y._...
  408eb8:	ff13 7f80 3f81 3282 0183 1138 0085 0386     .....?.2..8.....
  408ec8:	0187 0588 3089 308d 858f 3093 8595 3099     .....0.0...0...0
  408ed8:	859b 089c 129d 239e 459f 55a0 64a1 72a2     .......#.E.U.d.r
  408ee8:	7fa3 8ba4 95a5 a7a6 b5a7 cba8 dda9 ecaa     ................
  408ef8:	1aab 78ce 6ecf 0ad0 0cd1 84d2 90d3 1ed4     ...x.n..........
  408f08:	245a 1f5b 885c 605d 6eac ffbe 00bf 5031     Z$[.\.]`.n....1P
  408f18:	7832 3f82 0012 3f36 0053 c433 891b 0322     2x.?..6?S.3...".
  408f28:	0228 ffff                                   (...

00408f2c <OV2640_VGA_YUV422_20FPS>:
  408f2c:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  408f3c:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  408f4c:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  408f5c:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  408f6c:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  408f7c:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  408f8c:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  408f9c:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  408fac:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  408fbc:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  408fcc:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  408fdc:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  408fec:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  408ffc:	885c 605d 6eac ffbe 00bf a031 f032 3f82     \.]`.n....1.2..?
  40900c:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...
  40901c:	c200 0001 00c0 0000 0800 0000 0000 0000     ................
	...
  409034:	6d69 6761 5f65 7274 6e61 6673 7265 2520     image_transfer %
  409044:	0d75 000a 0000 0000 6f43 706d 656c 6574     u.......Complete
  409054:	0a0d 0000 6f4e 656e 0000 0000 7453 7261     ....None....Star
  409064:	2074 7274 6e61 6673 7265 0000 6573 2074     t transfer..set 
  409074:	6175 7472 662e 6f6c 2077 2030 6e6f 0d20     uart.flow 0 on .
  409084:	000a 0000 6573 2074 7562 2e73 6f63 6d6d     ....set bus.comm
  409094:	6e61 2e64 7872 625f 6675 6973 657a 3520     and.rx_bufsize 5
  4090a4:	3030 0d30 000a 0000 6573 2074 7973 6920     000.....set sy i
  4090b4:	6720 7720 616c 206e 3032 0a0d 0000 0000      g wlan 20......
  4090c4:	6573 2074 7973 6920 6720 6e20 7465 6f77     set sy i g netwo
  4090d4:	6b72 3120 0d39 000a 6573 2074 7973 6920     rk 19...set sy i
  4090e4:	6720 7320 666f 6174 2070 3132 0a0d 0000      g softap 21....
  4090f4:	6573 2074 7973 7473 6d65 632e 646d 672e     set system.cmd.g
  409104:	6970 206f 3331 0a0d 0000 0000 6573 2074     pio 13......set 
  409114:	6c77 6e20 6f20 3120 0d34 000a 6573 2074     wl n o 14...set 
  409124:	7973 6320 7020 6f20 6666 0a0d 0000 0000     sy c p off......
  409134:	6573 2074 7973 6320 6520 6f20 6666 0a0d     set sy c e off..
  409144:	0000 0000 6173 6576 0a0d 0000 6573 7574     ....save....setu
  409154:	2070 6577 0d62 000a 6f70 6c6c 6120 6c6c     p web...poll all
  409164:	0a0d 0000                                   ....

00409168 <_global_impure_ptr>:
  409168:	0018 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  409178:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  409188:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  409198:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  4091a8:	296c 0000 0030 0000                         l)..0...

004091b0 <blanks.7208>:
  4091b0:	2020 2020 2020 2020 2020 2020 2020 2020                     

004091c0 <zeroes.7209>:
  4091c0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4091d0:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

004091e0 <__mprec_bigtens>:
  4091e0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4091f0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409200:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409208 <__mprec_tens>:
  409208:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409218:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409228:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409238:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409248:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409258:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409268:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  409278:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  409288:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  409298:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4092a8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4092b8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4092c8:	9db4 79d9 7843 44ea                         ...yCx.D

004092d0 <p05.6040>:
  4092d0:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4092e0:	4f50 4953 0058 0000 002e 0000               POSIX.......

004092ec <_ctype_>:
  4092ec:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4092fc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40930c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40931c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40932c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40933c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40934c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40935c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40936c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004093f0 <_init>:
  4093f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4093f2:	bf00      	nop
  4093f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4093f6:	bc08      	pop	{r3}
  4093f8:	469e      	mov	lr, r3
  4093fa:	4770      	bx	lr

004093fc <__init_array_start>:
  4093fc:	0040528d 	.word	0x0040528d

00409400 <__frame_dummy_init_array_entry>:
  409400:	004000f1                                ..@.

00409404 <_fini>:
  409404:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409406:	bf00      	nop
  409408:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40940a:	bc08      	pop	{r3}
  40940c:	469e      	mov	lr, r3
  40940e:	4770      	bx	lr

00409410 <__fini_array_start>:
  409410:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <_impure_ptr>:
20000010:	0018 2000 0000 0000                         ... ....

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__malloc_av_>:
	...
20000448:	0440 2000 0440 2000 0448 2000 0448 2000     @.. @.. H.. H.. 
20000458:	0450 2000 0450 2000 0458 2000 0458 2000     P.. P.. X.. X.. 
20000468:	0460 2000 0460 2000 0468 2000 0468 2000     `.. `.. h.. h.. 
20000478:	0470 2000 0470 2000 0478 2000 0478 2000     p.. p.. x.. x.. 
20000488:	0480 2000 0480 2000 0488 2000 0488 2000     ... ... ... ... 
20000498:	0490 2000 0490 2000 0498 2000 0498 2000     ... ... ... ... 
200004a8:	04a0 2000 04a0 2000 04a8 2000 04a8 2000     ... ... ... ... 
200004b8:	04b0 2000 04b0 2000 04b8 2000 04b8 2000     ... ... ... ... 
200004c8:	04c0 2000 04c0 2000 04c8 2000 04c8 2000     ... ... ... ... 
200004d8:	04d0 2000 04d0 2000 04d8 2000 04d8 2000     ... ... ... ... 
200004e8:	04e0 2000 04e0 2000 04e8 2000 04e8 2000     ... ... ... ... 
200004f8:	04f0 2000 04f0 2000 04f8 2000 04f8 2000     ... ... ... ... 
20000508:	0500 2000 0500 2000 0508 2000 0508 2000     ... ... ... ... 
20000518:	0510 2000 0510 2000 0518 2000 0518 2000     ... ... ... ... 
20000528:	0520 2000 0520 2000 0528 2000 0528 2000      ..  .. (.. (.. 
20000538:	0530 2000 0530 2000 0538 2000 0538 2000     0.. 0.. 8.. 8.. 
20000548:	0540 2000 0540 2000 0548 2000 0548 2000     @.. @.. H.. H.. 
20000558:	0550 2000 0550 2000 0558 2000 0558 2000     P.. P.. X.. X.. 
20000568:	0560 2000 0560 2000 0568 2000 0568 2000     `.. `.. h.. h.. 
20000578:	0570 2000 0570 2000 0578 2000 0578 2000     p.. p.. x.. x.. 
20000588:	0580 2000 0580 2000 0588 2000 0588 2000     ... ... ... ... 
20000598:	0590 2000 0590 2000 0598 2000 0598 2000     ... ... ... ... 
200005a8:	05a0 2000 05a0 2000 05a8 2000 05a8 2000     ... ... ... ... 
200005b8:	05b0 2000 05b0 2000 05b8 2000 05b8 2000     ... ... ... ... 
200005c8:	05c0 2000 05c0 2000 05c8 2000 05c8 2000     ... ... ... ... 
200005d8:	05d0 2000 05d0 2000 05d8 2000 05d8 2000     ... ... ... ... 
200005e8:	05e0 2000 05e0 2000 05e8 2000 05e8 2000     ... ... ... ... 
200005f8:	05f0 2000 05f0 2000 05f8 2000 05f8 2000     ... ... ... ... 
20000608:	0600 2000 0600 2000 0608 2000 0608 2000     ... ... ... ... 
20000618:	0610 2000 0610 2000 0618 2000 0618 2000     ... ... ... ... 
20000628:	0620 2000 0620 2000 0628 2000 0628 2000      ..  .. (.. (.. 
20000638:	0630 2000 0630 2000 0638 2000 0638 2000     0.. 0.. 8.. 8.. 
20000648:	0640 2000 0640 2000 0648 2000 0648 2000     @.. @.. H.. H.. 
20000658:	0650 2000 0650 2000 0658 2000 0658 2000     P.. P.. X.. X.. 
20000668:	0660 2000 0660 2000 0668 2000 0668 2000     `.. `.. h.. h.. 
20000678:	0670 2000 0670 2000 0678 2000 0678 2000     p.. p.. x.. x.. 
20000688:	0680 2000 0680 2000 0688 2000 0688 2000     ... ... ... ... 
20000698:	0690 2000 0690 2000 0698 2000 0698 2000     ... ... ... ... 
200006a8:	06a0 2000 06a0 2000 06a8 2000 06a8 2000     ... ... ... ... 
200006b8:	06b0 2000 06b0 2000 06b8 2000 06b8 2000     ... ... ... ... 
200006c8:	06c0 2000 06c0 2000 06c8 2000 06c8 2000     ... ... ... ... 
200006d8:	06d0 2000 06d0 2000 06d8 2000 06d8 2000     ... ... ... ... 
200006e8:	06e0 2000 06e0 2000 06e8 2000 06e8 2000     ... ... ... ... 
200006f8:	06f0 2000 06f0 2000 06f8 2000 06f8 2000     ... ... ... ... 
20000708:	0700 2000 0700 2000 0708 2000 0708 2000     ... ... ... ... 
20000718:	0710 2000 0710 2000 0718 2000 0718 2000     ... ... ... ... 
20000728:	0720 2000 0720 2000 0728 2000 0728 2000      ..  .. (.. (.. 
20000738:	0730 2000 0730 2000 0738 2000 0738 2000     0.. 0.. 8.. 8.. 
20000748:	0740 2000 0740 2000 0748 2000 0748 2000     @.. @.. H.. H.. 
20000758:	0750 2000 0750 2000 0758 2000 0758 2000     P.. P.. X.. X.. 
20000768:	0760 2000 0760 2000 0768 2000 0768 2000     `.. `.. h.. h.. 
20000778:	0770 2000 0770 2000 0778 2000 0778 2000     p.. p.. x.. x.. 
20000788:	0780 2000 0780 2000 0788 2000 0788 2000     ... ... ... ... 
20000798:	0790 2000 0790 2000 0798 2000 0798 2000     ... ... ... ... 
200007a8:	07a0 2000 07a0 2000 07a8 2000 07a8 2000     ... ... ... ... 
200007b8:	07b0 2000 07b0 2000 07b8 2000 07b8 2000     ... ... ... ... 
200007c8:	07c0 2000 07c0 2000 07c8 2000 07c8 2000     ... ... ... ... 
200007d8:	07d0 2000 07d0 2000 07d8 2000 07d8 2000     ... ... ... ... 
200007e8:	07e0 2000 07e0 2000 07e8 2000 07e8 2000     ... ... ... ... 
200007f8:	07f0 2000 07f0 2000 07f8 2000 07f8 2000     ... ... ... ... 
20000808:	0800 2000 0800 2000 0808 2000 0808 2000     ... ... ... ... 
20000818:	0810 2000 0810 2000 0818 2000 0818 2000     ... ... ... ... 
20000828:	0820 2000 0820 2000 0828 2000 0828 2000      ..  .. (.. (.. 
20000838:	0830 2000 0830 2000 0838 2000 0838 2000     0.. 0.. 8.. 8.. 

20000848 <__malloc_sbrk_base>:
20000848:	ffff ffff                                   ....

2000084c <__malloc_trim_threshold>:
2000084c:	0000 0002                                   ....

20000850 <__global_locale>:
20000850:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000870:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000890:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008b0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008d0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008f0:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000910:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000930:	7ac9 0040 7689 0040 0000 0000 92ec 0040     .z@..v@.......@.
20000940:	92e8 0040 918c 0040 918c 0040 918c 0040     ..@...@...@...@.
20000950:	918c 0040 918c 0040 918c 0040 918c 0040     ..@...@...@...@.
20000960:	918c 0040 918c 0040 ffff ffff ffff ffff     ..@...@.........
20000970:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
20000998:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
