// Seed: 88152950
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output tri0 id_1;
  always disable id_18;
  logic ["" : 1] id_19;
  ;
  logic id_20, id_21;
  logic id_22;
  ;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input wand id_5,
    input wand id_6,
    input tri0 id_7,
    input supply1 id_8,
    input tri0 id_9,
    input uwire id_10,
    input tri1 id_11,
    input wire id_12,
    input tri id_13,
    input tri1 id_14,
    input tri id_15,
    input supply1 id_16
    , id_24,
    input tri id_17,
    input wire id_18,
    input supply0 id_19,
    input uwire id_20,
    output uwire id_21,
    output wire id_22
);
  logic id_25;
  wire  id_26;
  ;
  module_0 modCall_1 (
      id_25,
      id_24,
      id_26,
      id_25,
      id_26,
      id_25,
      id_25,
      id_25,
      id_26,
      id_24,
      id_25,
      id_25,
      id_26,
      id_25,
      id_24,
      id_24,
      id_25
  );
endmodule
