#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 26 14:07:21 2019
# Process ID: 16808
# Current directory: E:/Development/VHDL/zynquart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15492 E:\Development\VHDL\zynquart\zynqexample.xpr
# Log file: E:/Development/VHDL/zynquart/vivado.log
# Journal file: E:/Development/VHDL/zynquart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Development/VHDL/zynquart/zynqexample.xpr
INFO: [Project 1-313] Project file moved from 'E:/Development/VHDL/zynqexample' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Programy/Vivado2019/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 787.340 ; gain = 194.258
update_compile_order -fileset sources_1
open_bd_design {E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/System.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <System> from BD file <E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/System.bd>
open_bd_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 881.906 ; gain = 6.844
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/System.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: System_wrapper
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1320.719 ; gain = 173.070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System_wrapper' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:43]
INFO: [Synth 8-3491] module 'System' declared at 'E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1455' bound to instance 'System_i' of component 'System' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:73]
INFO: [Synth 8-638] synthesizing module 'System' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1488]
INFO: [Synth 8-3491] module 'System_axi_gpio_0_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'System_axi_gpio_0_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1762]
INFO: [Synth 8-638] synthesizing module 'System_axi_gpio_0_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'System_axi_uartlite_0_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'System_axi_uartlite_0_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1785]
INFO: [Synth 8-638] synthesizing module 'System_axi_uartlite_0_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'System_processing_system7_0_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'System_processing_system7_0_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1810]
INFO: [Synth 8-638] synthesizing module 'System_processing_system7_0_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_processing_system7_0_0_stub.vhdl:74]
INFO: [Synth 8-638] synthesizing module 'System_ps7_0_axi_periph_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:747]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1F2O2QF' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1F2O2QF' (1#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_68KJLY' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_68KJLY' (2#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_HOA56C' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_HOA56C' (3#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:263]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_13UIZPI' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:393]
INFO: [Synth 8-3491] module 'System_auto_pc_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'System_auto_pc_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:576]
INFO: [Synth 8-638] synthesizing module 'System_auto_pc_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_13UIZPI' (4#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:393]
INFO: [Synth 8-3491] module 'System_xbar_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'System_xbar_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1338]
INFO: [Synth 8-638] synthesizing module 'System_xbar_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'System_ps7_0_axi_periph_0' (5#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:747]
INFO: [Synth 8-3491] module 'System_rst_ps7_0_50M_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'System_rst_ps7_0_50M_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1978]
INFO: [Synth 8-638] synthesizing module 'System_rst_ps7_0_50M_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'System' (6#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1488]
INFO: [Synth 8-256] done synthesizing module 'System_wrapper' (7#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:43]
WARNING: [Synth 8-3331] design s00_couplers_imp_13UIZPI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_13UIZPI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_HOA56C has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_HOA56C has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_HOA56C has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_HOA56C has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_68KJLY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_68KJLY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_68KJLY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_68KJLY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1F2O2QF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1F2O2QF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1F2O2QF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1F2O2QF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_bresp[1]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[31]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[30]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[29]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[28]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[27]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[26]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[25]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[24]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[23]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[22]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[21]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[20]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[19]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[18]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[17]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[16]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[15]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[14]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[13]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[12]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[11]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[10]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[9]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[8]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[7]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[6]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[5]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[4]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[3]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[2]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rdata[1]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_AXI_rresp[1]
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1366.188 ; gain = 218.539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1366.188 ; gain = 218.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1366.188 ; gain = 218.539
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.dcp' for cell 'System_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.dcp' for cell 'System_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.dcp' for cell 'System_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.dcp' for cell 'System_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.dcp' for cell 'System_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0.dcp' for cell 'System_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/axi_gpio_0/U0'
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/axi_gpio_0/U0'
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0_board.xdc] for cell 'System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0_board.xdc] for cell 'System_i/axi_uartlite_0/U0'
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xdc] for cell 'System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xdc] for cell 'System_i/axi_uartlite_0/U0'
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0_board.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0_board.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Parsing XDC File [E:/Development/VHDL/MarsZX3_Starter.xdc]
WARNING: [Vivado 12-584] No ports matched 'I2C0_SDA'. [E:/Development/VHDL/MarsZX3_Starter.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'I2C0_SDA'. [E:/Development/VHDL/MarsZX3_Starter.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'I2C0_SCL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'I2C0_SCL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'I2C0_INT_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'I2C0_INT_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'Eth_Rst_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'Eth_Rst_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'Usb_Rst_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'Usb_Rst_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'Vref0'. [E:/Development/VHDL/MarsZX3_Starter.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'Vref0'. [E:/Development/VHDL/MarsZX3_Starter.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'Vref1'. [E:/Development/VHDL/MarsZX3_Starter.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'Vref1'. [E:/Development/VHDL/MarsZX3_Starter.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'CLK33'. [E:/Development/VHDL/MarsZX3_Starter.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'CLK33'. [E:/Development/VHDL/MarsZX3_Starter.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'DDR3_VSEL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'DDR3_VSEL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'PWR_GOOD_R'. [E:/Development/VHDL/MarsZX3_Starter.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'PWR_GOOD_R'. [E:/Development/VHDL/MarsZX3_Starter.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'NAND_WP'. [E:/Development/VHDL/MarsZX3_Starter.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'NAND_WP'. [E:/Development/VHDL/MarsZX3_Starter.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'ETH_Link'. [E:/Development/VHDL/MarsZX3_Starter.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'ETH_Link'. [E:/Development/VHDL/MarsZX3_Starter.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'ETH_MDC'. [E:/Development/VHDL/MarsZX3_Starter.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'ETH_MDC'. [E:/Development/VHDL/MarsZX3_Starter.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'ETH_MDIO'. [E:/Development/VHDL/MarsZX3_Starter.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'ETH_MDIO'. [E:/Development/VHDL/MarsZX3_Starter.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'ETH_RX_CLK'. [E:/Development/VHDL/MarsZX3_Starter.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'ETH_RX_CLK'. [E:/Development/VHDL/MarsZX3_Starter.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'ETH_RX_CTL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'ETH_RX_CTL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[0]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[0]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[1]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[1]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[2]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[2]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[3]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[3]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'ETH_TX_CLK'. [E:/Development/VHDL/MarsZX3_Starter.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'ETH_TX_CLK'. [E:/Development/VHDL/MarsZX3_Starter.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'ETH_TX_CTL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'ETH_TX_CTL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[0]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[0]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[1]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[1]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[2]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[2]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[3]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[3]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'MIO40'. [E:/Development/VHDL/MarsZX3_Starter.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'MIO40'. [E:/Development/VHDL/MarsZX3_Starter.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'MIO41'. [E:/Development/VHDL/MarsZX3_Starter.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'MIO41'. [E:/Development/VHDL/MarsZX3_Starter.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'MIO42'. [E:/Development/VHDL/MarsZX3_Starter.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'MIO42'. [E:/Development/VHDL/MarsZX3_Starter.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'MIO43'. [E:/Development/VHDL/MarsZX3_Starter.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'MIO43'. [E:/Development/VHDL/MarsZX3_Starter.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'MIO44'. [E:/Development/VHDL/MarsZX3_Starter.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'MIO44'. [E:/Development/VHDL/MarsZX3_Starter.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'MIO45'. [E:/Development/VHDL/MarsZX3_Starter.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'MIO45'. [E:/Development/VHDL/MarsZX3_Starter.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'MIO48'. [E:/Development/VHDL/MarsZX3_Starter.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'MIO48'. [E:/Development/VHDL/MarsZX3_Starter.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'MIO49'. [E:/Development/VHDL/MarsZX3_Starter.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'MIO49'. [E:/Development/VHDL/MarsZX3_Starter.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'MIO50'. [E:/Development/VHDL/MarsZX3_Starter.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'MIO50'. [E:/Development/VHDL/MarsZX3_Starter.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'MIO51'. [E:/Development/VHDL/MarsZX3_Starter.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'MIO51'. [E:/Development/VHDL/MarsZX3_Starter.xdc:168]
Finished Parsing XDC File [E:/Development/VHDL/MarsZX3_Starter.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Development/VHDL/MarsZX3_Starter.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/System_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[3]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[2]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[1]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[0]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[3]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[2]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[1]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[0]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:8]
Finished Parsing XDC File [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/System_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1512.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1550.461 ; gain = 402.813
43 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 1550.461 ; gain = 648.520
set_property IOSTANDARD LVCMOS33 [get_ports [list UART0_RX]]
set_property IOSTANDARD LVCMOS33 [get_ports [list UART0_TX]]
open_bd_design {E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/System.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_UART0_PERIPHERAL_ENABLE {1} CONFIG.PCW_UART0_UART0_IO {MIO 46 .. 47}] [get_bd_cells processing_system7_0]
endgroup
reset_run System_processing_system7_0_0_synth_1
launch_runs System_processing_system7_0_0_synth_1
[Sat Oct 26 14:50:22 2019] Launched System_processing_system7_0_0_synth_1...
Run output will be captured here: E:/Development/VHDL/zynquart/zynqexample.runs/System_processing_system7_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1710.598 ; gain = 15.684
wait_on_run System_processing_system7_0_0_synth_1
[Sat Oct 26 14:50:23 2019] Waiting for System_processing_system7_0_0_synth_1 to finish...
[Sat Oct 26 14:50:28 2019] Waiting for System_processing_system7_0_0_synth_1 to finish...
[Sat Oct 26 14:50:33 2019] Waiting for System_processing_system7_0_0_synth_1 to finish...
[Sat Oct 26 14:50:38 2019] Waiting for System_processing_system7_0_0_synth_1 to finish...
[Sat Oct 26 14:50:48 2019] Waiting for System_processing_system7_0_0_synth_1 to finish...
[Sat Oct 26 14:50:58 2019] Waiting for System_processing_system7_0_0_synth_1 to finish...
[Sat Oct 26 14:51:08 2019] Waiting for System_processing_system7_0_0_synth_1 to finish...
[Sat Oct 26 14:51:18 2019] Waiting for System_processing_system7_0_0_synth_1 to finish...
[Sat Oct 26 14:51:38 2019] Waiting for System_processing_system7_0_0_synth_1 to finish...

*** Running vivado
    with args -log System_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_processing_system7_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source System_processing_system7_0_0.tcl -notrace
Command: synth_design -top System_processing_system7_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13980 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 836.488 ; gain = 177.352
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'System_processing_system7_0_0' [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: FALSE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: FALSE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg484 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [E:/Programy/Vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (1#1) [E:/Programy/Vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:722]
INFO: [Synth 8-6157] synthesizing module 'PS7' [E:/Programy/Vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (2#1) [E:/Programy/Vivado2019/Vivado/2019.1/scripts/rt/data/unisim_comp.v:61707]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (3#1) [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:318]
INFO: [Synth 8-6155] done synthesizing module 'System_processing_system7_0_0' (4#1) [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/synth/System_processing_system7_0_0.v:60]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_GP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_ACP_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP0_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP1_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP2_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_ARSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port S_AXI_HP3_AWSIZE[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG3_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG2_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG1_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FCLK_CLKTRIG0_N
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[31]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[30]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[29]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[28]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[27]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[26]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[25]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[24]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[23]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[22]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[21]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[20]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[19]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[18]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[17]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[16]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[15]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[14]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[13]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[12]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[11]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[10]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[9]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[8]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_DATA[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_VALID
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port FTMD_TRACEIN_ATID[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 905.824 ; gain = 246.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 905.824 ; gain = 246.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 905.824 ; gain = 246.688
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_processing_system7_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_processing_system7_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/Development/VHDL/zynquart/zynqexample.runs/System_processing_system7_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Development/VHDL/zynquart/zynqexample.runs/System_processing_system7_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 954.949 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 959.188 ; gain = 4.238
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 959.188 ; gain = 300.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 959.188 ; gain = 300.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/Development/VHDL/zynquart/zynqexample.runs/System_processing_system7_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:18 . Memory (MB): peak = 959.188 ; gain = 300.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 959.188 ; gain = 300.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[3]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[2]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[1]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET0_GMII_RXD[0]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_COL
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_CRS
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_DV
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RX_ER
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[7]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[6]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[5]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[4]
WARNING: [Synth 8-3331] design processing_system7_v5_5_processing_system7 has unconnected port ENET1_GMII_RXD[3]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 959.188 ; gain = 300.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1141.785 ; gain = 482.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 1161.930 ; gain = 502.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:32 . Memory (MB): peak = 1167.371 ; gain = 508.234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1181.191 ; gain = 522.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1181.191 ; gain = 522.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1181.191 ; gain = 522.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1181.191 ; gain = 522.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1181.191 ; gain = 522.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1181.191 ; gain = 522.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |LUT1  |   112|
|3     |PS7   |     1|
+------+------+------+

Report Instance Areas: 
+------+---------+-------------------------------------------+------+
|      |Instance |Module                                     |Cells |
+------+---------+-------------------------------------------+------+
|1     |top      |                                           |   243|
|2     |  inst   |processing_system7_v5_5_processing_system7 |   243|
+------+---------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 1181.191 ; gain = 522.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 79 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 1181.191 ; gain = 468.691
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 1181.191 ; gain = 522.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.883 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1201.883 ; gain = 811.090
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.883 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Development/VHDL/zynquart/zynqexample.runs/System_processing_system7_0_0_synth_1/System_processing_system7_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP System_processing_system7_0_0, cache-ID = 09f559a8e7b79888
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1201.883 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/Development/VHDL/zynquart/zynqexample.runs/System_processing_system7_0_0_synth_1/System_processing_system7_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file System_processing_system7_0_0_utilization_synth.rpt -pb System_processing_system7_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 14:51:46 2019...
[Sat Oct 26 14:51:54 2019] System_processing_system7_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:31 . Memory (MB): peak = 1710.598 ; gain = 0.000
generate_target all [get_files E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/System.bd]
Wrote  : <E:\Development\VHDL\zynquart\zynqexample.srcs\sources_1\bd\System\System.bd> 
VHDL Output written to : E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd
VHDL Output written to : E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/sim/System.vhd
VHDL Output written to : E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/hdl/System_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/hw_handoff/System.hwh
Generated Block Design Tcl file E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/hw_handoff/System_bd.tcl
Generated Hardware Definition File E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.hwdef
generate_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1757.426 ; gain = 46.828
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/System.bd]
launch_runs System_auto_pc_0_synth_1
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP System_auto_pc_0, cache-ID = 9f21a79d1d842bb7; cache size = 12.957 MB.
[Sat Oct 26 14:52:09 2019] Launched System_auto_pc_0_synth_1...
Run output will be captured here: E:/Development/VHDL/zynquart/zynqexample.runs/System_auto_pc_0_synth_1/runme.log
wait_on_run System_auto_pc_0_synth_1
[Sat Oct 26 14:52:10 2019] Waiting for System_auto_pc_0_synth_1 to finish...
[Sat Oct 26 14:52:15 2019] Waiting for System_auto_pc_0_synth_1 to finish...
[Sat Oct 26 14:52:20 2019] Waiting for System_auto_pc_0_synth_1 to finish...
[Sat Oct 26 14:52:25 2019] Waiting for System_auto_pc_0_synth_1 to finish...
[Sat Oct 26 14:52:35 2019] Waiting for System_auto_pc_0_synth_1 to finish...

*** Running vivado
    with args -log System_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source System_auto_pc_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source System_auto_pc_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP System_auto_pc_0, cache-ID = 9f21a79d1d842bb7.
INFO: [Common 17-206] Exiting Vivado at Sat Oct 26 14:52:36 2019...
[Sat Oct 26 14:52:40 2019] System_auto_pc_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1757.426 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1811.047 ; gain = 53.621
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'System_wrapper' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:43]
INFO: [Synth 8-3491] module 'System' declared at 'E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1363' bound to instance 'System_i' of component 'System' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:73]
INFO: [Synth 8-638] synthesizing module 'System' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1396]
INFO: [Synth 8-3491] module 'System_axi_gpio_0_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'System_axi_gpio_0_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1672]
INFO: [Synth 8-638] synthesizing module 'System_axi_gpio_0_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_axi_gpio_0_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'System_axi_uartlite_0_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'System_axi_uartlite_0_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1695]
INFO: [Synth 8-638] synthesizing module 'System_axi_uartlite_0_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'System_processing_system7_0_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'System_processing_system7_0_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1720]
INFO: [Synth 8-638] synthesizing module 'System_processing_system7_0_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_processing_system7_0_0_stub.vhdl:74]
INFO: [Synth 8-638] synthesizing module 'System_ps7_0_axi_periph_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:749]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1F2O2QF' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1F2O2QF' (1#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_68KJLY' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_68KJLY' (2#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:158]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_HOA56C' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_HOA56C' (3#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:263]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_13UIZPI' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:393]
INFO: [Synth 8-3491] module 'System_auto_pc_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'System_auto_pc_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:576]
INFO: [Synth 8-638] synthesizing module 'System_auto_pc_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_13UIZPI' (4#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:393]
INFO: [Synth 8-3491] module 'System_xbar_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'System_xbar_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1246]
INFO: [Synth 8-638] synthesizing module 'System_xbar_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'System_ps7_0_axi_periph_0' (5#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:749]
INFO: [Synth 8-3491] module 'System_rst_ps7_0_50M_0' declared at 'E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'System_rst_ps7_0_50M_0' [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1890]
INFO: [Synth 8-638] synthesizing module 'System_rst_ps7_0_50M_0' [E:/Development/VHDL/zynquart/.Xil/Vivado-16808-DESKTOP-RP1NLIS/realtime/System_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'System' (6#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/synth/System.vhd:1396]
INFO: [Synth 8-256] done synthesizing module 'System_wrapper' (7#1) [E:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/hdl/System_wrapper.vhd:43]
WARNING: [Synth 8-3331] design s00_couplers_imp_13UIZPI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_13UIZPI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_HOA56C has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_HOA56C has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_HOA56C has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_HOA56C has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_68KJLY has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_68KJLY has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_68KJLY has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_68KJLY has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1F2O2QF has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1F2O2QF has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1F2O2QF has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1F2O2QF has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design System_ps7_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1851.605 ; gain = 94.180
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.457 ; gain = 116.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1873.457 ; gain = 116.031
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.dcp' for cell 'System_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.dcp' for cell 'System_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.dcp' for cell 'System_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.dcp' for cell 'System_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_xbar_0/System_xbar_0.dcp' for cell 'System_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_auto_pc_0/System_auto_pc_0.dcp' for cell 'System_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 5 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc] for cell 'System_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_processing_system7_0_0/System_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/System_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/System_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0_board.xdc] for cell 'System_i/axi_gpio_0/U0'
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/axi_gpio_0/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_gpio_0_0/System_axi_gpio_0_0.xdc] for cell 'System_i/axi_gpio_0/U0'
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0_board.xdc] for cell 'System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0_board.xdc] for cell 'System_i/axi_uartlite_0/U0'
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xdc] for cell 'System_i/axi_uartlite_0/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_axi_uartlite_0_0/System_axi_uartlite_0_0.xdc] for cell 'System_i/axi_uartlite_0/U0'
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0_board.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0_board.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [e:/Development/VHDL/zynquart/zynqexample.srcs/sources_1/bd/System/ip/System_rst_ps7_0_50M_0/System_rst_ps7_0_50M_0.xdc] for cell 'System_i/rst_ps7_0_50M/U0'
Parsing XDC File [E:/Development/VHDL/MarsZX3_Starter.xdc]
WARNING: [Vivado 12-584] No ports matched 'I2C0_SDA'. [E:/Development/VHDL/MarsZX3_Starter.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'I2C0_SDA'. [E:/Development/VHDL/MarsZX3_Starter.xdc:30]
WARNING: [Vivado 12-584] No ports matched 'I2C0_SCL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'I2C0_SCL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'I2C0_INT_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:35]
WARNING: [Vivado 12-584] No ports matched 'I2C0_INT_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'Eth_Rst_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'Eth_Rst_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:58]
WARNING: [Vivado 12-584] No ports matched 'Usb_Rst_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:60]
WARNING: [Vivado 12-584] No ports matched 'Usb_Rst_N'. [E:/Development/VHDL/MarsZX3_Starter.xdc:61]
WARNING: [Vivado 12-584] No ports matched 'Vref0'. [E:/Development/VHDL/MarsZX3_Starter.xdc:67]
WARNING: [Vivado 12-584] No ports matched 'Vref0'. [E:/Development/VHDL/MarsZX3_Starter.xdc:68]
WARNING: [Vivado 12-584] No ports matched 'Vref1'. [E:/Development/VHDL/MarsZX3_Starter.xdc:70]
WARNING: [Vivado 12-584] No ports matched 'Vref1'. [E:/Development/VHDL/MarsZX3_Starter.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'CLK33'. [E:/Development/VHDL/MarsZX3_Starter.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'CLK33'. [E:/Development/VHDL/MarsZX3_Starter.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'DDR3_VSEL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'DDR3_VSEL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'PWR_GOOD_R'. [E:/Development/VHDL/MarsZX3_Starter.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'PWR_GOOD_R'. [E:/Development/VHDL/MarsZX3_Starter.xdc:80]
WARNING: [Vivado 12-584] No ports matched 'NAND_WP'. [E:/Development/VHDL/MarsZX3_Starter.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'NAND_WP'. [E:/Development/VHDL/MarsZX3_Starter.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'ETH_Link'. [E:/Development/VHDL/MarsZX3_Starter.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'ETH_Link'. [E:/Development/VHDL/MarsZX3_Starter.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'ETH_MDC'. [E:/Development/VHDL/MarsZX3_Starter.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'ETH_MDC'. [E:/Development/VHDL/MarsZX3_Starter.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'ETH_MDIO'. [E:/Development/VHDL/MarsZX3_Starter.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'ETH_MDIO'. [E:/Development/VHDL/MarsZX3_Starter.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'ETH_RX_CLK'. [E:/Development/VHDL/MarsZX3_Starter.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'ETH_RX_CLK'. [E:/Development/VHDL/MarsZX3_Starter.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'ETH_RX_CTL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'ETH_RX_CTL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[0]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[0]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:105]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[1]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[1]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:108]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[2]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[2]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[3]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'ETH_RXD[3]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'ETH_TX_CLK'. [E:/Development/VHDL/MarsZX3_Starter.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'ETH_TX_CLK'. [E:/Development/VHDL/MarsZX3_Starter.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'ETH_TX_CTL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'ETH_TX_CTL'. [E:/Development/VHDL/MarsZX3_Starter.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[0]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[0]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[1]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[1]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[2]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[2]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[3]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:131]
WARNING: [Vivado 12-584] No ports matched 'ETH_TXD[3]'. [E:/Development/VHDL/MarsZX3_Starter.xdc:132]
WARNING: [Vivado 12-584] No ports matched 'MIO40'. [E:/Development/VHDL/MarsZX3_Starter.xdc:134]
WARNING: [Vivado 12-584] No ports matched 'MIO40'. [E:/Development/VHDL/MarsZX3_Starter.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'MIO41'. [E:/Development/VHDL/MarsZX3_Starter.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'MIO41'. [E:/Development/VHDL/MarsZX3_Starter.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'MIO42'. [E:/Development/VHDL/MarsZX3_Starter.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'MIO42'. [E:/Development/VHDL/MarsZX3_Starter.xdc:141]
WARNING: [Vivado 12-584] No ports matched 'MIO43'. [E:/Development/VHDL/MarsZX3_Starter.xdc:143]
WARNING: [Vivado 12-584] No ports matched 'MIO43'. [E:/Development/VHDL/MarsZX3_Starter.xdc:144]
WARNING: [Vivado 12-584] No ports matched 'MIO44'. [E:/Development/VHDL/MarsZX3_Starter.xdc:146]
WARNING: [Vivado 12-584] No ports matched 'MIO44'. [E:/Development/VHDL/MarsZX3_Starter.xdc:147]
WARNING: [Vivado 12-584] No ports matched 'MIO45'. [E:/Development/VHDL/MarsZX3_Starter.xdc:149]
WARNING: [Vivado 12-584] No ports matched 'MIO45'. [E:/Development/VHDL/MarsZX3_Starter.xdc:150]
WARNING: [Vivado 12-584] No ports matched 'MIO48'. [E:/Development/VHDL/MarsZX3_Starter.xdc:158]
WARNING: [Vivado 12-584] No ports matched 'MIO48'. [E:/Development/VHDL/MarsZX3_Starter.xdc:159]
WARNING: [Vivado 12-584] No ports matched 'MIO49'. [E:/Development/VHDL/MarsZX3_Starter.xdc:161]
WARNING: [Vivado 12-584] No ports matched 'MIO49'. [E:/Development/VHDL/MarsZX3_Starter.xdc:162]
WARNING: [Vivado 12-584] No ports matched 'MIO50'. [E:/Development/VHDL/MarsZX3_Starter.xdc:164]
WARNING: [Vivado 12-584] No ports matched 'MIO50'. [E:/Development/VHDL/MarsZX3_Starter.xdc:165]
WARNING: [Vivado 12-584] No ports matched 'MIO51'. [E:/Development/VHDL/MarsZX3_Starter.xdc:167]
WARNING: [Vivado 12-584] No ports matched 'MIO51'. [E:/Development/VHDL/MarsZX3_Starter.xdc:168]
Finished Parsing XDC File [E:/Development/VHDL/MarsZX3_Starter.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Development/VHDL/MarsZX3_Starter.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/System_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[3]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[2]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[1]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[0]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:4]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[3]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[2]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[1]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'gpio_rtl_0_tri_o[0]'. [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc:8]
Finished Parsing XDC File [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/Development/VHDL/zynquart/zynqexample.srcs/constrs_1/new/gpio_test.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/System_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1890.559 ; gain = 133.133
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Oct 26 15:00:05 2019] Launched synth_1...
Run output will be captured here: E:/Development/VHDL/zynquart/zynqexample.runs/synth_1/runme.log
[Sat Oct 26 15:00:05 2019] Launched impl_1...
Run output will be captured here: E:/Development/VHDL/zynquart/zynqexample.runs/impl_1/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
file copy -force E:/Development/VHDL/zynquart/zynqexample.runs/impl_1/System_wrapper.sysdef E:/Development/VHDL/zynquart/zynqexample.sdk/System_wrapper.hdf

launch_sdk -workspace E:/Development/VHDL/zynquart/zynqexample.sdk -hwspec E:/Development/VHDL/zynquart/zynqexample.sdk/System_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/Development/VHDL/zynquart/zynqexample.sdk -hwspec E:/Development/VHDL/zynquart/zynqexample.sdk/System_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1932.449 ; gain = 15.984
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/00000acb5d4001
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3001.551 ; gain = 1069.102
set_property PROGRAM.FILE {E:/Development/VHDL/zynquart/zynqexample.runs/impl_1/System_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
