-1801

-module
-liberty



-liberty

-noelaborate

-sensitive


-nobboxempty

-undriven
-detail
-functional_mapped
-nophase

-rootonly
-tmpdir

-nounreach
-paraminfo
-BBOX_NAME_MATCH
-reason
-long
-unused
-root
-sensitive
-mapfile

-user_specified_buffers
-coefficient
-reroute
-pocvm_coefficient
-legalize_mode
-dynamic
-min_dynamic
-nodff_to_dlat_feedback
-auto
-noanalyze_abort
-gate_to_gate
-verify_disabled_ports
-range_token
-threads
-include_src_dir
-analyze_setup
-separator_token
-report_bbox_input
-Warning
-copy_verilog_to_liberty
-extra
-property
-nosummary
-Golden
-out_liberty_dir
-notmapped
-modeling
-use_library_pinname
-replace
-method
-nohidden
-Revised

-elapse

-use_technology_lib
-no_legalize
-eco_changed_cells
-pocvm_coefficient_scale_factor
-legalize_only
timing_pocvm_corner_sigma
pocv_coefficient_file_name

-pocvm_guardband
pocv_distance_based_derating_file_name

-utilize_dangling_wires
pba_derate_only_mode
timing_pocvm_enable_analysis
-nosensitive
-lastmod
-verilog
-both
-golden
-revised
-seq_constant
-block_reference
-nodff_to_dlat_zero
-auto_modeling
-duty_cycle
-gated_clock
-dictionary
-cycle
-timing_arcs

-power_arcs

-analyze_only
-rc_congestion_ignored_layers

-above
-active
-add
-add_delay
-add_dummy_nets
-add_metal_cut_allowed
-align_to_shape_end
-all
-all_inputs
-all_outputs
-all_vias
-all_violators
-allow_metal_fill_only
-allow_physical_cells
-allowed
-allowed_layer
-analysis_mode
-analysis_style
-analysis_type
-anchor
-append
-application
-applies_to
-area
-as_user_default
-async
-asynchronous
-at_va_boundary
-attribute
-attributes
-auto_map_names
-autofix
-axis_flip
-background
-balance_points
-bbox
-below
-block
-borderwidth
-bottom
-bottom_boundary_cells
-bottom_left_inside_corner_cells
-bottom_left_inside_horizontal_abutment_cells
-bottom_left_outside_corner_cell
-bottom_right_inside_corner_cells
-bottom_right_inside_horizontal_abutment_cells
-bottom_right_outside_corner_cell
-boundary
-buffer_constants
-bus_name_notations
-c
-cap
-capacitance
-capture_procedure
-case_insensitive
-cell
-cell_check
-cell_delay
-cell_power
-check
-check_slack_consistency
-clamp_value
-class
-classes
-clock
-clock_derate
-clock_domains
-clock_fall
-clock_gating_hold
-clock_gating_init_cycles
-clock_gating_setup
-clock_mixing
-clock_network
-clock_path
-clock_pins
-clock_tree
-clocks
-coincident_boundary
-collapse_name_space
-collection
-column
-column_data_proc
-column_style_proc
-columnspan
-combi
-combinational
-command
-command_group
-comment
-compress
-compressed
-connect_below_cut_metal
-consider_for_balancing
-const
-constant_arcs
-context
-continue_on_error
-control_point
-control_port
-control_signal
-coord
-coordinate
-coordinates
-core_offset
-corner
-corner_keepout_distance
-corners
-coupling_capacitance_factor
-coupling_factor
-create_extract_setup_domain
-create_twf_setup_domain
-critical_range
-cross
-crosstalk_delta
-css
-cut_layer_names
-cut_names
-cut_rows
-cycle_color
-data
-data_path
-data_pins
-default_reference_rule
-default_value
-define
-define_args
-delay
-delay_offset
-delay_type
-delim
-delimiter
-derate
-design
-design_list
-designs
-dir
-direction
-dirs
-display
-distance
-div
-divide
-divide_by
-domain
-dont_change_ports
-driver_supply
-driver_taper_distance
-dynamic_power
-e
-early
-early_spec
-echo
-edge_triggered
-edit
-elements
-ems_database
-enable_fast_analysis
-enable_propagation
-enable_rule_override
-enabled
-enabled_arcs_only
-end_grid_high_offset
-end_grid_high_steps
-end_grid_low_offset
-end_grid_low_steps
-endpoint
-endpoints_only
-equal_ports_nets
-error
-error_view
-exact
-exact_match_only
-exclude
-exclude_untested
-expand
-f
-fall
-fall_from
-fall_to
-family
-feature
-file
-filetypes
-fill
-filler_cell_names
-filter
-first_restricted
-fixed
-flat
-flatten_multi_dimension_busses
-flip_first_row
-folder
-font
-fontsize
-force
-foreground
-format
-from
-full
-full_clock
-function
-gate_clock
-golden_upf
-grid
-ground
-ground_capacitance_factor
-group
-groups
-handle
-height
-hier
-hier_separator
-hierarchical
-hierarchical_separators
-hierarchy
-high
-high_end
-high_resolution
-hold
-hold_margin
-icc2
-id
-ignore_arrival
-ignore_clock_latency
-image
-include
-include_clock_gating_network
-include_scope
-include_supply_exceptions
-inclusive
-incr
-increasing
-incremental
-incremental_mapping
-index
-info
-init
-inline
-inout_ports_equal_nets
-input
-input_pins
-input_port_nets
-input_supply_port
-input_transition_fall
-input_transition_rise
-inst
-instance
-instpin
-integer
-internal
-internal_nets
-intersect
-is_fixed
-isolation_ground_net
-isolation_power_net
-isolation_sense
-isolation_signal
-keep_boundary
-keep_capacitive_coupling
-keep_data_type
-keep_placement
-labels
-ladder_name
-last_restricted
-late
-late_spec
-layer
-layer_map
-layer_map_format
-layermap
-layers
-leaf
-leakage_power
-left
-left_boundary_cell
-level
-levels
-lib
-lib_cell
-lib_cells
-library
-linkcol
-list_not_annotated
-location
-log_changes
-log_file
-logic_expr
-logical
-low
-low_end
-macro_by_color
-map
-map_effort
-mask_constraints
-mask_pattern
-master
-master_clock
-max
-max_capacitance
-max_core
-max_cores
-max_delay
-max_emulation_tluplus
-max_fanout
-max_length
-max_library
-max_nets
-max_paths
-max_routing_layer
-max_tluplus
-max_transition
-mesh_window
-methods
-mim_group
-min
-min_capacitance
-min_delay
-min_horizontal_jog
-min_horizontal_separation
-min_library
-min_routing_layer
-min_tluplus
-min_vertical_jog
-min_vertical_separation
-minimum_bitwidth
-mirror_left_inside_corner_cell
-mirror_left_outside_corner_cell
-mode
-msg
-mw_reference_library
-name
-name_prefix
-names
-native_1801
-net
-net_power
-net_types
-netlist
-netlist_assign
-nets
-new_cell_names
-new_net_names
-no_1x
-no_abutment
-no_abutment_corner_spacing
-no_abutment_horizontal_spacing
-no_autoungroup
-no_bound
-no_boundary_optimization
-no_create_boundary
-no_design_rule
-no_placement_blockage
-no_plan_group
-no_propagate
-no_route_guide
-no_seq_output_inversion
-no_sharing
-no_voltage_area
-nocomplain
-non_default
-nonewline
-nosplit
-not
-num_processes
-nworst
-object
-object_list
-object_type
-objects
-objects1
-objects2
-oc_mode
-oc_pattern_file
-oc_type
-of
-of_object
-of_objects
-off
-off_state
-on_state
-only_cells
-only_changed_vars
-only_used
-operation
-optimize_for
-orientation
-output
-output_port_nets
-output_supply_port
-override_defaults
-overwrite
-padx
-pady
-parameters
-parent
-path
-path_type
-pattern
-pattern_priority
-pba
-pba_mode
-period
-physical
-physical_context
-physical_design_path
-physical_lib_path
-physical_mode
-physical_tech_lib_path
-physically_exclusive
-pin
-pin_load
-pin_size
-pin_spacing
-pin_to_pin_nets
-polygon
-port
-ports
-positive
-positive_edge_logic
-power
-power_domains
-power_supply_data
-preferred_direction_only
-prefix
-preserve_design_name
-primary_ground_net
-primary_power_net
-pst
-pt
-q
-quiet
-real
-receiver_supply
-recovery
-ref
-regexp
-region
-relief
-removal
-resistance_factor
-resolve
-restore_signal
-retime
-reuse
-right
-right_boundary_cell
-rise
-rise_frbsub
-rise_from
-rise_to
-route
-route_nondefault_nets_first
-row
-row_style_proc
-rule
-rule_types
-rules
-save_signal
-scaling
-scan
-scan_compression
-scenario
-scope
-sdf
-segment_parity
-selected
-self
-separate_all_groups
-serial
-setgrid
-setup
-setup_margin
-shape_type
-shape_use
-shield_widths
-shielding_mode
-shorts
-show
-side
-sides
-signal
-significant_digits
-simstate
-size
-skew
-skip_fixed_cells
-slack_domain
-slack_lesser_than
-slack_range
-slant
-snap
-snap_to_track
-source
-space
-spacing
-spec
-specific_variables
-spef
-stage
-start
-state
-status_details
-sticky
-stop
-stop_propagation
-strict_check
-submit_command
-summary
-supplemental
-supplies
-supply
-supply_expr
-synthesis_optimization
-tag
-target_latency
-tcl
-tech
-tech2itf_map
-technology
-tee
-temperatures
-terminate_command
-test_mode
-textvariable
-thr
-threshold_voltage_group
-through
-time
-timing
-timing_high_effort_script
-timing_type
-tlup
-to
-top
-top_boundary_cells
-top_left_inside_corner_cells
-top_left_inside_horizontal_abutment_cells
-top_left_outside_corner_cell
-top_right_inside_corner_cells
-top_right_inside_horizontal_abutment_cells
-top_right_outside_corner_cell
-track
-track_alignment
-tran
-transition_time
-twf_setup
-type
-unique
-units
-usage
-use_zroute_for_pin_connections
-user_grid
-v
-value
-variable_name
-variable_type
-verbose
-verify
-verify_effort
-version
-view
-voltage
-voltage_area
-voltages
-ward_id
-ward_root
-warning
-waveform
-weight
-wfs
-width
-win
-with_ground
-within
-witness_limit
-wrap
-write_default_layers
-write_map
-x_offset
-x_spacing
-x_step
-y_offset
-y_spacing
-y_step
-yscrollcommand
-zero_spacing
FULL_ON
Internal_scan
OFF
ON
Reset
ScanClock
ScanCompression_mode
ScanDataIn
ScanDataOut
ScanEnable
_slk_derate_ceff_for_insertion
_slk_hfi_setup_margin_threshold
_slk_ignore_preset_clear_trans
_slk_keep_rc_for_small_change
_slk_rc_reduction
_slk_recover_big_net_offset
abstraction_ignore_percentage
alib_library_analysis_path
align_pins_on_parallel_edges
allow_connection_to_stripe_covered_secondary_pg_pin
allow_newer_db_files
auto_insert_evel_shifters_on_clocks
auto_insert_level_shifters_on_clocks
buffer_list_for_trans_cap_noise_fanout
bus_naming_style
cache_dir_chmod_octal
cache_file_chmod_octal
cache_read
cache_write
cell_mapping_size_rule_for_hold
cell_mapping_size_rule_for_setup_transition
cell_mapping_vt_rule_for_hold
cell_mapping_vt_rule_for_setup_transition
change_names_dont_change_bus_members
clock_uncertainty
clocks
collection_result_display_limit
compile_clock_gating_through_hierarchy
compile_enable_constant_propagation_with_no_boundary_opt
compile_log_format
compile_seqmap_identify_shift_registers
compile_timing_high_effort
compile_top_all_paths
compress_design_lib
continue_on_missing_scandef
cut_x_min_spacing_table
cut_y_min_spacing_table
dc_allow_rtl_pg
def_physical_cells_to_be_ignored
default_threshold_voltage_group
defin_ignore_row_power_violation
delay_calc_waveform_analysis_mode
delay_cell_list_for_hold
direction
dirname
disable_recovery_removal_checks
dont_eco_design
dummy_load_cell_list
eco_alternative_area_ratio_threshold
eco_design
eco_enable_more_scenarios_than_hosts
eco_instance_name_prefix
eco_tcl_use_high_level_insertion_cmd
eco_tcl_use_module_based_high_level_insertion_cmd
enable_ao_synthesis
enable_local_policy_match
enable_multi_driver_analysis
enable_no_fill1_spacing_rule
enable_page_mode
enable_power
enable_presynthesis_floorplanning
enable_recovery_removal_arcs
enable_rule_based_query
enable_single_connection_for_var_width
enable_track_capacity_check
enable_verdi_debug
enable_vertical_abutment_rules
endpoint_clock_latency
endpoint_clock_open_edge_value
exist
existing_dft
exists
for_electro_migration
for_high_performance
full_name
fuzzy_matching_enabled
handle_hanging_crossover
hdlin_enable_hier_map
hdlin_preserve_sequential
hier
high_fanout_net_threshold
implicit_scmr_pins
intel
is_analog
is_clock_pin
is_data_pin
is_default
is_generated
is_hierarchical
is_sequential
is_spare_cell
leakage_power_corner
leakage_vt_cell_naming_rule
link_allow_design_mismatch
link_create_black_boxes
link_force_case
link_library
link_path
link_path_per_instance
max_num_stagger_tracks_table
metal_cut_allowed_horizontal_shrink_factor
metal_cut_allowed_vertical_shrink_factor
min_layer_mode_soft_cost
min_required_def_version
multi_core_enable_analysis
mv_allow_ls_on_leaf_pin_boundary
mv_insert_level_shifters_on_ideal_nets
mv_no_main_power_violations
mv_output_enforce_simple_names
num_tracks_for_access_check
number_of_secondary_pg_pin_connections
on_disk_operation
parasitics_log_file
pba_aocvm_only_mode
pba_exhaustive_endpoint_path_limit
physical_status
pin_direction
pin_shape_track_match_threshold
power_analysis_mode
power_cg_physically_aware_cg
power_default_static_probability
power_default_toggle_rate
power_enable_analysis
power_enable_multi_rail_analysis
power_preserve_rtl_hier_names
rc_driver_model_mode
rc_receiver_model_mode
read_parasitics_load_locations
ref_name
report_default_significant_digits
search_path
sh_command_log_file
sh_continue_on_error
sh_enable_page_mode
sh_enable_stdout_redirect
sh_message_limit
sh_new_variable_message
sh_output_log_file
sh_source_uses_search_path
si_enable_analysis
si_enable_multi_input_switching_analysis
si_enable_multi_input_switching_timing_window_filter
si_enable_multi_valued_coupling_capacitance
si_xtalk_double_switching_mode
si_xtalk_exit_on_max_iteration_count
site_height
site_width
slack
slk_auto_sizing_rule
slk_cap_unit
slk_ceff_derate_factor
slk_cell_mapping_rule_regexp
slk_dc_all_path
slk_delay_insertion_buff_list
slk_delay_threshold
slk_extract_setup_level
slk_fix_hold_by_twf_cost
slk_fix_hold_high_effort_flow
slk_fix_hold_level
slk_fix_setup_minimize_worst_slack
slk_fix_watch_clock_as_data
slk_ignore_path_derate
slk_rce_long_wire_unit_r_derate
slk_report_divider
slk_report_time_unit
slk_setup_margin_tolerance_for_drv
slk_setup_margin_tolerance_for_drv_sub
slk_setup_target_slk
slk_time_unit
slk_transition_threshold
slk_twf_cost_v2
snapshot_storage_location
spg_enable_via_resistance_support
startpoint_clock_latency
startpoint_clock_open_edge_value
svr_keep_unconnected_nets
symbol_library
symmetry
synopsys_program_name
synthetic_library
target_library
threshold_voltage_group
timing_aocvm_analysis_mode
timing_aocvm_enable_analysis
timing_clock_gating_propagate_enable
timing_crpr_threshold_ps
timing_disable_clock_gating_checks
timing_enable_cross_voltage_domain_analysis
timing_enable_multiple_clocks_per_reg
timing_enable_non_sequential_checks
timing_enable_prset_clear_arcs
timing_ocvm_enable_distance_analysis
timing_remove_clock_reconvergence_pessimism
timing_report_always_use_valid_start_end_points
timing_report_unconstrained_paths
timing_save_pin_arrival_and_slack
timing_use_enhanced_capacitance_modeling
uniquify_keep_original_design
uniquify_naming_style
upf_allow_refer_before_define
upf_create_implicit_supply_sets
upf_iso_filter_elements_with_applies_to
upf_power_switches_always_on
upf_skip_ao_check_for_els_input
upper_metal_min_length_table
verification_set_undriven_signals
verilog
verilogout_higher_designs_first
verilogout_no_tri
verilogout_show_unconnected_pins
verilogout_single_bit
vhdlout_dont_write_types
vhdlout_follow_vector_direction
vhdlout_package_naming_style
vhdlout_single_bit
write_name_nets_same_as_ports
write_sdc_output_lumped_net_capacitance
write_sdc_output_net_resistance
