v 20140308 2
T 300 4600 5 10 0 0 0 0 1
symversion=1.0
T 300 4800 5 10 0 0 0 0 1
device=IC
T 300 5000 5 10 0 0 0 0 1
footprint=LQFP144_20
T 300 5200 5 10 0 0 0 0 1
author=Wojciech Krutnik
T 300 5400 5 10 0 0 0 0 1
documentation=http://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ds/ds_cyc.pdf
T 300 5600 5 10 0 0 0 0 1
description=Cyclone FPGA
T 300 5800 5 10 0 0 0 0 1
numslots=0
T 300 6000 5 10 0 0 0 0 1
dist-license=GPL
T 300 6200 5 10 0 0 0 0 1
use-license=unlimited
T 300 4250 8 10 1 1 0 0 1
refdes=U?
T 300 250 8 10 1 1 0 2 1
value=EP1C3T144
P 0 3400 300 3400 1 0 0
{
T 350 3400 9 10 1 1 0 1 1
pinlabel=IO/LVDS15n
T 200 3450 5 8 1 1 0 6 1
pinnumber=109
T 200 3450 5 8 0 1 0 6 1
pinseq=109
T 200 3450 5 10 0 1 0 6 1
pintype=io
}
P 0 3200 300 3200 1 0 0
{
T 350 3200 9 10 1 1 0 1 1
pinlabel=IO/LVDS15p
T 200 3250 5 8 1 1 0 6 1
pinnumber=110
T 200 3250 5 8 0 1 0 6 1
pinseq=110
T 200 3250 5 10 0 1 0 6 1
pintype=io
}
P 0 3000 300 3000 1 0 0
{
T 350 3000 9 10 1 1 0 1 1
pinlabel=IO/LVDS14n
T 200 3050 5 8 1 1 0 6 1
pinnumber=111
T 200 3050 5 8 0 1 0 6 1
pinseq=111
T 200 3050 5 10 0 1 0 6 1
pintype=io
}
P 0 2800 300 2800 1 0 0
{
T 350 2800 9 10 1 1 0 1 1
pinlabel=IO/LVDS14p
T 200 2850 5 8 1 1 0 6 1
pinnumber=112
T 200 2850 5 8 0 1 0 6 1
pinseq=112
T 200 2850 5 10 0 1 0 6 1
pintype=io
}
P 0 2600 300 2600 1 0 0
{
T 350 2600 9 10 1 1 0 1 1
pinlabel=IO/LVDS13n
T 200 2650 5 8 1 1 0 6 1
pinnumber=113
T 200 2650 5 8 0 1 0 6 1
pinseq=113
T 200 2650 5 10 0 1 0 6 1
pintype=io
}
P 0 2400 300 2400 1 0 0
{
T 350 2400 9 10 1 1 0 1 1
pinlabel=IO/LVDS13p
T 200 2450 5 8 1 1 0 6 1
pinnumber=114
T 200 2450 5 8 0 1 0 6 1
pinseq=114
T 200 2450 5 10 0 1 0 6 1
pintype=io
}
P 2200 4500 2200 4200 1 0 0
{
T 2200 4150 9 10 1 1 90 7 1
pinlabel=VCCIO2
T 2150 4300 5 8 1 1 90 0 1
pinnumber=115
T 2150 4300 5 8 0 1 0 0 1
pinseq=115
T 2100 4250 5 10 0 1 0 6 1
pintype=pwr
}
P 2200 0 2200 300 1 0 0
{
T 2200 350 9 10 1 1 90 1 1
pinlabel=GND
T 2150 200 5 8 1 1 90 6 1
pinnumber=116
T 2150 200 5 8 0 1 0 6 1
pinseq=116
T 2100 450 5 10 0 1 0 6 1
pintype=pwr
}
P 2600 4500 2600 4200 1 0 0
{
T 2600 4150 9 10 1 1 90 7 1
pinlabel=VCCINT
T 2550 4300 5 8 1 1 90 0 1
pinnumber=117
T 2550 4300 5 8 0 1 0 0 1
pinseq=117
T 2500 4250 5 10 0 1 0 6 1
pintype=pwr
}
P 2600 0 2600 300 1 0 0
{
T 2600 350 9 10 1 1 90 1 1
pinlabel=GND
T 2550 200 5 8 1 1 90 6 1
pinnumber=118
T 2550 200 5 8 0 1 0 6 1
pinseq=118
T 2500 450 5 10 0 1 0 6 1
pintype=pwr
}
P 0 2200 300 2200 1 0 0
{
T 350 2200 9 10 1 1 0 1 1
pinlabel=IO/DPCLK3
T 200 2250 5 8 1 1 0 6 1
pinnumber=119
T 200 2250 5 8 0 1 0 6 1
pinseq=119
T 200 2250 5 10 0 1 0 6 1
pintype=io
}
P 0 2000 300 2000 1 0 0
{
T 350 2000 9 10 1 1 0 1 1
pinlabel=IO/VREF0B2
T 200 2050 5 8 1 1 0 6 1
pinnumber=120
T 200 2050 5 8 0 1 0 6 1
pinseq=120
T 200 2050 5 10 0 1 0 6 1
pintype=io
}
P 0 1800 300 1800 1 0 0
{
T 350 1800 9 10 1 1 0 1 1
pinlabel=IO/LVDS12n
T 200 1850 5 8 1 1 0 6 1
pinnumber=121
T 200 1850 5 8 0 1 0 6 1
pinseq=121
T 200 1850 5 10 0 1 0 6 1
pintype=io
}
P 0 1600 300 1600 1 0 0
{
T 350 1600 9 10 1 1 0 1 1
pinlabel=IO/LVDS12p
T 200 1650 5 8 1 1 0 6 1
pinnumber=122
T 200 1650 5 8 0 1 0 6 1
pinseq=122
T 200 1650 5 10 0 1 0 6 1
pintype=io
}
P 0 1400 300 1400 1 0 0
{
T 350 1400 9 10 1 1 0 1 1
pinlabel=IO/LVDS11n
T 200 1450 5 8 1 1 0 6 1
pinnumber=123
T 200 1450 5 8 0 1 0 6 1
pinseq=123
T 200 1450 5 10 0 1 0 6 1
pintype=io
}
P 0 1200 300 1200 1 0 0
{
T 350 1200 9 10 1 1 0 1 1
pinlabel=IO/LVDS11p
T 200 1250 5 8 1 1 0 6 1
pinnumber=124
T 200 1250 5 8 0 1 0 6 1
pinseq=124
T 200 1250 5 10 0 1 0 6 1
pintype=io
}
P 0 1000 300 1000 1 0 0
{
T 350 1000 9 10 1 1 0 1 1
pinlabel=IO/VREF1B2
T 200 1050 5 8 1 1 0 6 1
pinnumber=125
T 200 1050 5 8 0 1 0 6 1
pinseq=125
T 200 1050 5 10 0 1 0 6 1
pintype=io
}
P 0 800 300 800 1 0 0
{
T 350 800 9 10 1 1 0 1 1
pinlabel=IO/LVDS10n
T 200 850 5 8 1 1 0 6 1
pinnumber=126
T 200 850 5 8 0 1 0 6 1
pinseq=126
T 200 850 5 10 0 1 0 6 1
pintype=io
}
P 4800 3400 4500 3400 1 0 0
{
T 4450 3400 9 10 1 1 0 7 1
pinlabel=IO/LVDS10p
T 4600 3450 5 8 1 1 0 0 1
pinnumber=127
T 4600 3450 5 8 0 1 0 0 1
pinseq=127
T 4400 3450 5 10 0 1 0 6 1
pintype=io
}
P 4800 3200 4500 3200 1 0 0
{
T 4450 3200 9 10 1 1 0 7 1
pinlabel=IO/LVDS9n
T 4600 3250 5 8 1 1 0 0 1
pinnumber=128
T 4600 3250 5 8 0 1 0 0 1
pinseq=128
T 4400 3250 5 10 0 1 0 6 1
pintype=io
}
P 4800 3000 4500 3000 1 0 0
{
T 4450 3000 9 10 1 1 0 7 1
pinlabel=IO/LVDS9p
T 4600 3050 5 8 1 1 0 0 1
pinnumber=129
T 4600 3050 5 8 0 1 0 0 1
pinseq=129
T 4400 3050 5 10 0 1 0 6 1
pintype=io
}
P 4800 2800 4500 2800 1 0 0
{
T 4450 2800 9 10 1 1 0 7 1
pinlabel=IO/LVDS8n
T 4600 2850 5 8 1 1 0 0 1
pinnumber=130
T 4600 2850 5 8 0 1 0 0 1
pinseq=130
T 4400 2850 5 10 0 1 0 6 1
pintype=io
}
P 4800 2600 4500 2600 1 0 0
{
T 4450 2600 9 10 1 1 0 7 1
pinlabel=IO/LVDS8p
T 4600 2650 5 8 1 1 0 0 1
pinnumber=131
T 4600 2650 5 8 0 1 0 0 1
pinseq=131
T 4400 2650 5 10 0 1 0 6 1
pintype=io
}
P 4800 2400 4500 2400 1 0 0
{
T 4450 2400 9 10 1 1 0 7 1
pinlabel=IO
T 4600 2450 5 8 1 1 0 0 1
pinnumber=132
T 4600 2450 5 8 0 1 0 0 1
pinseq=132
T 4400 2450 5 10 0 1 0 6 1
pintype=io
}
P 4800 2200 4500 2200 1 0 0
{
T 4450 2200 9 10 1 1 0 7 1
pinlabel=IO/VREF2B2
T 4600 2250 5 8 1 1 0 0 1
pinnumber=133
T 4600 2250 5 8 0 1 0 0 1
pinseq=133
T 4400 2250 5 10 0 1 0 6 1
pintype=io
}
P 4800 2000 4500 2000 1 0 0
{
T 4450 2000 9 10 1 1 0 7 1
pinlabel=IO/DPCLK2
T 4600 2050 5 8 1 1 0 0 1
pinnumber=134
T 4600 2050 5 8 0 1 0 0 1
pinseq=134
T 4400 2050 5 10 0 1 0 6 1
pintype=io
}
P 2800 4500 2800 4200 1 0 0
{
T 2800 4150 9 10 1 1 90 7 1
pinlabel=VCCINT
T 2750 4300 5 8 1 1 90 0 1
pinnumber=135
T 2750 4300 5 8 0 1 0 0 1
pinseq=135
T 2700 4250 5 10 0 1 0 6 1
pintype=pwr
}
P 2800 0 2800 300 1 0 0
{
T 2800 350 9 10 1 1 90 1 1
pinlabel=GND
T 2750 200 5 8 1 1 90 6 1
pinnumber=136
T 2750 200 5 8 0 1 0 6 1
pinseq=136
T 2700 450 5 10 0 1 0 6 1
pintype=pwr
}
P 2400 4500 2400 4200 1 0 0
{
T 2400 4150 9 10 1 1 90 7 1
pinlabel=VCCIO2
T 2350 4300 5 8 1 1 90 0 1
pinnumber=137
T 2350 4300 5 8 0 1 0 0 1
pinseq=137
T 2300 4250 5 10 0 1 0 6 1
pintype=pwr
}
P 2400 0 2400 300 1 0 0
{
T 2400 350 9 10 1 1 90 1 1
pinlabel=GND
T 2350 200 5 8 1 1 90 6 1
pinnumber=138
T 2350 200 5 8 0 1 0 6 1
pinseq=138
T 2300 450 5 10 0 1 0 6 1
pintype=pwr
}
P 4800 1800 4500 1800 1 0 0
{
T 4450 1800 9 10 1 1 0 7 1
pinlabel=IO/LVDS7n
T 4600 1850 5 8 1 1 0 0 1
pinnumber=139
T 4600 1850 5 8 0 1 0 0 1
pinseq=139
T 4400 1850 5 10 0 1 0 6 1
pintype=io
}
P 4800 1600 4500 1600 1 0 0
{
T 4450 1600 9 10 1 1 0 7 1
pinlabel=IO/LVDS7p
T 4600 1650 5 8 1 1 0 0 1
pinnumber=140
T 4600 1650 5 8 0 1 0 0 1
pinseq=140
T 4400 1650 5 10 0 1 0 6 1
pintype=io
}
P 4800 1400 4500 1400 1 0 0
{
T 4450 1400 9 10 1 1 0 7 1
pinlabel=IO/LVDS6n
T 4600 1450 5 8 1 1 0 0 1
pinnumber=141
T 4600 1450 5 8 0 1 0 0 1
pinseq=141
T 4400 1450 5 10 0 1 0 6 1
pintype=io
}
P 4800 1200 4500 1200 1 0 0
{
T 4450 1200 9 10 1 1 0 7 1
pinlabel=IO/LVDS6p
T 4600 1250 5 8 1 1 0 0 1
pinnumber=142
T 4600 1250 5 8 0 1 0 0 1
pinseq=142
T 4400 1250 5 10 0 1 0 6 1
pintype=io
}
P 4800 1000 4500 1000 1 0 0
{
T 4450 1000 9 10 1 1 0 7 1
pinlabel=IO/LVDS5n
T 4600 1050 5 8 1 1 0 0 1
pinnumber=143
T 4600 1050 5 8 0 1 0 0 1
pinseq=143
T 4400 1050 5 10 0 1 0 6 1
pintype=io
}
T 3410 1000 9 10 1 1 0 7 1
(DEV_OE)
P 4800 800 4500 800 1 0 0
{
T 4450 800 9 10 1 1 0 7 1
pinlabel=IO/LVDS5p
T 4600 850 5 8 1 1 0 0 1
pinnumber=144
T 4600 850 5 8 0 1 0 0 1
pinseq=144
T 4400 850 5 10 0 1 0 6 1
pintype=io
}
T 3410 800 9 10 1 1 0 7 1
(DEV_CLRn)
B 300 300 4200 3900 3 30 0 0 -1 -1 0 -1 -1 -1 -1 -1
