{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568696183741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568696183744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 22:56:23 2019 " "Processing started: Mon Sep 16 22:56:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568696183744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696183744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696183744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568696184001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568696184001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segments.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segments.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segments " "Found entity 1: seven_segments" {  } { { "seven_segments.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/seven_segments.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file Shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "Shifter.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shifter.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ShiftBit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ShiftBit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftBit " "Found entity 1: ShiftBit" {  } { { "ShiftBit.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/ShiftBit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file Shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "Shift.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shift.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193394 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register.sv(12) " "Verilog HDL information at register.sv(12): always construct contains both blocking and non-blocking assignments" {  } { { "register.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/register.sv" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1568696193395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_module_tb " "Found entity 1: alu_module_tb" {  } { { "alu_module_tb.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "N_BIT_ADDER.sv 3 3 " "Found 3 design units, including 3 entities, in source file N_BIT_ADDER.sv" { { "Info" "ISGN_ENTITY_NAME" "1 N_BIT_ADDER " "Found entity 1: N_BIT_ADDER" {  } { { "N_BIT_ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193396 ""} { "Info" "ISGN_ENTITY_NAME" "2 HALF_ADDER " "Found entity 2: HALF_ADDER" {  } { { "N_BIT_ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193396 ""} { "Info" "ISGN_ENTITY_NAME" "3 FULL_ADDER " "Found entity 3: FULL_ADDER" {  } { { "N_BIT_ADDER.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_module " "Found entity 1: alu_module" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU_TEST.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU_TEST.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_TEST " "Found entity 1: ALU_TEST" {  } { { "ALU_TEST.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/ALU_TEST.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A2_complement.sv 1 1 " "Found 1 design units, including 1 entities, in source file A2_complement.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2_complement " "Found entity 1: A2_complement" {  } { { "A2_complement.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "A2_complement_aux.sv 1 1 " "Found 1 design units, including 1 entities, in source file A2_complement_aux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 A2_complement_aux " "Found entity 1: A2_complement_aux" {  } { { "A2_complement_aux.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement_aux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_results.sv 1 1 " "Found 1 design units, including 1 entities, in source file display_results.sv" { { "Info" "ISGN_ENTITY_NAME" "1 display_results " "Found entity 1: display_results" {  } { { "display_results.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/display_results.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568696193398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193398 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu_module " "Elaborating entity \"alu_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568696193446 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu_module.sv(24) " "Verilog HDL Case Statement warning at alu_module.sv(24): incomplete case statement has no default case item" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1568696193447 "|alu_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Alu_Out alu_module.sv(24) " "Verilog HDL Always Construct warning at alu_module.sv(24): inferring latch(es) for variable \"Alu_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568696193448 "|alu_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "adder_flag alu_module.sv(24) " "Verilog HDL Always Construct warning at alu_module.sv(24): inferring latch(es) for variable \"adder_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568696193448 "|alu_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shifter_flag alu_module.sv(24) " "Verilog HDL Always Construct warning at alu_module.sv(24): inferring latch(es) for variable \"shifter_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1568696193448 "|alu_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Z_flag alu_module.sv(8) " "Output port \"Z_flag\" at alu_module.sv(8) has no driver" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568696193449 "|alu_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "N_flag alu_module.sv(9) " "Output port \"N_flag\" at alu_module.sv(9) has no driver" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568696193449 "|alu_module"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "V_flag alu_module.sv(11) " "Output port \"V_flag\" at alu_module.sv(11) has no driver" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568696193449 "|alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter_flag\[0\] alu_module.sv(24) " "Inferred latch for \"shifter_flag\[0\]\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193449 "|alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "shifter_flag\[1\] alu_module.sv(24) " "Inferred latch for \"shifter_flag\[1\]\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193449 "|alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "adder_flag alu_module.sv(24) " "Inferred latch for \"adder_flag\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193449 "|alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_Out\[0\] alu_module.sv(24) " "Inferred latch for \"Alu_Out\[0\]\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193449 "|alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_Out\[1\] alu_module.sv(24) " "Inferred latch for \"Alu_Out\[1\]\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193449 "|alu_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Alu_Out\[2\] alu_module.sv(24) " "Inferred latch for \"Alu_Out\[2\]\" at alu_module.sv(24)" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696193449 "|alu_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:sll " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:sll\"" {  } { { "alu_module.sv" "sll" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568696193455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift Shifter:sll\|Shift:generate_shift_registers\[1\].sb " "Elaborating entity \"Shift\" for hierarchy \"Shifter:sll\|Shift:generate_shift_registers\[1\].sb\"" {  } { { "Shifter.sv" "generate_shift_registers\[1\].sb" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shifter.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568696193456 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Shift.sv(23) " "Verilog HDL assignment warning at Shift.sv(23): truncated value with size 32 to match size of target (3)" {  } { { "Shift.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shift.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1568696193456 "|alu_module_tb|alu_module:DUT|Shifter:sll|Shift:generate_shift_registers[1].sb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftBit Shifter:sll\|Shift:generate_shift_registers\[1\].sb\|ShiftBit:generate_shift_registers\[1\].sb " "Elaborating entity \"ShiftBit\" for hierarchy \"Shifter:sll\|Shift:generate_shift_registers\[1\].sb\|ShiftBit:generate_shift_registers\[1\].sb\"" {  } { { "Shift.sv" "generate_shift_registers\[1\].sb" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/Shift.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568696193456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "N_BIT_ADDER N_BIT_ADDER:adder " "Elaborating entity \"N_BIT_ADDER\" for hierarchy \"N_BIT_ADDER:adder\"" {  } { { "alu_module.sv" "adder" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568696193460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2_complement N_BIT_ADDER:adder\|A2_complement:a2_c " "Elaborating entity \"A2_complement\" for hierarchy \"N_BIT_ADDER:adder\|A2_complement:a2_c\"" {  } { { "N_BIT_ADDER.sv" "a2_c" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568696193461 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "carry_o A2_complement.sv(4) " "Output port \"carry_o\" at A2_complement.sv(4) has no driver" {  } { { "A2_complement.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1568696193461 "|alu_module_tb|alu_module:DUT|N_BIT_ADDER:adder|A2_complement:a2_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "A2_complement_aux N_BIT_ADDER:adder\|A2_complement:a2_c\|A2_complement_aux:generate_A2_auxs\[1\].a2_aux1 " "Elaborating entity \"A2_complement_aux\" for hierarchy \"N_BIT_ADDER:adder\|A2_complement:a2_c\|A2_complement_aux:generate_A2_auxs\[1\].a2_aux1\"" {  } { { "A2_complement.sv" "generate_A2_auxs\[1\].a2_aux1" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/A2_complement.sv" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568696193461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HALF_ADDER N_BIT_ADDER:adder\|HALF_ADDER:GENERATE_N_BIT_ADDER\[0\].half_adder1 " "Elaborating entity \"HALF_ADDER\" for hierarchy \"N_BIT_ADDER:adder\|HALF_ADDER:GENERATE_N_BIT_ADDER\[0\].half_adder1\"" {  } { { "N_BIT_ADDER.sv" "GENERATE_N_BIT_ADDER\[0\].half_adder1" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568696193463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULL_ADDER N_BIT_ADDER:adder\|FULL_ADDER:GENERATE_N_BIT_ADDER\[1\].full_adder1 " "Elaborating entity \"FULL_ADDER\" for hierarchy \"N_BIT_ADDER:adder\|FULL_ADDER:GENERATE_N_BIT_ADDER\[1\].full_adder1\"" {  } { { "N_BIT_ADDER.sv" "GENERATE_N_BIT_ADDER\[1\].full_adder1" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/N_BIT_ADDER.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568696193463 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1568696193959 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu_Out\[0\]\$latch " "Latch Alu_Out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_Code\[2\] " "Ports D and ENA on the latch are fed by the same signal Op_Code\[2\]" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1568696193965 ""}  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1568696193965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu_Out\[1\]\$latch " "Latch Alu_Out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_Code\[3\] " "Ports D and ENA on the latch are fed by the same signal Op_Code\[3\]" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1568696193965 ""}  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1568696193965 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu_Out\[2\]\$latch " "Latch Alu_Out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Op_Code\[3\] " "Ports D and ENA on the latch are fed by the same signal Op_Code\[3\]" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1568696193965 ""}  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 24 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1568696193965 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Z_flag GND " "Pin \"Z_flag\" is stuck at GND" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568696194002 "|alu_module|Z_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "N_flag GND " "Pin \"N_flag\" is stuck at GND" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568696194002 "|alu_module|N_flag"} { "Warning" "WMLS_MLS_STUCK_PIN" "V_flag GND " "Pin \"V_flag\" is stuck at GND" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568696194002 "|alu_module|V_flag"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568696194002 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568696194091 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gsegura/Documents/taller/laboratorio3/LAB 3/output_files/alu_module.map.smsg " "Generated suppressed messages file /home/gsegura/Documents/taller/laboratorio3/LAB 3/output_files/alu_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696194335 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568696194419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568696194419 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Carry_in\[0\] " "No output dependent on input pin \"Carry_in\[0\]\"" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568696194463 "|alu_module|Carry_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Carry_in\[1\] " "No output dependent on input pin \"Carry_in\[1\]\"" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568696194463 "|alu_module|Carry_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Carry_in\[2\] " "No output dependent on input pin \"Carry_in\[2\]\"" {  } { { "alu_module.sv" "" { Text "/home/gsegura/Documents/taller/laboratorio3/LAB 3/alu_module.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1568696194463 "|alu_module|Carry_in[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1568696194463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568696194463 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568696194463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "35 " "Implemented 35 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568696194463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568696194463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1041 " "Peak virtual memory: 1041 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568696194470 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 22:56:34 2019 " "Processing ended: Mon Sep 16 22:56:34 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568696194470 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568696194470 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568696194470 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568696194470 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1568696195395 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568696195397 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 22:56:34 2019 " "Processing started: Mon Sep 16 22:56:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568696195397 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1568696195397 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off alu -c alu_module " "Command: quartus_fit --read_settings_files=off --write_settings_files=off alu -c alu_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1568696195397 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1568696195440 ""}
{ "Info" "0" "" "Project  = alu" {  } {  } 0 0 "Project  = alu" 0 0 "Fitter" 0 0 1568696195440 ""}
{ "Info" "0" "" "Revision = alu_module" {  } {  } 0 0 "Revision = alu_module" 0 0 "Fitter" 0 0 1568696195440 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1568696195586 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1568696195587 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "alu_module 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"alu_module\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1568696195596 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568696195649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1568696195649 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1568696196107 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1568696196142 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1568696196296 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "No exact pin location assignment(s) for 20 pins of 20 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1568696196533 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1568696208208 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568696208276 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1568696208289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1568696208290 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1568696208290 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1568696208290 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1568696208290 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1568696208291 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1568696208291 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1568696208291 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1568696208291 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[0\] " "Node \"a\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "a\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[1\] " "Node \"a\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "a\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "a\[2\] " "Node \"a\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "a\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[0\] " "Node \"b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[1\] " "Node \"b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "b\[2\] " "Node \"b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "carryF " "Node \"carryF\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "carryF" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "carryOut " "Node \"carryOut\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "carryOut" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[0\] " "Node \"result\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "result\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[1\] " "Node \"result\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "result\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[2\] " "Node \"result\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "result\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "result\[3\] " "Node \"result\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "result\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segments\[0\] " "Node \"segments\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segments\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segments\[1\] " "Node \"segments\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segments\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segments\[2\] " "Node \"segments\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segments\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segments\[3\] " "Node \"segments\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segments\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segments\[4\] " "Node \"segments\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segments\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segments\[5\] " "Node \"segments\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segments\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "segments\[6\] " "Node \"segments\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "segments\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[0\] " "Node \"sel\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sel\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[1\] " "Node \"sel\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sel\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[2\] " "Node \"sel\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sel\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sel\[3\] " "Node \"sel\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/altera/18.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sel\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1568696208310 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1568696208310 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568696208311 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1568696214218 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu_module.sdc " "Synopsys Design Constraints File file not found: 'alu_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1568696214219 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1568696214219 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1568696214223 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1568696214224 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1568696214224 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1568696214228 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1568696214282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568696215288 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1568696215687 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1568696216486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568696216486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1568696217466 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "/home/gsegura/Documents/taller/laboratorio3/LAB 3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1568696222415 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1568696222415 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1568696223704 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1568696223704 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568696223707 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1568696225039 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1568696225077 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1568696225403 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1568696225403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1568696225698 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1568696228801 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1568696229037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gsegura/Documents/taller/laboratorio3/LAB 3/output_files/alu_module.fit.smsg " "Generated suppressed messages file /home/gsegura/Documents/taller/laboratorio3/LAB 3/output_files/alu_module.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1568696229116 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2382 " "Peak virtual memory: 2382 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568696229545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 22:57:09 2019 " "Processing ended: Mon Sep 16 22:57:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568696229545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568696229545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568696229545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1568696229545 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1568696231136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568696231144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 22:57:11 2019 " "Processing started: Mon Sep 16 22:57:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568696231144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1568696231144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off alu -c alu_module " "Command: quartus_asm --read_settings_files=off --write_settings_files=off alu -c alu_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1568696231144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1568696231821 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1568696237184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "954 " "Peak virtual memory: 954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568696237652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 22:57:17 2019 " "Processing ended: Mon Sep 16 22:57:17 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568696237652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568696237652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568696237652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1568696237652 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1568696237844 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1568696238481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568696238483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 22:57:18 2019 " "Processing started: Mon Sep 16 22:57:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568696238483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1568696238483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta alu -c alu_module " "Command: quartus_sta alu -c alu_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1568696238483 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1568696238558 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1568696239024 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1568696239024 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696239081 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696239081 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "6 " "The Timing Analyzer is analyzing 6 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1568696239658 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "alu_module.sdc " "Synopsys Design Constraints File file not found: 'alu_module.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1568696239674 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696239674 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Op_Code\[2\] Op_Code\[2\] " "create_clock -period 1.000 -name Op_Code\[2\] Op_Code\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1568696239675 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1568696239675 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1568696239675 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1568696239676 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1568696239676 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1568696239694 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1568696239704 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1568696239704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.254 " "Worst-case setup slack is -3.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696239704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696239704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.254              -9.602 Op_Code\[2\]  " "   -3.254              -9.602 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696239704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696239704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.193 " "Worst-case hold slack is 1.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696239705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696239705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.193               0.000 Op_Code\[2\]  " "    1.193               0.000 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696239705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696239705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1568696239706 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1568696239707 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.387 " "Worst-case minimum pulse width slack is 0.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696239707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696239707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 Op_Code\[2\]  " "    0.387               0.000 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696239707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696239707 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1568696239719 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1568696239758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1568696240589 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1568696240628 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1568696240631 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1568696240631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.170 " "Worst-case setup slack is -3.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696240631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696240631 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.170              -9.403 Op_Code\[2\]  " "   -3.170              -9.403 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696240631 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696240631 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.027 " "Worst-case hold slack is 1.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696240632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696240632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.027               0.000 Op_Code\[2\]  " "    1.027               0.000 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696240632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696240632 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1568696240633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1568696240633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.369 " "Worst-case minimum pulse width slack is 0.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696240634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696240634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.369               0.000 Op_Code\[2\]  " "    0.369               0.000 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696240634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696240634 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1568696240644 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1568696240855 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1568696241512 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1568696241552 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1568696241553 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1568696241553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.137 " "Worst-case setup slack is -2.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.137              -6.251 Op_Code\[2\]  " "   -2.137              -6.251 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696241553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.704 " "Worst-case hold slack is 0.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241554 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 Op_Code\[2\]  " "    0.704               0.000 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241554 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696241554 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1568696241555 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1568696241556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.095 " "Worst-case minimum pulse width slack is 0.095" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241556 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.095               0.000 Op_Code\[2\]  " "    0.095               0.000 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241556 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696241556 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1568696241567 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1568696241701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1568696241702 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1568696241702 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.955 " "Worst-case setup slack is -1.955" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241703 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.955              -5.716 Op_Code\[2\]  " "   -1.955              -5.716 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241703 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696241703 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.592 " "Worst-case hold slack is 0.592" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241704 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.592               0.000 Op_Code\[2\]  " "    0.592               0.000 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241704 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696241704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1568696241704 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1568696241705 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.079 " "Worst-case minimum pulse width slack is 0.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241705 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 Op_Code\[2\]  " "    0.079               0.000 Op_Code\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1568696241705 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1568696241705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1568696242961 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1568696242961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1180 " "Peak virtual memory: 1180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568696242988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 22:57:22 2019 " "Processing ended: Mon Sep 16 22:57:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568696242988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568696242988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568696242988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1568696242988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1568696243932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568696243935 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 16 22:57:23 2019 " "Processing started: Mon Sep 16 22:57:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568696243935 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1568696243935 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off alu -c alu_module " "Command: quartus_eda --read_settings_files=off --write_settings_files=off alu -c alu_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1568696243935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1568696244635 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1568696244666 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "alu_module.svo /home/gsegura/Documents/taller/laboratorio3/LAB 3/simulation/modelsim/ simulation " "Generated file alu_module.svo in folder \"/home/gsegura/Documents/taller/laboratorio3/LAB 3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1568696244818 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1121 " "Peak virtual memory: 1121 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568696244869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 16 22:57:24 2019 " "Processing ended: Mon Sep 16 22:57:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568696244869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568696244869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568696244869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1568696244869 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus Prime Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1568696244997 ""}
