Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o W:/ELEC3500/Lab 9/xilinx/top_tb_isim_par.exe -prj W:/ELEC3500/Lab 9/xilinx/top_tb_par.prj work.top_tb work.glbl 
ISim M.81d (signature 0x12940baa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file \"W:/ELEC3500/Lab 9/xilinx/netgen/par/top_timesim.v\" into library work
Analyzing Verilog file \"W:/ELEC3500/Lab 9/xilinx/top_tb.v\" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_ZERO
Compiling module X_ONE
Compiling module X_BUF
Compiling module X_XOR2
Compiling module mux
Compiling module X_MUX2
Compiling module X_AND2
Compiling module X_IPAD
Compiling module X_OPAD
Compiling module X_OBUF
Compiling module X_BUFGMUX(LOC="BUFGMUX0")
Compiling module X_INV(LOC="BUFGMUX0")
Compiling module X_LUT4(INIT=16'b1111000011111000...
Compiling module ffsrce
Compiling module X_FF
Compiling module X_SRLC16E
Compiling module X_FF(INIT=1'b1)
Compiling module top
Compiling module top_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 178 Verilog Units
Built simulation executable W:/ELEC3500/Lab 9/xilinx/top_tb_isim_par.exe
Fuse Memory Usage: 21244 KB
Fuse CPU Usage: 2495 ms
