{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1605744964628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605744964629 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 02:16:04 2020 " "Processing started: Thu Nov 19 02:16:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605744964629 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744964629 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mapper -c mapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off mapper -c mapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744964629 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1605744964833 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1605744964833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_hub.v 1 1 " "Found 1 design units, including 1 entities, in source file map_hub.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_hub " "Found entity 1: map_hub" {  } { { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "map_fmv.v 3 3 " "Found 3 design units, including 3 entities, in source file map_fmv.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_fmv " "Found entity 1: map_fmv" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969099 ""} { "Info" "ISGN_ENTITY_NAME" "2 pcm_fifo " "Found entity 2: pcm_fifo" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 149 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969099 ""} { "Info" "ISGN_ENTITY_NAME" "3 dac_cs4344 " "Found entity 3: dac_cs4344" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 221 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969099 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(178) " "Verilog HDL Module Instantiation warning at top.v(178): ignored dangling comma in List of Port Connections" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 178 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1605744969102 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top.v(207) " "Verilog HDL Module Instantiation warning at top.v(207): ignored dangling comma in List of Port Connections" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1605744969102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/mega-ed-pro/edapp/mcv/base/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/mega-ed-pro/edapp/mcv/base/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/mega-ed-pro/edapp/mcv/base/pi.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/mega-ed-pro/edapp/mcv/base/pi.v" { { "Info" "ISGN_ENTITY_NAME" "1 pi_interface " "Found entity 1: pi_interface" {  } { { "../base/pi.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/mega-ed-pro/edapp/mcv/base/map_os.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/mega-ed-pro/edapp/mcv/base/map_os.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_sys_smd " "Found entity 1: map_sys_smd" {  } { { "../base/map_os.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_os.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/mega-ed-pro/edapp/mcv/base/map_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/mega-ed-pro/edapp/mcv/base/map_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 map_dma " "Found entity 1: map_dma" {  } { { "../base/map_dma.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_dma.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969113 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do base_io.v(158) " "Verilog HDL Declaration warning at base_io.v(158): \"do\" is SystemVerilog-2005 keyword" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 158 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1605744969118 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "base_io.v(306) " "Verilog HDL information at base_io.v(306): always construct contains both blocking and non-blocking assignments" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 306 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1605744969119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/mega-ed-pro/edapp/mcv/base/base_io.v 9 9 " "Found 9 design units, including 9 entities, in source file /projects/mega-ed-pro/edapp/mcv/base/base_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_io " "Found entity 1: base_io" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969120 ""} { "Info" "ISGN_ENTITY_NAME" "2 fifo " "Found entity 2: fifo" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969120 ""} { "Info" "ISGN_ENTITY_NAME" "3 sync_edge " "Found entity 3: sync_edge" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 199 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969120 ""} { "Info" "ISGN_ENTITY_NAME" "4 ram_dp8 " "Found entity 4: ram_dp8" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 216 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969120 ""} { "Info" "ISGN_ENTITY_NAME" "5 ram_dp16 " "Found entity 5: ram_dp16" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 241 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969120 ""} { "Info" "ISGN_ENTITY_NAME" "6 rst_ctrl " "Found entity 6: rst_ctrl" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969120 ""} { "Info" "ISGN_ENTITY_NAME" "7 mem_16_to_8 " "Found entity 7: mem_16_to_8" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 353 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969120 ""} { "Info" "ISGN_ENTITY_NAME" "8 mkey_ctrl " "Found entity 8: mkey_ctrl" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 379 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969120 ""} { "Info" "ISGN_ENTITY_NAME" "9 bus_ctrl " "Found entity 9: bus_ctrl" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969120 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1605744969154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_clk pi_bus.v(10) " "Verilog HDL or VHDL warning at pi_bus.v(10): object \"pi_clk\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_hi pi_bus.v(13) " "Verilog HDL or VHDL warning at pi_bus.v(13): object \"pi_we_hi\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_lo pi_bus.v(14) " "Verilog HDL or VHDL warning at pi_bus.v(14): object \"pi_we_lo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_busy pi_bus.v(19) " "Verilog HDL or VHDL warning at pi_bus.v(19): object \"pi_busy\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom0 pi_bus.v(24) " "Verilog HDL or VHDL warning at pi_bus.v(24): object \"pi_ce_rom0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom1 pi_bus.v(25) " "Verilog HDL or VHDL warning at pi_bus.v(25): object \"pi_ce_rom1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sram pi_bus.v(26) " "Verilog HDL or VHDL warning at pi_bus.v(26): object \"pi_ce_sram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_bram pi_bus.v(27) " "Verilog HDL or VHDL warning at pi_bus.v(27): object \"pi_ce_bram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_fifo pi_bus.v(29) " "Verilog HDL or VHDL warning at pi_bus.v(29): object \"pi_ce_fifo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_ggc pi_bus.v(33) " "Verilog HDL or VHDL warning at pi_bus.v(33): object \"pi_ce_ggc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_dsp pi_bus.v(34) " "Verilog HDL or VHDL warning at pi_bus.v(34): object \"pi_ce_dsp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_pha pi_bus.v(35) " "Verilog HDL or VHDL warning at pi_bus.v(35): object \"pi_ce_pha\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cfg pi_bus.v(36) " "Verilog HDL or VHDL warning at pi_bus.v(36): object \"pi_ce_cfg\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_sst_map pi_bus.v(45) " "Verilog HDL or VHDL warning at pi_bus.v(45): object \"pi_we_sst_map\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_addr_sst pi_bus.v(46) " "Verilog HDL or VHDL warning at pi_bus.v(46): object \"pi_addr_sst\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_mod pi_bus.v(50) " "Verilog HDL or VHDL warning at pi_bus.v(50): object \"pi_ce_mod\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdc pi_bus.v(53) " "Verilog HDL or VHDL warning at pi_bus.v(53): object \"pi_ce_cdc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdd pi_bus.v(54) " "Verilog HDL or VHDL warning at pi_bus.v(54): object \"pi_ce_cdd\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_irq pi_bus.v(57) " "Verilog HDL or VHDL warning at pi_bus.v(57): object \"pi_mcd_irq\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut0 pi_bus.v(58) " "Verilog HDL or VHDL warning at pi_bus.v(58): object \"pi_mcd_mut0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut1 pi_bus.v(59) " "Verilog HDL or VHDL warning at pi_bus.v(59): object \"pi_mcd_mut1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_ack_resp pi_bus.v(60) " "Verilog HDL or VHDL warning at pi_bus.v(60): object \"pi_mcd_ack_resp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_msk sys_cfg.v(5) " "Verilog HDL or VHDL warning at sys_cfg.v(5): object \"rom_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brm_msk sys_cfg.v(6) " "Verilog HDL or VHDL warning at sys_cfg.v(6): object \"brm_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969157 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gp_ck top.v(64) " "Verilog HDL or VHDL warning at top.v(64): object \"gp_ck\" assigned a value but never read" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "gp_i top.v(65) " "Verilog HDL or VHDL warning at top.v(65): object \"gp_i\" assigned a value but never read" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mask_off top.v(66) " "Verilog HDL or VHDL warning at top.v(66): object \"mask_off\" assigned a value but never read" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_out top.v(68) " "Verilog HDL or VHDL warning at top.v(68): object \"dbg_out\" assigned a value but never read" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 68 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sst_act_smd top.v(249) " "Verilog HDL warning at top.v(249): object sst_act_smd used but never assigned" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 249 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sst_act_sms top.v(249) " "Verilog HDL warning at top.v(249): object sst_act_sms used but never assigned" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 249 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pi_din_sst top.v(250) " "Verilog HDL warning at top.v(250): object pi_din_sst used but never assigned" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 250 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "map_sys_sms top.v(251) " "Verilog HDL warning at top.v(251): object map_sys_sms used but never assigned" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cheats_do top.v(289) " "Verilog HDL warning at top.v(289): object cheats_do used but never assigned" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 289 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cheats_on top.v(291) " "Verilog HDL or VHDL warning at top.v(291): object \"cheats_on\" assigned a value but never read" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(93) " "Verilog HDL assignment warning at top.v(93): truncated value with size 32 to match size of target (1)" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 18 top.v(119) " "Verilog HDL assignment warning at top.v(119): truncated value with size 22 to match size of target (18)" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 18 top.v(127) " "Verilog HDL assignment warning at top.v(127): truncated value with size 22 to match size of target (18)" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 top.v(142) " "Verilog HDL assignment warning at top.v(142): truncated value with size 32 to match size of target (1)" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "277 225 top.v(146) " "Verilog HDL assignment warning at top.v(146): truncated value with size 277 to match size of target (225)" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pi_din_sst 0 top.v(250) " "Net \"pi_din_sst\" at top.v(250) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 250 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[230..226\] 0 top.v(251) " "Net \"map_sys_sms\[230..226\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[220..216\] 0 top.v(251) " "Net \"map_sys_sms\[220..216\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[214..208\] 0 top.v(251) " "Net \"map_sys_sms\[214..208\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[206..200\] 0 top.v(251) " "Net \"map_sys_sms\[206..200\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[191..189\] 0 top.v(251) " "Net \"map_sys_sms\[191..189\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[184..167\] 0 top.v(251) " "Net \"map_sys_sms\[184..167\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[165..147\] 0 top.v(251) " "Net \"map_sys_sms\[165..147\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[142..125\] 0 top.v(251) " "Net \"map_sys_sms\[142..125\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[123..83\] 0 top.v(251) " "Net \"map_sys_sms\[123..83\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[81..41\] 0 top.v(251) " "Net \"map_sys_sms\[81..41\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_sys_sms\[39..0\] 0 top.v(251) " "Net \"map_sys_sms\[39..0\]\" at top.v(251) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 251 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cheats_do 0 top.v(289) " "Net \"cheats_do\" at top.v(289) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 289 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sst_act_smd 0 top.v(249) " "Net \"sst_act_smd\" at top.v(249) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sst_act_sms 0 top.v(249) " "Net \"sst_act_sms\" at top.v(249) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 249 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cheats_oe 0 top.v(290) " "Net \"cheats_oe\" at top.v(290) has no driver or initial value, using a default initial value '0'" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 290 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_v top.v(44) " "Output port \"clk_v\" at top.v(44) has no driver" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1605744969158 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_ctrl bus_ctrl:bus_ctrl_inst " "Elaborating entity \"bus_ctrl\" for hierarchy \"bus_ctrl:bus_ctrl_inst\"" {  } { { "../base/top.v" "bus_ctrl_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969159 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 base_io.v(420) " "Verilog HDL assignment warning at base_io.v(420): truncated value with size 32 to match size of target (1)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969159 "|top|bus_ctrl:bus_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_sys_smd map_sys_smd:sys_inst_smd " "Elaborating entity \"map_sys_smd\" for hierarchy \"map_sys_smd:sys_inst_smd\"" {  } { { "../base/top.v" "sys_inst_smd" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969160 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe_as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"map_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vclk mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"vclk\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"btn\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tim mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"tim\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_bus map_in.v(3) " "Verilog HDL or VHDL warning at map_in.v(3): object \"pi_bus\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_ck mapio.v(6) " "Verilog HDL warning at mapio.v(6): object gp_ck used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_dir mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_dir used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_i mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_i used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_o mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_o used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_rst mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_rst used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_sync mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_sync used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "led_g mapio.v(9) " "Verilog HDL warning at mapio.v(9): object led_g used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cart mapio.v(9) " "Verilog HDL warning at mapio.v(9): object cart used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "x32_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object x32_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sms_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object sms_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pi_din_map mapio.v(11) " "Verilog HDL warning at mapio.v(11): object pi_din_map used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969161 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dbg_out mapio.v(12) " "Verilog HDL warning at mapio.v(12): object dbg_out used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_rst_off sys_cfg.v(39) " "Verilog HDL or VHDL warning at sys_cfg.v(39): object \"ctrl_rst_off\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gg_on sys_cfg.v(41) " "Verilog HDL or VHDL warning at sys_cfg.v(41): object \"ctrl_gg_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 map_os.v(51) " "Verilog HDL assignment warning at map_os.v(51): truncated value with size 32 to match size of target (16)" {  } { { "../base/map_os.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_os.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cpu_addr\[0\] 0 mdbus.v(5) " "Net \"cpu_addr\[0\]\" at mdbus.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_dir 0 mapio.v(7) " "Net \"gp_dir\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_i 0 mapio.v(7) " "Net \"gp_i\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_o 0 mapio.v(7) " "Net \"gp_o\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pi_din_map 0 mapio.v(11) " "Net \"pi_din_map\" at mapio.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dbg_out 0 mapio.v(12) " "Net \"dbg_out\" at mapio.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_di\[0\] 0 mapio.v(14) " "Net \"mem_di\[0\]\" at mapio.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_di\[2..3\] 0 mapio.v(14) " "Net \"mem_di\[2..3\]\" at mapio.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[0\] 0 mapio.v(15) " "Net \"mem_addr\[0\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[2..3\] 0 mapio.v(15) " "Net \"mem_addr\[2..3\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_oe\[0\] 0 mapio.v(16) " "Net \"mem_oe\[0\]\" at mapio.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_oe\[2..3\] 0 mapio.v(16) " "Net \"mem_oe\[2..3\]\" at mapio.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_lo\[0\] 0 mapio.v(17) " "Net \"mem_we_lo\[0\]\" at mapio.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_lo\[2..3\] 0 mapio.v(17) " "Net \"mem_we_lo\[2..3\]\" at mapio.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_hi\[0\] 0 mapio.v(18) " "Net \"mem_we_hi\[0\]\" at mapio.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_hi\[2..3\] 0 mapio.v(18) " "Net \"mem_we_hi\[2..3\]\" at mapio.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_ck 0 mapio.v(6) " "Net \"gp_ck\" at mapio.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_rst 0 mapio.v(9) " "Net \"mcu_rst\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_sync 0 mapio.v(9) " "Net \"mcu_sync\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_mode 0 mapio.v(9) " "Net \"mcu_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_g 0 mapio.v(9) " "Net \"led_g\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cart 0 mapio.v(9) " "Net \"cart\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "x32_mode 0 mapio.v(9) " "Net \"x32_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sms_mode 0 mapio.v(9) " "Net \"sms_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969162 "|top|map_sys_smd:sys_inst_smd"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_dma map_dma:dma_inst " "Elaborating entity \"map_dma\" for hierarchy \"map_dma:dma_inst\"" {  } { { "../base/top.v" "dma_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969163 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_clk pi_bus.v(10) " "Verilog HDL or VHDL warning at pi_bus.v(10): object \"pi_clk\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_fifo pi_bus.v(29) " "Verilog HDL or VHDL warning at pi_bus.v(29): object \"pi_ce_fifo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_ggc pi_bus.v(33) " "Verilog HDL or VHDL warning at pi_bus.v(33): object \"pi_ce_ggc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_dsp pi_bus.v(34) " "Verilog HDL or VHDL warning at pi_bus.v(34): object \"pi_ce_dsp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_pha pi_bus.v(35) " "Verilog HDL or VHDL warning at pi_bus.v(35): object \"pi_ce_pha\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cfg pi_bus.v(36) " "Verilog HDL or VHDL warning at pi_bus.v(36): object \"pi_ce_cfg\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sst_sys pi_bus.v(43) " "Verilog HDL or VHDL warning at pi_bus.v(43): object \"pi_ce_sst_sys\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_sst_map pi_bus.v(45) " "Verilog HDL or VHDL warning at pi_bus.v(45): object \"pi_we_sst_map\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_addr_sst pi_bus.v(46) " "Verilog HDL or VHDL warning at pi_bus.v(46): object \"pi_addr_sst\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_mod pi_bus.v(50) " "Verilog HDL or VHDL warning at pi_bus.v(50): object \"pi_ce_mod\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdc pi_bus.v(53) " "Verilog HDL or VHDL warning at pi_bus.v(53): object \"pi_ce_cdc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdd pi_bus.v(54) " "Verilog HDL or VHDL warning at pi_bus.v(54): object \"pi_ce_cdd\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_irq pi_bus.v(57) " "Verilog HDL or VHDL warning at pi_bus.v(57): object \"pi_mcd_irq\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut0 pi_bus.v(58) " "Verilog HDL or VHDL warning at pi_bus.v(58): object \"pi_mcd_mut0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut1 pi_bus.v(59) " "Verilog HDL or VHDL warning at pi_bus.v(59): object \"pi_mcd_mut1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_ack_resp pi_bus.v(60) " "Verilog HDL or VHDL warning at pi_bus.v(60): object \"pi_mcd_ack_resp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_data mdbus.v(4) " "Verilog HDL or VHDL warning at mdbus.v(4): object \"cpu_data\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cpu_addr mdbus.v(5) " "Verilog HDL or VHDL warning at mdbus.v(5): object \"cpu_addr\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe_as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969164 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sst_act mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sst_act\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"map_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sys_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vclk mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"vclk\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"btn\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tim mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"tim\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_lo mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_lo\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_lo mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"we_lo\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"we_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_ck mapio.v(6) " "Verilog HDL warning at mapio.v(6): object gp_ck used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_dir mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_dir used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_i mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_i used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_o mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_o used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dac_sdin mapio.v(8) " "Verilog HDL warning at mapio.v(8): object dac_sdin used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dac_sclk mapio.v(8) " "Verilog HDL warning at mapio.v(8): object dac_sclk used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dac_lrck mapio.v(8) " "Verilog HDL warning at mapio.v(8): object dac_lrck used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dac_mclk mapio.v(8) " "Verilog HDL warning at mapio.v(8): object dac_mclk used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_rst mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_rst used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_sync mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_sync used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "led_g mapio.v(9) " "Verilog HDL warning at mapio.v(9): object led_g used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "map_oe mapio.v(9) " "Verilog HDL warning at mapio.v(9): object map_oe used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cart mapio.v(9) " "Verilog HDL warning at mapio.v(9): object cart used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "x32_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object x32_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sms_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object sms_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "map_do mapio.v(10) " "Verilog HDL warning at mapio.v(10): object map_do used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 10 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dbg_out mapio.v(12) " "Verilog HDL warning at mapio.v(12): object dbg_out used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_idx sys_cfg.v(4) " "Verilog HDL or VHDL warning at sys_cfg.v(4): object \"map_idx\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_rst_off sys_cfg.v(39) " "Verilog HDL or VHDL warning at sys_cfg.v(39): object \"ctrl_rst_off\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gg_on sys_cfg.v(41) " "Verilog HDL or VHDL warning at sys_cfg.v(41): object \"ctrl_gg_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gmode sys_cfg.v(43) " "Verilog HDL or VHDL warning at sys_cfg.v(43): object \"ctrl_gmode\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_dir 0 mapio.v(7) " "Net \"gp_dir\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_i 0 mapio.v(7) " "Net \"gp_i\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_o 0 mapio.v(7) " "Net \"gp_o\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969165 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_do 0 mapio.v(10) " "Net \"map_do\" at mapio.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dbg_out 0 mapio.v(12) " "Net \"dbg_out\" at mapio.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_ck 0 mapio.v(6) " "Net \"gp_ck\" at mapio.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dac_sdin 0 mapio.v(8) " "Net \"dac_sdin\" at mapio.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dac_sclk 0 mapio.v(8) " "Net \"dac_sclk\" at mapio.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dac_lrck 0 mapio.v(8) " "Net \"dac_lrck\" at mapio.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dac_mclk 0 mapio.v(8) " "Net \"dac_mclk\" at mapio.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_rst 0 mapio.v(9) " "Net \"mcu_rst\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_sync 0 mapio.v(9) " "Net \"mcu_sync\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_mode 0 mapio.v(9) " "Net \"mcu_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_g 0 mapio.v(9) " "Net \"led_g\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "map_oe 0 mapio.v(9) " "Net \"map_oe\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cart 0 mapio.v(9) " "Net \"cart\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "x32_mode 0 mapio.v(9) " "Net \"x32_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sms_mode 0 mapio.v(9) " "Net \"sms_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969166 "|top|map_dma:dma_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_hub map_hub:map_hub_inst " "Elaborating entity \"map_hub\" for hierarchy \"map_hub:map_hub_inst\"" {  } { { "../base/top.v" "map_hub_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969167 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_idx sys_cfg.v(4) " "Verilog HDL or VHDL warning at sys_cfg.v(4): object \"map_idx\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_msk sys_cfg.v(5) " "Verilog HDL or VHDL warning at sys_cfg.v(5): object \"rom_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brm_msk sys_cfg.v(6) " "Verilog HDL or VHDL warning at sys_cfg.v(6): object \"brm_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_rst_off sys_cfg.v(39) " "Verilog HDL or VHDL warning at sys_cfg.v(39): object \"ctrl_rst_off\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gg_on sys_cfg.v(41) " "Verilog HDL or VHDL warning at sys_cfg.v(41): object \"ctrl_gg_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gmode sys_cfg.v(43) " "Verilog HDL or VHDL warning at sys_cfg.v(43): object \"ctrl_gmode\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_bus map_in.v(3) " "Verilog HDL or VHDL warning at map_in.v(3): object \"pi_bus\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 3 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdbus map_in.v(5) " "Verilog HDL or VHDL warning at map_in.v(5): object \"mdbus\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_data map_in.v(6) " "Verilog HDL or VHDL warning at map_in.v(6): object \"mem_data\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 "|top|map_hub:map_hub_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map_fmv map_hub:map_hub_inst\|map_fmv:fmv_inst " "Elaborating entity \"map_fmv\" for hierarchy \"map_hub:map_hub_inst\|map_fmv:fmv_inst\"" {  } { { "map_hub.v" "fmv_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969168 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sst_act mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sst_act\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969169 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sys_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969169 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vclk mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"vclk\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969169 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"btn\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969169 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tim mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"tim\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969169 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969169 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"we_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969169 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969169 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_ck mapio.v(6) " "Verilog HDL warning at mapio.v(6): object gp_ck used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_dir mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_dir used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gp_i mapio.v(7) " "Verilog HDL warning at mapio.v(7): object gp_i used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_rst mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_rst used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_sync mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_sync used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "mcu_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object mcu_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "led_g mapio.v(9) " "Verilog HDL warning at mapio.v(9): object led_g used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "cart mapio.v(9) " "Verilog HDL warning at mapio.v(9): object cart used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "x32_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object x32_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sms_mode mapio.v(9) " "Verilog HDL warning at mapio.v(9): object sms_mode used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "pi_din_map mapio.v(11) " "Verilog HDL warning at mapio.v(11): object pi_din_map used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dbg_out mapio.v(12) " "Verilog HDL warning at mapio.v(12): object dbg_out used but never assigned" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_idx sys_cfg.v(4) " "Verilog HDL or VHDL warning at sys_cfg.v(4): object \"map_idx\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_rst_off sys_cfg.v(39) " "Verilog HDL or VHDL warning at sys_cfg.v(39): object \"ctrl_rst_off\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gg_on sys_cfg.v(41) " "Verilog HDL or VHDL warning at sys_cfg.v(41): object \"ctrl_gg_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gmode sys_cfg.v(43) " "Verilog HDL or VHDL warning at sys_cfg.v(43): object \"ctrl_gmode\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969170 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_clk pi_bus.v(10) " "Verilog HDL or VHDL warning at pi_bus.v(10): object \"pi_clk\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_hi pi_bus.v(13) " "Verilog HDL or VHDL warning at pi_bus.v(13): object \"pi_we_hi\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_lo pi_bus.v(14) " "Verilog HDL or VHDL warning at pi_bus.v(14): object \"pi_we_lo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_busy pi_bus.v(19) " "Verilog HDL or VHDL warning at pi_bus.v(19): object \"pi_busy\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_dst_mem pi_bus.v(20) " "Verilog HDL or VHDL warning at pi_bus.v(20): object \"pi_dst_mem\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom0 pi_bus.v(24) " "Verilog HDL or VHDL warning at pi_bus.v(24): object \"pi_ce_rom0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom1 pi_bus.v(25) " "Verilog HDL or VHDL warning at pi_bus.v(25): object \"pi_ce_rom1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sram pi_bus.v(26) " "Verilog HDL or VHDL warning at pi_bus.v(26): object \"pi_ce_sram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_bram pi_bus.v(27) " "Verilog HDL or VHDL warning at pi_bus.v(27): object \"pi_ce_bram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_fifo pi_bus.v(29) " "Verilog HDL or VHDL warning at pi_bus.v(29): object \"pi_ce_fifo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_ggc pi_bus.v(33) " "Verilog HDL or VHDL warning at pi_bus.v(33): object \"pi_ce_ggc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_dsp pi_bus.v(34) " "Verilog HDL or VHDL warning at pi_bus.v(34): object \"pi_ce_dsp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_pha pi_bus.v(35) " "Verilog HDL or VHDL warning at pi_bus.v(35): object \"pi_ce_pha\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cfg pi_bus.v(36) " "Verilog HDL or VHDL warning at pi_bus.v(36): object \"pi_ce_cfg\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sst_sys pi_bus.v(43) " "Verilog HDL or VHDL warning at pi_bus.v(43): object \"pi_ce_sst_sys\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_sst_map pi_bus.v(45) " "Verilog HDL or VHDL warning at pi_bus.v(45): object \"pi_we_sst_map\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_addr_sst pi_bus.v(46) " "Verilog HDL or VHDL warning at pi_bus.v(46): object \"pi_addr_sst\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_mod pi_bus.v(50) " "Verilog HDL or VHDL warning at pi_bus.v(50): object \"pi_ce_mod\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdc pi_bus.v(53) " "Verilog HDL or VHDL warning at pi_bus.v(53): object \"pi_ce_cdc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdd pi_bus.v(54) " "Verilog HDL or VHDL warning at pi_bus.v(54): object \"pi_ce_cdd\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_irq pi_bus.v(57) " "Verilog HDL or VHDL warning at pi_bus.v(57): object \"pi_mcd_irq\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut0 pi_bus.v(58) " "Verilog HDL or VHDL warning at pi_bus.v(58): object \"pi_mcd_mut0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut1 pi_bus.v(59) " "Verilog HDL or VHDL warning at pi_bus.v(59): object \"pi_mcd_mut1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_ack_resp pi_bus.v(60) " "Verilog HDL or VHDL warning at pi_bus.v(60): object \"pi_mcd_ack_resp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_ce map_fmv.v(35) " "Verilog HDL or VHDL warning at map_fmv.v(35): object \"ram_ce\" assigned a value but never read" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969171 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969173 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969173 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 map_fmv.v(76) " "Verilog HDL assignment warning at map_fmv.v(76): truncated value with size 32 to match size of target (2)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969174 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 map_fmv.v(87) " "Verilog HDL assignment warning at map_fmv.v(87): truncated value with size 32 to match size of target (2)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969174 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cpu_addr\[0\] 0 mdbus.v(5) " "Net \"cpu_addr\[0\]\" at mdbus.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969176 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_dir 0 mapio.v(7) " "Net \"gp_dir\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969176 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_i 0 mapio.v(7) " "Net \"gp_i\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969176 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_o\[4..1\] 0 mapio.v(7) " "Net \"gp_o\[4..1\]\" at mapio.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969176 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pi_din_map 0 mapio.v(11) " "Net \"pi_din_map\" at mapio.v(11) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 11 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969176 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dbg_out 0 mapio.v(12) " "Net \"dbg_out\" at mapio.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969176 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_di\[0..1\] 0 mapio.v(14) " "Net \"mem_di\[0..1\]\" at mapio.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_di\[3\] 0 mapio.v(14) " "Net \"mem_di\[3\]\" at mapio.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[0\]\[22..21\] 0 mapio.v(15) " "Net \"mem_addr\[0\]\[22..21\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[2\]\[22..19\] 0 mapio.v(15) " "Net \"mem_addr\[2\]\[22..19\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[1\] 0 mapio.v(15) " "Net \"mem_addr\[1\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_addr\[3\] 0 mapio.v(15) " "Net \"mem_addr\[3\]\" at mapio.v(15) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 15 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_oe\[1\] 0 mapio.v(16) " "Net \"mem_oe\[1\]\" at mapio.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_oe\[3\] 0 mapio.v(16) " "Net \"mem_oe\[3\]\" at mapio.v(16) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 16 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_lo\[0..1\] 0 mapio.v(17) " "Net \"mem_we_lo\[0..1\]\" at mapio.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_lo\[3\] 0 mapio.v(17) " "Net \"mem_we_lo\[3\]\" at mapio.v(17) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_hi\[0..1\] 0 mapio.v(18) " "Net \"mem_we_hi\[0..1\]\" at mapio.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_we_hi\[3\] 0 mapio.v(18) " "Net \"mem_we_hi\[3\]\" at mapio.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gp_ck 0 mapio.v(6) " "Net \"gp_ck\" at mapio.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_rst 0 mapio.v(9) " "Net \"mcu_rst\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_sync 0 mapio.v(9) " "Net \"mcu_sync\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mcu_mode 0 mapio.v(9) " "Net \"mcu_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "led_g 0 mapio.v(9) " "Net \"led_g\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cart 0 mapio.v(9) " "Net \"cart\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "x32_mode 0 mapio.v(9) " "Net \"x32_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sms_mode 0 mapio.v(9) " "Net \"sms_mode\" at mapio.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mapio.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mapio.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969177 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pcm_fifo map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst " "Elaborating entity \"pcm_fifo\" for hierarchy \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\"" {  } { { "map_fmv.v" "fifo_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969186 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_cfg map_in.v(4) " "Verilog HDL or VHDL warning at map_in.v(4): object \"sys_cfg\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mdbus map_in.v(5) " "Verilog HDL or VHDL warning at map_in.v(5): object \"mdbus\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_data map_in.v(6) " "Verilog HDL or VHDL warning at map_in.v(6): object \"mem_data\" assigned a value but never read" {  } { { "../base/map_in.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/map_in.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_clk pi_bus.v(10) " "Verilog HDL or VHDL warning at pi_bus.v(10): object \"pi_clk\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_hi pi_bus.v(13) " "Verilog HDL or VHDL warning at pi_bus.v(13): object \"pi_we_hi\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_lo pi_bus.v(14) " "Verilog HDL or VHDL warning at pi_bus.v(14): object \"pi_we_lo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_busy pi_bus.v(19) " "Verilog HDL or VHDL warning at pi_bus.v(19): object \"pi_busy\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_dst_mem pi_bus.v(20) " "Verilog HDL or VHDL warning at pi_bus.v(20): object \"pi_dst_mem\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom0 pi_bus.v(24) " "Verilog HDL or VHDL warning at pi_bus.v(24): object \"pi_ce_rom0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom1 pi_bus.v(25) " "Verilog HDL or VHDL warning at pi_bus.v(25): object \"pi_ce_rom1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sram pi_bus.v(26) " "Verilog HDL or VHDL warning at pi_bus.v(26): object \"pi_ce_sram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_bram pi_bus.v(27) " "Verilog HDL or VHDL warning at pi_bus.v(27): object \"pi_ce_bram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_fifo pi_bus.v(29) " "Verilog HDL or VHDL warning at pi_bus.v(29): object \"pi_ce_fifo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_ggc pi_bus.v(33) " "Verilog HDL or VHDL warning at pi_bus.v(33): object \"pi_ce_ggc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_dsp pi_bus.v(34) " "Verilog HDL or VHDL warning at pi_bus.v(34): object \"pi_ce_dsp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_pha pi_bus.v(35) " "Verilog HDL or VHDL warning at pi_bus.v(35): object \"pi_ce_pha\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cfg pi_bus.v(36) " "Verilog HDL or VHDL warning at pi_bus.v(36): object \"pi_ce_cfg\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sst_sys pi_bus.v(43) " "Verilog HDL or VHDL warning at pi_bus.v(43): object \"pi_ce_sst_sys\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_sst_map pi_bus.v(45) " "Verilog HDL or VHDL warning at pi_bus.v(45): object \"pi_we_sst_map\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_addr_sst pi_bus.v(46) " "Verilog HDL or VHDL warning at pi_bus.v(46): object \"pi_addr_sst\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_mod pi_bus.v(50) " "Verilog HDL or VHDL warning at pi_bus.v(50): object \"pi_ce_mod\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdc pi_bus.v(53) " "Verilog HDL or VHDL warning at pi_bus.v(53): object \"pi_ce_cdc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdd pi_bus.v(54) " "Verilog HDL or VHDL warning at pi_bus.v(54): object \"pi_ce_cdd\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_irq pi_bus.v(57) " "Verilog HDL or VHDL warning at pi_bus.v(57): object \"pi_mcd_irq\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut0 pi_bus.v(58) " "Verilog HDL or VHDL warning at pi_bus.v(58): object \"pi_mcd_mut0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut1 pi_bus.v(59) " "Verilog HDL or VHDL warning at pi_bus.v(59): object \"pi_mcd_mut1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_ack_resp pi_bus.v(60) " "Verilog HDL or VHDL warning at pi_bus.v(60): object \"pi_mcd_ack_resp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "buff_we map_fmv.v(161) " "Verilog HDL or VHDL warning at map_fmv.v(161): object \"buff_we\" assigned a value but never read" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969187 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 map_fmv.v(185) " "Verilog HDL assignment warning at map_fmv.v(185): truncated value with size 32 to match size of target (13)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969189 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 map_fmv.v(194) " "Verilog HDL assignment warning at map_fmv.v(194): truncated value with size 32 to match size of target (13)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969189 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dp16 map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst " "Elaborating entity \"ram_dp16\" for hierarchy \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\"" {  } { { "map_fmv.v" "ram_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dac_cs4344 map_hub:map_hub_inst\|map_fmv:fmv_inst\|dac_cs4344:dac_inst " "Elaborating entity \"dac_cs4344\" for hierarchy \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|dac_cs4344:dac_inst\"" {  } { { "map_fmv.v" "dac_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969197 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 map_fmv.v(255) " "Verilog HDL assignment warning at map_fmv.v(255): truncated value with size 32 to match size of target (25)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969198 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|dac_cs4344:dac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 map_fmv.v(275) " "Verilog HDL assignment warning at map_fmv.v(275): truncated value with size 32 to match size of target (25)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969198 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|dac_cs4344:dac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 map_fmv.v(280) " "Verilog HDL assignment warning at map_fmv.v(280): truncated value with size 32 to match size of target (16)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 280 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969198 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|dac_cs4344:dac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 map_fmv.v(286) " "Verilog HDL assignment warning at map_fmv.v(286): truncated value with size 32 to match size of target (16)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 286 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969198 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|dac_cs4344:dac_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 map_fmv.v(296) " "Verilog HDL assignment warning at map_fmv.v(296): truncated value with size 32 to match size of target (16)" {  } { { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969198 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|dac_cs4344:dac_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_io base_io:base_io_inst " "Elaborating entity \"base_io\" for hierarchy \"base_io:base_io_inst\"" {  } { { "../base/top.v" "base_io_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_hi pi_bus.v(13) " "Verilog HDL or VHDL warning at pi_bus.v(13): object \"pi_we_hi\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_lo pi_bus.v(14) " "Verilog HDL or VHDL warning at pi_bus.v(14): object \"pi_we_lo\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_busy pi_bus.v(19) " "Verilog HDL or VHDL warning at pi_bus.v(19): object \"pi_busy\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 19 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_dst_mem pi_bus.v(20) " "Verilog HDL or VHDL warning at pi_bus.v(20): object \"pi_dst_mem\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom0 pi_bus.v(24) " "Verilog HDL or VHDL warning at pi_bus.v(24): object \"pi_ce_rom0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_rom1 pi_bus.v(25) " "Verilog HDL or VHDL warning at pi_bus.v(25): object \"pi_ce_rom1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sram pi_bus.v(26) " "Verilog HDL or VHDL warning at pi_bus.v(26): object \"pi_ce_sram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_bram pi_bus.v(27) " "Verilog HDL or VHDL warning at pi_bus.v(27): object \"pi_ce_bram\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_ggc pi_bus.v(33) " "Verilog HDL or VHDL warning at pi_bus.v(33): object \"pi_ce_ggc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_dsp pi_bus.v(34) " "Verilog HDL or VHDL warning at pi_bus.v(34): object \"pi_ce_dsp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_pha pi_bus.v(35) " "Verilog HDL or VHDL warning at pi_bus.v(35): object \"pi_ce_pha\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_sst_sys pi_bus.v(43) " "Verilog HDL or VHDL warning at pi_bus.v(43): object \"pi_ce_sst_sys\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_we_sst_map pi_bus.v(45) " "Verilog HDL or VHDL warning at pi_bus.v(45): object \"pi_we_sst_map\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_addr_sst pi_bus.v(46) " "Verilog HDL or VHDL warning at pi_bus.v(46): object \"pi_addr_sst\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_mod pi_bus.v(50) " "Verilog HDL or VHDL warning at pi_bus.v(50): object \"pi_ce_mod\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdc pi_bus.v(53) " "Verilog HDL or VHDL warning at pi_bus.v(53): object \"pi_ce_cdc\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_ce_cdd pi_bus.v(54) " "Verilog HDL or VHDL warning at pi_bus.v(54): object \"pi_ce_cdd\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_irq pi_bus.v(57) " "Verilog HDL or VHDL warning at pi_bus.v(57): object \"pi_mcd_irq\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut0 pi_bus.v(58) " "Verilog HDL or VHDL warning at pi_bus.v(58): object \"pi_mcd_mut0\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_mut1 pi_bus.v(59) " "Verilog HDL or VHDL warning at pi_bus.v(59): object \"pi_mcd_mut1\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pi_mcd_ack_resp pi_bus.v(60) " "Verilog HDL or VHDL warning at pi_bus.v(60): object \"pi_mcd_ack_resp\" assigned a value but never read" {  } { { "../base/pi_bus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi_bus.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe_as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sst_act mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sst_act\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"map_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vclk mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"vclk\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"btn\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969208 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_lo mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_lo\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"we_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "map_idx sys_cfg.v(4) " "Verilog HDL or VHDL warning at sys_cfg.v(4): object \"map_idx\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 4 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rom_msk sys_cfg.v(5) " "Verilog HDL or VHDL warning at sys_cfg.v(5): object \"rom_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "brm_msk sys_cfg.v(6) " "Verilog HDL or VHDL warning at sys_cfg.v(6): object \"brm_msk\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_save sys_cfg.v(9) " "Verilog HDL or VHDL warning at sys_cfg.v(9): object \"ss_key_save\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_load sys_cfg.v(10) " "Verilog HDL or VHDL warning at sys_cfg.v(10): object \"ss_key_load\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ss_key_menu sys_cfg.v(11) " "Verilog HDL or VHDL warning at sys_cfg.v(11): object \"ss_key_menu\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_rst_off sys_cfg.v(39) " "Verilog HDL or VHDL warning at sys_cfg.v(39): object \"ctrl_rst_off\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_on sys_cfg.v(40) " "Verilog HDL or VHDL warning at sys_cfg.v(40): object \"ctrl_ss_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_gg_on sys_cfg.v(41) " "Verilog HDL or VHDL warning at sys_cfg.v(41): object \"ctrl_gg_on\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_ss_btn sys_cfg.v(42) " "Verilog HDL or VHDL warning at sys_cfg.v(42): object \"ctrl_ss_btn\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_bios sys_cfg.v(45) " "Verilog HDL or VHDL warning at sys_cfg.v(45): object \"mcfg_ms_bios\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_fm sys_cfg.v(46) " "Verilog HDL or VHDL warning at sys_cfg.v(46): object \"mcfg_ms_fm\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_ext sys_cfg.v(47) " "Verilog HDL or VHDL warning at sys_cfg.v(47): object \"mcfg_ms_ext\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mcfg_ms_msg sys_cfg.v(48) " "Verilog HDL or VHDL warning at sys_cfg.v(48): object \"mcfg_ms_msg\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_type sys_cfg.v(51) " "Verilog HDL or VHDL warning at sys_cfg.v(51): object \"bram_type\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bram_bus sys_cfg.v(52) " "Verilog HDL or VHDL warning at sys_cfg.v(52): object \"bram_bus\" assigned a value but never read" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(17) " "Verilog HDL assignment warning at sys_cfg.v(17): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 sys_cfg.v(18) " "Verilog HDL assignment warning at sys_cfg.v(18): truncated value with size 32 to match size of target (10)" {  } { { "../base/sys_cfg.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/sys_cfg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 base_io.v(71) " "Verilog HDL assignment warning at base_io.v(71): truncated value with size 32 to match size of target (16)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 base_io.v(72) " "Verilog HDL assignment warning at base_io.v(72): truncated value with size 32 to match size of target (16)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 "|top|base_io:base_io_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_edge base_io:base_io_inst\|sync_edge:sync_inst_we " "Elaborating entity \"sync_edge\" for hierarchy \"base_io:base_io_inst\|sync_edge:sync_inst_we\"" {  } { { "../base/base_io.v" "sync_inst_we" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo base_io:base_io_inst\|fifo:fifo_a " "Elaborating entity \"fifo\" for hierarchy \"base_io:base_io_inst\|fifo:fifo_a\"" {  } { { "../base/base_io.v" "fifo_a" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969211 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 base_io.v(179) " "Verilog HDL assignment warning at base_io.v(179): truncated value with size 32 to match size of target (11)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969211 "|top|base_io:base_io_inst|fifo:fifo_a"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 base_io.v(180) " "Verilog HDL assignment warning at base_io.v(180): truncated value with size 32 to match size of target (11)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969211 "|top|base_io:base_io_inst|fifo:fifo_a"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dp8 base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram " "Elaborating entity \"ram_dp8\" for hierarchy \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\"" {  } { { "../base/base_io.v" "fifo_ram" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pi_interface pi_interface:pi_inst " "Elaborating entity \"pi_interface\" for hierarchy \"pi_interface:pi_inst\"" {  } { { "../base/top.v" "pi_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969214 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 pi.v(66) " "Verilog HDL assignment warning at pi.v(66): truncated value with size 32 to match size of target (3)" {  } { { "../base/pi.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969215 "|top|pi_interface:pi_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 pi.v(77) " "Verilog HDL assignment warning at pi.v(77): truncated value with size 32 to match size of target (4)" {  } { { "../base/pi.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/pi.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969215 "|top|pi_interface:pi_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_ctrl rst_ctrl:rst_inst " "Elaborating entity \"rst_ctrl\" for hierarchy \"rst_ctrl:rst_inst\"" {  } { { "../base/top.v" "rst_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969215 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 base_io.v(284) " "Verilog HDL assignment warning at base_io.v(284): truncated value with size 32 to match size of target (1)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969216 "|top|rst_ctrl:rst_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 base_io.v(285) " "Verilog HDL assignment warning at base_io.v(285): truncated value with size 32 to match size of target (1)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969216 "|top|rst_ctrl:rst_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 base_io.v(317) " "Verilog HDL assignment warning at base_io.v(317): truncated value with size 32 to match size of target (23)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969216 "|top|rst_ctrl:rst_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 base_io.v(321) " "Verilog HDL assignment warning at base_io.v(321): truncated value with size 32 to match size of target (3)" {  } { { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1605744969216 "|top|rst_ctrl:rst_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkey_ctrl mkey_ctrl:mkey_inst " "Elaborating entity \"mkey_ctrl\" for hierarchy \"mkey_ctrl:mkey_inst\"" {  } { { "../base/top.v" "mkey_inst" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969216 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_as mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"oe_as\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969217 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sst_act mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sst_act\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969217 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sys_rst mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"sys_rst\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969217 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "vclk mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"vclk\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969217 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "btn mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"btn\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969217 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tim mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"tim\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969217 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_lo mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_lo\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969217 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ce_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"ce_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969217 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "we_hi mdbus.v(6) " "Verilog HDL or VHDL warning at mdbus.v(6): object \"we_hi\" assigned a value but never read" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1605744969217 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cpu_addr\[0\] 0 mdbus.v(5) " "Net \"cpu_addr\[0\]\" at mdbus.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../base/mdbus.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/mdbus.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1605744969217 "|top|mkey_ctrl:mkey_inst"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "addr_a fifo_ram 11 16 " "Port \"addr_a\" on the entity instantiation of \"fifo_ram\" is connected to a signal of width 11. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "../base/base_io.v" "fifo_ram" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1605744969265 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "addr_b fifo_ram 11 16 " "Port \"addr_b\" on the entity instantiation of \"fifo_ram\" is connected to a signal of width 11. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "../base/base_io.v" "fifo_ram" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1605744969265 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|ram " "RAM logic \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "../base/base_io.v" "ram" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 225 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605744969515 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|ram " "RAM logic \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|ram\" is uninferred due to asynchronous read logic" {  } { { "../base/base_io.v" "ram" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 225 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1605744969515 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1605744969515 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 16 " "Parameter WIDTHAD_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 65536 " "Parameter NUMWORDS_A set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 16 " "Parameter WIDTHAD_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 65536 " "Parameter NUMWORDS_B set to 65536" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1605744969727 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1605744969727 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1605744969727 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969759 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605744969759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_07h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_07h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_07h1 " "Found entity 1: altsyncram_07h1" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/decode_rsa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/mux_bnb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744969858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 16 " "Parameter \"WIDTHAD_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 65536 " "Parameter \"NUMWORDS_A\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 16 " "Parameter \"WIDTHAD_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 65536 " "Parameter \"NUMWORDS_B\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1605744969858 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1605744969858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u9h1 " "Found entity 1: altsyncram_u9h1" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qob " "Found entity 1: mux_qob" {  } { { "db/mux_qob.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/mux_qob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1605744969930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744969930 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a16 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a17 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a18 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a19 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a20 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a21 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a22 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a23 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a24 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a25 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a26 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a27 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a28 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a29 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a30 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a31 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a32 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a33 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a34 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a35 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a36 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a37 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a38 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a39 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a40 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a41 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a42 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a43 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a44 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a45 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a46 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a47 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a48 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a49 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a50 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a51 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a52 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a53 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a54 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a55 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a56 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a57 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a58 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a59 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a60 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a61 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a62 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a63 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a64 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a64\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1837 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a65 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a65\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1865 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a66 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a66\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1893 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a67 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a67\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1921 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a68 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a68\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1949 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a69 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a69\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 1977 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a70 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a70\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2005 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a71 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a71\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2033 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a72 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a72\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2061 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a73 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a73\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2089 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a74 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a74\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2117 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a75 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a75\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2145 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a76 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a76\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2173 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a77 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a77\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2201 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a78 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a78\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a79 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a79\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2257 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a80 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a80\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2285 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a81 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a81\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2313 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a82 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a82\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2341 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a83 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a83\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2369 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a84 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a84\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a85 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a85\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2425 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a86 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a86\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2453 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a87 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a87\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2481 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a88 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a88\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2509 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a89 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a89\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2537 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a90 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a90\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a91 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a91\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2593 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a92 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a92\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2621 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a93 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a93\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2649 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a94 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a94\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2677 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a95 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a95\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2705 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a96 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a96\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a97 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a97\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2761 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a98 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a98\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2789 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a99 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a99\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2817 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a100 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a100\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2845 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a101 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a101\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2873 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a102 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a102\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2901 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a103 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a103\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2929 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a104 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a104\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2957 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a105 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a105\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 2985 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a106 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a106\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3013 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a107 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a107\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3041 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a108 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a108\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3069 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a109 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a109\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3097 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a110 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a110\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a111 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a111\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3153 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a112 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a112\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a113 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a113\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a114 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a114\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3237 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a115 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a115\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3265 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a116 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a116\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a117 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a117\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3321 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a118 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a118\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a119 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a119\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a120 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a120\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3405 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a121 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a121\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3433 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a122 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a122\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a123 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a123\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3489 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a124 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a124\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a125 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a125\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a126 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a126\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3573 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a127 " "Synthesized away node \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ram_block1a127\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 3601 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|map_hub:map_hub_inst|map_fmv:fmv_inst|pcm_fifo:fifo_inst|ram_dp16:ram_inst|altsyncram:ram_rtl_0|altsyncram_u9h1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a8 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a9 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a10 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a11 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a12 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a13 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a14 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a15 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a16 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a17 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a18 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a19 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a20 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a21 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a22 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a23 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a24 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a25 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a26 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a27 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a28 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a29 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a30 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a31 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a32 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a33 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a34 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a35 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a36 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a37 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a38 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a39 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a40 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a41 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a42 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a43 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a44 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a45 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a46 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a47 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a48 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a49 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a50 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a51 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a52 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a53 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a54 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a55 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a56 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a57 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a58 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a59 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a60 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a61 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a62 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a63 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_a|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a8 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a9 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 297 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a10 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a11 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 353 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a12 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a13 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 409 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a14 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a15 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 465 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a16 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a17 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 521 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a18 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 549 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a19 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 577 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a20 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 605 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a21 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 633 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a22 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a23 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 689 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a24 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 717 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a25 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 745 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a26 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 773 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a27 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 801 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a28 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 829 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a29 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 857 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a30 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 885 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a31 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 913 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a32 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a32\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a33 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a33\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 969 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a34 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a34\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 997 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a35 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a35\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1025 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a36 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a36\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1053 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a37 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a37\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1081 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a38 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a38\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a39 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a39\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1137 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a40 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a40\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1165 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a41 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a41\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1193 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a42 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a42\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1221 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a43 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a43\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1249 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a44 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a44\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a45 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a45\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1305 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a46 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a46\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1333 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a47 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a47\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1361 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a48 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a48\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1389 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a49 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a49\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1417 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a50 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a50\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a51 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a51\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1473 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a52 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a52\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1501 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a53 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a53\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1529 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a54 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a54\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1557 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a55 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a55\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1585 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a56 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a56\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a57 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a57\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1641 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a58 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a58\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1669 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a59 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a59\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1697 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a60 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a60\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1725 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a61 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a61\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1753 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a62 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a62\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a63 " "Synthesized away node \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ram_block1a63\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 1809 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970050 "|top|base_io:base_io_inst|fifo:fifo_b|ram_dp8:fifo_ram|altsyncram:ram_rtl_0|altsyncram_07h1:auto_generated|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1605744970050 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1605744970050 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1605744970105 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "xbus\[0\] " "bidirectional pin \"xbus\[0\]\" has no driver" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605744970119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "xbus\[1\] " "bidirectional pin \"xbus\[1\]\" has no driver" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605744970119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "xbus\[2\] " "bidirectional pin \"xbus\[2\]\" has no driver" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605744970119 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "xbus\[3\] " "bidirectional pin \"xbus\[3\]\" has no driver" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1605744970119 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1605744970119 ""}
{ "Warning" "WMLS_MLS_DISABLED_OE" "" "TRI or OPNDRN buffers permanently disabled" { { "Warning" "WMLS_MLS_NODE_NAME" "sms\[0\]~synth " "Node \"sms\[0\]~synth\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970344 ""}  } {  } 0 13008 "TRI or OPNDRN buffers permanently disabled" 0 0 "Analysis & Synthesis" 0 -1 1605744970344 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "gpio\[0\]~synth " "Node \"gpio\[0\]~synth\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744970344 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1605744970344 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cart GND " "Pin \"cart\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605744970344 "|top|cart"} { "Warning" "WMLS_MLS_STUCK_PIN" "dat_oe GND " "Pin \"dat_oe\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605744970344 "|top|dat_oe"} { "Warning" "WMLS_MLS_STUCK_PIN" "mcu_mode VCC " "Pin \"mcu_mode\" is stuck at VCC" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605744970344 "|top|mcu_mode"} { "Warning" "WMLS_MLS_STUCK_PIN" "mcu_sync GND " "Pin \"mcu_sync\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605744970344 "|top|mcu_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "mcu_rst GND " "Pin \"mcu_rst\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605744970344 "|top|mcu_rst"} { "Warning" "WMLS_MLS_STUCK_PIN" "led_g GND " "Pin \"led_g\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605744970344 "|top|led_g"} { "Warning" "WMLS_MLS_STUCK_PIN" "clk_v GND " "Pin \"clk_v\" is stuck at GND" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1605744970344 "|top|clk_v"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1605744970344 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1605744970427 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1605744971070 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"base_io:base_io_inst\|fifo:fifo_b\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 241 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 136 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744971074 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"base_io:base_io_inst\|fifo:fifo_a\|ram_dp8:fifo_ram\|altsyncram:ram_rtl_0\|altsyncram_07h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_07h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_07h1.tdf" 45 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 193 0 0 } } { "../base/base_io.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/base_io.v" 126 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 207 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744971074 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"map_hub:map_hub_inst\|map_fmv:fmv_inst\|pcm_fifo:fifo_inst\|ram_dp16:ram_inst\|altsyncram:ram_rtl_0\|altsyncram_u9h1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_u9h1.tdf" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/db/altsyncram_u9h1.tdf" 437 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 215 0 0 } } { "map_fmv.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_fmv.v" 128 0 0 } } { "map_hub.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/map_hub.v" 26 0 0 } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 186 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744971075 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/output_files/mapper.map.smsg " "Generated suppressed messages file E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/output_files/mapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744971142 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1605744971226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1605744971226 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cas " "No output dependent on input pin \"cas\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744971291 "|top|cas"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "vclk " "No output dependent on input pin \"vclk\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744971291 "|top|vclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "eclk " "No output dependent on input pin \"eclk\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744971291 "|top|eclk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "gpclk " "No output dependent on input pin \"gpclk\"" {  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1605744971291 "|top|gpclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1605744971291 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1469 " "Implemented 1469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1605744971291 ""} { "Info" "ICUT_CUT_TM_OPINS" "122 " "Implemented 122 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1605744971291 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "89 " "Implemented 89 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1605744971291 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1186 " "Implemented 1186 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1605744971291 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1605744971291 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1605744971291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 685 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 685 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4922 " "Peak virtual memory: 4922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605744971319 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 02:16:11 2020 " "Processing ended: Thu Nov 19 02:16:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605744971319 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605744971319 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605744971319 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1605744971319 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1605744972283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605744972283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 02:16:12 2020 " "Processing started: Thu Nov 19 02:16:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605744972283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1605744972283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off mapper -c mapper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off mapper -c mapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1605744972283 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1605744972339 ""}
{ "Info" "0" "" "Project  = mapper" {  } {  } 0 0 "Project  = mapper" 0 0 "Fitter" 0 0 1605744972339 ""}
{ "Info" "0" "" "Revision = mapper" {  } {  } 0 0 "Revision = mapper" 0 0 "Fitter" 0 0 1605744972339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1605744972392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1605744972392 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mapper EP4CE15F23C8 " "Selected device EP4CE15F23C8 for design \"mapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1605744972402 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605744972432 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1605744972432 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1605744972509 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1605744972512 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C8 " "Device EP4CE40F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605744972593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C8 " "Device EP4CE30F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605744972593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C8 " "Device EP4CE55F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605744972593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C8 " "Device EP4CE75F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605744972593 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C8 " "Device EP4CE115F23C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1605744972593 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1605744972593 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 3604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1605744972596 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1605744972596 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605744972596 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605744972596 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1605744972596 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1605744972599 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1605744972632 ""}
{ "Info" "ISTA_SDC_FOUND" "../base/clocks.sdc " "Reading SDC File: '../base/clocks.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1605744973192 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1605744973195 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1605744973218 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1605744973218 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605744973218 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605744973218 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clk50 " "  20.000        clk50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605744973218 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      spi_sck " "  20.000      spi_sck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1605744973218 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1605744973218 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk50~input (placed in PIN A11 (CLK10, DIFFCLK_4n)) " "Automatically promoted node clk50~input (placed in PIN A11 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605744973294 ""}  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 3567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605744973294 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "spi_sck~input (placed in PIN G1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node spi_sck~input (placed in PIN G1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1605744973294 ""}  } { { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 3589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1605744973294 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1605744973538 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605744973540 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1605744973540 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605744973541 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1605744973544 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1605744973546 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1605744973546 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1605744973547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1605744973592 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1605744973593 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1605744973593 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605744973737 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1605744973742 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1605744974163 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605744974295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1605744974311 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1605744974762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605744974762 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1605744975125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X10_Y10 X20_Y19 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19" {  } { { "loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X10_Y10 to location X20_Y19"} { { 12 { 0 ""} 10 10 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1605744975876 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1605744975876 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1605744976042 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1605744976042 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1605744976042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605744976044 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.45 " "Total time spent on timing analysis during the Fitter is 0.45 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1605744976132 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605744976146 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605744976354 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1605744976354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1605744976667 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1605744977423 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "130 Cyclone IV E " "130 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "cas 3.3-V LVTTL N21 " "Pin cas uses I/O standard 3.3-V LVTTL at N21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { cas } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "cas" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 249 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "vclk 3.3-V LVTTL G22 " "Pin vclk uses I/O standard 3.3-V LVTTL at G22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { vclk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "vclk" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "eclk 3.3-V LVTTL T22 " "Pin eclk uses I/O standard 3.3-V LVTTL at T22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { eclk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "eclk" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sms\[0\] 3.3-V LVTTL N17 " "Pin sms\[0\] uses I/O standard 3.3-V LVTTL at N17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { sms[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sms\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_miso 3.3-V LVTTL H1 " "Pin spi_miso uses I/O standard 3.3-V LVTTL at H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_miso } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_miso" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 263 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpclk 3.3-V LVTTL T1 " "Pin gpclk uses I/O standard 3.3-V LVTTL at T1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpclk } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpclk" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 276 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xbus\[0\] 3.3-V LVTTL J1 " "Pin xbus\[0\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xbus\[1\] 3.3-V LVTTL J2 " "Pin xbus\[1\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xbus\[2\] 3.3-V LVTTL J3 " "Pin xbus\[2\] uses I/O standard 3.3-V LVTTL at J3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "xbus\[3\] 3.3-V LVTTL G3 " "Pin xbus\[3\] uses I/O standard 3.3-V LVTTL at G3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[0\] 3.3-V LVTTL K16 " "Pin data\[0\] uses I/O standard 3.3-V LVTTL at K16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[1\] 3.3-V LVTTL J17 " "Pin data\[1\] uses I/O standard 3.3-V LVTTL at J17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[2\] 3.3-V LVTTL E22 " "Pin data\[2\] uses I/O standard 3.3-V LVTTL at E22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[3\] 3.3-V LVTTL D21 " "Pin data\[3\] uses I/O standard 3.3-V LVTTL at D21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[4\] 3.3-V LVTTL D22 " "Pin data\[4\] uses I/O standard 3.3-V LVTTL at D22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[5\] 3.3-V LVTTL F22 " "Pin data\[5\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[6\] 3.3-V LVTTL J16 " "Pin data\[6\] uses I/O standard 3.3-V LVTTL at J16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[7\] 3.3-V LVTTL L15 " "Pin data\[7\] uses I/O standard 3.3-V LVTTL at L15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[8\] 3.3-V LVTTL K15 " "Pin data\[8\] uses I/O standard 3.3-V LVTTL at K15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[9\] 3.3-V LVTTL F19 " "Pin data\[9\] uses I/O standard 3.3-V LVTTL at F19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[10\] 3.3-V LVTTL E21 " "Pin data\[10\] uses I/O standard 3.3-V LVTTL at E21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[11\] 3.3-V LVTTL C22 " "Pin data\[11\] uses I/O standard 3.3-V LVTTL at C22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[12\] 3.3-V LVTTL F21 " "Pin data\[12\] uses I/O standard 3.3-V LVTTL at F21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[13\] 3.3-V LVTTL F20 " "Pin data\[13\] uses I/O standard 3.3-V LVTTL at F20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[14\] 3.3-V LVTTL H20 " "Pin data\[14\] uses I/O standard 3.3-V LVTTL at H20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data\[15\] 3.3-V LVTTL J15 " "Pin data\[15\] uses I/O standard 3.3-V LVTTL at J15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { data[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 6 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[0\] 3.3-V LVTTL D17 " "Pin ram0_data\[0\] uses I/O standard 3.3-V LVTTL at D17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[1\] 3.3-V LVTTL F12 " "Pin ram0_data\[1\] uses I/O standard 3.3-V LVTTL at F12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[2\] 3.3-V LVTTL C15 " "Pin ram0_data\[2\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[3\] 3.3-V LVTTL H12 " "Pin ram0_data\[3\] uses I/O standard 3.3-V LVTTL at H12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[4\] 3.3-V LVTTL B16 " "Pin ram0_data\[4\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[5\] 3.3-V LVTTL B15 " "Pin ram0_data\[5\] uses I/O standard 3.3-V LVTTL at B15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[6\] 3.3-V LVTTL A16 " "Pin ram0_data\[6\] uses I/O standard 3.3-V LVTTL at A16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[7\] 3.3-V LVTTL A15 " "Pin ram0_data\[7\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[8\] 3.3-V LVTTL C17 " "Pin ram0_data\[8\] uses I/O standard 3.3-V LVTTL at C17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[9\] 3.3-V LVTTL C19 " "Pin ram0_data\[9\] uses I/O standard 3.3-V LVTTL at C19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[10\] 3.3-V LVTTL H17 " "Pin ram0_data\[10\] uses I/O standard 3.3-V LVTTL at H17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[11\] 3.3-V LVTTL H19 " "Pin ram0_data\[11\] uses I/O standard 3.3-V LVTTL at H19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[12\] 3.3-V LVTTL A17 " "Pin ram0_data\[12\] uses I/O standard 3.3-V LVTTL at A17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[13\] 3.3-V LVTTL A18 " "Pin ram0_data\[13\] uses I/O standard 3.3-V LVTTL at A18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[14\] 3.3-V LVTTL B17 " "Pin ram0_data\[14\] uses I/O standard 3.3-V LVTTL at B17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram0_data\[15\] 3.3-V LVTTL B18 " "Pin ram0_data\[15\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram0_data[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram0_data\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[0\] 3.3-V LVTTL D2 " "Pin ram1_data\[0\] uses I/O standard 3.3-V LVTTL at D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[1\] 3.3-V LVTTL F2 " "Pin ram1_data\[1\] uses I/O standard 3.3-V LVTTL at F2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[2\] 3.3-V LVTTL C2 " "Pin ram1_data\[2\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[3\] 3.3-V LVTTL E2 " "Pin ram1_data\[3\] uses I/O standard 3.3-V LVTTL at E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[4\] 3.3-V LVTTL A6 " "Pin ram1_data\[4\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[5\] 3.3-V LVTTL A5 " "Pin ram1_data\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[6\] 3.3-V LVTTL B6 " "Pin ram1_data\[6\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[7\] 3.3-V LVTTL B5 " "Pin ram1_data\[7\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[8\] 3.3-V LVTTL D6 " "Pin ram1_data\[8\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[9\] 3.3-V LVTTL C7 " "Pin ram1_data\[9\] uses I/O standard 3.3-V LVTTL at C7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[10\] 3.3-V LVTTL G10 " "Pin ram1_data\[10\] uses I/O standard 3.3-V LVTTL at G10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[11\] 3.3-V LVTTL F10 " "Pin ram1_data\[11\] uses I/O standard 3.3-V LVTTL at F10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[12\] 3.3-V LVTTL B7 " "Pin ram1_data\[12\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[13\] 3.3-V LVTTL B8 " "Pin ram1_data\[13\] uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[14\] 3.3-V LVTTL A7 " "Pin ram1_data\[14\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram1_data\[15\] 3.3-V LVTTL A8 " "Pin ram1_data\[15\] uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram1_data[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram1_data\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[0\] 3.3-V LVTTL AB4 " "Pin ram2_data\[0\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[1\] 3.3-V LVTTL AA5 " "Pin ram2_data\[1\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[2\] 3.3-V LVTTL AB5 " "Pin ram2_data\[2\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[3\] 3.3-V LVTTL Y4 " "Pin ram2_data\[3\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[4\] 3.3-V LVTTL W2 " "Pin ram2_data\[4\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[5\] 3.3-V LVTTL V2 " "Pin ram2_data\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[6\] 3.3-V LVTTL Y2 " "Pin ram2_data\[6\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[7\] 3.3-V LVTTL Y3 " "Pin ram2_data\[7\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[8\] 3.3-V LVTTL AA9 " "Pin ram2_data\[8\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[9\] 3.3-V LVTTL AA8 " "Pin ram2_data\[9\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[10\] 3.3-V LVTTL AB8 " "Pin ram2_data\[10\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[11\] 3.3-V LVTTL U9 " "Pin ram2_data\[11\] uses I/O standard 3.3-V LVTTL at U9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[12\] 3.3-V LVTTL U11 " "Pin ram2_data\[12\] uses I/O standard 3.3-V LVTTL at U11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[13\] 3.3-V LVTTL U10 " "Pin ram2_data\[13\] uses I/O standard 3.3-V LVTTL at U10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[14\] 3.3-V LVTTL AB7 " "Pin ram2_data\[14\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram2_data\[15\] 3.3-V LVTTL AA7 " "Pin ram2_data\[15\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram2_data[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram2_data\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[0\] 3.3-V LVTTL AB15 " "Pin ram3_data\[0\] uses I/O standard 3.3-V LVTTL at AB15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[1\] 3.3-V LVTTL AA15 " "Pin ram3_data\[1\] uses I/O standard 3.3-V LVTTL at AA15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[2\] 3.3-V LVTTL AB16 " "Pin ram3_data\[2\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[3\] 3.3-V LVTTL AA16 " "Pin ram3_data\[3\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[4\] 3.3-V LVTTL R12 " "Pin ram3_data\[4\] uses I/O standard 3.3-V LVTTL at R12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[5\] 3.3-V LVTTL U13 " "Pin ram3_data\[5\] uses I/O standard 3.3-V LVTTL at U13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[6\] 3.3-V LVTTL V12 " "Pin ram3_data\[6\] uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[7\] 3.3-V LVTTL V13 " "Pin ram3_data\[7\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[8\] 3.3-V LVTTL AA18 " "Pin ram3_data\[8\] uses I/O standard 3.3-V LVTTL at AA18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[9\] 3.3-V LVTTL AA17 " "Pin ram3_data\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[10\] 3.3-V LVTTL AB18 " "Pin ram3_data\[10\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[11\] 3.3-V LVTTL AB17 " "Pin ram3_data\[11\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[12\] 3.3-V LVTTL R19 " "Pin ram3_data\[12\] uses I/O standard 3.3-V LVTTL at R19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[13\] 3.3-V LVTTL T17 " "Pin ram3_data\[13\] uses I/O standard 3.3-V LVTTL at T17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[14\] 3.3-V LVTTL W19 " "Pin ram3_data\[14\] uses I/O standard 3.3-V LVTTL at W19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ram3_data\[15\] 3.3-V LVTTL R18 " "Pin ram3_data\[15\] uses I/O standard 3.3-V LVTTL at R18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ram3_data[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ram3_data\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[0\] 3.3-V LVTTL AA1 " "Pin gpio\[0\] uses I/O standard 3.3-V LVTTL at AA1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[1\] 3.3-V LVTTL Y1 " "Pin gpio\[1\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[2\] 3.3-V LVTTL W1 " "Pin gpio\[2\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[3\] 3.3-V LVTTL V1 " "Pin gpio\[3\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "gpio\[4\] 3.3-V LVTTL U2 " "Pin gpio\[4\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "oe 3.3-V LVTTL M20 " "Pin oe uses I/O standard 3.3-V LVTTL at M20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { oe } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oe" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 255 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk50 3.3-V LVTTL A11 " "Pin clk50 uses I/O standard 3.3-V LVTTL at A11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { clk50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk50" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[7\] 3.3-V LVTTL V22 " "Pin addr\[7\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[7\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[6\] 3.3-V LVTTL W20 " "Pin addr\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[6\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[8\] 3.3-V LVTTL W21 " "Pin addr\[8\] uses I/O standard 3.3-V LVTTL at W21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[8] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[8\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[9\] 3.3-V LVTTL V21 " "Pin addr\[9\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[9] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[9\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[10\] 3.3-V LVTTL U21 " "Pin addr\[10\] uses I/O standard 3.3-V LVTTL at U21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[10] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[10\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[11\] 3.3-V LVTTL W22 " "Pin addr\[11\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[11] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[11\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[12\] 3.3-V LVTTL U22 " "Pin addr\[12\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[12] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[12\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[13\] 3.3-V LVTTL U19 " "Pin addr\[13\] uses I/O standard 3.3-V LVTTL at U19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[13] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[13\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[14\] 3.3-V LVTTL P20 " "Pin addr\[14\] uses I/O standard 3.3-V LVTTL at P20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[14] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[14\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[15\] 3.3-V LVTTL P21 " "Pin addr\[15\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[15] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[15\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[16\] 3.3-V LVTTL N22 " "Pin addr\[16\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[16] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[16\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[17\] 3.3-V LVTTL M22 " "Pin addr\[17\] uses I/O standard 3.3-V LVTTL at M22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[17] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[17\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[18\] 3.3-V LVTTL T21 " "Pin addr\[18\] uses I/O standard 3.3-V LVTTL at T21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[18] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[18\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[19\] 3.3-V LVTTL U20 " "Pin addr\[19\] uses I/O standard 3.3-V LVTTL at U20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[19] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[19\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[21\] 3.3-V LVTTL P17 " "Pin addr\[21\] uses I/O standard 3.3-V LVTTL at P17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[21] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[21\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[23\] 3.3-V LVTTL R22 " "Pin addr\[23\] uses I/O standard 3.3-V LVTTL at R22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[23] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[23\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[22\] 3.3-V LVTTL N19 " "Pin addr\[22\] uses I/O standard 3.3-V LVTTL at N19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[22] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[22\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[20\] 3.3-V LVTTL R20 " "Pin addr\[20\] uses I/O standard 3.3-V LVTTL at R20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[20] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[20\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "as 3.3-V LVTTL G21 " "Pin as uses I/O standard 3.3-V LVTTL at G21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { as } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "as" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 248 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[4\] 3.3-V LVTTL N20 " "Pin addr\[4\] uses I/O standard 3.3-V LVTTL at N20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[5\] 3.3-V LVTTL P16 " "Pin addr\[5\] uses I/O standard 3.3-V LVTTL at P16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[5\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_sck 3.3-V LVTTL G1 " "Pin spi_sck uses I/O standard 3.3-V LVTTL at G1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_sck } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_sck" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 265 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_ss 3.3-V LVTTL F1 " "Pin spi_ss uses I/O standard 3.3-V LVTTL at F1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_ss } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_ss" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 16 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ce_lo 3.3-V LVTTL L21 " "Pin ce_lo uses I/O standard 3.3-V LVTTL at L21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ce_lo } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ce_lo" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 250 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[1\] 3.3-V LVTTL L22 " "Pin addr\[1\] uses I/O standard 3.3-V LVTTL at L22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[2\] 3.3-V LVTTL M21 " "Pin addr\[2\] uses I/O standard 3.3-V LVTTL at M21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "addr\[3\] 3.3-V LVTTL P22 " "Pin addr\[3\] uses I/O standard 3.3-V LVTTL at P22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { addr[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "addr\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "we_hi 3.3-V LVTTL J22 " "Pin we_hi uses I/O standard 3.3-V LVTTL at J22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { we_hi } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "we_hi" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 258 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "we_lo 3.3-V LVTTL K21 " "Pin we_lo uses I/O standard 3.3-V LVTTL at K21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { we_lo } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "we_lo" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 257 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "btn 3.3-V LVTTL M2 " "Pin btn uses I/O standard 3.3-V LVTTL at M2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { btn } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "btn" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 286 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst 3.3-V LVTTL H21 " "Pin rst uses I/O standard 3.3-V LVTTL at H21" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { rst } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "rst" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 256 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "mcu_busy 3.3-V LVTTL G4 " "Pin mcu_busy uses I/O standard 3.3-V LVTTL at G4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { mcu_busy } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mcu_busy" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ce_hi 3.3-V LVTTL K22 " "Pin ce_hi uses I/O standard 3.3-V LVTTL at K22" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ce_hi } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ce_hi" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977705 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1605744977705 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "spi_mosi 3.3-V LVTTL K1 " "Pin spi_mosi uses I/O standard 3.3-V LVTTL at K1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { spi_mosi } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi_mosi" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 264 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1605744977711 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1605744977711 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "9 " "Following 9 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "xbus\[0\] a permanently disabled " "Pin xbus\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605744977711 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "xbus\[1\] a permanently disabled " "Pin xbus\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 229 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605744977711 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "xbus\[2\] a permanently disabled " "Pin xbus\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605744977711 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "xbus\[3\] a permanently disabled " "Pin xbus\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { xbus[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "xbus\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 37 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 231 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605744977711 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently enabled " "Pin gpio\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605744977711 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently enabled " "Pin gpio\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605744977711 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently enabled " "Pin gpio\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605744977711 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently enabled " "Pin gpio\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605744977711 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently enabled " "Pin gpio\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "../base/top.v" "" { Text "E:/projects/MEGA-ED-PRO/edapp/mcv/base/top.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1605744977711 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1605744977711 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/output_files/mapper.fit.smsg " "Generated suppressed messages file E:/projects/MEGA-ED-PRO/edapp/mcv/mapper/output_files/mapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1605744977799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6528 " "Peak virtual memory: 6528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605744978138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 02:16:18 2020 " "Processing ended: Thu Nov 19 02:16:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605744978138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605744978138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605744978138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1605744978138 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1605744978958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605744978958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 02:16:18 2020 " "Processing started: Thu Nov 19 02:16:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605744978958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1605744978958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off mapper -c mapper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off mapper -c mapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1605744978958 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1605744979149 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1605744979407 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1605744979421 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4692 " "Peak virtual memory: 4692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605744979557 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 02:16:19 2020 " "Processing ended: Thu Nov 19 02:16:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605744979557 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605744979557 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605744979557 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1605744979557 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1605744980141 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1605744980470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1605744980470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 19 02:16:20 2020 " "Processing started: Thu Nov 19 02:16:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1605744980470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1605744980470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta mapper -c mapper " "Command: quartus_sta mapper -c mapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1605744980470 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1605744980530 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1605744980645 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1605744980645 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605744980677 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605744980677 ""}
{ "Info" "ISTA_SDC_FOUND" "../base/clocks.sdc " "Reading SDC File: '../base/clocks.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1605744980819 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1605744980822 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605744980828 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1605744980829 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1605744980834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.679 " "Worst-case setup slack is 6.679" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.679               0.000 spi_sck  " "    6.679               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.784               0.000 clk50  " "    9.784               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605744980850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.423 " "Worst-case hold slack is 0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 clk50  " "    0.423               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980854 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 spi_sck  " "    0.456               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980854 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605744980854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605744980855 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605744980856 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.647 " "Worst-case minimum pulse width slack is 9.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 clk50  " "    9.647               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980856 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.701               0.000 spi_sck  " "    9.701               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744980856 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605744980856 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744980885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744980885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744980885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744980885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.692 ns " "Worst Case Available Settling Time: 18.692 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744980885 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744980885 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605744980885 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605744980887 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1605744980903 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1605744981225 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605744981304 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.837 " "Worst-case setup slack is 6.837" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.837               0.000 spi_sck  " "    6.837               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981314 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.356               0.000 clk50  " "   10.356               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981314 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605744981314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.392 " "Worst-case hold slack is 0.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clk50  " "    0.392               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 spi_sck  " "    0.406               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605744981318 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605744981319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605744981321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.661 " "Worst-case minimum pulse width slack is 9.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.661               0.000 clk50  " "    9.661               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.724               0.000 spi_sck  " "    9.724               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605744981322 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.727 ns " "Worst Case Available Settling Time: 18.727 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981351 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981351 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605744981351 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1605744981353 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605744981448 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 9.056 " "Worst-case setup slack is 9.056" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.056               0.000 spi_sck  " "    9.056               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981452 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.331               0.000 clk50  " "   15.331               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981452 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605744981452 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.161 " "Worst-case hold slack is 0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clk50  " "    0.161               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 spi_sck  " "    0.185               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605744981456 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605744981458 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1605744981460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.219 " "Worst-case minimum pulse width slack is 9.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.219               0.000 clk50  " "    9.219               0.000 clk50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.230               0.000 spi_sck  " "    9.230               0.000 spi_sck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1605744981461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1605744981461 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 7 synchronizer chains. " "Report Metastability: Found 7 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 7 " "Number of Synchronizer Chains Found: 7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.344 ns " "Worst Case Available Settling Time: 19.344 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981493 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1605744981493 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1605744981493 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605744981835 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1605744981836 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1605744981890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 19 02:16:21 2020 " "Processing ended: Thu Nov 19 02:16:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1605744981890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1605744981890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1605744981890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1605744981890 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 693 s " "Quartus Prime Full Compilation was successful. 0 errors, 693 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1605744982509 ""}
