[N
16
11
8 iInstExt
8
10 ADDR_WIDTH
4
1 N
14
5 mixed
2
7 regnbit
6
3 rtl
10
9 structure
9
14 mips_processor
16
12 OUTPUT_TRACE
13
2 tb
1
69 /home/vsjain/Desktop/cpre381-toolflow/containers/sim_container_0/work
7
10 DATA_WIDTH
3
10 structural
5
3 mem
15
9 gCLK_HPER
12
9 iInstAddr
]
[G
1
13
14
1
16
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
5
6
1
8
1
0
10
0
0 0
0
0
]
[G
1
13
14
1
15
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
13
14
1
4
1
0
32
0
0 0
0
0
]
[G
1
9
10
1
4
1
0
32
0
0 0
0
0
]
[G
1
5
6
1
7
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
2
3
2
4
1
0
8
0
0 0
0
0
]
[G
1
2
3
3
4
1
0
7
0
0 0
0
0
]
[G
1
2
3
4
4
1
0
5
0
0 0
0
0
]
[P
1
9
10
11
12
1
0
0
]
