library ieee;
use ieee.std_logic_1164.all;
entity cordic is
  generic (
    n: integer := 8;
    stages: integer := 5
  );
  port (
    W: in std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A: in std_logic_vector (n downto 0);
    C: in std_logic_vector (n - 2 downto 0);
    X, Y: in std_logic_vector (n downto 0);
    G: out std_logic_vector (stages * n + 2 + stages * stages - 1 / 2 downto 0);
    A_OUT: out std_logic_vector (n downto 0);
    C_OUT: out std_logic_vector (n - 2 downto 0);
    X_OUT, Y_OUT: out std_logic_vector (n downto 0)
  );
end cordic;
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity peres is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity peres;

architecture rtl of peres is
  signal n2238_o : std_logic;
  signal n2239_o : std_logic;
  signal n2240_o : std_logic;
  signal n2241_o : std_logic;
  signal n2242_o : std_logic;
  signal n2243_o : std_logic;
  signal n2244_o : std_logic;
  signal n2245_o : std_logic;
  signal n2246_o : std_logic;
  signal n2247_o : std_logic_vector (2 downto 0);
begin
  o <= n2247_o;
  -- vhdl_source/peres.vhdl:13:17
  n2238_o <= i (2);
  -- vhdl_source/peres.vhdl:14:17
  n2239_o <= i (2);
  -- vhdl_source/peres.vhdl:14:26
  n2240_o <= i (1);
  -- vhdl_source/peres.vhdl:14:21
  n2241_o <= n2239_o xor n2240_o;
  -- vhdl_source/peres.vhdl:15:17
  n2242_o <= i (0);
  -- vhdl_source/peres.vhdl:15:27
  n2243_o <= i (2);
  -- vhdl_source/peres.vhdl:15:36
  n2244_o <= i (1);
  -- vhdl_source/peres.vhdl:15:31
  n2245_o <= n2243_o and n2244_o;
  -- vhdl_source/peres.vhdl:15:21
  n2246_o <= n2242_o xor n2245_o;
  n2247_o <= n2238_o & n2241_o & n2246_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_in_place_9;

architecture rtl of add_in_place_9 is
  signal s1_a : std_logic_vector (8 downto 0);
  signal s1_b : std_logic_vector (8 downto 0);
  signal s2_mid : std_logic_vector (8 downto 0);
  signal s2_a : std_logic_vector (8 downto 0);
  signal s2_b : std_logic_vector (8 downto 0);
  signal s3_mid : std_logic_vector (8 downto 0);
  signal s3_a : std_logic_vector (8 downto 0);
  signal s3_b : std_logic_vector (8 downto 0);
  signal s4_mid : std_logic_vector (8 downto 0);
  signal s4_a : std_logic_vector (8 downto 0);
  signal s4_b : std_logic_vector (8 downto 0);
  signal s5_mid : std_logic_vector (8 downto 0);
  signal s5_a : std_logic_vector (8 downto 0);
  signal s5_b : std_logic_vector (8 downto 0);
  signal s6_a : std_logic_vector (8 downto 0);
  signal s6_b : std_logic_vector (8 downto 0);
  signal n1785_o : std_logic;
  signal n1786_o : std_logic;
  signal n1787_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1788 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1791_o : std_logic;
  signal n1792_o : std_logic;
  signal n1793_o : std_logic;
  signal n1794_o : std_logic;
  signal n1795_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1796 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1799_o : std_logic;
  signal n1800_o : std_logic;
  signal n1801_o : std_logic;
  signal n1802_o : std_logic;
  signal n1803_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1804 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1807_o : std_logic;
  signal n1808_o : std_logic;
  signal n1809_o : std_logic;
  signal n1810_o : std_logic;
  signal n1811_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1812 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1815_o : std_logic;
  signal n1816_o : std_logic;
  signal n1817_o : std_logic;
  signal n1818_o : std_logic;
  signal n1819_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1820 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1823_o : std_logic;
  signal n1824_o : std_logic;
  signal n1825_o : std_logic;
  signal n1826_o : std_logic;
  signal n1827_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1828 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1831_o : std_logic;
  signal n1832_o : std_logic;
  signal n1833_o : std_logic;
  signal n1834_o : std_logic;
  signal n1835_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_n1836 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1839_o : std_logic;
  signal n1840_o : std_logic;
  signal n1841_o : std_logic;
  signal n1842_o : std_logic;
  signal n1843_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_n1844 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1847_o : std_logic;
  signal n1848_o : std_logic;
  signal n1849_o : std_logic;
  signal n1850_o : std_logic;
  signal n1851_o : std_logic;
  signal n1852_o : std_logic;
  signal n1853_o : std_logic;
  signal n1854_o : std_logic;
  signal n1855_o : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_n1856 : std_logic_vector (1 downto 0);
  signal gen2_n8_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1859_o : std_logic;
  signal n1860_o : std_logic;
  signal n1861_o : std_logic;
  signal n1862_o : std_logic;
  signal n1863_o : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_n1864 : std_logic_vector (1 downto 0);
  signal gen2_n7_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1867_o : std_logic;
  signal n1868_o : std_logic;
  signal n1869_o : std_logic;
  signal n1870_o : std_logic;
  signal n1871_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1872 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1875_o : std_logic;
  signal n1876_o : std_logic;
  signal n1877_o : std_logic;
  signal n1878_o : std_logic;
  signal n1879_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1880 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1883_o : std_logic;
  signal n1884_o : std_logic;
  signal n1885_o : std_logic;
  signal n1886_o : std_logic;
  signal n1887_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1888 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1891_o : std_logic;
  signal n1892_o : std_logic;
  signal n1893_o : std_logic;
  signal n1894_o : std_logic;
  signal n1895_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1896 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1899_o : std_logic;
  signal n1900_o : std_logic;
  signal n1901_o : std_logic;
  signal n1902_o : std_logic;
  signal n1903_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1904 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1907_o : std_logic;
  signal n1908_o : std_logic;
  signal n1909_o : std_logic_vector (1 downto 0);
  signal n1910_o : std_logic;
  signal n1911_o : std_logic;
  signal n1912_o : std_logic;
  signal n1913_o : std_logic_vector (1 downto 0);
  signal n1914_o : std_logic;
  signal n1915_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1916 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1919_o : std_logic;
  signal n1920_o : std_logic;
  signal n1921_o : std_logic;
  signal n1922_o : std_logic;
  signal n1923_o : std_logic;
  signal n1924_o : std_logic_vector (1 downto 0);
  signal n1925_o : std_logic;
  signal n1926_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1927 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1930_o : std_logic;
  signal n1931_o : std_logic;
  signal n1932_o : std_logic;
  signal n1933_o : std_logic;
  signal n1934_o : std_logic;
  signal n1935_o : std_logic_vector (1 downto 0);
  signal n1936_o : std_logic;
  signal n1937_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1938 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1941_o : std_logic;
  signal n1942_o : std_logic;
  signal n1943_o : std_logic;
  signal n1944_o : std_logic;
  signal n1945_o : std_logic;
  signal n1946_o : std_logic_vector (1 downto 0);
  signal n1947_o : std_logic;
  signal n1948_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1949 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1952_o : std_logic;
  signal n1953_o : std_logic;
  signal n1954_o : std_logic;
  signal n1955_o : std_logic;
  signal n1956_o : std_logic;
  signal n1957_o : std_logic_vector (1 downto 0);
  signal n1958_o : std_logic;
  signal n1959_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1960 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1963_o : std_logic;
  signal n1964_o : std_logic;
  signal n1965_o : std_logic;
  signal n1966_o : std_logic;
  signal n1967_o : std_logic;
  signal n1968_o : std_logic_vector (1 downto 0);
  signal n1969_o : std_logic;
  signal n1970_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1971 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1974_o : std_logic;
  signal n1975_o : std_logic;
  signal n1976_o : std_logic;
  signal n1977_o : std_logic;
  signal n1978_o : std_logic;
  signal n1979_o : std_logic_vector (1 downto 0);
  signal n1980_o : std_logic;
  signal n1981_o : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_n1982 : std_logic_vector (2 downto 0);
  signal gen3_n7_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1985_o : std_logic;
  signal n1986_o : std_logic;
  signal n1987_o : std_logic;
  signal n1988_o : std_logic;
  signal n1989_o : std_logic;
  signal n1990_o : std_logic_vector (1 downto 0);
  signal n1991_o : std_logic;
  signal n1992_o : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_n1993 : std_logic_vector (2 downto 0);
  signal gen3_n8_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1996_o : std_logic;
  signal n1997_o : std_logic;
  signal n1998_o : std_logic;
  signal n1999_o : std_logic;
  signal n2000_o : std_logic;
  signal n2001_o : std_logic;
  signal n2002_o : std_logic;
  signal n2003_o : std_logic_vector (1 downto 0);
  signal cnot_4_n2004 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n2007_o : std_logic;
  signal n2008_o : std_logic;
  signal n2009_o : std_logic;
  signal n2010_o : std_logic;
  signal n2011_o : std_logic_vector (1 downto 0);
  signal n2012_o : std_logic;
  signal n2013_o : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_n2014 : std_logic_vector (2 downto 0);
  signal gen4_n7_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2017_o : std_logic;
  signal n2018_o : std_logic;
  signal n2019_o : std_logic;
  signal n2020_o : std_logic;
  signal n2021_o : std_logic;
  signal n2022_o : std_logic_vector (1 downto 0);
  signal n2023_o : std_logic;
  signal n2024_o : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_n2025 : std_logic_vector (2 downto 0);
  signal gen4_n6_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2028_o : std_logic;
  signal n2029_o : std_logic;
  signal n2030_o : std_logic;
  signal n2031_o : std_logic;
  signal n2032_o : std_logic;
  signal n2033_o : std_logic_vector (1 downto 0);
  signal n2034_o : std_logic;
  signal n2035_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n2036 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2039_o : std_logic;
  signal n2040_o : std_logic;
  signal n2041_o : std_logic;
  signal n2042_o : std_logic;
  signal n2043_o : std_logic;
  signal n2044_o : std_logic_vector (1 downto 0);
  signal n2045_o : std_logic;
  signal n2046_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n2047 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2050_o : std_logic;
  signal n2051_o : std_logic;
  signal n2052_o : std_logic;
  signal n2053_o : std_logic;
  signal n2054_o : std_logic;
  signal n2055_o : std_logic_vector (1 downto 0);
  signal n2056_o : std_logic;
  signal n2057_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n2058 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2061_o : std_logic;
  signal n2062_o : std_logic;
  signal n2063_o : std_logic;
  signal n2064_o : std_logic;
  signal n2065_o : std_logic;
  signal n2066_o : std_logic_vector (1 downto 0);
  signal n2067_o : std_logic;
  signal n2068_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n2069 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2072_o : std_logic;
  signal n2073_o : std_logic;
  signal n2074_o : std_logic;
  signal n2075_o : std_logic;
  signal n2076_o : std_logic;
  signal n2077_o : std_logic_vector (1 downto 0);
  signal n2078_o : std_logic;
  signal n2079_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n2080 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2083_o : std_logic;
  signal n2084_o : std_logic;
  signal n2085_o : std_logic;
  signal n2086_o : std_logic;
  signal n2087_o : std_logic;
  signal n2088_o : std_logic_vector (1 downto 0);
  signal n2089_o : std_logic;
  signal n2090_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n2091 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n2094_o : std_logic;
  signal n2095_o : std_logic;
  signal n2096_o : std_logic;
  signal n2097_o : std_logic;
  signal n2098_o : std_logic_vector (1 downto 0);
  signal n2099_o : std_logic;
  signal n2100_o : std_logic;
  signal n2101_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n2102 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2105_o : std_logic;
  signal n2106_o : std_logic;
  signal n2107_o : std_logic;
  signal n2108_o : std_logic;
  signal n2109_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n2110 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2113_o : std_logic;
  signal n2114_o : std_logic;
  signal n2115_o : std_logic;
  signal n2116_o : std_logic;
  signal n2117_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n2118 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2121_o : std_logic;
  signal n2122_o : std_logic;
  signal n2123_o : std_logic;
  signal n2124_o : std_logic;
  signal n2125_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n2126 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2129_o : std_logic;
  signal n2130_o : std_logic;
  signal n2131_o : std_logic;
  signal n2132_o : std_logic;
  signal n2133_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n2134 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2137_o : std_logic;
  signal n2138_o : std_logic;
  signal n2139_o : std_logic;
  signal n2140_o : std_logic;
  signal n2141_o : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_n2142 : std_logic_vector (1 downto 0);
  signal gen5_n6_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2145_o : std_logic;
  signal n2146_o : std_logic;
  signal n2147_o : std_logic;
  signal n2148_o : std_logic;
  signal n2149_o : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_n2150 : std_logic_vector (1 downto 0);
  signal gen5_n7_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n2153_o : std_logic;
  signal n2154_o : std_logic;
  signal n2155_o : std_logic;
  signal n2156_o : std_logic;
  signal n2157_o : std_logic;
  signal n2158_o : std_logic;
  signal n2159_o : std_logic;
  signal n2160_o : std_logic;
  signal n2161_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n2162 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2165_o : std_logic;
  signal n2166_o : std_logic;
  signal n2167_o : std_logic;
  signal n2168_o : std_logic;
  signal n2169_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n2170 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2173_o : std_logic;
  signal n2174_o : std_logic;
  signal n2175_o : std_logic;
  signal n2176_o : std_logic;
  signal n2177_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n2178 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2181_o : std_logic;
  signal n2182_o : std_logic;
  signal n2183_o : std_logic;
  signal n2184_o : std_logic;
  signal n2185_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n2186 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2189_o : std_logic;
  signal n2190_o : std_logic;
  signal n2191_o : std_logic;
  signal n2192_o : std_logic;
  signal n2193_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n2194 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2197_o : std_logic;
  signal n2198_o : std_logic;
  signal n2199_o : std_logic;
  signal n2200_o : std_logic;
  signal n2201_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n2202 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2205_o : std_logic;
  signal n2206_o : std_logic;
  signal n2207_o : std_logic;
  signal n2208_o : std_logic;
  signal n2209_o : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_n2210 : std_logic_vector (1 downto 0);
  signal gen6_n7_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2213_o : std_logic;
  signal n2214_o : std_logic;
  signal n2215_o : std_logic;
  signal n2216_o : std_logic;
  signal n2217_o : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_n2218 : std_logic_vector (1 downto 0);
  signal gen6_n8_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n2221_o : std_logic;
  signal n2222_o : std_logic;
  signal n2223_o : std_logic_vector (8 downto 0);
  signal n2224_o : std_logic_vector (8 downto 0);
  signal n2225_o : std_logic_vector (8 downto 0);
  signal n2226_o : std_logic_vector (8 downto 0);
  signal n2227_o : std_logic_vector (8 downto 0);
  signal n2228_o : std_logic_vector (8 downto 0);
  signal n2229_o : std_logic_vector (8 downto 0);
  signal n2230_o : std_logic_vector (8 downto 0);
  signal n2231_o : std_logic_vector (8 downto 0);
  signal n2232_o : std_logic_vector (8 downto 0);
  signal n2233_o : std_logic_vector (8 downto 0);
  signal n2234_o : std_logic_vector (8 downto 0);
  signal n2235_o : std_logic_vector (8 downto 0);
  signal n2236_o : std_logic_vector (8 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n2223_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n2224_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n2225_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n2226_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n2227_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n2228_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n2229_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n2230_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n2231_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n2232_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n2233_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n2234_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n2235_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n2236_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1785_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1786_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1787_o <= n1785_o & n1786_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1788 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1787_o,
    o => gen1_n1_cnot1_j_o);
  n1791_o <= gen1_n1_cnot1_j_n1788 (1);
  n1792_o <= gen1_n1_cnot1_j_n1788 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1793_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1794_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1795_o <= n1793_o & n1794_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1796 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1795_o,
    o => gen1_n2_cnot1_j_o);
  n1799_o <= gen1_n2_cnot1_j_n1796 (1);
  n1800_o <= gen1_n2_cnot1_j_n1796 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1801_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1802_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1803_o <= n1801_o & n1802_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1804 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1803_o,
    o => gen1_n3_cnot1_j_o);
  n1807_o <= gen1_n3_cnot1_j_n1804 (1);
  n1808_o <= gen1_n3_cnot1_j_n1804 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1809_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1810_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1811_o <= n1809_o & n1810_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1812 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1811_o,
    o => gen1_n4_cnot1_j_o);
  n1815_o <= gen1_n4_cnot1_j_n1812 (1);
  n1816_o <= gen1_n4_cnot1_j_n1812 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1817_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1818_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1819_o <= n1817_o & n1818_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1820 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1819_o,
    o => gen1_n5_cnot1_j_o);
  n1823_o <= gen1_n5_cnot1_j_n1820 (1);
  n1824_o <= gen1_n5_cnot1_j_n1820 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1825_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1826_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1827_o <= n1825_o & n1826_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1828 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1827_o,
    o => gen1_n6_cnot1_j_o);
  n1831_o <= gen1_n6_cnot1_j_n1828 (1);
  n1832_o <= gen1_n6_cnot1_j_n1828 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1833_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1834_o <= b (7);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1835_o <= n1833_o & n1834_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n7_cnot1_j_n1836 <= gen1_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n7_cnot1_j : entity work.cnot port map (
    i => n1835_o,
    o => gen1_n7_cnot1_j_o);
  n1839_o <= gen1_n7_cnot1_j_n1836 (1);
  n1840_o <= gen1_n7_cnot1_j_n1836 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1841_o <= a (8);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1842_o <= b (8);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1843_o <= n1841_o & n1842_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n8_cnot1_j_n1844 <= gen1_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n8_cnot1_j : entity work.cnot port map (
    i => n1843_o,
    o => gen1_n8_cnot1_j_o);
  n1847_o <= gen1_n8_cnot1_j_n1844 (1);
  n1848_o <= gen1_n8_cnot1_j_n1844 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1849_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1850_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1851_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1852_o <= s1_a (8);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1853_o <= a (7);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1854_o <= s2_mid (8);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1855_o <= n1853_o & n1854_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n8_cnot2_j_n1856 <= gen2_n8_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n8_cnot2_j : entity work.cnot port map (
    i => n1855_o,
    o => gen2_n8_cnot2_j_o);
  n1859_o <= gen2_n8_cnot2_j_n1856 (1);
  n1860_o <= gen2_n8_cnot2_j_n1856 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1861_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1862_o <= s2_mid (7);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1863_o <= n1861_o & n1862_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n7_cnot2_j_n1864 <= gen2_n7_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n7_cnot2_j : entity work.cnot port map (
    i => n1863_o,
    o => gen2_n7_cnot2_j_o);
  n1867_o <= gen2_n7_cnot2_j_n1864 (1);
  n1868_o <= gen2_n7_cnot2_j_n1864 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1869_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1870_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1871_o <= n1869_o & n1870_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1872 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1871_o,
    o => gen2_n6_cnot2_j_o);
  n1875_o <= gen2_n6_cnot2_j_n1872 (1);
  n1876_o <= gen2_n6_cnot2_j_n1872 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1877_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1878_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1879_o <= n1877_o & n1878_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1880 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1879_o,
    o => gen2_n5_cnot2_j_o);
  n1883_o <= gen2_n5_cnot2_j_n1880 (1);
  n1884_o <= gen2_n5_cnot2_j_n1880 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1885_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1886_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1887_o <= n1885_o & n1886_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1888 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1887_o,
    o => gen2_n4_cnot2_j_o);
  n1891_o <= gen2_n4_cnot2_j_n1888 (1);
  n1892_o <= gen2_n4_cnot2_j_n1888 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1893_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1894_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1895_o <= n1893_o & n1894_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1896 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1895_o,
    o => gen2_n3_cnot2_j_o);
  n1899_o <= gen2_n3_cnot2_j_n1896 (1);
  n1900_o <= gen2_n3_cnot2_j_n1896 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1901_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1902_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1903_o <= n1901_o & n1902_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1904 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1903_o,
    o => gen2_n2_cnot2_j_o);
  n1907_o <= gen2_n2_cnot2_j_n1904 (1);
  n1908_o <= gen2_n2_cnot2_j_n1904 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1909_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1910_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1911_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1912_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1913_o <= n1911_o & n1912_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1914_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1915_o <= n1913_o & n1914_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1916 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1915_o,
    o => gen3_n1_ccnot3_j_o);
  n1919_o <= gen3_n1_ccnot3_j_n1916 (2);
  n1920_o <= gen3_n1_ccnot3_j_n1916 (1);
  n1921_o <= gen3_n1_ccnot3_j_n1916 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1922_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1923_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1924_o <= n1922_o & n1923_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1925_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1926_o <= n1924_o & n1925_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1927 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1926_o,
    o => gen3_n2_ccnot3_j_o);
  n1930_o <= gen3_n2_ccnot3_j_n1927 (2);
  n1931_o <= gen3_n2_ccnot3_j_n1927 (1);
  n1932_o <= gen3_n2_ccnot3_j_n1927 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1933_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1934_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1935_o <= n1933_o & n1934_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1936_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1937_o <= n1935_o & n1936_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1938 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1937_o,
    o => gen3_n3_ccnot3_j_o);
  n1941_o <= gen3_n3_ccnot3_j_n1938 (2);
  n1942_o <= gen3_n3_ccnot3_j_n1938 (1);
  n1943_o <= gen3_n3_ccnot3_j_n1938 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1944_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1945_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1946_o <= n1944_o & n1945_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1947_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1948_o <= n1946_o & n1947_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1949 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1948_o,
    o => gen3_n4_ccnot3_j_o);
  n1952_o <= gen3_n4_ccnot3_j_n1949 (2);
  n1953_o <= gen3_n4_ccnot3_j_n1949 (1);
  n1954_o <= gen3_n4_ccnot3_j_n1949 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1955_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1956_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1957_o <= n1955_o & n1956_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1958_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1959_o <= n1957_o & n1958_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1960 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1959_o,
    o => gen3_n5_ccnot3_j_o);
  n1963_o <= gen3_n5_ccnot3_j_n1960 (2);
  n1964_o <= gen3_n5_ccnot3_j_n1960 (1);
  n1965_o <= gen3_n5_ccnot3_j_n1960 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1966_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1967_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1968_o <= n1966_o & n1967_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1969_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1970_o <= n1968_o & n1969_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1971 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1970_o,
    o => gen3_n6_ccnot3_j_o);
  n1974_o <= gen3_n6_ccnot3_j_n1971 (2);
  n1975_o <= gen3_n6_ccnot3_j_n1971 (1);
  n1976_o <= gen3_n6_ccnot3_j_n1971 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1977_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1978_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1979_o <= n1977_o & n1978_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1980_o <= s2_a (7);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1981_o <= n1979_o & n1980_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n7_ccnot3_j_n1982 <= gen3_n7_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n7_ccnot3_j : entity work.ccnot port map (
    i => n1981_o,
    o => gen3_n7_ccnot3_j_o);
  n1985_o <= gen3_n7_ccnot3_j_n1982 (2);
  n1986_o <= gen3_n7_ccnot3_j_n1982 (1);
  n1987_o <= gen3_n7_ccnot3_j_n1982 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1988_o <= s2_b (7);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1989_o <= s3_mid (7);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1990_o <= n1988_o & n1989_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1991_o <= s2_a (8);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1992_o <= n1990_o & n1991_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n8_ccnot3_j_n1993 <= gen3_n8_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n8_ccnot3_j : entity work.ccnot port map (
    i => n1992_o,
    o => gen3_n8_ccnot3_j_o);
  n1996_o <= gen3_n8_ccnot3_j_n1993 (2);
  n1997_o <= gen3_n8_ccnot3_j_n1993 (1);
  n1998_o <= gen3_n8_ccnot3_j_n1993 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1999_o <= s3_mid (8);
  -- vhdl_source/add_in_place.vhdl:116:25
  n2000_o <= s2_b (8);
  -- vhdl_source/add_in_place.vhdl:119:41
  n2001_o <= s3_a (8);
  -- vhdl_source/add_in_place.vhdl:119:53
  n2002_o <= s3_b (8);
  -- vhdl_source/add_in_place.vhdl:119:47
  n2003_o <= n2001_o & n2002_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n2004 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n2003_o,
    o => cnot_4_o);
  n2007_o <= cnot_4_n2004 (1);
  n2008_o <= cnot_4_n2004 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2009_o <= s3_a (7);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2010_o <= s3_b (7);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2011_o <= n2009_o & n2010_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2012_o <= s4_mid (8);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2013_o <= n2011_o & n2012_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n7_peres4_j_n2014 <= gen4_n7_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n7_peres4_j : entity work.peres port map (
    i => n2013_o,
    o => gen4_n7_peres4_j_o);
  n2017_o <= gen4_n7_peres4_j_n2014 (2);
  n2018_o <= gen4_n7_peres4_j_n2014 (1);
  n2019_o <= gen4_n7_peres4_j_n2014 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2020_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2021_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2022_o <= n2020_o & n2021_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2023_o <= s4_mid (7);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2024_o <= n2022_o & n2023_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n6_peres4_j_n2025 <= gen4_n6_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n6_peres4_j : entity work.peres port map (
    i => n2024_o,
    o => gen4_n6_peres4_j_o);
  n2028_o <= gen4_n6_peres4_j_n2025 (2);
  n2029_o <= gen4_n6_peres4_j_n2025 (1);
  n2030_o <= gen4_n6_peres4_j_n2025 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2031_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2032_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2033_o <= n2031_o & n2032_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2034_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2035_o <= n2033_o & n2034_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n2036 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n2035_o,
    o => gen4_n5_peres4_j_o);
  n2039_o <= gen4_n5_peres4_j_n2036 (2);
  n2040_o <= gen4_n5_peres4_j_n2036 (1);
  n2041_o <= gen4_n5_peres4_j_n2036 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2042_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2043_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2044_o <= n2042_o & n2043_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2045_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2046_o <= n2044_o & n2045_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n2047 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n2046_o,
    o => gen4_n4_peres4_j_o);
  n2050_o <= gen4_n4_peres4_j_n2047 (2);
  n2051_o <= gen4_n4_peres4_j_n2047 (1);
  n2052_o <= gen4_n4_peres4_j_n2047 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2053_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2054_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2055_o <= n2053_o & n2054_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2056_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2057_o <= n2055_o & n2056_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n2058 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n2057_o,
    o => gen4_n3_peres4_j_o);
  n2061_o <= gen4_n3_peres4_j_n2058 (2);
  n2062_o <= gen4_n3_peres4_j_n2058 (1);
  n2063_o <= gen4_n3_peres4_j_n2058 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2064_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2065_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2066_o <= n2064_o & n2065_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2067_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2068_o <= n2066_o & n2067_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n2069 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n2068_o,
    o => gen4_n2_peres4_j_o);
  n2072_o <= gen4_n2_peres4_j_n2069 (2);
  n2073_o <= gen4_n2_peres4_j_n2069 (1);
  n2074_o <= gen4_n2_peres4_j_n2069 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2075_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2076_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2077_o <= n2075_o & n2076_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2078_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2079_o <= n2077_o & n2078_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n2080 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n2079_o,
    o => gen4_n1_peres4_j_o);
  n2083_o <= gen4_n1_peres4_j_n2080 (2);
  n2084_o <= gen4_n1_peres4_j_n2080 (1);
  n2085_o <= gen4_n1_peres4_j_n2080 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n2086_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n2087_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n2088_o <= n2086_o & n2087_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n2089_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n2090_o <= n2088_o & n2089_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n2091 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n2090_o,
    o => gen4_n0_peres4_j_o);
  n2094_o <= gen4_n0_peres4_j_n2091 (2);
  n2095_o <= gen4_n0_peres4_j_n2091 (1);
  n2096_o <= gen4_n0_peres4_j_n2091 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n2097_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n2098_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2099_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2100_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2101_o <= n2099_o & n2100_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n2102 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n2101_o,
    o => gen5_n1_cnot5_j_o);
  n2105_o <= gen5_n1_cnot5_j_n2102 (1);
  n2106_o <= gen5_n1_cnot5_j_n2102 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2107_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2108_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2109_o <= n2107_o & n2108_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n2110 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n2109_o,
    o => gen5_n2_cnot5_j_o);
  n2113_o <= gen5_n2_cnot5_j_n2110 (1);
  n2114_o <= gen5_n2_cnot5_j_n2110 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2115_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2116_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2117_o <= n2115_o & n2116_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n2118 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n2117_o,
    o => gen5_n3_cnot5_j_o);
  n2121_o <= gen5_n3_cnot5_j_n2118 (1);
  n2122_o <= gen5_n3_cnot5_j_n2118 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2123_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2124_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2125_o <= n2123_o & n2124_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n2126 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n2125_o,
    o => gen5_n4_cnot5_j_o);
  n2129_o <= gen5_n4_cnot5_j_n2126 (1);
  n2130_o <= gen5_n4_cnot5_j_n2126 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2131_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2132_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2133_o <= n2131_o & n2132_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n2134 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n2133_o,
    o => gen5_n5_cnot5_j_o);
  n2137_o <= gen5_n5_cnot5_j_n2134 (1);
  n2138_o <= gen5_n5_cnot5_j_n2134 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2139_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2140_o <= s4_a (7);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2141_o <= n2139_o & n2140_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n6_cnot5_j_n2142 <= gen5_n6_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n6_cnot5_j : entity work.cnot port map (
    i => n2141_o,
    o => gen5_n6_cnot5_j_o);
  n2145_o <= gen5_n6_cnot5_j_n2142 (1);
  n2146_o <= gen5_n6_cnot5_j_n2142 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n2147_o <= s5_mid (7);
  -- vhdl_source/add_in_place.vhdl:133:62
  n2148_o <= s4_a (8);
  -- vhdl_source/add_in_place.vhdl:133:56
  n2149_o <= n2147_o & n2148_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n7_cnot5_j_n2150 <= gen5_n7_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n7_cnot5_j : entity work.cnot port map (
    i => n2149_o,
    o => gen5_n7_cnot5_j_o);
  n2153_o <= gen5_n7_cnot5_j_n2150 (1);
  n2154_o <= gen5_n7_cnot5_j_n2150 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n2155_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n2156_o <= s5_mid (8);
  -- vhdl_source/add_in_place.vhdl:142:23
  n2157_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n2158_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2159_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2160_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2161_o <= n2159_o & n2160_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n2162 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n2161_o,
    o => gen6_n1_cnot1_j_o);
  n2165_o <= gen6_n1_cnot1_j_n2162 (1);
  n2166_o <= gen6_n1_cnot1_j_n2162 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2167_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2168_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2169_o <= n2167_o & n2168_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n2170 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n2169_o,
    o => gen6_n2_cnot1_j_o);
  n2173_o <= gen6_n2_cnot1_j_n2170 (1);
  n2174_o <= gen6_n2_cnot1_j_n2170 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2175_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2176_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2177_o <= n2175_o & n2176_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n2178 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n2177_o,
    o => gen6_n3_cnot1_j_o);
  n2181_o <= gen6_n3_cnot1_j_n2178 (1);
  n2182_o <= gen6_n3_cnot1_j_n2178 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2183_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2184_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2185_o <= n2183_o & n2184_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n2186 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n2185_o,
    o => gen6_n4_cnot1_j_o);
  n2189_o <= gen6_n4_cnot1_j_n2186 (1);
  n2190_o <= gen6_n4_cnot1_j_n2186 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2191_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2192_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2193_o <= n2191_o & n2192_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n2194 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n2193_o,
    o => gen6_n5_cnot1_j_o);
  n2197_o <= gen6_n5_cnot1_j_n2194 (1);
  n2198_o <= gen6_n5_cnot1_j_n2194 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2199_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2200_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2201_o <= n2199_o & n2200_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n2202 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n2201_o,
    o => gen6_n6_cnot1_j_o);
  n2205_o <= gen6_n6_cnot1_j_n2202 (1);
  n2206_o <= gen6_n6_cnot1_j_n2202 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2207_o <= s5_a (7);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2208_o <= s5_b (7);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2209_o <= n2207_o & n2208_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n7_cnot1_j_n2210 <= gen6_n7_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n7_cnot1_j : entity work.cnot port map (
    i => n2209_o,
    o => gen6_n7_cnot1_j_o);
  n2213_o <= gen6_n7_cnot1_j_n2210 (1);
  n2214_o <= gen6_n7_cnot1_j_n2210 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n2215_o <= s5_a (8);
  -- vhdl_source/add_in_place.vhdl:146:60
  n2216_o <= s5_b (8);
  -- vhdl_source/add_in_place.vhdl:146:54
  n2217_o <= n2215_o & n2216_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n8_cnot1_j_n2218 <= gen6_n8_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n8_cnot1_j : entity work.cnot port map (
    i => n2217_o,
    o => gen6_n8_cnot1_j_o);
  n2221_o <= gen6_n8_cnot1_j_n2218 (1);
  n2222_o <= gen6_n8_cnot1_j_n2218 (0);
  n2223_o <= n1847_o & n1839_o & n1831_o & n1823_o & n1815_o & n1807_o & n1799_o & n1791_o & n1849_o;
  n2224_o <= n1848_o & n1840_o & n1832_o & n1824_o & n1816_o & n1808_o & n1800_o & n1792_o & n1850_o;
  n2225_o <= n1852_o & n1859_o & n1867_o & n1875_o & n1883_o & n1891_o & n1899_o & n1907_o & n1851_o;
  n2226_o <= n1860_o & n1868_o & n1876_o & n1884_o & n1892_o & n1900_o & n1908_o & n1909_o;
  n2227_o <= n1998_o & n1987_o & n1976_o & n1965_o & n1954_o & n1943_o & n1932_o & n1921_o & n1910_o;
  n2228_o <= n1999_o & n1997_o & n1986_o & n1975_o & n1964_o & n1953_o & n1942_o & n1931_o & n1920_o;
  n2229_o <= n2000_o & n1996_o & n1985_o & n1974_o & n1963_o & n1952_o & n1941_o & n1930_o & n1919_o;
  n2230_o <= n2007_o & n2017_o & n2028_o & n2039_o & n2050_o & n2061_o & n2072_o & n2083_o & n2094_o;
  n2231_o <= n2019_o & n2030_o & n2041_o & n2052_o & n2063_o & n2074_o & n2085_o & n2096_o & n2097_o;
  n2232_o <= n2008_o & n2018_o & n2029_o & n2040_o & n2051_o & n2062_o & n2073_o & n2084_o & n2095_o;
  n2233_o <= n2154_o & n2146_o & n2138_o & n2130_o & n2122_o & n2114_o & n2106_o & n2098_o;
  n2234_o <= n2156_o & n2153_o & n2145_o & n2137_o & n2129_o & n2121_o & n2113_o & n2105_o & n2155_o;
  n2235_o <= n2221_o & n2213_o & n2205_o & n2197_o & n2189_o & n2181_o & n2173_o & n2165_o & n2157_o;
  n2236_o <= n2222_o & n2214_o & n2206_o & n2198_o & n2190_o & n2182_o & n2174_o & n2166_o & n2158_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ccnot is
  port (
    i : in std_logic_vector (2 downto 0);
    o : out std_logic_vector (2 downto 0));
end entity ccnot;

architecture rtl of ccnot is
  signal n1776_o : std_logic_vector (1 downto 0);
  signal n1777_o : std_logic;
  signal n1778_o : std_logic;
  signal n1779_o : std_logic;
  signal n1780_o : std_logic;
  signal n1781_o : std_logic;
  signal n1782_o : std_logic_vector (2 downto 0);
begin
  o <= n1782_o;
  -- vhdl_source/ccnot.vhdl:14:28
  n1776_o <= i (2 downto 1);
  -- vhdl_source/ccnot.vhdl:16:17
  n1777_o <= i (0);
  -- vhdl_source/ccnot.vhdl:16:27
  n1778_o <= i (2);
  -- vhdl_source/ccnot.vhdl:16:36
  n1779_o <= i (1);
  -- vhdl_source/ccnot.vhdl:16:31
  n1780_o <= n1778_o and n1779_o;
  -- vhdl_source/ccnot.vhdl:16:21
  n1781_o <= n1777_o xor n1780_o;
  n1782_o <= n1776_o & n1781_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_4 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_4;

architecture rtl of angle_lookup_7_4 is
  signal n1766_o : std_logic;
  signal n1767_o : std_logic;
  signal n1768_o : std_logic;
  signal n1769_o : std_logic;
  signal n1770_o : std_logic;
  signal n1771_o : std_logic;
  signal n1772_o : std_logic;
  signal n1773_o : std_logic;
  signal n1774_o : std_logic_vector (6 downto 0);
begin
  o <= n1774_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1766_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1767_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1768_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1769_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1770_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1771_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1772_o <= not n1771_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1773_o <= i (0);
  n1774_o <= n1766_o & n1767_o & n1768_o & n1769_o & n1770_o & n1772_o & n1773_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_4 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (3 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (3 downto 0));
end entity cnot_reg_4;

architecture rtl of cnot_reg_4 is
  signal ctrl_prop : std_logic_vector (4 downto 0);
  signal n1730_o : std_logic;
  signal n1731_o : std_logic;
  signal n1732_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1733 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1736_o : std_logic;
  signal n1737_o : std_logic;
  signal n1738_o : std_logic;
  signal n1739_o : std_logic;
  signal n1740_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1741 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1744_o : std_logic;
  signal n1745_o : std_logic;
  signal n1746_o : std_logic;
  signal n1747_o : std_logic;
  signal n1748_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1749 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1752_o : std_logic;
  signal n1753_o : std_logic;
  signal n1754_o : std_logic;
  signal n1755_o : std_logic;
  signal n1756_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1757 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1760_o : std_logic;
  signal n1761_o : std_logic;
  signal n1762_o : std_logic;
  signal n1763_o : std_logic_vector (3 downto 0);
  signal n1764_o : std_logic_vector (4 downto 0);
begin
  ctrl_out <= n1762_o;
  o <= n1763_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1764_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1730_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1731_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1732_o <= n1730_o & n1731_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1733 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1732_o,
    o => gen1_n0_cnot0_o);
  n1736_o <= gen1_n0_cnot0_n1733 (1);
  n1737_o <= gen1_n0_cnot0_n1733 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1738_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1739_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1740_o <= n1738_o & n1739_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1741 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1740_o,
    o => gen1_n1_cnot0_o);
  n1744_o <= gen1_n1_cnot0_n1741 (1);
  n1745_o <= gen1_n1_cnot0_n1741 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1746_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1747_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1748_o <= n1746_o & n1747_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1749 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1748_o,
    o => gen1_n2_cnot0_o);
  n1752_o <= gen1_n2_cnot0_n1749 (1);
  n1753_o <= gen1_n2_cnot0_n1749 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1754_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1755_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1756_o <= n1754_o & n1755_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1757 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1756_o,
    o => gen1_n3_cnot0_o);
  n1760_o <= gen1_n3_cnot0_n1757 (1);
  n1761_o <= gen1_n3_cnot0_n1757 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1762_o <= ctrl_prop (4);
  n1763_o <= n1761_o & n1753_o & n1745_o & n1737_o;
  n1764_o <= n1760_o & n1752_o & n1744_o & n1736_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_3 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_3;

architecture rtl of angle_lookup_7_3 is
  signal n1718_o : std_logic;
  signal n1719_o : std_logic;
  signal n1720_o : std_logic;
  signal n1721_o : std_logic;
  signal n1722_o : std_logic;
  signal n1723_o : std_logic;
  signal n1724_o : std_logic;
  signal n1725_o : std_logic;
  signal n1726_o : std_logic;
  signal n1727_o : std_logic_vector (6 downto 0);
begin
  o <= n1727_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1718_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1719_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1720_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1721_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1722_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1723_o <= not n1722_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1724_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1725_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1726_o <= not n1725_o;
  n1727_o <= n1718_o & n1719_o & n1720_o & n1721_o & n1723_o & n1724_o & n1726_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_3 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (2 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (2 downto 0));
end entity cnot_reg_3;

architecture rtl of cnot_reg_3 is
  signal ctrl_prop : std_logic_vector (3 downto 0);
  signal n1690_o : std_logic;
  signal n1691_o : std_logic;
  signal n1692_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1693 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1696_o : std_logic;
  signal n1697_o : std_logic;
  signal n1698_o : std_logic;
  signal n1699_o : std_logic;
  signal n1700_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1701 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1704_o : std_logic;
  signal n1705_o : std_logic;
  signal n1706_o : std_logic;
  signal n1707_o : std_logic;
  signal n1708_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1709 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1712_o : std_logic;
  signal n1713_o : std_logic;
  signal n1714_o : std_logic;
  signal n1715_o : std_logic_vector (2 downto 0);
  signal n1716_o : std_logic_vector (3 downto 0);
begin
  ctrl_out <= n1714_o;
  o <= n1715_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1716_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1690_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1691_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1692_o <= n1690_o & n1691_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1693 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1692_o,
    o => gen1_n0_cnot0_o);
  n1696_o <= gen1_n0_cnot0_n1693 (1);
  n1697_o <= gen1_n0_cnot0_n1693 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1698_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1699_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1700_o <= n1698_o & n1699_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1701 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1700_o,
    o => gen1_n1_cnot0_o);
  n1704_o <= gen1_n1_cnot0_n1701 (1);
  n1705_o <= gen1_n1_cnot0_n1701 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1706_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1707_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1708_o <= n1706_o & n1707_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1709 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1708_o,
    o => gen1_n2_cnot0_o);
  n1712_o <= gen1_n2_cnot0_n1709 (1);
  n1713_o <= gen1_n2_cnot0_n1709 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1714_o <= ctrl_prop (3);
  n1715_o <= n1713_o & n1705_o & n1697_o;
  n1716_o <= n1712_o & n1704_o & n1696_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_2 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_2;

architecture rtl of angle_lookup_7_2 is
  signal n1678_o : std_logic;
  signal n1679_o : std_logic;
  signal n1680_o : std_logic;
  signal n1681_o : std_logic;
  signal n1682_o : std_logic;
  signal n1683_o : std_logic;
  signal n1684_o : std_logic;
  signal n1685_o : std_logic;
  signal n1686_o : std_logic;
  signal n1687_o : std_logic_vector (6 downto 0);
begin
  o <= n1687_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1678_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1679_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1680_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1681_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1682_o <= not n1681_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1683_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1684_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1685_o <= i (0);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1686_o <= not n1685_o;
  n1687_o <= n1678_o & n1679_o & n1680_o & n1682_o & n1683_o & n1684_o & n1686_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_2 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (1 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (1 downto 0));
end entity cnot_reg_2;

architecture rtl of cnot_reg_2 is
  signal ctrl_prop : std_logic_vector (2 downto 0);
  signal n1658_o : std_logic;
  signal n1659_o : std_logic;
  signal n1660_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1661 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1664_o : std_logic;
  signal n1665_o : std_logic;
  signal n1666_o : std_logic;
  signal n1667_o : std_logic;
  signal n1668_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1669 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1672_o : std_logic;
  signal n1673_o : std_logic;
  signal n1674_o : std_logic;
  signal n1675_o : std_logic_vector (1 downto 0);
  signal n1676_o : std_logic_vector (2 downto 0);
begin
  ctrl_out <= n1674_o;
  o <= n1675_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1676_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1658_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1659_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1660_o <= n1658_o & n1659_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1661 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1660_o,
    o => gen1_n0_cnot0_o);
  n1664_o <= gen1_n0_cnot0_n1661 (1);
  n1665_o <= gen1_n0_cnot0_n1661 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1666_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1667_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1668_o <= n1666_o & n1667_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1669 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1668_o,
    o => gen1_n1_cnot0_o);
  n1672_o <= gen1_n1_cnot0_n1669 (1);
  n1673_o <= gen1_n1_cnot0_n1669 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1674_o <= ctrl_prop (2);
  n1675_o <= n1673_o & n1665_o;
  n1676_o <= n1672_o & n1664_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_1 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_1;

architecture rtl of angle_lookup_7_1 is
  signal n1646_o : std_logic;
  signal n1647_o : std_logic;
  signal n1648_o : std_logic;
  signal n1649_o : std_logic;
  signal n1650_o : std_logic;
  signal n1651_o : std_logic;
  signal n1652_o : std_logic;
  signal n1653_o : std_logic;
  signal n1654_o : std_logic;
  signal n1655_o : std_logic_vector (6 downto 0);
begin
  o <= n1655_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1646_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1647_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1648_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1649_o <= not n1648_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1650_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1651_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1652_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1653_o <= not n1652_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1654_o <= i (0);
  n1655_o <= n1646_o & n1647_o & n1649_o & n1650_o & n1651_o & n1653_o & n1654_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_1 is
  port (
    ctrl : in std_logic;
    i : in std_logic;
    ctrl_out : out std_logic;
    o : out std_logic);
end entity cnot_reg_1;

architecture rtl of cnot_reg_1 is
  signal ctrl_prop : std_logic_vector (1 downto 0);
  signal n1636_o : std_logic;
  signal n1637_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1638 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1641_o : std_logic;
  signal n1642_o : std_logic;
  signal n1643_o : std_logic;
  signal n1644_o : std_logic_vector (1 downto 0);
begin
  ctrl_out <= n1643_o;
  o <= n1642_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1644_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1636_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1637_o <= n1636_o & i;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1638 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1637_o,
    o => gen1_n0_cnot0_o);
  n1641_o <= gen1_n0_cnot0_n1638 (1);
  n1642_o <= gen1_n0_cnot0_n1638 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1643_o <= ctrl_prop (1);
  n1644_o <= n1641_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity angle_lookup_7_0 is
  port (
    i : in std_logic_vector (6 downto 0);
    o : out std_logic_vector (6 downto 0));
end entity angle_lookup_7_0;

architecture rtl of angle_lookup_7_0 is
  signal n1625_o : std_logic;
  signal n1626_o : std_logic;
  signal n1627_o : std_logic;
  signal n1628_o : std_logic;
  signal n1629_o : std_logic;
  signal n1630_o : std_logic;
  signal n1631_o : std_logic;
  signal n1632_o : std_logic;
  signal n1633_o : std_logic_vector (6 downto 0);
begin
  o <= n1633_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1625_o <= i (6);
  -- vhdl_source/angle_lookup.vhdl:42:41
  n1626_o <= i (5);
  -- vhdl_source/angle_lookup.vhdl:42:36
  n1627_o <= not n1626_o;
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1628_o <= i (4);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1629_o <= i (3);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1630_o <= i (2);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1631_o <= i (1);
  -- vhdl_source/angle_lookup.vhdl:44:37
  n1632_o <= i (0);
  n1633_o <= n1625_o & n1627_o & n1628_o & n1629_o & n1630_o & n1631_o & n1632_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_7 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (6 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (6 downto 0));
end entity cnot_reg_7;

architecture rtl of cnot_reg_7 is
  signal ctrl_prop : std_logic_vector (7 downto 0);
  signal n1565_o : std_logic;
  signal n1566_o : std_logic;
  signal n1567_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n1568 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n1571_o : std_logic;
  signal n1572_o : std_logic;
  signal n1573_o : std_logic;
  signal n1574_o : std_logic;
  signal n1575_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n1576 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n1579_o : std_logic;
  signal n1580_o : std_logic;
  signal n1581_o : std_logic;
  signal n1582_o : std_logic;
  signal n1583_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n1584 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n1587_o : std_logic;
  signal n1588_o : std_logic;
  signal n1589_o : std_logic;
  signal n1590_o : std_logic;
  signal n1591_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n1592 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n1595_o : std_logic;
  signal n1596_o : std_logic;
  signal n1597_o : std_logic;
  signal n1598_o : std_logic;
  signal n1599_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n1600 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n1603_o : std_logic;
  signal n1604_o : std_logic;
  signal n1605_o : std_logic;
  signal n1606_o : std_logic;
  signal n1607_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n1608 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n1611_o : std_logic;
  signal n1612_o : std_logic;
  signal n1613_o : std_logic;
  signal n1614_o : std_logic;
  signal n1615_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n1616 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n1619_o : std_logic;
  signal n1620_o : std_logic;
  signal n1621_o : std_logic;
  signal n1622_o : std_logic_vector (6 downto 0);
  signal n1623_o : std_logic_vector (7 downto 0);
begin
  ctrl_out <= n1621_o;
  o <= n1622_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n1623_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1565_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1566_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1567_o <= n1565_o & n1566_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n1568 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n1567_o,
    o => gen1_n0_cnot0_o);
  n1571_o <= gen1_n0_cnot0_n1568 (1);
  n1572_o <= gen1_n0_cnot0_n1568 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1573_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1574_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1575_o <= n1573_o & n1574_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n1576 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n1575_o,
    o => gen1_n1_cnot0_o);
  n1579_o <= gen1_n1_cnot0_n1576 (1);
  n1580_o <= gen1_n1_cnot0_n1576 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1581_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1582_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1583_o <= n1581_o & n1582_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n1584 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n1583_o,
    o => gen1_n2_cnot0_o);
  n1587_o <= gen1_n2_cnot0_n1584 (1);
  n1588_o <= gen1_n2_cnot0_n1584 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1589_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1590_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1591_o <= n1589_o & n1590_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n1592 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n1591_o,
    o => gen1_n3_cnot0_o);
  n1595_o <= gen1_n3_cnot0_n1592 (1);
  n1596_o <= gen1_n3_cnot0_n1592 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1597_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1598_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1599_o <= n1597_o & n1598_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n1600 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n1599_o,
    o => gen1_n4_cnot0_o);
  n1603_o <= gen1_n4_cnot0_n1600 (1);
  n1604_o <= gen1_n4_cnot0_n1600 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1605_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1606_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1607_o <= n1605_o & n1606_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n1608 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n1607_o,
    o => gen1_n5_cnot0_o);
  n1611_o <= gen1_n5_cnot0_n1608 (1);
  n1612_o <= gen1_n5_cnot0_n1608 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n1613_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n1614_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n1615_o <= n1613_o & n1614_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n1616 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n1615_o,
    o => gen1_n6_cnot0_o);
  n1619_o <= gen1_n6_cnot0_n1616 (1);
  n1620_o <= gen1_n6_cnot0_n1616 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n1621_o <= ctrl_prop (7);
  n1622_o <= n1620_o & n1612_o & n1604_o & n1596_o & n1588_o & n1580_o & n1572_o;
  n1623_o <= n1619_o & n1611_o & n1603_o & n1595_o & n1587_o & n1579_o & n1571_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_in_place_7 is
  port (
    a : in std_logic_vector (6 downto 0);
    b : in std_logic_vector (6 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    s : out std_logic_vector (6 downto 0));
end entity add_in_place_7;

architecture rtl of add_in_place_7 is
  signal s1_a : std_logic_vector (6 downto 0);
  signal s1_b : std_logic_vector (6 downto 0);
  signal s2_mid : std_logic_vector (6 downto 0);
  signal s2_a : std_logic_vector (6 downto 0);
  signal s2_b : std_logic_vector (6 downto 0);
  signal s3_mid : std_logic_vector (6 downto 0);
  signal s3_a : std_logic_vector (6 downto 0);
  signal s3_b : std_logic_vector (6 downto 0);
  signal s4_mid : std_logic_vector (6 downto 0);
  signal s4_a : std_logic_vector (6 downto 0);
  signal s4_b : std_logic_vector (6 downto 0);
  signal s5_mid : std_logic_vector (6 downto 0);
  signal s5_a : std_logic_vector (6 downto 0);
  signal s5_b : std_logic_vector (6 downto 0);
  signal s6_a : std_logic_vector (6 downto 0);
  signal s6_b : std_logic_vector (6 downto 0);
  signal n1219_o : std_logic;
  signal n1220_o : std_logic;
  signal n1221_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_n1222 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1225_o : std_logic;
  signal n1226_o : std_logic;
  signal n1227_o : std_logic;
  signal n1228_o : std_logic;
  signal n1229_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_n1230 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1233_o : std_logic;
  signal n1234_o : std_logic;
  signal n1235_o : std_logic;
  signal n1236_o : std_logic;
  signal n1237_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_n1238 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1241_o : std_logic;
  signal n1242_o : std_logic;
  signal n1243_o : std_logic;
  signal n1244_o : std_logic;
  signal n1245_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_n1246 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1249_o : std_logic;
  signal n1250_o : std_logic;
  signal n1251_o : std_logic;
  signal n1252_o : std_logic;
  signal n1253_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_n1254 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1257_o : std_logic;
  signal n1258_o : std_logic;
  signal n1259_o : std_logic;
  signal n1260_o : std_logic;
  signal n1261_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_n1262 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1265_o : std_logic;
  signal n1266_o : std_logic;
  signal n1267_o : std_logic;
  signal n1268_o : std_logic;
  signal n1269_o : std_logic;
  signal n1270_o : std_logic;
  signal n1271_o : std_logic;
  signal n1272_o : std_logic;
  signal n1273_o : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_n1274 : std_logic_vector (1 downto 0);
  signal gen2_n6_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1277_o : std_logic;
  signal n1278_o : std_logic;
  signal n1279_o : std_logic;
  signal n1280_o : std_logic;
  signal n1281_o : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_n1282 : std_logic_vector (1 downto 0);
  signal gen2_n5_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1285_o : std_logic;
  signal n1286_o : std_logic;
  signal n1287_o : std_logic;
  signal n1288_o : std_logic;
  signal n1289_o : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_n1290 : std_logic_vector (1 downto 0);
  signal gen2_n4_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1293_o : std_logic;
  signal n1294_o : std_logic;
  signal n1295_o : std_logic;
  signal n1296_o : std_logic;
  signal n1297_o : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_n1298 : std_logic_vector (1 downto 0);
  signal gen2_n3_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1301_o : std_logic;
  signal n1302_o : std_logic;
  signal n1303_o : std_logic;
  signal n1304_o : std_logic;
  signal n1305_o : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_n1306 : std_logic_vector (1 downto 0);
  signal gen2_n2_cnot2_j_o : std_logic_vector (1 downto 0);
  signal n1309_o : std_logic;
  signal n1310_o : std_logic;
  signal n1311_o : std_logic_vector (1 downto 0);
  signal n1312_o : std_logic;
  signal n1313_o : std_logic;
  signal n1314_o : std_logic;
  signal n1315_o : std_logic_vector (1 downto 0);
  signal n1316_o : std_logic;
  signal n1317_o : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_n1318 : std_logic_vector (2 downto 0);
  signal gen3_n1_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1321_o : std_logic;
  signal n1322_o : std_logic;
  signal n1323_o : std_logic;
  signal n1324_o : std_logic;
  signal n1325_o : std_logic;
  signal n1326_o : std_logic_vector (1 downto 0);
  signal n1327_o : std_logic;
  signal n1328_o : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_n1329 : std_logic_vector (2 downto 0);
  signal gen3_n2_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1332_o : std_logic;
  signal n1333_o : std_logic;
  signal n1334_o : std_logic;
  signal n1335_o : std_logic;
  signal n1336_o : std_logic;
  signal n1337_o : std_logic_vector (1 downto 0);
  signal n1338_o : std_logic;
  signal n1339_o : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_n1340 : std_logic_vector (2 downto 0);
  signal gen3_n3_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1343_o : std_logic;
  signal n1344_o : std_logic;
  signal n1345_o : std_logic;
  signal n1346_o : std_logic;
  signal n1347_o : std_logic;
  signal n1348_o : std_logic_vector (1 downto 0);
  signal n1349_o : std_logic;
  signal n1350_o : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_n1351 : std_logic_vector (2 downto 0);
  signal gen3_n4_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1354_o : std_logic;
  signal n1355_o : std_logic;
  signal n1356_o : std_logic;
  signal n1357_o : std_logic;
  signal n1358_o : std_logic;
  signal n1359_o : std_logic_vector (1 downto 0);
  signal n1360_o : std_logic;
  signal n1361_o : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_n1362 : std_logic_vector (2 downto 0);
  signal gen3_n5_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1365_o : std_logic;
  signal n1366_o : std_logic;
  signal n1367_o : std_logic;
  signal n1368_o : std_logic;
  signal n1369_o : std_logic;
  signal n1370_o : std_logic_vector (1 downto 0);
  signal n1371_o : std_logic;
  signal n1372_o : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_n1373 : std_logic_vector (2 downto 0);
  signal gen3_n6_ccnot3_j_o : std_logic_vector (2 downto 0);
  signal n1376_o : std_logic;
  signal n1377_o : std_logic;
  signal n1378_o : std_logic;
  signal n1379_o : std_logic;
  signal n1380_o : std_logic;
  signal n1381_o : std_logic;
  signal n1382_o : std_logic;
  signal n1383_o : std_logic_vector (1 downto 0);
  signal cnot_4_n1384 : std_logic_vector (1 downto 0);
  signal cnot_4_o : std_logic_vector (1 downto 0);
  signal n1387_o : std_logic;
  signal n1388_o : std_logic;
  signal n1389_o : std_logic;
  signal n1390_o : std_logic;
  signal n1391_o : std_logic_vector (1 downto 0);
  signal n1392_o : std_logic;
  signal n1393_o : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_n1394 : std_logic_vector (2 downto 0);
  signal gen4_n5_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1397_o : std_logic;
  signal n1398_o : std_logic;
  signal n1399_o : std_logic;
  signal n1400_o : std_logic;
  signal n1401_o : std_logic;
  signal n1402_o : std_logic_vector (1 downto 0);
  signal n1403_o : std_logic;
  signal n1404_o : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_n1405 : std_logic_vector (2 downto 0);
  signal gen4_n4_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1408_o : std_logic;
  signal n1409_o : std_logic;
  signal n1410_o : std_logic;
  signal n1411_o : std_logic;
  signal n1412_o : std_logic;
  signal n1413_o : std_logic_vector (1 downto 0);
  signal n1414_o : std_logic;
  signal n1415_o : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_n1416 : std_logic_vector (2 downto 0);
  signal gen4_n3_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1419_o : std_logic;
  signal n1420_o : std_logic;
  signal n1421_o : std_logic;
  signal n1422_o : std_logic;
  signal n1423_o : std_logic;
  signal n1424_o : std_logic_vector (1 downto 0);
  signal n1425_o : std_logic;
  signal n1426_o : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_n1427 : std_logic_vector (2 downto 0);
  signal gen4_n2_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1430_o : std_logic;
  signal n1431_o : std_logic;
  signal n1432_o : std_logic;
  signal n1433_o : std_logic;
  signal n1434_o : std_logic;
  signal n1435_o : std_logic_vector (1 downto 0);
  signal n1436_o : std_logic;
  signal n1437_o : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_n1438 : std_logic_vector (2 downto 0);
  signal gen4_n1_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1441_o : std_logic;
  signal n1442_o : std_logic;
  signal n1443_o : std_logic;
  signal n1444_o : std_logic;
  signal n1445_o : std_logic;
  signal n1446_o : std_logic_vector (1 downto 0);
  signal n1447_o : std_logic;
  signal n1448_o : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_n1449 : std_logic_vector (2 downto 0);
  signal gen4_n0_peres4_j_o : std_logic_vector (2 downto 0);
  signal n1452_o : std_logic;
  signal n1453_o : std_logic;
  signal n1454_o : std_logic;
  signal n1455_o : std_logic;
  signal n1456_o : std_logic_vector (1 downto 0);
  signal n1457_o : std_logic;
  signal n1458_o : std_logic;
  signal n1459_o : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_n1460 : std_logic_vector (1 downto 0);
  signal gen5_n1_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1463_o : std_logic;
  signal n1464_o : std_logic;
  signal n1465_o : std_logic;
  signal n1466_o : std_logic;
  signal n1467_o : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_n1468 : std_logic_vector (1 downto 0);
  signal gen5_n2_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1471_o : std_logic;
  signal n1472_o : std_logic;
  signal n1473_o : std_logic;
  signal n1474_o : std_logic;
  signal n1475_o : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_n1476 : std_logic_vector (1 downto 0);
  signal gen5_n3_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1479_o : std_logic;
  signal n1480_o : std_logic;
  signal n1481_o : std_logic;
  signal n1482_o : std_logic;
  signal n1483_o : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_n1484 : std_logic_vector (1 downto 0);
  signal gen5_n4_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1487_o : std_logic;
  signal n1488_o : std_logic;
  signal n1489_o : std_logic;
  signal n1490_o : std_logic;
  signal n1491_o : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_n1492 : std_logic_vector (1 downto 0);
  signal gen5_n5_cnot5_j_o : std_logic_vector (1 downto 0);
  signal n1495_o : std_logic;
  signal n1496_o : std_logic;
  signal n1497_o : std_logic;
  signal n1498_o : std_logic;
  signal n1499_o : std_logic;
  signal n1500_o : std_logic;
  signal n1501_o : std_logic;
  signal n1502_o : std_logic;
  signal n1503_o : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_n1504 : std_logic_vector (1 downto 0);
  signal gen6_n1_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1507_o : std_logic;
  signal n1508_o : std_logic;
  signal n1509_o : std_logic;
  signal n1510_o : std_logic;
  signal n1511_o : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_n1512 : std_logic_vector (1 downto 0);
  signal gen6_n2_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1515_o : std_logic;
  signal n1516_o : std_logic;
  signal n1517_o : std_logic;
  signal n1518_o : std_logic;
  signal n1519_o : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_n1520 : std_logic_vector (1 downto 0);
  signal gen6_n3_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1523_o : std_logic;
  signal n1524_o : std_logic;
  signal n1525_o : std_logic;
  signal n1526_o : std_logic;
  signal n1527_o : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_n1528 : std_logic_vector (1 downto 0);
  signal gen6_n4_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1531_o : std_logic;
  signal n1532_o : std_logic;
  signal n1533_o : std_logic;
  signal n1534_o : std_logic;
  signal n1535_o : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_n1536 : std_logic_vector (1 downto 0);
  signal gen6_n5_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1539_o : std_logic;
  signal n1540_o : std_logic;
  signal n1541_o : std_logic;
  signal n1542_o : std_logic;
  signal n1543_o : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_n1544 : std_logic_vector (1 downto 0);
  signal gen6_n6_cnot1_j_o : std_logic_vector (1 downto 0);
  signal n1547_o : std_logic;
  signal n1548_o : std_logic;
  signal n1549_o : std_logic_vector (6 downto 0);
  signal n1550_o : std_logic_vector (6 downto 0);
  signal n1551_o : std_logic_vector (6 downto 0);
  signal n1552_o : std_logic_vector (6 downto 0);
  signal n1553_o : std_logic_vector (6 downto 0);
  signal n1554_o : std_logic_vector (6 downto 0);
  signal n1555_o : std_logic_vector (6 downto 0);
  signal n1556_o : std_logic_vector (6 downto 0);
  signal n1557_o : std_logic_vector (6 downto 0);
  signal n1558_o : std_logic_vector (6 downto 0);
  signal n1559_o : std_logic_vector (6 downto 0);
  signal n1560_o : std_logic_vector (6 downto 0);
  signal n1561_o : std_logic_vector (6 downto 0);
  signal n1562_o : std_logic_vector (6 downto 0);
begin
  a_out <= s6_a;
  s <= s6_b;
  -- vhdl_source/add_in_place.vhdl:38:15
  s1_a <= n1549_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:38:21
  s1_b <= n1550_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:42:15
  s2_mid <= n1551_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:15
  s2_a <= n1552_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:43:21
  s2_b <= s1_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:45:15
  s3_mid <= n1553_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:15
  s3_a <= n1554_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:46:21
  s3_b <= n1555_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:48:15
  s4_mid <= n1556_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:15
  s4_a <= n1557_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:49:21
  s4_b <= n1558_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:51:15
  s5_mid <= n1559_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:15
  s5_a <= n1560_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:52:21
  s5_b <= s4_b; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:15
  s6_a <= n1561_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:54:21
  s6_b <= n1562_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:47
  n1219_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1220_o <= b (1);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1221_o <= n1219_o & n1220_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n1_cnot1_j_n1222 <= gen1_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n1_cnot1_j : entity work.cnot port map (
    i => n1221_o,
    o => gen1_n1_cnot1_j_o);
  n1225_o <= gen1_n1_cnot1_j_n1222 (1);
  n1226_o <= gen1_n1_cnot1_j_n1222 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1227_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1228_o <= b (2);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1229_o <= n1227_o & n1228_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n2_cnot1_j_n1230 <= gen1_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n2_cnot1_j : entity work.cnot port map (
    i => n1229_o,
    o => gen1_n2_cnot1_j_o);
  n1233_o <= gen1_n2_cnot1_j_n1230 (1);
  n1234_o <= gen1_n2_cnot1_j_n1230 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1235_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1236_o <= b (3);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1237_o <= n1235_o & n1236_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n3_cnot1_j_n1238 <= gen1_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n3_cnot1_j : entity work.cnot port map (
    i => n1237_o,
    o => gen1_n3_cnot1_j_o);
  n1241_o <= gen1_n3_cnot1_j_n1238 (1);
  n1242_o <= gen1_n3_cnot1_j_n1238 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1243_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1244_o <= b (4);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1245_o <= n1243_o & n1244_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n4_cnot1_j_n1246 <= gen1_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n4_cnot1_j : entity work.cnot port map (
    i => n1245_o,
    o => gen1_n4_cnot1_j_o);
  -- vhdl_source/cordic_stage.vhdl:15:23
  n1249_o <= gen1_n4_cnot1_j_n1246 (1);
  n1250_o <= gen1_n4_cnot1_j_n1246 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1251_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1252_o <= b (5);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1253_o <= n1251_o & n1252_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n5_cnot1_j_n1254 <= gen1_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n5_cnot1_j : entity work.cnot port map (
    i => n1253_o,
    o => gen1_n5_cnot1_j_o);
  n1257_o <= gen1_n5_cnot1_j_n1254 (1);
  n1258_o <= gen1_n5_cnot1_j_n1254 (0);
  -- vhdl_source/add_in_place.vhdl:90:47
  n1259_o <= a (6);
  -- vhdl_source/add_in_place.vhdl:90:54
  n1260_o <= b (6);
  -- vhdl_source/add_in_place.vhdl:90:51
  n1261_o <= n1259_o & n1260_o;
  -- vhdl_source/add_in_place.vhdl:91:32
  gen1_n6_cnot1_j_n1262 <= gen1_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:90:16
  gen1_n6_cnot1_j : entity work.cnot port map (
    i => n1261_o,
    o => gen1_n6_cnot1_j_o);
  n1265_o <= gen1_n6_cnot1_j_n1262 (1);
  n1266_o <= gen1_n6_cnot1_j_n1262 (0);
  -- vhdl_source/add_in_place.vhdl:93:20
  n1267_o <= a (0);
  -- vhdl_source/add_in_place.vhdl:94:20
  n1268_o <= b (0);
  -- vhdl_source/add_in_place.vhdl:97:25
  n1269_o <= s1_a (0);
  -- vhdl_source/add_in_place.vhdl:98:27
  n1270_o <= s1_a (6);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1271_o <= a (5);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1272_o <= s2_mid (6);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1273_o <= n1271_o & n1272_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n6_cnot2_j_n1274 <= gen2_n6_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n6_cnot2_j : entity work.cnot port map (
    i => n1273_o,
    o => gen2_n6_cnot2_j_o);
  n1277_o <= gen2_n6_cnot2_j_n1274 (1);
  n1278_o <= gen2_n6_cnot2_j_n1274 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1279_o <= a (4);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1280_o <= s2_mid (5);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1281_o <= n1279_o & n1280_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n5_cnot2_j_n1282 <= gen2_n5_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n5_cnot2_j : entity work.cnot port map (
    i => n1281_o,
    o => gen2_n5_cnot2_j_o);
  n1285_o <= gen2_n5_cnot2_j_n1282 (1);
  n1286_o <= gen2_n5_cnot2_j_n1282 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1287_o <= a (3);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1288_o <= s2_mid (4);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1289_o <= n1287_o & n1288_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n4_cnot2_j_n1290 <= gen2_n4_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n4_cnot2_j : entity work.cnot port map (
    i => n1289_o,
    o => gen2_n4_cnot2_j_o);
  n1293_o <= gen2_n4_cnot2_j_n1290 (1);
  n1294_o <= gen2_n4_cnot2_j_n1290 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1295_o <= a (2);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1296_o <= s2_mid (3);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1297_o <= n1295_o & n1296_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n3_cnot2_j_n1298 <= gen2_n3_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n3_cnot2_j : entity work.cnot port map (
    i => n1297_o,
    o => gen2_n3_cnot2_j_o);
  n1301_o <= gen2_n3_cnot2_j_n1298 (1);
  n1302_o <= gen2_n3_cnot2_j_n1298 (0);
  -- vhdl_source/add_in_place.vhdl:101:47
  n1303_o <= a (1);
  -- vhdl_source/add_in_place.vhdl:101:61
  n1304_o <= s2_mid (2);
  -- vhdl_source/add_in_place.vhdl:101:53
  n1305_o <= n1303_o & n1304_o;
  -- vhdl_source/add_in_place.vhdl:102:32
  gen2_n2_cnot2_j_n1306 <= gen2_n2_cnot2_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:101:16
  gen2_n2_cnot2_j : entity work.cnot port map (
    i => n1305_o,
    o => gen2_n2_cnot2_j_o);
  n1309_o <= gen2_n2_cnot2_j_n1306 (1);
  n1310_o <= gen2_n2_cnot2_j_n1306 (0);
  -- vhdl_source/add_in_place.vhdl:104:34
  n1311_o <= s2_mid (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:108:25
  n1312_o <= s2_a (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1313_o <= s2_b (0);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1314_o <= s3_mid (0);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1315_o <= n1313_o & n1314_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1316_o <= s2_a (1);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1317_o <= n1315_o & n1316_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n1_ccnot3_j_n1318 <= gen3_n1_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n1_ccnot3_j : entity work.ccnot port map (
    i => n1317_o,
    o => gen3_n1_ccnot3_j_o);
  n1321_o <= gen3_n1_ccnot3_j_n1318 (2);
  n1322_o <= gen3_n1_ccnot3_j_n1318 (1);
  n1323_o <= gen3_n1_ccnot3_j_n1318 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1324_o <= s2_b (1);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1325_o <= s3_mid (1);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1326_o <= n1324_o & n1325_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1327_o <= s2_a (2);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1328_o <= n1326_o & n1327_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n2_ccnot3_j_n1329 <= gen3_n2_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n2_ccnot3_j : entity work.ccnot port map (
    i => n1328_o,
    o => gen3_n2_ccnot3_j_o);
  n1332_o <= gen3_n2_ccnot3_j_n1329 (2);
  n1333_o <= gen3_n2_ccnot3_j_n1329 (1);
  n1334_o <= gen3_n2_ccnot3_j_n1329 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1335_o <= s2_b (2);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1336_o <= s3_mid (2);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1337_o <= n1335_o & n1336_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1338_o <= s2_a (3);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1339_o <= n1337_o & n1338_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n3_ccnot3_j_n1340 <= gen3_n3_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n3_ccnot3_j : entity work.ccnot port map (
    i => n1339_o,
    o => gen3_n3_ccnot3_j_o);
  n1343_o <= gen3_n3_ccnot3_j_n1340 (2);
  n1344_o <= gen3_n3_ccnot3_j_n1340 (1);
  n1345_o <= gen3_n3_ccnot3_j_n1340 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1346_o <= s2_b (3);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1347_o <= s3_mid (3);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1348_o <= n1346_o & n1347_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1349_o <= s2_a (4);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1350_o <= n1348_o & n1349_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n4_ccnot3_j_n1351 <= gen3_n4_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n4_ccnot3_j : entity work.ccnot port map (
    i => n1350_o,
    o => gen3_n4_ccnot3_j_o);
  n1354_o <= gen3_n4_ccnot3_j_n1351 (2);
  n1355_o <= gen3_n4_ccnot3_j_n1351 (1);
  n1356_o <= gen3_n4_ccnot3_j_n1351 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1357_o <= s2_b (4);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1358_o <= s3_mid (4);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1359_o <= n1357_o & n1358_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1360_o <= s2_a (5);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1361_o <= n1359_o & n1360_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n5_ccnot3_j_n1362 <= gen3_n5_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n5_ccnot3_j : entity work.ccnot port map (
    i => n1361_o,
    o => gen3_n5_ccnot3_j_o);
  n1365_o <= gen3_n5_ccnot3_j_n1362 (2);
  n1366_o <= gen3_n5_ccnot3_j_n1362 (1);
  n1367_o <= gen3_n5_ccnot3_j_n1362 (0);
  -- vhdl_source/add_in_place.vhdl:110:52
  n1368_o <= s2_b (5);
  -- vhdl_source/add_in_place.vhdl:110:66
  n1369_o <= s3_mid (5);
  -- vhdl_source/add_in_place.vhdl:110:58
  n1370_o <= n1368_o & n1369_o;
  -- vhdl_source/add_in_place.vhdl:110:78
  n1371_o <= s2_a (6);
  -- vhdl_source/add_in_place.vhdl:110:72
  n1372_o <= n1370_o & n1371_o;
  -- vhdl_source/add_in_place.vhdl:111:72
  gen3_n6_ccnot3_j_n1373 <= gen3_n6_ccnot3_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:110:16
  gen3_n6_ccnot3_j : entity work.ccnot port map (
    i => n1372_o,
    o => gen3_n6_ccnot3_j_o);
  n1376_o <= gen3_n6_ccnot3_j_n1373 (2);
  n1377_o <= gen3_n6_ccnot3_j_n1373 (1);
  n1378_o <= gen3_n6_ccnot3_j_n1373 (0);
  -- vhdl_source/add_in_place.vhdl:115:27
  n1379_o <= s3_mid (6);
  -- vhdl_source/add_in_place.vhdl:116:25
  n1380_o <= s2_b (6);
  -- vhdl_source/add_in_place.vhdl:119:41
  n1381_o <= s3_a (6);
  -- vhdl_source/add_in_place.vhdl:119:53
  n1382_o <= s3_b (6);
  -- vhdl_source/add_in_place.vhdl:119:47
  n1383_o <= n1381_o & n1382_o;
  -- vhdl_source/add_in_place.vhdl:120:56
  cnot_4_n1384 <= cnot_4_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:119:8
  cnot_4 : entity work.cnot port map (
    i => n1383_o,
    o => cnot_4_o);
  n1387_o <= cnot_4_n1384 (1);
  n1388_o <= cnot_4_n1384 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1389_o <= s3_a (5);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1390_o <= s3_b (5);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1391_o <= n1389_o & n1390_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1392_o <= s4_mid (6);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1393_o <= n1391_o & n1392_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n5_peres4_j_n1394 <= gen4_n5_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n5_peres4_j : entity work.peres port map (
    i => n1393_o,
    o => gen4_n5_peres4_j_o);
  n1397_o <= gen4_n5_peres4_j_n1394 (2);
  n1398_o <= gen4_n5_peres4_j_n1394 (1);
  n1399_o <= gen4_n5_peres4_j_n1394 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1400_o <= s3_a (4);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1401_o <= s3_b (4);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1402_o <= n1400_o & n1401_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1403_o <= s4_mid (5);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1404_o <= n1402_o & n1403_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n4_peres4_j_n1405 <= gen4_n4_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n4_peres4_j : entity work.peres port map (
    i => n1404_o,
    o => gen4_n4_peres4_j_o);
  n1408_o <= gen4_n4_peres4_j_n1405 (2);
  n1409_o <= gen4_n4_peres4_j_n1405 (1);
  n1410_o <= gen4_n4_peres4_j_n1405 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1411_o <= s3_a (3);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1412_o <= s3_b (3);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1413_o <= n1411_o & n1412_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1414_o <= s4_mid (4);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1415_o <= n1413_o & n1414_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n3_peres4_j_n1416 <= gen4_n3_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n3_peres4_j : entity work.peres port map (
    i => n1415_o,
    o => gen4_n3_peres4_j_o);
  n1419_o <= gen4_n3_peres4_j_n1416 (2);
  n1420_o <= gen4_n3_peres4_j_n1416 (1);
  n1421_o <= gen4_n3_peres4_j_n1416 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1422_o <= s3_a (2);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1423_o <= s3_b (2);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1424_o <= n1422_o & n1423_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1425_o <= s4_mid (3);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1426_o <= n1424_o & n1425_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n2_peres4_j_n1427 <= gen4_n2_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n2_peres4_j : entity work.peres port map (
    i => n1426_o,
    o => gen4_n2_peres4_j_o);
  n1430_o <= gen4_n2_peres4_j_n1427 (2);
  n1431_o <= gen4_n2_peres4_j_n1427 (1);
  n1432_o <= gen4_n2_peres4_j_n1427 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1433_o <= s3_a (1);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1434_o <= s3_b (1);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1435_o <= n1433_o & n1434_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1436_o <= s4_mid (2);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1437_o <= n1435_o & n1436_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n1_peres4_j_n1438 <= gen4_n1_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n1_peres4_j : entity work.peres port map (
    i => n1437_o,
    o => gen4_n1_peres4_j_o);
  n1441_o <= gen4_n1_peres4_j_n1438 (2);
  n1442_o <= gen4_n1_peres4_j_n1438 (1);
  n1443_o <= gen4_n1_peres4_j_n1438 (0);
  -- vhdl_source/add_in_place.vhdl:123:52
  n1444_o <= s3_a (0);
  -- vhdl_source/add_in_place.vhdl:123:62
  n1445_o <= s3_b (0);
  -- vhdl_source/add_in_place.vhdl:123:56
  n1446_o <= n1444_o & n1445_o;
  -- vhdl_source/add_in_place.vhdl:123:74
  n1447_o <= s4_mid (1);
  -- vhdl_source/add_in_place.vhdl:123:66
  n1448_o <= n1446_o & n1447_o;
  -- vhdl_source/add_in_place.vhdl:124:72
  gen4_n0_peres4_j_n1449 <= gen4_n0_peres4_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:123:16
  gen4_n0_peres4_j : entity work.peres port map (
    i => n1448_o,
    o => gen4_n0_peres4_j_o);
  n1452_o <= gen4_n0_peres4_j_n1449 (2);
  n1453_o <= gen4_n0_peres4_j_n1449 (1);
  n1454_o <= gen4_n0_peres4_j_n1449 (0);
  -- vhdl_source/add_in_place.vhdl:128:25
  n1455_o <= s4_mid (0);
  -- vhdl_source/add_in_place.vhdl:131:34
  n1456_o <= s4_a (1 downto 0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1457_o <= s5_mid (1);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1458_o <= s4_a (2);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1459_o <= n1457_o & n1458_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n1_cnot5_j_n1460 <= gen5_n1_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n1_cnot5_j : entity work.cnot port map (
    i => n1459_o,
    o => gen5_n1_cnot5_j_o);
  n1463_o <= gen5_n1_cnot5_j_n1460 (1);
  n1464_o <= gen5_n1_cnot5_j_n1460 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1465_o <= s5_mid (2);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1466_o <= s4_a (3);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1467_o <= n1465_o & n1466_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n2_cnot5_j_n1468 <= gen5_n2_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n2_cnot5_j : entity work.cnot port map (
    i => n1467_o,
    o => gen5_n2_cnot5_j_o);
  n1471_o <= gen5_n2_cnot5_j_n1468 (1);
  n1472_o <= gen5_n2_cnot5_j_n1468 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1473_o <= s5_mid (3);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1474_o <= s4_a (4);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1475_o <= n1473_o & n1474_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n3_cnot5_j_n1476 <= gen5_n3_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n3_cnot5_j : entity work.cnot port map (
    i => n1475_o,
    o => gen5_n3_cnot5_j_o);
  n1479_o <= gen5_n3_cnot5_j_n1476 (1);
  n1480_o <= gen5_n3_cnot5_j_n1476 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1481_o <= s5_mid (4);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1482_o <= s4_a (5);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1483_o <= n1481_o & n1482_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n4_cnot5_j_n1484 <= gen5_n4_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n4_cnot5_j : entity work.cnot port map (
    i => n1483_o,
    o => gen5_n4_cnot5_j_o);
  n1487_o <= gen5_n4_cnot5_j_n1484 (1);
  n1488_o <= gen5_n4_cnot5_j_n1484 (0);
  -- vhdl_source/add_in_place.vhdl:133:52
  n1489_o <= s5_mid (5);
  -- vhdl_source/add_in_place.vhdl:133:62
  n1490_o <= s4_a (6);
  -- vhdl_source/add_in_place.vhdl:133:56
  n1491_o <= n1489_o & n1490_o;
  -- vhdl_source/add_in_place.vhdl:134:72
  gen5_n5_cnot5_j_n1492 <= gen5_n5_cnot5_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:133:16
  gen5_n5_cnot5_j : entity work.cnot port map (
    i => n1491_o,
    o => gen5_n5_cnot5_j_o);
  n1495_o <= gen5_n5_cnot5_j_n1492 (1);
  n1496_o <= gen5_n5_cnot5_j_n1492 (0);
  -- vhdl_source/add_in_place.vhdl:137:25
  n1497_o <= s5_mid (0);
  -- vhdl_source/add_in_place.vhdl:138:27
  n1498_o <= s5_mid (6);
  -- vhdl_source/add_in_place.vhdl:142:23
  n1499_o <= s5_a (0);
  -- vhdl_source/add_in_place.vhdl:143:23
  n1500_o <= s5_b (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1501_o <= s5_a (1);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1502_o <= s5_b (1);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1503_o <= n1501_o & n1502_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n1_cnot1_j_n1504 <= gen6_n1_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n1_cnot1_j : entity work.cnot port map (
    i => n1503_o,
    o => gen6_n1_cnot1_j_o);
  n1507_o <= gen6_n1_cnot1_j_n1504 (1);
  n1508_o <= gen6_n1_cnot1_j_n1504 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1509_o <= s5_a (2);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1510_o <= s5_b (2);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1511_o <= n1509_o & n1510_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n2_cnot1_j_n1512 <= gen6_n2_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n2_cnot1_j : entity work.cnot port map (
    i => n1511_o,
    o => gen6_n2_cnot1_j_o);
  n1515_o <= gen6_n2_cnot1_j_n1512 (1);
  n1516_o <= gen6_n2_cnot1_j_n1512 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1517_o <= s5_a (3);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1518_o <= s5_b (3);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1519_o <= n1517_o & n1518_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n3_cnot1_j_n1520 <= gen6_n3_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n3_cnot1_j : entity work.cnot port map (
    i => n1519_o,
    o => gen6_n3_cnot1_j_o);
  n1523_o <= gen6_n3_cnot1_j_n1520 (1);
  n1524_o <= gen6_n3_cnot1_j_n1520 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1525_o <= s5_a (4);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1526_o <= s5_b (4);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1527_o <= n1525_o & n1526_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n4_cnot1_j_n1528 <= gen6_n4_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n4_cnot1_j : entity work.cnot port map (
    i => n1527_o,
    o => gen6_n4_cnot1_j_o);
  n1531_o <= gen6_n4_cnot1_j_n1528 (1);
  n1532_o <= gen6_n4_cnot1_j_n1528 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1533_o <= s5_a (5);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1534_o <= s5_b (5);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1535_o <= n1533_o & n1534_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n5_cnot1_j_n1536 <= gen6_n5_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n5_cnot1_j : entity work.cnot port map (
    i => n1535_o,
    o => gen6_n5_cnot1_j_o);
  n1539_o <= gen6_n5_cnot1_j_n1536 (1);
  n1540_o <= gen6_n5_cnot1_j_n1536 (0);
  -- vhdl_source/add_in_place.vhdl:146:50
  n1541_o <= s5_a (6);
  -- vhdl_source/add_in_place.vhdl:146:60
  n1542_o <= s5_b (6);
  -- vhdl_source/add_in_place.vhdl:146:54
  n1543_o <= n1541_o & n1542_o;
  -- vhdl_source/add_in_place.vhdl:147:72
  gen6_n6_cnot1_j_n1544 <= gen6_n6_cnot1_j_o; -- (signal)
  -- vhdl_source/add_in_place.vhdl:146:16
  gen6_n6_cnot1_j : entity work.cnot port map (
    i => n1543_o,
    o => gen6_n6_cnot1_j_o);
  n1547_o <= gen6_n6_cnot1_j_n1544 (1);
  n1548_o <= gen6_n6_cnot1_j_n1544 (0);
  n1549_o <= n1265_o & n1257_o & n1249_o & n1241_o & n1233_o & n1225_o & n1267_o;
  n1550_o <= n1266_o & n1258_o & n1250_o & n1242_o & n1234_o & n1226_o & n1268_o;
  n1551_o <= n1270_o & n1277_o & n1285_o & n1293_o & n1301_o & n1309_o & n1269_o;
  n1552_o <= n1278_o & n1286_o & n1294_o & n1302_o & n1310_o & n1311_o;
  n1553_o <= n1378_o & n1367_o & n1356_o & n1345_o & n1334_o & n1323_o & n1312_o;
  n1554_o <= n1379_o & n1377_o & n1366_o & n1355_o & n1344_o & n1333_o & n1322_o;
  n1555_o <= n1380_o & n1376_o & n1365_o & n1354_o & n1343_o & n1332_o & n1321_o;
  n1556_o <= n1387_o & n1397_o & n1408_o & n1419_o & n1430_o & n1441_o & n1452_o;
  n1557_o <= n1399_o & n1410_o & n1421_o & n1432_o & n1443_o & n1454_o & n1455_o;
  n1558_o <= n1388_o & n1398_o & n1409_o & n1420_o & n1431_o & n1442_o & n1453_o;
  n1559_o <= n1496_o & n1488_o & n1480_o & n1472_o & n1464_o & n1456_o;
  n1560_o <= n1498_o & n1495_o & n1487_o & n1479_o & n1471_o & n1463_o & n1497_o;
  n1561_o <= n1547_o & n1539_o & n1531_o & n1523_o & n1515_o & n1507_o & n1499_o;
  n1562_o <= n1548_o & n1540_o & n1532_o & n1524_o & n1516_o & n1508_o & n1500_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_sub_in_place_9 is
  port (
    ctrl : in std_logic;
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    a_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_sub_in_place_9;

architecture rtl of add_sub_in_place_9 is
  signal b_cnot : std_logic_vector (8 downto 0);
  signal cnotr_n1205 : std_logic;
  signal cnotr_n1206 : std_logic_vector (8 downto 0);
  signal cnotr_ctrl_out : std_logic;
  signal cnotr_o : std_logic_vector (8 downto 0);
  signal add_n1211 : std_logic_vector (8 downto 0);
  signal add_n1212 : std_logic_vector (8 downto 0);
  signal add_a_out : std_logic_vector (8 downto 0);
  signal add_s : std_logic_vector (8 downto 0);
begin
  ctrl_out <= cnotr_n1205;
  a_out <= add_n1211;
  s <= add_n1212;
  -- vhdl_source/add_sub_in_place.vhdl:46:15
  b_cnot <= cnotr_n1206; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:76
  cnotr_n1205 <= cnotr_ctrl_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:51:91
  cnotr_n1206 <= cnotr_o; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:49:8
  cnotr : entity work.cnot_reg_9 port map (
    ctrl => ctrl,
    i => b,
    ctrl_out => cnotr_ctrl_out,
    o => cnotr_o);
  -- vhdl_source/add_sub_in_place.vhdl:55:73
  add_n1211 <= add_a_out; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:55:85
  add_n1212 <= add_s; -- (signal)
  -- vhdl_source/add_sub_in_place.vhdl:53:8
  add : entity work.add_in_place_9 port map (
    a => a,
    b => b_cnot,
    a_out => add_a_out,
    s => add_s);
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity add_scratch_9 is
  port (
    a : in std_logic_vector (8 downto 0);
    b : in std_logic_vector (8 downto 0);
    w : in std_logic_vector (8 downto 0);
    a_out : out std_logic_vector (8 downto 0);
    b_out : out std_logic_vector (8 downto 0);
    s : out std_logic_vector (8 downto 0));
end entity add_scratch_9;

architecture rtl of add_scratch_9 is
  signal a_s : std_logic_vector (7 downto 0);
  signal b_s : std_logic_vector (7 downto 0);
  signal s_s : std_logic_vector (7 downto 0);
  signal c_s : std_logic_vector (7 downto 0);
  signal pre_a : std_logic;
  signal pre_b : std_logic;
  signal pre_s : std_logic;
  signal post_s : std_logic;
  signal n827_o : std_logic;
  signal n828_o : std_logic;
  signal n829_o : std_logic_vector (1 downto 0);
  signal cnota_n830 : std_logic_vector (1 downto 0);
  signal cnota_o : std_logic_vector (1 downto 0);
  signal n833_o : std_logic;
  signal n834_o : std_logic;
  signal n835_o : std_logic;
  signal n836_o : std_logic_vector (1 downto 0);
  signal cnotb_n837 : std_logic_vector (1 downto 0);
  signal cnotb_o : std_logic_vector (1 downto 0);
  signal n840_o : std_logic;
  signal n841_o : std_logic;
  signal n842_o : std_logic_vector (1 downto 0);
  signal n843_o : std_logic;
  signal n844_o : std_logic_vector (2 downto 0);
  signal ccnotc_n845 : std_logic_vector (2 downto 0);
  signal ccnotc_o : std_logic_vector (2 downto 0);
  signal n848_o : std_logic;
  signal n849_o : std_logic;
  signal n850_o : std_logic;
  signal gen1_n1_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n1_mid3 : std_logic_vector (3 downto 0);
  signal n851_o : std_logic;
  signal n852_o : std_logic;
  signal n853_o : std_logic_vector (1 downto 0);
  signal n854_o : std_logic;
  signal n855_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_n856 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot1_o : std_logic_vector (2 downto 0);
  signal n859_o : std_logic;
  signal n860_o : std_logic;
  signal n861_o : std_logic;
  signal n862_o : std_logic;
  signal n863_o : std_logic;
  signal n864_o : std_logic;
  signal n865_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_n866 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot1_o : std_logic_vector (1 downto 0);
  signal n869_o : std_logic;
  signal n870_o : std_logic;
  signal n871_o : std_logic;
  signal n872_o : std_logic;
  signal n873_o : std_logic;
  signal n874_o : std_logic;
  signal n875_o : std_logic_vector (1 downto 0);
  signal n876_o : std_logic;
  signal n877_o : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_n878 : std_logic_vector (2 downto 0);
  signal gen1_n1_ccnot2_o : std_logic_vector (2 downto 0);
  signal n881_o : std_logic;
  signal n882_o : std_logic;
  signal n883_o : std_logic;
  signal n884_o : std_logic;
  signal n885_o : std_logic;
  signal n886_o : std_logic;
  signal n887_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_n888 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot2_o : std_logic_vector (1 downto 0);
  signal n891_o : std_logic;
  signal n892_o : std_logic;
  signal n893_o : std_logic;
  signal n894_o : std_logic;
  signal gen1_n2_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n2_mid3 : std_logic_vector (3 downto 0);
  signal n895_o : std_logic;
  signal n896_o : std_logic;
  signal n897_o : std_logic_vector (1 downto 0);
  signal n898_o : std_logic;
  signal n899_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_n900 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot1_o : std_logic_vector (2 downto 0);
  signal n903_o : std_logic;
  signal n904_o : std_logic;
  signal n905_o : std_logic;
  signal n906_o : std_logic;
  signal n907_o : std_logic;
  signal n908_o : std_logic;
  signal n909_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_n910 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot1_o : std_logic_vector (1 downto 0);
  signal n913_o : std_logic;
  signal n914_o : std_logic;
  signal n915_o : std_logic;
  signal n916_o : std_logic;
  signal n917_o : std_logic;
  signal n918_o : std_logic;
  signal n919_o : std_logic_vector (1 downto 0);
  signal n920_o : std_logic;
  signal n921_o : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_n922 : std_logic_vector (2 downto 0);
  signal gen1_n2_ccnot2_o : std_logic_vector (2 downto 0);
  signal n925_o : std_logic;
  signal n926_o : std_logic;
  signal n927_o : std_logic;
  signal n928_o : std_logic;
  signal n929_o : std_logic;
  signal n930_o : std_logic;
  signal n931_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_n932 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot2_o : std_logic_vector (1 downto 0);
  signal n935_o : std_logic;
  signal n936_o : std_logic;
  signal n937_o : std_logic;
  signal n938_o : std_logic;
  signal gen1_n3_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n3_mid3 : std_logic_vector (3 downto 0);
  signal n939_o : std_logic;
  signal n940_o : std_logic;
  signal n941_o : std_logic_vector (1 downto 0);
  signal n942_o : std_logic;
  signal n943_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_n944 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot1_o : std_logic_vector (2 downto 0);
  signal n947_o : std_logic;
  signal n948_o : std_logic;
  signal n949_o : std_logic;
  signal n950_o : std_logic;
  signal n951_o : std_logic;
  signal n952_o : std_logic;
  signal n953_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_n954 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot1_o : std_logic_vector (1 downto 0);
  signal n957_o : std_logic;
  signal n958_o : std_logic;
  signal n959_o : std_logic;
  signal n960_o : std_logic;
  signal n961_o : std_logic;
  signal n962_o : std_logic;
  signal n963_o : std_logic_vector (1 downto 0);
  signal n964_o : std_logic;
  signal n965_o : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_n966 : std_logic_vector (2 downto 0);
  signal gen1_n3_ccnot2_o : std_logic_vector (2 downto 0);
  signal n969_o : std_logic;
  signal n970_o : std_logic;
  signal n971_o : std_logic;
  signal n972_o : std_logic;
  signal n973_o : std_logic;
  signal n974_o : std_logic;
  signal n975_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_n976 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot2_o : std_logic_vector (1 downto 0);
  signal n979_o : std_logic;
  signal n980_o : std_logic;
  signal n981_o : std_logic;
  signal n982_o : std_logic;
  signal gen1_n4_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n4_mid3 : std_logic_vector (3 downto 0);
  signal n983_o : std_logic;
  signal n984_o : std_logic;
  signal n985_o : std_logic_vector (1 downto 0);
  signal n986_o : std_logic;
  signal n987_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_n988 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot1_o : std_logic_vector (2 downto 0);
  signal n991_o : std_logic;
  signal n992_o : std_logic;
  signal n993_o : std_logic;
  signal n994_o : std_logic;
  signal n995_o : std_logic;
  signal n996_o : std_logic;
  signal n997_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_n998 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot1_o : std_logic_vector (1 downto 0);
  signal n1001_o : std_logic;
  signal n1002_o : std_logic;
  signal n1003_o : std_logic;
  signal n1004_o : std_logic;
  signal n1005_o : std_logic;
  signal n1006_o : std_logic;
  signal n1007_o : std_logic_vector (1 downto 0);
  signal n1008_o : std_logic;
  signal n1009_o : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_n1010 : std_logic_vector (2 downto 0);
  signal gen1_n4_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1013_o : std_logic;
  signal n1014_o : std_logic;
  signal n1015_o : std_logic;
  signal n1016_o : std_logic;
  signal n1017_o : std_logic;
  signal n1018_o : std_logic;
  signal n1019_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_n1020 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot2_o : std_logic_vector (1 downto 0);
  signal n1023_o : std_logic;
  signal n1024_o : std_logic;
  signal n1025_o : std_logic;
  signal n1026_o : std_logic;
  signal gen1_n5_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n5_mid3 : std_logic_vector (3 downto 0);
  signal n1027_o : std_logic;
  signal n1028_o : std_logic;
  signal n1029_o : std_logic_vector (1 downto 0);
  signal n1030_o : std_logic;
  signal n1031_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_n1032 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1035_o : std_logic;
  signal n1036_o : std_logic;
  signal n1037_o : std_logic;
  signal n1038_o : std_logic;
  signal n1039_o : std_logic;
  signal n1040_o : std_logic;
  signal n1041_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_n1042 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot1_o : std_logic_vector (1 downto 0);
  signal n1045_o : std_logic;
  signal n1046_o : std_logic;
  signal n1047_o : std_logic;
  signal n1048_o : std_logic;
  signal n1049_o : std_logic;
  signal n1050_o : std_logic;
  signal n1051_o : std_logic_vector (1 downto 0);
  signal n1052_o : std_logic;
  signal n1053_o : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_n1054 : std_logic_vector (2 downto 0);
  signal gen1_n5_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1057_o : std_logic;
  signal n1058_o : std_logic;
  signal n1059_o : std_logic;
  signal n1060_o : std_logic;
  signal n1061_o : std_logic;
  signal n1062_o : std_logic;
  signal n1063_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_n1064 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot2_o : std_logic_vector (1 downto 0);
  signal n1067_o : std_logic;
  signal n1068_o : std_logic;
  signal n1069_o : std_logic;
  signal n1070_o : std_logic;
  signal gen1_n6_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n6_mid3 : std_logic_vector (3 downto 0);
  signal n1071_o : std_logic;
  signal n1072_o : std_logic;
  signal n1073_o : std_logic_vector (1 downto 0);
  signal n1074_o : std_logic;
  signal n1075_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_n1076 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1079_o : std_logic;
  signal n1080_o : std_logic;
  signal n1081_o : std_logic;
  signal n1082_o : std_logic;
  signal n1083_o : std_logic;
  signal n1084_o : std_logic;
  signal n1085_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_n1086 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot1_o : std_logic_vector (1 downto 0);
  signal n1089_o : std_logic;
  signal n1090_o : std_logic;
  signal n1091_o : std_logic;
  signal n1092_o : std_logic;
  signal n1093_o : std_logic;
  signal n1094_o : std_logic;
  signal n1095_o : std_logic_vector (1 downto 0);
  signal n1096_o : std_logic;
  signal n1097_o : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_n1098 : std_logic_vector (2 downto 0);
  signal gen1_n6_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1101_o : std_logic;
  signal n1102_o : std_logic;
  signal n1103_o : std_logic;
  signal n1104_o : std_logic;
  signal n1105_o : std_logic;
  signal n1106_o : std_logic;
  signal n1107_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_n1108 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot2_o : std_logic_vector (1 downto 0);
  signal n1111_o : std_logic;
  signal n1112_o : std_logic;
  signal n1113_o : std_logic;
  signal n1114_o : std_logic;
  signal gen1_n7_mid1 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid2 : std_logic_vector (3 downto 0);
  signal gen1_n7_mid3 : std_logic_vector (3 downto 0);
  signal n1115_o : std_logic;
  signal n1116_o : std_logic;
  signal n1117_o : std_logic_vector (1 downto 0);
  signal n1118_o : std_logic;
  signal n1119_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_n1120 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot1_o : std_logic_vector (2 downto 0);
  signal n1123_o : std_logic;
  signal n1124_o : std_logic;
  signal n1125_o : std_logic;
  signal n1126_o : std_logic;
  signal n1127_o : std_logic;
  signal n1128_o : std_logic;
  signal n1129_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_n1130 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot1_o : std_logic_vector (1 downto 0);
  signal n1133_o : std_logic;
  signal n1134_o : std_logic;
  signal n1135_o : std_logic;
  signal n1136_o : std_logic;
  signal n1137_o : std_logic;
  signal n1138_o : std_logic;
  signal n1139_o : std_logic_vector (1 downto 0);
  signal n1140_o : std_logic;
  signal n1141_o : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_n1142 : std_logic_vector (2 downto 0);
  signal gen1_n7_ccnot2_o : std_logic_vector (2 downto 0);
  signal n1145_o : std_logic;
  signal n1146_o : std_logic;
  signal n1147_o : std_logic;
  signal n1148_o : std_logic;
  signal n1149_o : std_logic;
  signal n1150_o : std_logic;
  signal n1151_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_n1152 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot2_o : std_logic_vector (1 downto 0);
  signal n1155_o : std_logic;
  signal n1156_o : std_logic;
  signal n1157_o : std_logic;
  signal n1158_o : std_logic;
  signal n1159_o : std_logic;
  signal n1160_o : std_logic;
  signal n1161_o : std_logic_vector (1 downto 0);
  signal cnoteb_n1162 : std_logic_vector (1 downto 0);
  signal cnoteb_o : std_logic_vector (1 downto 0);
  signal n1165_o : std_logic;
  signal n1166_o : std_logic;
  signal n1167_o : std_logic;
  signal n1168_o : std_logic_vector (1 downto 0);
  signal cnotea_n1169 : std_logic_vector (1 downto 0);
  signal cnotea_o : std_logic_vector (1 downto 0);
  signal n1172_o : std_logic;
  signal n1173_o : std_logic;
  signal n1174_o : std_logic_vector (8 downto 0);
  signal n1175_o : std_logic_vector (8 downto 0);
  signal n1176_o : std_logic_vector (8 downto 0);
  signal n1177_o : std_logic_vector (7 downto 0);
  signal n1178_o : std_logic_vector (7 downto 0);
  signal n1179_o : std_logic_vector (7 downto 0);
  signal n1180_o : std_logic_vector (7 downto 0);
  signal n1181_o : std_logic_vector (3 downto 0);
  signal n1182_o : std_logic_vector (3 downto 0);
  signal n1183_o : std_logic_vector (3 downto 0);
  signal n1184_o : std_logic_vector (3 downto 0);
  signal n1185_o : std_logic_vector (3 downto 0);
  signal n1186_o : std_logic_vector (3 downto 0);
  signal n1187_o : std_logic_vector (3 downto 0);
  signal n1188_o : std_logic_vector (3 downto 0);
  signal n1189_o : std_logic_vector (3 downto 0);
  signal n1190_o : std_logic_vector (3 downto 0);
  signal n1191_o : std_logic_vector (3 downto 0);
  signal n1192_o : std_logic_vector (3 downto 0);
  signal n1193_o : std_logic_vector (3 downto 0);
  signal n1194_o : std_logic_vector (3 downto 0);
  signal n1195_o : std_logic_vector (3 downto 0);
  signal n1196_o : std_logic_vector (3 downto 0);
  signal n1197_o : std_logic_vector (3 downto 0);
  signal n1198_o : std_logic_vector (3 downto 0);
  signal n1199_o : std_logic_vector (3 downto 0);
  signal n1200_o : std_logic_vector (3 downto 0);
  signal n1201_o : std_logic_vector (3 downto 0);
begin
  a_out <= n1174_o;
  b_out <= n1175_o;
  s <= n1176_o;
  -- vhdl_source/add_scratch.vhdl:32:15
  a_s <= n1177_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:20
  b_s <= n1178_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:25
  s_s <= n1179_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:32:30
  c_s <= n1180_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:15
  pre_a <= n833_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:22
  pre_b <= n840_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:35:29
  pre_s <= n834_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:38:15
  post_s <= n1166_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:37
  n827_o <= a (0);
  -- vhdl_source/add_scratch.vhdl:56:44
  n828_o <= w (0);
  -- vhdl_source/add_scratch.vhdl:56:41
  n829_o <= n827_o & n828_o;
  -- vhdl_source/add_scratch.vhdl:56:57
  cnota_n830 <= cnota_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:56:8
  cnota : entity work.cnot port map (
    i => n829_o,
    o => cnota_o);
  n833_o <= cnota_n830 (1);
  n834_o <= cnota_n830 (0);
  -- vhdl_source/add_scratch.vhdl:57:37
  n835_o <= b (0);
  -- vhdl_source/add_scratch.vhdl:57:41
  n836_o <= n835_o & pre_s;
  -- vhdl_source/add_scratch.vhdl:57:58
  cnotb_n837 <= cnotb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:57:8
  cnotb : entity work.cnot port map (
    i => n836_o,
    o => cnotb_o);
  n840_o <= cnotb_n837 (1);
  n841_o <= cnotb_n837 (0);
  -- vhdl_source/add_scratch.vhdl:58:44
  n842_o <= pre_a & pre_b;
  -- vhdl_source/add_scratch.vhdl:58:55
  n843_o <= w (1);
  -- vhdl_source/add_scratch.vhdl:58:52
  n844_o <= n842_o & n843_o;
  -- vhdl_source/add_scratch.vhdl:59:64
  ccnotc_n845 <= ccnotc_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:58:8
  ccnotc : entity work.ccnot port map (
    i => n844_o,
    o => ccnotc_o);
  n848_o <= ccnotc_n845 (2);
  -- vhdl_source/cordic_stage.vhdl:15:16
  n849_o <= ccnotc_n845 (1);
  -- vhdl_source/cordic_stage.vhdl:14:23
  n850_o <= ccnotc_n845 (0);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n1_mid1 <= n1181_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n1_mid2 <= n1182_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n1_mid3 <= n1183_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n851_o <= b (1);
  -- vhdl_source/add_scratch.vhdl:69:56
  n852_o <= c_s (0);
  -- vhdl_source/add_scratch.vhdl:69:51
  n853_o <= n851_o & n852_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n854_o <= w (2);
  -- vhdl_source/add_scratch.vhdl:69:62
  n855_o <= n853_o & n854_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n1_ccnot1_n856 <= gen1_n1_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n1_ccnot1 : entity work.ccnot port map (
    i => n855_o,
    o => gen1_n1_ccnot1_o);
  -- vhdl_source/cordic_stage.vhdl:14:16
  n859_o <= gen1_n1_ccnot1_n856 (2);
  -- vhdl_source/cordic_stage.vhdl:13:16
  n860_o <= gen1_n1_ccnot1_n856 (1);
  n861_o <= gen1_n1_ccnot1_n856 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n862_o <= a (1);
  -- vhdl_source/add_scratch.vhdl:76:48
  n863_o <= gen1_n1_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n864_o <= gen1_n1_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n865_o <= n863_o & n864_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n1_cnot1_n866 <= gen1_n1_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n1_cnot1 : entity work.cnot port map (
    i => n865_o,
    o => gen1_n1_cnot1_o);
  n869_o <= gen1_n1_cnot1_n866 (1);
  n870_o <= gen1_n1_cnot1_n866 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n871_o <= gen1_n1_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n872_o <= gen1_n1_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n873_o <= gen1_n1_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n874_o <= gen1_n1_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n875_o <= n873_o & n874_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n876_o <= gen1_n1_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n877_o <= n875_o & n876_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n1_ccnot2_n878 <= gen1_n1_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n1_ccnot2 : entity work.ccnot port map (
    i => n877_o,
    o => gen1_n1_ccnot2_o);
  n881_o <= gen1_n1_ccnot2_n878 (2);
  n882_o <= gen1_n1_ccnot2_n878 (1);
  n883_o <= gen1_n1_ccnot2_n878 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n884_o <= gen1_n1_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n885_o <= gen1_n1_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n886_o <= gen1_n1_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n887_o <= n885_o & n886_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n1_cnot2_n888 <= gen1_n1_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n1_cnot2 : entity work.cnot port map (
    i => n887_o,
    o => gen1_n1_cnot2_o);
  n891_o <= gen1_n1_cnot2_n888 (1);
  n892_o <= gen1_n1_cnot2_n888 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n893_o <= gen1_n1_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n894_o <= gen1_n1_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n2_mid1 <= n1184_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n2_mid2 <= n1185_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n2_mid3 <= n1186_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n895_o <= b (2);
  -- vhdl_source/add_scratch.vhdl:69:56
  n896_o <= c_s (1);
  -- vhdl_source/add_scratch.vhdl:69:51
  n897_o <= n895_o & n896_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n898_o <= w (3);
  -- vhdl_source/add_scratch.vhdl:69:62
  n899_o <= n897_o & n898_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n2_ccnot1_n900 <= gen1_n2_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n2_ccnot1 : entity work.ccnot port map (
    i => n899_o,
    o => gen1_n2_ccnot1_o);
  n903_o <= gen1_n2_ccnot1_n900 (2);
  n904_o <= gen1_n2_ccnot1_n900 (1);
  n905_o <= gen1_n2_ccnot1_n900 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n906_o <= a (2);
  -- vhdl_source/add_scratch.vhdl:76:48
  n907_o <= gen1_n2_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n908_o <= gen1_n2_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n909_o <= n907_o & n908_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n2_cnot1_n910 <= gen1_n2_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n2_cnot1 : entity work.cnot port map (
    i => n909_o,
    o => gen1_n2_cnot1_o);
  n913_o <= gen1_n2_cnot1_n910 (1);
  n914_o <= gen1_n2_cnot1_n910 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n915_o <= gen1_n2_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n916_o <= gen1_n2_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n917_o <= gen1_n2_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n918_o <= gen1_n2_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n919_o <= n917_o & n918_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n920_o <= gen1_n2_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n921_o <= n919_o & n920_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n2_ccnot2_n922 <= gen1_n2_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n2_ccnot2 : entity work.ccnot port map (
    i => n921_o,
    o => gen1_n2_ccnot2_o);
  n925_o <= gen1_n2_ccnot2_n922 (2);
  n926_o <= gen1_n2_ccnot2_n922 (1);
  n927_o <= gen1_n2_ccnot2_n922 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n928_o <= gen1_n2_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n929_o <= gen1_n2_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n930_o <= gen1_n2_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n931_o <= n929_o & n930_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n2_cnot2_n932 <= gen1_n2_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n2_cnot2 : entity work.cnot port map (
    i => n931_o,
    o => gen1_n2_cnot2_o);
  n935_o <= gen1_n2_cnot2_n932 (1);
  n936_o <= gen1_n2_cnot2_n932 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n937_o <= gen1_n2_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n938_o <= gen1_n2_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n3_mid1 <= n1187_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n3_mid2 <= n1188_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n3_mid3 <= n1189_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n939_o <= b (3);
  -- vhdl_source/add_scratch.vhdl:69:56
  n940_o <= c_s (2);
  -- vhdl_source/add_scratch.vhdl:69:51
  n941_o <= n939_o & n940_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n942_o <= w (4);
  -- vhdl_source/add_scratch.vhdl:69:62
  n943_o <= n941_o & n942_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n3_ccnot1_n944 <= gen1_n3_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n3_ccnot1 : entity work.ccnot port map (
    i => n943_o,
    o => gen1_n3_ccnot1_o);
  n947_o <= gen1_n3_ccnot1_n944 (2);
  n948_o <= gen1_n3_ccnot1_n944 (1);
  n949_o <= gen1_n3_ccnot1_n944 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n950_o <= a (3);
  -- vhdl_source/add_scratch.vhdl:76:48
  n951_o <= gen1_n3_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n952_o <= gen1_n3_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n953_o <= n951_o & n952_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n3_cnot1_n954 <= gen1_n3_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n3_cnot1 : entity work.cnot port map (
    i => n953_o,
    o => gen1_n3_cnot1_o);
  n957_o <= gen1_n3_cnot1_n954 (1);
  n958_o <= gen1_n3_cnot1_n954 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n959_o <= gen1_n3_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n960_o <= gen1_n3_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n961_o <= gen1_n3_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n962_o <= gen1_n3_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n963_o <= n961_o & n962_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n964_o <= gen1_n3_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n965_o <= n963_o & n964_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n3_ccnot2_n966 <= gen1_n3_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n3_ccnot2 : entity work.ccnot port map (
    i => n965_o,
    o => gen1_n3_ccnot2_o);
  n969_o <= gen1_n3_ccnot2_n966 (2);
  n970_o <= gen1_n3_ccnot2_n966 (1);
  n971_o <= gen1_n3_ccnot2_n966 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n972_o <= gen1_n3_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n973_o <= gen1_n3_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n974_o <= gen1_n3_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n975_o <= n973_o & n974_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n3_cnot2_n976 <= gen1_n3_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n3_cnot2 : entity work.cnot port map (
    i => n975_o,
    o => gen1_n3_cnot2_o);
  n979_o <= gen1_n3_cnot2_n976 (1);
  n980_o <= gen1_n3_cnot2_n976 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n981_o <= gen1_n3_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n982_o <= gen1_n3_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n4_mid1 <= n1190_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n4_mid2 <= n1191_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n4_mid3 <= n1192_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n983_o <= b (4);
  -- vhdl_source/add_scratch.vhdl:69:56
  n984_o <= c_s (3);
  -- vhdl_source/add_scratch.vhdl:69:51
  n985_o <= n983_o & n984_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n986_o <= w (5);
  -- vhdl_source/add_scratch.vhdl:69:62
  n987_o <= n985_o & n986_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n4_ccnot1_n988 <= gen1_n4_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n4_ccnot1 : entity work.ccnot port map (
    i => n987_o,
    o => gen1_n4_ccnot1_o);
  n991_o <= gen1_n4_ccnot1_n988 (2);
  n992_o <= gen1_n4_ccnot1_n988 (1);
  n993_o <= gen1_n4_ccnot1_n988 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n994_o <= a (4);
  -- vhdl_source/add_scratch.vhdl:76:48
  n995_o <= gen1_n4_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n996_o <= gen1_n4_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n997_o <= n995_o & n996_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n4_cnot1_n998 <= gen1_n4_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n4_cnot1 : entity work.cnot port map (
    i => n997_o,
    o => gen1_n4_cnot1_o);
  n1001_o <= gen1_n4_cnot1_n998 (1);
  n1002_o <= gen1_n4_cnot1_n998 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1003_o <= gen1_n4_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1004_o <= gen1_n4_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1005_o <= gen1_n4_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1006_o <= gen1_n4_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1007_o <= n1005_o & n1006_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1008_o <= gen1_n4_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1009_o <= n1007_o & n1008_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n4_ccnot2_n1010 <= gen1_n4_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n4_ccnot2 : entity work.ccnot port map (
    i => n1009_o,
    o => gen1_n4_ccnot2_o);
  n1013_o <= gen1_n4_ccnot2_n1010 (2);
  n1014_o <= gen1_n4_ccnot2_n1010 (1);
  n1015_o <= gen1_n4_ccnot2_n1010 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1016_o <= gen1_n4_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1017_o <= gen1_n4_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1018_o <= gen1_n4_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1019_o <= n1017_o & n1018_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n4_cnot2_n1020 <= gen1_n4_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n4_cnot2 : entity work.cnot port map (
    i => n1019_o,
    o => gen1_n4_cnot2_o);
  n1023_o <= gen1_n4_cnot2_n1020 (1);
  n1024_o <= gen1_n4_cnot2_n1020 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1025_o <= gen1_n4_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1026_o <= gen1_n4_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n5_mid1 <= n1193_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n5_mid2 <= n1194_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n5_mid3 <= n1195_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1027_o <= b (5);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1028_o <= c_s (4);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1029_o <= n1027_o & n1028_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1030_o <= w (6);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1031_o <= n1029_o & n1030_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n5_ccnot1_n1032 <= gen1_n5_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n5_ccnot1 : entity work.ccnot port map (
    i => n1031_o,
    o => gen1_n5_ccnot1_o);
  n1035_o <= gen1_n5_ccnot1_n1032 (2);
  n1036_o <= gen1_n5_ccnot1_n1032 (1);
  n1037_o <= gen1_n5_ccnot1_n1032 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1038_o <= a (5);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1039_o <= gen1_n5_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1040_o <= gen1_n5_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1041_o <= n1039_o & n1040_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n5_cnot1_n1042 <= gen1_n5_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n5_cnot1 : entity work.cnot port map (
    i => n1041_o,
    o => gen1_n5_cnot1_o);
  n1045_o <= gen1_n5_cnot1_n1042 (1);
  n1046_o <= gen1_n5_cnot1_n1042 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1047_o <= gen1_n5_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1048_o <= gen1_n5_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1049_o <= gen1_n5_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1050_o <= gen1_n5_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1051_o <= n1049_o & n1050_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1052_o <= gen1_n5_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1053_o <= n1051_o & n1052_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n5_ccnot2_n1054 <= gen1_n5_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n5_ccnot2 : entity work.ccnot port map (
    i => n1053_o,
    o => gen1_n5_ccnot2_o);
  n1057_o <= gen1_n5_ccnot2_n1054 (2);
  n1058_o <= gen1_n5_ccnot2_n1054 (1);
  n1059_o <= gen1_n5_ccnot2_n1054 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1060_o <= gen1_n5_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1061_o <= gen1_n5_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1062_o <= gen1_n5_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1063_o <= n1061_o & n1062_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n5_cnot2_n1064 <= gen1_n5_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n5_cnot2 : entity work.cnot port map (
    i => n1063_o,
    o => gen1_n5_cnot2_o);
  n1067_o <= gen1_n5_cnot2_n1064 (1);
  n1068_o <= gen1_n5_cnot2_n1064 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1069_o <= gen1_n5_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1070_o <= gen1_n5_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n6_mid1 <= n1196_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n6_mid2 <= n1197_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n6_mid3 <= n1198_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1071_o <= b (6);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1072_o <= c_s (5);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1073_o <= n1071_o & n1072_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1074_o <= w (7);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1075_o <= n1073_o & n1074_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n6_ccnot1_n1076 <= gen1_n6_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n6_ccnot1 : entity work.ccnot port map (
    i => n1075_o,
    o => gen1_n6_ccnot1_o);
  n1079_o <= gen1_n6_ccnot1_n1076 (2);
  n1080_o <= gen1_n6_ccnot1_n1076 (1);
  n1081_o <= gen1_n6_ccnot1_n1076 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1082_o <= a (6);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1083_o <= gen1_n6_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1084_o <= gen1_n6_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1085_o <= n1083_o & n1084_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n6_cnot1_n1086 <= gen1_n6_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n6_cnot1 : entity work.cnot port map (
    i => n1085_o,
    o => gen1_n6_cnot1_o);
  n1089_o <= gen1_n6_cnot1_n1086 (1);
  n1090_o <= gen1_n6_cnot1_n1086 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1091_o <= gen1_n6_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1092_o <= gen1_n6_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1093_o <= gen1_n6_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1094_o <= gen1_n6_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1095_o <= n1093_o & n1094_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1096_o <= gen1_n6_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1097_o <= n1095_o & n1096_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n6_ccnot2_n1098 <= gen1_n6_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n6_ccnot2 : entity work.ccnot port map (
    i => n1097_o,
    o => gen1_n6_ccnot2_o);
  n1101_o <= gen1_n6_ccnot2_n1098 (2);
  n1102_o <= gen1_n6_ccnot2_n1098 (1);
  n1103_o <= gen1_n6_ccnot2_n1098 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1104_o <= gen1_n6_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1105_o <= gen1_n6_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1106_o <= gen1_n6_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1107_o <= n1105_o & n1106_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n6_cnot2_n1108 <= gen1_n6_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n6_cnot2 : entity work.cnot port map (
    i => n1107_o,
    o => gen1_n6_cnot2_o);
  n1111_o <= gen1_n6_cnot2_n1108 (1);
  n1112_o <= gen1_n6_cnot2_n1108 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1113_o <= gen1_n6_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1114_o <= gen1_n6_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:65:23
  gen1_n7_mid1 <= n1199_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:29
  gen1_n7_mid2 <= n1200_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:65:35
  gen1_n7_mid3 <= n1201_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:47
  n1115_o <= b (7);
  -- vhdl_source/add_scratch.vhdl:69:56
  n1116_o <= c_s (6);
  -- vhdl_source/add_scratch.vhdl:69:51
  n1117_o <= n1115_o & n1116_o;
  -- vhdl_source/add_scratch.vhdl:69:65
  n1118_o <= w (8);
  -- vhdl_source/add_scratch.vhdl:69:62
  n1119_o <= n1117_o & n1118_o;
  -- vhdl_source/add_scratch.vhdl:70:72
  gen1_n7_ccnot1_n1120 <= gen1_n7_ccnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:69:16
  gen1_n7_ccnot1 : entity work.ccnot port map (
    i => n1119_o,
    o => gen1_n7_ccnot1_o);
  n1123_o <= gen1_n7_ccnot1_n1120 (2);
  n1124_o <= gen1_n7_ccnot1_n1120 (1);
  n1125_o <= gen1_n7_ccnot1_n1120 (0);
  -- vhdl_source/add_scratch.vhdl:73:28
  n1126_o <= a (7);
  -- vhdl_source/add_scratch.vhdl:76:48
  n1127_o <= gen1_n7_mid1 (1);
  -- vhdl_source/add_scratch.vhdl:76:58
  n1128_o <= gen1_n7_mid1 (2);
  -- vhdl_source/add_scratch.vhdl:76:52
  n1129_o <= n1127_o & n1128_o;
  -- vhdl_source/add_scratch.vhdl:77:64
  gen1_n7_cnot1_n1130 <= gen1_n7_cnot1_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:76:16
  gen1_n7_cnot1 : entity work.cnot port map (
    i => n1129_o,
    o => gen1_n7_cnot1_o);
  n1133_o <= gen1_n7_cnot1_n1130 (1);
  n1134_o <= gen1_n7_cnot1_n1130 (0);
  -- vhdl_source/add_scratch.vhdl:79:31
  n1135_o <= gen1_n7_mid1 (0);
  -- vhdl_source/add_scratch.vhdl:80:31
  n1136_o <= gen1_n7_mid1 (3);
  -- vhdl_source/add_scratch.vhdl:83:50
  n1137_o <= gen1_n7_mid2 (0);
  -- vhdl_source/add_scratch.vhdl:83:60
  n1138_o <= gen1_n7_mid2 (2);
  -- vhdl_source/add_scratch.vhdl:83:54
  n1139_o <= n1137_o & n1138_o;
  -- vhdl_source/add_scratch.vhdl:83:70
  n1140_o <= gen1_n7_mid2 (3);
  -- vhdl_source/add_scratch.vhdl:83:64
  n1141_o <= n1139_o & n1140_o;
  -- vhdl_source/add_scratch.vhdl:84:72
  gen1_n7_ccnot2_n1142 <= gen1_n7_ccnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:83:16
  gen1_n7_ccnot2 : entity work.ccnot port map (
    i => n1141_o,
    o => gen1_n7_ccnot2_o);
  n1145_o <= gen1_n7_ccnot2_n1142 (2);
  n1146_o <= gen1_n7_ccnot2_n1142 (1);
  n1147_o <= gen1_n7_ccnot2_n1142 (0);
  -- vhdl_source/add_scratch.vhdl:88:31
  n1148_o <= gen1_n7_mid2 (1);
  -- vhdl_source/add_scratch.vhdl:91:48
  n1149_o <= gen1_n7_mid3 (0);
  -- vhdl_source/add_scratch.vhdl:91:58
  n1150_o <= gen1_n7_mid3 (2);
  -- vhdl_source/add_scratch.vhdl:91:52
  n1151_o <= n1149_o & n1150_o;
  -- vhdl_source/add_scratch.vhdl:92:64
  gen1_n7_cnot2_n1152 <= gen1_n7_cnot2_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:91:16
  gen1_n7_cnot2 : entity work.cnot port map (
    i => n1151_o,
    o => gen1_n7_cnot2_o);
  n1155_o <= gen1_n7_cnot2_n1152 (1);
  n1156_o <= gen1_n7_cnot2_n1152 (0);
  -- vhdl_source/add_scratch.vhdl:95:30
  n1157_o <= gen1_n7_mid3 (1);
  -- vhdl_source/add_scratch.vhdl:96:30
  n1158_o <= gen1_n7_mid3 (3);
  -- vhdl_source/add_scratch.vhdl:101:38
  n1159_o <= b (8);
  -- vhdl_source/add_scratch.vhdl:101:49
  n1160_o <= c_s (7);
  -- vhdl_source/add_scratch.vhdl:101:44
  n1161_o <= n1159_o & n1160_o;
  -- vhdl_source/add_scratch.vhdl:102:64
  cnoteb_n1162 <= cnoteb_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:101:8
  cnoteb : entity work.cnot port map (
    i => n1161_o,
    o => cnoteb_o);
  n1165_o <= cnoteb_n1162 (1);
  n1166_o <= cnoteb_n1162 (0);
  -- vhdl_source/add_scratch.vhdl:105:38
  n1167_o <= a (8);
  -- vhdl_source/add_scratch.vhdl:105:44
  n1168_o <= n1167_o & post_s;
  -- vhdl_source/add_scratch.vhdl:106:64
  cnotea_n1169 <= cnotea_o; -- (signal)
  -- vhdl_source/add_scratch.vhdl:105:8
  cnotea : entity work.cnot port map (
    i => n1168_o,
    o => cnotea_o);
  n1172_o <= cnotea_n1169 (1);
  n1173_o <= cnotea_n1169 (0);
  n1174_o <= n1172_o & a_s;
  n1175_o <= n1165_o & b_s;
  n1176_o <= n1173_o & s_s;
  n1177_o <= n1155_o & n1111_o & n1067_o & n1023_o & n979_o & n935_o & n891_o & n848_o;
  n1178_o <= n1157_o & n1113_o & n1069_o & n1025_o & n981_o & n937_o & n893_o & n849_o;
  n1179_o <= n1156_o & n1112_o & n1068_o & n1024_o & n980_o & n936_o & n892_o & n841_o;
  n1180_o <= n1158_o & n1114_o & n1070_o & n1026_o & n982_o & n938_o & n894_o & n850_o;
  n1181_o <= n861_o & n860_o & n859_o & n862_o;
  n1182_o <= n872_o & n870_o & n869_o & n871_o;
  n1183_o <= n883_o & n882_o & n884_o & n881_o;
  n1184_o <= n905_o & n904_o & n903_o & n906_o;
  n1185_o <= n916_o & n914_o & n913_o & n915_o;
  n1186_o <= n927_o & n926_o & n928_o & n925_o;
  n1187_o <= n949_o & n948_o & n947_o & n950_o;
  n1188_o <= n960_o & n958_o & n957_o & n959_o;
  n1189_o <= n971_o & n970_o & n972_o & n969_o;
  n1190_o <= n993_o & n992_o & n991_o & n994_o;
  n1191_o <= n1004_o & n1002_o & n1001_o & n1003_o;
  n1192_o <= n1015_o & n1014_o & n1016_o & n1013_o;
  n1193_o <= n1037_o & n1036_o & n1035_o & n1038_o;
  n1194_o <= n1048_o & n1046_o & n1045_o & n1047_o;
  n1195_o <= n1059_o & n1058_o & n1060_o & n1057_o;
  n1196_o <= n1081_o & n1080_o & n1079_o & n1082_o;
  n1197_o <= n1092_o & n1090_o & n1089_o & n1091_o;
  n1198_o <= n1103_o & n1102_o & n1104_o & n1101_o;
  n1199_o <= n1125_o & n1124_o & n1123_o & n1126_o;
  n1200_o <= n1136_o & n1134_o & n1133_o & n1135_o;
  n1201_o <= n1147_o & n1146_o & n1148_o & n1145_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_4 is
  port (
    w : in std_logic_vector (13 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (13 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_4;

architecture rtl of cordic_stage_8_4 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (3 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n719_o : std_logic_vector (8 downto 0);
  signal add1_n720 : std_logic_vector (8 downto 0);
  signal add1_n721 : std_logic_vector (8 downto 0);
  signal add1_n722 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n729_o : std_logic;
  signal addsub_n730 : std_logic;
  signal addsub_n731 : std_logic_vector (8 downto 0);
  signal addsub_n732 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n739_o : std_logic;
  signal cnotr1_n740 : std_logic;
  signal cnotr1_n741 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n746_o : std_logic;
  signal cnotr2_n747 : std_logic;
  signal cnotr2_n748 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n753_o : std_logic;
  signal n754_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_n755 : std_logic;
  signal gen0_cnotr3_n756 : std_logic_vector (3 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (3 downto 0);
  signal n761_o : std_logic_vector (3 downto 0);
  signal n762_o : std_logic;
  signal n763_o : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_n764 : std_logic;
  signal gen0_cnotr4_n765 : std_logic_vector (3 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (3 downto 0);
  signal n770_o : std_logic_vector (3 downto 0);
  signal n771_o : std_logic_vector (3 downto 0);
  signal n772_o : std_logic_vector (7 downto 0);
  signal n773_o : std_logic;
  signal gen0_cnotr5_n774 : std_logic;
  signal gen0_cnotr5_n775 : std_logic_vector (3 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (3 downto 0);
  signal n780_o : std_logic_vector (3 downto 0);
  signal n781_o : std_logic_vector (3 downto 0);
  signal n782_o : std_logic;
  signal n783_o : std_logic_vector (5 downto 0);
  signal n784_o : std_logic_vector (6 downto 0);
  signal add2_n785 : std_logic_vector (6 downto 0);
  signal add2_n786 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n791_o : std_logic;
  signal n792_o : std_logic;
  signal n793_o : std_logic;
  signal n794_o : std_logic;
  signal n795_o : std_logic;
  signal cnotr6_n796 : std_logic;
  signal cnotr6_n797 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n802_o : std_logic;
  signal n803_o : std_logic_vector (5 downto 0);
  signal cnotr7_n804 : std_logic;
  signal cnotr7_n805 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n810_o : std_logic;
  signal alut1_n811 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n814 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n817_o : std_logic_vector (13 downto 0);
  signal n818_o : std_logic_vector (6 downto 0);
  signal n819_o : std_logic_vector (8 downto 0);
  signal n820_o : std_logic_vector (8 downto 0);
  signal n821_o : std_logic_vector (8 downto 0);
  signal n822_o : std_logic_vector (5 downto 0);
begin
  g <= n817_o;
  a_out <= add2_n786;
  c_out <= n818_o;
  x_out <= add1_n722;
  y_out <= addsub_n732;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n720; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n819_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n820_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n741; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n721; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n748; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n821_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n822_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n811; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n797; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n785; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n814; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n765; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n784_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n719_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n720 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n721 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n722 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n719_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n729_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n730 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n731 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n732 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n729_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n739_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n740 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n741 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n739_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n746_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n747 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n748 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n746_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n753_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n754_o <= w (13 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n755 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n756 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_4 port map (
    ctrl => n753_o,
    i => n754_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n761_o <= y (7 downto 4);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n762_o <= y_4 (4);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n763_o <= y_4 (8 downto 5);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n764 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n765 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_4 port map (
    ctrl => n762_o,
    i => n763_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n770_o <= y_4 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n771_o <= y (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n772_o <= n770_o & n771_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n773_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n774 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n775 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_4 port map (
    ctrl => n773_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n780_o <= x_1 (7 downto 4);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n781_o <= x_1 (3 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n782_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n783_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n784_o <= n782_o & n783_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n785 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n786 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n791_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n792_o <= not n791_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n793_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n794_o <= not n793_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n795_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n796 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n797 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n795_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n802_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n803_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n804 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n805 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n802_o,
    i => n803_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n810_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n811 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_4 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n814 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_4 port map (
    i => c_3,
    o => alut2_o);
  n817_o <= n781_o & addsub_n731 & cnotr7_n804;
  n818_o <= cnotr7_n805 & n810_o;
  n819_o <= gen0_cnotr5_n775 & gen0_cnotr5_n774 & n780_o;
  n820_o <= gen0_cnotr3_n756 & gen0_cnotr3_n755 & n761_o;
  n821_o <= gen0_cnotr4_n764 & n772_o;
  n822_o <= n794_o & addsub_n730 & cnotr6_n796 & n792_o & cnotr2_n747 & cnotr1_n740;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_3 is
  port (
    w : in std_logic_vector (12 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (12 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_3;

architecture rtl of cordic_stage_8_3 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (2 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n609_o : std_logic_vector (8 downto 0);
  signal add1_n610 : std_logic_vector (8 downto 0);
  signal add1_n611 : std_logic_vector (8 downto 0);
  signal add1_n612 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n619_o : std_logic;
  signal addsub_n620 : std_logic;
  signal addsub_n621 : std_logic_vector (8 downto 0);
  signal addsub_n622 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n629_o : std_logic;
  signal cnotr1_n630 : std_logic;
  signal cnotr1_n631 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n636_o : std_logic;
  signal cnotr2_n637 : std_logic;
  signal cnotr2_n638 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n643_o : std_logic;
  signal n644_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_n645 : std_logic;
  signal gen0_cnotr3_n646 : std_logic_vector (2 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (2 downto 0);
  signal n651_o : std_logic_vector (4 downto 0);
  signal n652_o : std_logic;
  signal n653_o : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_n654 : std_logic;
  signal gen0_cnotr4_n655 : std_logic_vector (2 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (2 downto 0);
  signal n660_o : std_logic_vector (4 downto 0);
  signal n661_o : std_logic_vector (2 downto 0);
  signal n662_o : std_logic_vector (7 downto 0);
  signal n663_o : std_logic;
  signal gen0_cnotr5_n664 : std_logic;
  signal gen0_cnotr5_n665 : std_logic_vector (2 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (2 downto 0);
  signal n670_o : std_logic_vector (4 downto 0);
  signal n671_o : std_logic_vector (2 downto 0);
  signal n672_o : std_logic;
  signal n673_o : std_logic_vector (5 downto 0);
  signal n674_o : std_logic_vector (6 downto 0);
  signal add2_n675 : std_logic_vector (6 downto 0);
  signal add2_n676 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n681_o : std_logic;
  signal n682_o : std_logic;
  signal n683_o : std_logic;
  signal n684_o : std_logic;
  signal n685_o : std_logic;
  signal cnotr6_n686 : std_logic;
  signal cnotr6_n687 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n692_o : std_logic;
  signal n693_o : std_logic_vector (5 downto 0);
  signal cnotr7_n694 : std_logic;
  signal cnotr7_n695 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n700_o : std_logic;
  signal alut1_n701 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n704 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n707_o : std_logic_vector (12 downto 0);
  signal n708_o : std_logic_vector (6 downto 0);
  signal n709_o : std_logic_vector (8 downto 0);
  signal n710_o : std_logic_vector (8 downto 0);
  signal n711_o : std_logic_vector (8 downto 0);
  signal n712_o : std_logic_vector (5 downto 0);
begin
  g <= n707_o;
  a_out <= add2_n676;
  c_out <= n708_o;
  x_out <= add1_n612;
  y_out <= addsub_n622;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n610; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n709_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n710_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n631; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n611; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n638; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n711_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n712_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n701; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n687; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n675; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n704; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n655; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n674_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n609_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n610 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n611 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n612 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n609_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n619_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n620 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n621 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n622 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n619_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n629_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n630 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n631 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n629_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n636_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n637 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n638 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n636_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n643_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n644_o <= w (12 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n645 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n646 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_3 port map (
    ctrl => n643_o,
    i => n644_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n651_o <= y (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n652_o <= y_4 (5);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n653_o <= y_4 (8 downto 6);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n654 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n655 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_3 port map (
    ctrl => n652_o,
    i => n653_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n660_o <= y_4 (4 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n661_o <= y (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n662_o <= n660_o & n661_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n663_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n664 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n665 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_3 port map (
    ctrl => n663_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n670_o <= x_1 (7 downto 3);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n671_o <= x_1 (2 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n672_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n673_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n674_o <= n672_o & n673_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n675 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n676 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n681_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n682_o <= not n681_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n683_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n684_o <= not n683_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n685_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n686 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n687 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n685_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n692_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n693_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n694 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n695 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n692_o,
    i => n693_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n700_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n701 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_3 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n704 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_3 port map (
    i => c_3,
    o => alut2_o);
  n707_o <= n671_o & addsub_n621 & cnotr7_n694;
  n708_o <= cnotr7_n695 & n700_o;
  n709_o <= gen0_cnotr5_n665 & gen0_cnotr5_n664 & n670_o;
  n710_o <= gen0_cnotr3_n646 & gen0_cnotr3_n645 & n651_o;
  n711_o <= gen0_cnotr4_n654 & n662_o;
  n712_o <= n684_o & addsub_n620 & cnotr6_n686 & n682_o & cnotr2_n637 & cnotr1_n630;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_2 is
  port (
    w : in std_logic_vector (11 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (11 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_2;

architecture rtl of cordic_stage_8_2 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic_vector (1 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n499_o : std_logic_vector (8 downto 0);
  signal add1_n500 : std_logic_vector (8 downto 0);
  signal add1_n501 : std_logic_vector (8 downto 0);
  signal add1_n502 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n509_o : std_logic;
  signal addsub_n510 : std_logic;
  signal addsub_n511 : std_logic_vector (8 downto 0);
  signal addsub_n512 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n519_o : std_logic;
  signal cnotr1_n520 : std_logic;
  signal cnotr1_n521 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n526_o : std_logic;
  signal cnotr2_n527 : std_logic;
  signal cnotr2_n528 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n533_o : std_logic;
  signal n534_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_n535 : std_logic;
  signal gen0_cnotr3_n536 : std_logic_vector (1 downto 0);
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic_vector (1 downto 0);
  signal n541_o : std_logic_vector (5 downto 0);
  signal n542_o : std_logic;
  signal n543_o : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_n544 : std_logic;
  signal gen0_cnotr4_n545 : std_logic_vector (1 downto 0);
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic_vector (1 downto 0);
  signal n550_o : std_logic_vector (5 downto 0);
  signal n551_o : std_logic_vector (1 downto 0);
  signal n552_o : std_logic_vector (7 downto 0);
  signal n553_o : std_logic;
  signal gen0_cnotr5_n554 : std_logic;
  signal gen0_cnotr5_n555 : std_logic_vector (1 downto 0);
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic_vector (1 downto 0);
  signal n560_o : std_logic_vector (5 downto 0);
  signal n561_o : std_logic_vector (1 downto 0);
  signal n562_o : std_logic;
  signal n563_o : std_logic_vector (5 downto 0);
  signal n564_o : std_logic_vector (6 downto 0);
  signal add2_n565 : std_logic_vector (6 downto 0);
  signal add2_n566 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n571_o : std_logic;
  signal n572_o : std_logic;
  signal n573_o : std_logic;
  signal n574_o : std_logic;
  signal n575_o : std_logic;
  signal cnotr6_n576 : std_logic;
  signal cnotr6_n577 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n582_o : std_logic;
  signal n583_o : std_logic_vector (5 downto 0);
  signal cnotr7_n584 : std_logic;
  signal cnotr7_n585 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n590_o : std_logic;
  signal alut1_n591 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n594 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n597_o : std_logic_vector (11 downto 0);
  signal n598_o : std_logic_vector (6 downto 0);
  signal n599_o : std_logic_vector (8 downto 0);
  signal n600_o : std_logic_vector (8 downto 0);
  signal n601_o : std_logic_vector (8 downto 0);
  signal n602_o : std_logic_vector (5 downto 0);
begin
  g <= n597_o;
  a_out <= add2_n566;
  c_out <= n598_o;
  x_out <= add1_n502;
  y_out <= addsub_n512;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n500; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n599_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n600_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n521; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n501; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n528; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n601_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n602_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n591; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n577; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n565; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n594; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n545; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n564_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n499_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n500 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n501 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n502 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n499_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n509_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n510 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n511 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n512 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n509_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n519_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n520 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n521 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n519_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n526_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n527 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n528 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n526_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n533_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n534_o <= w (11 downto 10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n535 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n536 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_2 port map (
    ctrl => n533_o,
    i => n534_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n541_o <= y (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n542_o <= y_4 (6);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n543_o <= y_4 (8 downto 7);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n544 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n545 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_2 port map (
    ctrl => n542_o,
    i => n543_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n550_o <= y_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n551_o <= y (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n552_o <= n550_o & n551_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n553_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n554 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n555 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_2 port map (
    ctrl => n553_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n560_o <= x_1 (7 downto 2);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n561_o <= x_1 (1 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n562_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n563_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n564_o <= n562_o & n563_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n565 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n566 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n571_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n572_o <= not n571_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n573_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n574_o <= not n573_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n575_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n576 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n577 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n575_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n582_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n583_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n584 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n585 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n582_o,
    i => n583_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n590_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n591 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_2 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n594 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_2 port map (
    i => c_3,
    o => alut2_o);
  n597_o <= n561_o & addsub_n511 & cnotr7_n584;
  n598_o <= cnotr7_n585 & n590_o;
  n599_o <= gen0_cnotr5_n555 & gen0_cnotr5_n554 & n560_o;
  n600_o <= gen0_cnotr3_n536 & gen0_cnotr3_n535 & n541_o;
  n601_o <= gen0_cnotr4_n544 & n552_o;
  n602_o <= n574_o & addsub_n510 & cnotr6_n576 & n572_o & cnotr2_n527 & cnotr1_n520;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_1 is
  port (
    w : in std_logic_vector (10 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (10 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_1;

architecture rtl of cordic_stage_8_1 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal w_mid : std_logic;
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n389_o : std_logic_vector (8 downto 0);
  signal add1_n390 : std_logic_vector (8 downto 0);
  signal add1_n391 : std_logic_vector (8 downto 0);
  signal add1_n392 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n399_o : std_logic;
  signal addsub_n400 : std_logic;
  signal addsub_n401 : std_logic_vector (8 downto 0);
  signal addsub_n402 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n409_o : std_logic;
  signal cnotr1_n410 : std_logic;
  signal cnotr1_n411 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n416_o : std_logic;
  signal cnotr2_n417 : std_logic;
  signal cnotr2_n418 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n423_o : std_logic;
  signal n424_o : std_logic;
  signal gen0_cnotr3_n425 : std_logic;
  signal gen0_cnotr3_n426 : std_logic;
  signal gen0_cnotr3_ctrl_out : std_logic;
  signal gen0_cnotr3_o : std_logic;
  signal n431_o : std_logic_vector (6 downto 0);
  signal n432_o : std_logic;
  signal n433_o : std_logic;
  signal gen0_cnotr4_n434 : std_logic;
  signal gen0_cnotr4_n435 : std_logic;
  signal gen0_cnotr4_ctrl_out : std_logic;
  signal gen0_cnotr4_o : std_logic;
  signal n440_o : std_logic_vector (6 downto 0);
  signal n441_o : std_logic;
  signal n442_o : std_logic_vector (7 downto 0);
  signal n443_o : std_logic;
  signal gen0_cnotr5_n444 : std_logic;
  signal gen0_cnotr5_n445 : std_logic;
  signal gen0_cnotr5_ctrl_out : std_logic;
  signal gen0_cnotr5_o : std_logic;
  signal n450_o : std_logic_vector (6 downto 0);
  signal n451_o : std_logic;
  signal n452_o : std_logic;
  signal n453_o : std_logic_vector (5 downto 0);
  signal n454_o : std_logic_vector (6 downto 0);
  signal add2_n455 : std_logic_vector (6 downto 0);
  signal add2_n456 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n461_o : std_logic;
  signal n462_o : std_logic;
  signal n463_o : std_logic;
  signal n464_o : std_logic;
  signal n465_o : std_logic;
  signal cnotr6_n466 : std_logic;
  signal cnotr6_n467 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n472_o : std_logic;
  signal n473_o : std_logic_vector (5 downto 0);
  signal cnotr7_n474 : std_logic;
  signal cnotr7_n475 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n480_o : std_logic;
  signal alut1_n481 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n484 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n487_o : std_logic_vector (10 downto 0);
  signal n488_o : std_logic_vector (6 downto 0);
  signal n489_o : std_logic_vector (8 downto 0);
  signal n490_o : std_logic_vector (8 downto 0);
  signal n491_o : std_logic_vector (8 downto 0);
  signal n492_o : std_logic_vector (5 downto 0);
begin
  g <= n487_o;
  a_out <= add2_n456;
  c_out <= n488_o;
  x_out <= add1_n392;
  y_out <= addsub_n402;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n390; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= n489_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= n490_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n411; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n391; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n418; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= n491_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n492_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n481; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n467; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n455; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n484; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:84:15
  w_mid <= gen0_cnotr4_n435; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n454_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n389_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n390 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n391 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n392 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n389_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n399_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n400 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n401 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n402 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n399_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n409_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n410 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n411 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n409_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n416_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n417 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n418 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n416_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:124:73
  n423_o <= y (8);
  -- vhdl_source/cordic_stage.vhdl:125:71
  n424_o <= w (10);
  -- vhdl_source/cordic_stage.vhdl:126:76
  gen0_cnotr3_n425 <= gen0_cnotr3_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:127:69
  gen0_cnotr3_n426 <= gen0_cnotr3_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:123:16
  gen0_cnotr3 : entity work.cnot_reg_1 port map (
    ctrl => n423_o,
    i => n424_o,
    ctrl_out => gen0_cnotr3_ctrl_out,
    o => gen0_cnotr3_o);
  -- vhdl_source/cordic_stage.vhdl:128:48
  n431_o <= y (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:136:75
  n432_o <= y_4 (7);
  -- vhdl_source/cordic_stage.vhdl:137:73
  n433_o <= y_4 (8);
  -- vhdl_source/cordic_stage.vhdl:138:76
  gen0_cnotr4_n434 <= gen0_cnotr4_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:138:89
  gen0_cnotr4_n435 <= gen0_cnotr4_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:135:16
  gen0_cnotr4 : entity work.cnot_reg_1 port map (
    ctrl => n432_o,
    i => n433_o,
    ctrl_out => gen0_cnotr4_ctrl_out,
    o => gen0_cnotr4_o);
  -- vhdl_source/cordic_stage.vhdl:139:42
  n440_o <= y_4 (6 downto 0);
  -- vhdl_source/cordic_stage.vhdl:140:68
  n441_o <= y (0);
  -- vhdl_source/cordic_stage.vhdl:140:64
  n442_o <= n440_o & n441_o;
  -- vhdl_source/cordic_stage.vhdl:149:75
  n443_o <= x_1 (8);
  -- vhdl_source/cordic_stage.vhdl:150:76
  gen0_cnotr5_n444 <= gen0_cnotr5_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:151:69
  gen0_cnotr5_n445 <= gen0_cnotr5_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:148:16
  gen0_cnotr5 : entity work.cnot_reg_1 port map (
    ctrl => n443_o,
    i => w_mid,
    ctrl_out => gen0_cnotr5_ctrl_out,
    o => gen0_cnotr5_o);
  -- vhdl_source/cordic_stage.vhdl:152:50
  n450_o <= x_1 (7 downto 1);
  -- vhdl_source/cordic_stage.vhdl:153:50
  n451_o <= x_1 (0);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n452_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n453_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n454_o <= n452_o & n453_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n455 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n456 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n461_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n462_o <= not n461_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n463_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n464_o <= not n463_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n465_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n466 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n467 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n465_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n472_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n473_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n474 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n475 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n472_o,
    i => n473_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n480_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n481 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_1 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n484 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_1 port map (
    i => c_3,
    o => alut2_o);
  n487_o <= n451_o & addsub_n401 & cnotr7_n474;
  n488_o <= cnotr7_n475 & n480_o;
  n489_o <= gen0_cnotr5_n445 & gen0_cnotr5_n444 & n450_o;
  n490_o <= gen0_cnotr3_n426 & gen0_cnotr3_n425 & n431_o;
  n491_o <= gen0_cnotr4_n434 & n442_o;
  n492_o <= n464_o & addsub_n400 & cnotr6_n466 & n462_o & cnotr2_n417 & cnotr1_n410;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cordic_stage_8_0 is
  port (
    w : in std_logic_vector (9 downto 0);
    a : in std_logic_vector (6 downto 0);
    c : in std_logic_vector (6 downto 0);
    x : in std_logic_vector (8 downto 0);
    y : in std_logic_vector (8 downto 0);
    g : out std_logic_vector (9 downto 0);
    a_out : out std_logic_vector (6 downto 0);
    c_out : out std_logic_vector (6 downto 0);
    x_out : out std_logic_vector (8 downto 0);
    y_out : out std_logic_vector (8 downto 0));
end entity cordic_stage_8_0;

architecture rtl of cordic_stage_8_0 is
  signal x_1 : std_logic_vector (8 downto 0);
  signal x_2 : std_logic_vector (8 downto 0);
  signal y_1 : std_logic_vector (8 downto 0);
  signal y_2 : std_logic_vector (8 downto 0);
  signal y_3 : std_logic_vector (8 downto 0);
  signal y_4 : std_logic_vector (8 downto 0);
  signal y_5 : std_logic_vector (8 downto 0);
  signal as : std_logic_vector (5 downto 0);
  signal c_1 : std_logic_vector (6 downto 0);
  signal c_2 : std_logic_vector (6 downto 0);
  signal c_3 : std_logic_vector (6 downto 0);
  signal c_4 : std_logic_vector (6 downto 0);
  signal a_cmb : std_logic_vector (6 downto 0);
  signal n310_o : std_logic_vector (8 downto 0);
  signal add1_n311 : std_logic_vector (8 downto 0);
  signal add1_n312 : std_logic_vector (8 downto 0);
  signal add1_n313 : std_logic_vector (8 downto 0);
  signal add1_a_out : std_logic_vector (8 downto 0);
  signal add1_b_out : std_logic_vector (8 downto 0);
  signal add1_s : std_logic_vector (8 downto 0);
  signal n320_o : std_logic;
  signal addsub_n321 : std_logic;
  signal addsub_n322 : std_logic_vector (8 downto 0);
  signal addsub_n323 : std_logic_vector (8 downto 0);
  signal addsub_ctrl_out : std_logic;
  signal addsub_a_out : std_logic_vector (8 downto 0);
  signal addsub_s : std_logic_vector (8 downto 0);
  signal n330_o : std_logic;
  signal cnotr1_n331 : std_logic;
  signal cnotr1_n332 : std_logic_vector (8 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (8 downto 0);
  signal n337_o : std_logic;
  signal cnotr2_n338 : std_logic;
  signal cnotr2_n339 : std_logic_vector (8 downto 0);
  signal cnotr2_ctrl_out : std_logic;
  signal cnotr2_o : std_logic_vector (8 downto 0);
  signal n344_o : std_logic;
  signal n345_o : std_logic_vector (5 downto 0);
  signal n346_o : std_logic_vector (6 downto 0);
  signal add2_n347 : std_logic_vector (6 downto 0);
  signal add2_n348 : std_logic_vector (6 downto 0);
  signal add2_a_out : std_logic_vector (6 downto 0);
  signal add2_s : std_logic_vector (6 downto 0);
  signal n353_o : std_logic;
  signal n354_o : std_logic;
  signal n355_o : std_logic;
  signal n356_o : std_logic;
  signal n357_o : std_logic;
  signal cnotr6_n358 : std_logic;
  signal cnotr6_n359 : std_logic_vector (6 downto 0);
  signal cnotr6_ctrl_out : std_logic;
  signal cnotr6_o : std_logic_vector (6 downto 0);
  signal n364_o : std_logic;
  signal n365_o : std_logic_vector (5 downto 0);
  signal cnotr7_n366 : std_logic;
  signal cnotr7_n367 : std_logic_vector (5 downto 0);
  signal cnotr7_ctrl_out : std_logic;
  signal cnotr7_o : std_logic_vector (5 downto 0);
  signal n372_o : std_logic;
  signal alut1_n373 : std_logic_vector (6 downto 0);
  signal alut1_o : std_logic_vector (6 downto 0);
  signal alut2_n376 : std_logic_vector (6 downto 0);
  signal alut2_o : std_logic_vector (6 downto 0);
  signal n379_o : std_logic_vector (9 downto 0);
  signal n380_o : std_logic_vector (6 downto 0);
  signal n381_o : std_logic_vector (5 downto 0);
begin
  g <= n379_o;
  a_out <= add2_n348;
  c_out <= n380_o;
  x_out <= add1_n313;
  y_out <= addsub_n323;
  -- vhdl_source/cordic_stage.vhdl:76:15
  x_1 <= add1_n311; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:76:20
  x_2 <= x_1; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:15
  y_1 <= y; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:20
  y_2 <= cnotr1_n332; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:25
  y_3 <= add1_n312; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:30
  y_4 <= cnotr2_n339; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:78:35
  y_5 <= y_4; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:80:15
  as <= n381_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:15
  c_1 <= alut1_n373; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:20
  c_2 <= cnotr6_n359; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:25
  c_3 <= add2_n347; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:82:30
  c_4 <= alut2_n376; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:87:15
  a_cmb <= n346_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:92:89
  n310_o <= w (9 downto 1);
  -- vhdl_source/cordic_stage.vhdl:93:73
  add1_n311 <= add1_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:87
  add1_n312 <= add1_b_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:93:97
  add1_n313 <= add1_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:91:8
  add1 : entity work.add_scratch_9 port map (
    a => x,
    b => y_2,
    w => n310_o,
    a_out => add1_a_out,
    b_out => add1_b_out,
    s => add1_s);
  -- vhdl_source/cordic_stage.vhdl:97:74
  n320_o <= as (3);
  -- vhdl_source/cordic_stage.vhdl:98:76
  addsub_n321 <= addsub_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:73
  addsub_n322 <= addsub_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:99:96
  addsub_n323 <= addsub_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:96:8
  addsub : entity work.add_sub_in_place_9 port map (
    ctrl => n320_o,
    a => y_5,
    b => x_2,
    ctrl_out => addsub_ctrl_out,
    a_out => addsub_a_out,
    s => addsub_s);
  -- vhdl_source/cordic_stage.vhdl:103:73
  n330_o <= a (6);
  -- vhdl_source/cordic_stage.vhdl:104:76
  cnotr1_n331 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:104:88
  cnotr1_n332 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:102:8
  cnotr1 : entity work.cnot_reg_9 port map (
    ctrl => n330_o,
    i => y_1,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic_stage.vhdl:106:74
  n337_o <= as (0);
  -- vhdl_source/cordic_stage.vhdl:107:76
  cnotr2_n338 <= cnotr2_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:107:88
  cnotr2_n339 <= cnotr2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:105:8
  cnotr2 : entity work.cnot_reg_9 port map (
    ctrl => n337_o,
    i => y_3,
    ctrl_out => cnotr2_ctrl_out,
    o => cnotr2_o);
  -- vhdl_source/cordic_stage.vhdl:157:19
  n344_o <= as (5);
  -- vhdl_source/cordic_stage.vhdl:157:27
  n345_o <= a (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:157:23
  n346_o <= n344_o & n345_o;
  -- vhdl_source/cordic_stage.vhdl:160:73
  add2_n347 <= add2_a_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:160:83
  add2_n348 <= add2_s; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:158:8
  add2 : entity work.add_in_place_7 port map (
    a => c_2,
    b => a_cmb,
    a_out => add2_a_out,
    s => add2_s);
  -- vhdl_source/cordic_stage.vhdl:163:23
  n353_o <= as (1);
  -- vhdl_source/cordic_stage.vhdl:163:17
  n354_o <= not n353_o;
  -- vhdl_source/cordic_stage.vhdl:164:23
  n355_o <= as (4);
  -- vhdl_source/cordic_stage.vhdl:164:17
  n356_o <= not n355_o;
  -- vhdl_source/cordic_stage.vhdl:168:74
  n357_o <= as (2);
  -- vhdl_source/cordic_stage.vhdl:169:76
  cnotr6_n358 <= cnotr6_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:169:88
  cnotr6_n359 <= cnotr6_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:167:8
  cnotr6 : entity work.cnot_reg_7 port map (
    ctrl => n357_o,
    i => c_1,
    ctrl_out => cnotr6_ctrl_out,
    o => cnotr6_o);
  -- vhdl_source/cordic_stage.vhdl:172:75
  n364_o <= c_4 (6);
  -- vhdl_source/cordic_stage.vhdl:172:91
  n365_o <= c_4 (5 downto 0);
  -- vhdl_source/cordic_stage.vhdl:173:76
  cnotr7_n366 <= cnotr7_ctrl_out; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:173:87
  cnotr7_n367 <= cnotr7_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:171:8
  cnotr7 : entity work.cnot_reg_6 port map (
    ctrl => n364_o,
    i => n365_o,
    ctrl_out => cnotr7_ctrl_out,
    o => cnotr7_o);
  -- vhdl_source/cordic_stage.vhdl:174:21
  n372_o <= w (0);
  -- vhdl_source/cordic_stage.vhdl:178:77
  alut1_n373 <= alut1_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:177:8
  alut1 : entity work.angle_lookup_7_0 port map (
    i => c,
    o => alut1_o);
  -- vhdl_source/cordic_stage.vhdl:180:79
  alut2_n376 <= alut2_o; -- (signal)
  -- vhdl_source/cordic_stage.vhdl:179:8
  alut2 : entity work.angle_lookup_7_0 port map (
    i => c_3,
    o => alut2_o);
  n379_o <= addsub_n322 & cnotr7_n366;
  n380_o <= cnotr7_n367 & n372_o;
  n381_o <= n356_o & addsub_n321 & cnotr6_n358 & n354_o & cnotr2_n338 & cnotr1_n331;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot is
  port (
    i : in std_logic_vector (1 downto 0);
    o : out std_logic_vector (1 downto 0));
end entity cnot;

architecture rtl of cnot is
  signal n300_o : std_logic;
  signal n301_o : std_logic;
  signal n302_o : std_logic;
  signal n303_o : std_logic;
  signal n304_o : std_logic_vector (1 downto 0);
begin
  o <= n304_o;
  -- vhdl_source/cnot.vhdl:24:17
  n300_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:17
  n301_o <= i (0);
  -- vhdl_source/cnot.vhdl:25:26
  n302_o <= i (1);
  -- vhdl_source/cnot.vhdl:25:21
  n303_o <= n301_o xor n302_o;
  n304_o <= n300_o & n303_o;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_9 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (8 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (8 downto 0));
end entity cnot_reg_9;

architecture rtl of cnot_reg_9 is
  signal ctrl_prop : std_logic_vector (9 downto 0);
  signal n224_o : std_logic;
  signal n225_o : std_logic;
  signal n226_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n227 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n230_o : std_logic;
  signal n231_o : std_logic;
  signal n232_o : std_logic;
  signal n233_o : std_logic;
  signal n234_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n235 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n238_o : std_logic;
  signal n239_o : std_logic;
  signal n240_o : std_logic;
  signal n241_o : std_logic;
  signal n242_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n243 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n246_o : std_logic;
  signal n247_o : std_logic;
  signal n248_o : std_logic;
  signal n249_o : std_logic;
  signal n250_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n251 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n254_o : std_logic;
  signal n255_o : std_logic;
  signal n256_o : std_logic;
  signal n257_o : std_logic;
  signal n258_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n259 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n262_o : std_logic;
  signal n263_o : std_logic;
  signal n264_o : std_logic;
  signal n265_o : std_logic;
  signal n266_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n267 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n270_o : std_logic;
  signal n271_o : std_logic;
  signal n272_o : std_logic;
  signal n273_o : std_logic;
  signal n274_o : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_n275 : std_logic_vector (1 downto 0);
  signal gen1_n6_cnot0_o : std_logic_vector (1 downto 0);
  signal n278_o : std_logic;
  signal n279_o : std_logic;
  signal n280_o : std_logic;
  signal n281_o : std_logic;
  signal n282_o : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_n283 : std_logic_vector (1 downto 0);
  signal gen1_n7_cnot0_o : std_logic_vector (1 downto 0);
  signal n286_o : std_logic;
  signal n287_o : std_logic;
  signal n288_o : std_logic;
  signal n289_o : std_logic;
  signal n290_o : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_n291 : std_logic_vector (1 downto 0);
  signal gen1_n8_cnot0_o : std_logic_vector (1 downto 0);
  signal n294_o : std_logic;
  signal n295_o : std_logic;
  signal n296_o : std_logic;
  signal n297_o : std_logic_vector (8 downto 0);
  signal n298_o : std_logic_vector (9 downto 0);
begin
  ctrl_out <= n296_o;
  o <= n297_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n298_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n224_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n225_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n226_o <= n224_o & n225_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n227 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n226_o,
    o => gen1_n0_cnot0_o);
  n230_o <= gen1_n0_cnot0_n227 (1);
  -- vhdl_source/cnot_reg.vhdl:15:16
  n231_o <= gen1_n0_cnot0_n227 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n232_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n233_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n234_o <= n232_o & n233_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n235 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n234_o,
    o => gen1_n1_cnot0_o);
  n238_o <= gen1_n1_cnot0_n235 (1);
  n239_o <= gen1_n1_cnot0_n235 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n240_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n241_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n242_o <= n240_o & n241_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n243 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n242_o,
    o => gen1_n2_cnot0_o);
  n246_o <= gen1_n2_cnot0_n243 (1);
  n247_o <= gen1_n2_cnot0_n243 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n248_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n249_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n250_o <= n248_o & n249_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n251 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n250_o,
    o => gen1_n3_cnot0_o);
  n254_o <= gen1_n3_cnot0_n251 (1);
  n255_o <= gen1_n3_cnot0_n251 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n256_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n257_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n258_o <= n256_o & n257_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n259 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n258_o,
    o => gen1_n4_cnot0_o);
  n262_o <= gen1_n4_cnot0_n259 (1);
  n263_o <= gen1_n4_cnot0_n259 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n264_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n265_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n266_o <= n264_o & n265_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n267 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n266_o,
    o => gen1_n5_cnot0_o);
  n270_o <= gen1_n5_cnot0_n267 (1);
  n271_o <= gen1_n5_cnot0_n267 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n272_o <= ctrl_prop (6);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n273_o <= i (6);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n274_o <= n272_o & n273_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n6_cnot0_n275 <= gen1_n6_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n6_cnot0 : entity work.cnot port map (
    i => n274_o,
    o => gen1_n6_cnot0_o);
  n278_o <= gen1_n6_cnot0_n275 (1);
  n279_o <= gen1_n6_cnot0_n275 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n280_o <= ctrl_prop (7);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n281_o <= i (7);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n282_o <= n280_o & n281_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n7_cnot0_n283 <= gen1_n7_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n7_cnot0 : entity work.cnot port map (
    i => n282_o,
    o => gen1_n7_cnot0_o);
  n286_o <= gen1_n7_cnot0_n283 (1);
  n287_o <= gen1_n7_cnot0_n283 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n288_o <= ctrl_prop (8);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n289_o <= i (8);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n290_o <= n288_o & n289_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n8_cnot0_n291 <= gen1_n8_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n8_cnot0 : entity work.cnot port map (
    i => n290_o,
    o => gen1_n8_cnot0_o);
  n294_o <= gen1_n8_cnot0_n291 (1);
  n295_o <= gen1_n8_cnot0_n291 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n296_o <= ctrl_prop (9);
  n297_o <= n295_o & n287_o & n279_o & n271_o & n263_o & n255_o & n247_o & n239_o & n231_o;
  n298_o <= n294_o & n286_o & n278_o & n270_o & n262_o & n254_o & n246_o & n238_o & n230_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity cnot_reg_6 is
  port (
    ctrl : in std_logic;
    i : in std_logic_vector (5 downto 0);
    ctrl_out : out std_logic;
    o : out std_logic_vector (5 downto 0));
end entity cnot_reg_6;

architecture rtl of cnot_reg_6 is
  signal ctrl_prop : std_logic_vector (6 downto 0);
  signal n171_o : std_logic;
  signal n172_o : std_logic;
  signal n173_o : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_n174 : std_logic_vector (1 downto 0);
  signal gen1_n0_cnot0_o : std_logic_vector (1 downto 0);
  signal n177_o : std_logic;
  signal n178_o : std_logic;
  signal n179_o : std_logic;
  signal n180_o : std_logic;
  signal n181_o : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_n182 : std_logic_vector (1 downto 0);
  signal gen1_n1_cnot0_o : std_logic_vector (1 downto 0);
  signal n185_o : std_logic;
  signal n186_o : std_logic;
  signal n187_o : std_logic;
  signal n188_o : std_logic;
  signal n189_o : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_n190 : std_logic_vector (1 downto 0);
  signal gen1_n2_cnot0_o : std_logic_vector (1 downto 0);
  signal n193_o : std_logic;
  signal n194_o : std_logic;
  signal n195_o : std_logic;
  signal n196_o : std_logic;
  signal n197_o : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_n198 : std_logic_vector (1 downto 0);
  signal gen1_n3_cnot0_o : std_logic_vector (1 downto 0);
  signal n201_o : std_logic;
  signal n202_o : std_logic;
  signal n203_o : std_logic;
  signal n204_o : std_logic;
  signal n205_o : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_n206 : std_logic_vector (1 downto 0);
  signal gen1_n4_cnot0_o : std_logic_vector (1 downto 0);
  signal n209_o : std_logic;
  signal n210_o : std_logic;
  signal n211_o : std_logic;
  signal n212_o : std_logic;
  signal n213_o : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_n214 : std_logic_vector (1 downto 0);
  signal gen1_n5_cnot0_o : std_logic_vector (1 downto 0);
  signal n217_o : std_logic;
  signal n218_o : std_logic;
  signal n219_o : std_logic;
  signal n220_o : std_logic_vector (5 downto 0);
  signal n221_o : std_logic_vector (6 downto 0);
begin
  ctrl_out <= n219_o;
  o <= n220_o;
  -- vhdl_source/cnot_reg.vhdl:27:15
  ctrl_prop <= n221_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:53
  n171_o <= ctrl_prop (0);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n172_o <= i (0);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n173_o <= n171_o & n172_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n0_cnot0_n174 <= gen1_n0_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n0_cnot0 : entity work.cnot port map (
    i => n173_o,
    o => gen1_n0_cnot0_o);
  n177_o <= gen1_n0_cnot0_n174 (1);
  n178_o <= gen1_n0_cnot0_n174 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n179_o <= ctrl_prop (1);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n180_o <= i (1);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n181_o <= n179_o & n180_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n1_cnot0_n182 <= gen1_n1_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n1_cnot0 : entity work.cnot port map (
    i => n181_o,
    o => gen1_n1_cnot0_o);
  n185_o <= gen1_n1_cnot0_n182 (1);
  n186_o <= gen1_n1_cnot0_n182 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n187_o <= ctrl_prop (2);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n188_o <= i (2);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n189_o <= n187_o & n188_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n2_cnot0_n190 <= gen1_n2_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n2_cnot0 : entity work.cnot port map (
    i => n189_o,
    o => gen1_n2_cnot0_o);
  n193_o <= gen1_n2_cnot0_n190 (1);
  n194_o <= gen1_n2_cnot0_n190 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n195_o <= ctrl_prop (3);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n196_o <= i (3);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n197_o <= n195_o & n196_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n3_cnot0_n198 <= gen1_n3_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n3_cnot0 : entity work.cnot port map (
    i => n197_o,
    o => gen1_n3_cnot0_o);
  n201_o <= gen1_n3_cnot0_n198 (1);
  n202_o <= gen1_n3_cnot0_n198 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n203_o <= ctrl_prop (4);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n204_o <= i (4);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n205_o <= n203_o & n204_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n4_cnot0_n206 <= gen1_n4_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n4_cnot0 : entity work.cnot port map (
    i => n205_o,
    o => gen1_n4_cnot0_o);
  n209_o <= gen1_n4_cnot0_n206 (1);
  n210_o <= gen1_n4_cnot0_n206 (0);
  -- vhdl_source/cnot_reg.vhdl:33:53
  n211_o <= ctrl_prop (5);
  -- vhdl_source/cnot_reg.vhdl:33:60
  n212_o <= i (5);
  -- vhdl_source/cnot_reg.vhdl:33:57
  n213_o <= n211_o & n212_o;
  -- vhdl_source/cnot_reg.vhdl:34:64
  gen1_n5_cnot0_n214 <= gen1_n5_cnot0_o; -- (signal)
  -- vhdl_source/cnot_reg.vhdl:33:16
  gen1_n5_cnot0 : entity work.cnot port map (
    i => n213_o,
    o => gen1_n5_cnot0_o);
  n217_o <= gen1_n5_cnot0_n214 (1);
  n218_o <= gen1_n5_cnot0_n214 (0);
  -- vhdl_source/cnot_reg.vhdl:37:29
  n219_o <= ctrl_prop (6);
  n220_o <= n218_o & n210_o & n202_o & n194_o & n186_o & n178_o;
  n221_o <= n217_o & n209_o & n201_o & n193_o & n185_o & n177_o & ctrl;
end rtl;

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity init_lookup_8_5 is
  port (
    i : in std_logic_vector (7 downto 0);
    o : out std_logic_vector (7 downto 0));
end entity init_lookup_8_5;

architecture rtl of init_lookup_8_5 is
  signal n155_o : std_logic;
  signal n156_o : std_logic;
  signal n157_o : std_logic;
  signal n158_o : std_logic;
  signal n159_o : std_logic;
  signal n160_o : std_logic;
  signal n161_o : std_logic;
  signal n162_o : std_logic;
  signal n163_o : std_logic;
  signal n164_o : std_logic;
  signal n165_o : std_logic;
  signal n166_o : std_logic;
  signal n167_o : std_logic;
  signal n168_o : std_logic_vector (7 downto 0);
begin
  o <= n168_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n155_o <= i (7);
  -- vhdl_source/init_lookup.vhdl:51:44
  n156_o <= not n155_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n157_o <= i (6);
  -- vhdl_source/init_lookup.vhdl:53:45
  n158_o <= i (5);
  -- vhdl_source/init_lookup.vhdl:51:49
  n159_o <= i (4);
  -- vhdl_source/init_lookup.vhdl:51:44
  n160_o <= not n159_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n161_o <= i (3);
  -- vhdl_source/init_lookup.vhdl:51:44
  n162_o <= not n161_o;
  -- vhdl_source/init_lookup.vhdl:53:45
  n163_o <= i (2);
  -- vhdl_source/init_lookup.vhdl:51:49
  n164_o <= i (1);
  -- vhdl_source/init_lookup.vhdl:51:44
  n165_o <= not n164_o;
  -- vhdl_source/init_lookup.vhdl:51:49
  n166_o <= i (0);
  -- vhdl_source/init_lookup.vhdl:51:44
  n167_o <= not n166_o;
  n168_o <= n156_o & n157_o & n158_o & n160_o & n162_o & n163_o & n165_o & n167_o;
end rtl;


library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

architecture rtl of cordic is
  signal wrap_W: std_logic_vector (60 downto 0);
  signal wrap_A: std_logic_vector (8 downto 0);
  signal wrap_C: std_logic_vector (6 downto 0);
  signal wrap_X: std_logic_vector (8 downto 0);
  signal wrap_Y: std_logic_vector (8 downto 0);
  signal wrap_G: std_logic_vector (60 downto 0);
  signal wrap_A_OUT: std_logic_vector (8 downto 0);
  signal wrap_C_OUT: std_logic_vector (6 downto 0);
  signal wrap_X_OUT: std_logic_vector (8 downto 0);
  signal wrap_Y_OUT: std_logic_vector (8 downto 0);
  signal a_ctrl : std_logic_vector (3 downto 0);
  signal cs : std_logic_vector (41 downto 0);
  signal as : std_logic_vector (41 downto 0);
  signal a_map : std_logic_vector (6 downto 0);
  signal xs : std_logic_vector (53 downto 0);
  signal ys : std_logic_vector (53 downto 0);
  signal n5_o : std_logic_vector (7 downto 0);
  signal init_n6 : std_logic_vector (7 downto 0);
  signal init_o : std_logic_vector (7 downto 0);
  signal n9_o : std_logic;
  signal n10_o : std_logic;
  signal n11_o : std_logic_vector (5 downto 0);
  signal cnotr1_n12 : std_logic;
  signal cnotr1_n13 : std_logic_vector (5 downto 0);
  signal cnotr1_ctrl_out : std_logic;
  signal cnotr1_o : std_logic_vector (5 downto 0);
  signal n18_o : std_logic;
  signal n19_o : std_logic;
  signal n20_o : std_logic_vector (8 downto 0);
  signal cnotry_n21 : std_logic;
  signal cnotry_n22 : std_logic_vector (8 downto 0);
  signal cnotry_ctrl_out : std_logic;
  signal cnotry_o : std_logic_vector (8 downto 0);
  signal n27_o : std_logic_vector (1 downto 0);
  signal cnot1_n28 : std_logic_vector (1 downto 0);
  signal cnot1_o : std_logic_vector (1 downto 0);
  signal n31_o : std_logic;
  signal n32_o : std_logic;
  signal n33_o : std_logic;
  signal n34_o : std_logic_vector (8 downto 0);
  signal cnotrx_n35 : std_logic;
  signal cnotrx_n36 : std_logic_vector (8 downto 0);
  signal cnotrx_ctrl_out : std_logic;
  signal cnotrx_o : std_logic_vector (8 downto 0);
  signal n41_o : std_logic_vector (6 downto 0);
  signal n42_o : std_logic_vector (9 downto 0);
  signal n43_o : std_logic_vector (6 downto 0);
  signal n44_o : std_logic_vector (6 downto 0);
  signal n45_o : std_logic_vector (8 downto 0);
  signal n46_o : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n47 : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_n48 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n49 : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_n50 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_n51 : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_g : std_logic_vector (9 downto 0);
  signal gen1_n0_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n0_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n0_stagex_y_out : std_logic_vector (8 downto 0);
  signal n62_o : std_logic_vector (10 downto 0);
  signal n63_o : std_logic_vector (6 downto 0);
  signal n64_o : std_logic_vector (6 downto 0);
  signal n65_o : std_logic_vector (8 downto 0);
  signal n66_o : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n67 : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_n68 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n69 : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_n70 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_n71 : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_g : std_logic_vector (10 downto 0);
  signal gen1_n1_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n1_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n1_stagex_y_out : std_logic_vector (8 downto 0);
  signal n82_o : std_logic_vector (11 downto 0);
  signal n83_o : std_logic_vector (6 downto 0);
  signal n84_o : std_logic_vector (6 downto 0);
  signal n85_o : std_logic_vector (8 downto 0);
  signal n86_o : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n87 : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_n88 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n89 : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_n90 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_n91 : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_g : std_logic_vector (11 downto 0);
  signal gen1_n2_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n2_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n2_stagex_y_out : std_logic_vector (8 downto 0);
  signal n102_o : std_logic_vector (12 downto 0);
  signal n103_o : std_logic_vector (6 downto 0);
  signal n104_o : std_logic_vector (6 downto 0);
  signal n105_o : std_logic_vector (8 downto 0);
  signal n106_o : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n107 : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_n108 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n109 : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_n110 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_n111 : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_g : std_logic_vector (12 downto 0);
  signal gen1_n3_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n3_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n3_stagex_y_out : std_logic_vector (8 downto 0);
  signal n122_o : std_logic_vector (13 downto 0);
  signal n123_o : std_logic_vector (6 downto 0);
  signal n124_o : std_logic_vector (6 downto 0);
  signal n125_o : std_logic_vector (8 downto 0);
  signal n126_o : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n127 : std_logic_vector (13 downto 0);
  signal gen1_n4_stagex_n128 : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_n129 : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_n130 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_n131 : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_g : std_logic_vector (13 downto 0);
  signal gen1_n4_stagex_a_out : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_c_out : std_logic_vector (6 downto 0);
  signal gen1_n4_stagex_x_out : std_logic_vector (8 downto 0);
  signal gen1_n4_stagex_y_out : std_logic_vector (8 downto 0);
  signal n143_o : std_logic_vector (60 downto 0);
  signal n145_o : std_logic_vector (8 downto 0);
  constant n146_o : std_logic_vector (6 downto 0) := "ZZZZZZZ";
  signal n148_o : std_logic_vector (3 downto 0);
  signal n149_o : std_logic_vector (41 downto 0);
  signal n150_o : std_logic_vector (41 downto 0);
  signal n151_o : std_logic_vector (6 downto 0);
  signal n152_o : std_logic_vector (53 downto 0);
  signal n153_o : std_logic_vector (53 downto 0);
begin
  wrap_w <= std_logic_vector(w);
  wrap_a <= std_logic_vector(a);
  wrap_c <= std_logic_vector(c);
  wrap_x <= std_logic_vector(x);
  wrap_y <= std_logic_vector(y);
  g <= std_ulogic_vector(wrap_g);
  a_out <= std_ulogic_vector(wrap_a_out);
  c_out <= std_ulogic_vector(wrap_c_out);
  x_out <= std_ulogic_vector(wrap_x_out);
  y_out <= std_ulogic_vector(wrap_y_out);
  wrap_G <= n143_o;
  wrap_A_OUT <= n145_o;
  wrap_C_OUT <= n146_o;
  wrap_X_OUT <= cnotrx_n36;
  wrap_Y_OUT <= cnotry_n22;
  -- vhdl_source/cordic.vhdl:74:15
  a_ctrl <= n148_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:15
  cs <= n149_o; -- (signal)
  -- vhdl_source/cordic.vhdl:77:19
  as <= n150_o; -- (signal)
  -- vhdl_source/cordic.vhdl:80:15
  a_map <= n151_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:15
  xs <= n152_o; -- (signal)
  -- vhdl_source/cordic.vhdl:83:19
  ys <= n153_o; -- (signal)
  -- vhdl_source/cordic.vhdl:86:79
  n5_o <= wrap_X (7 downto 0);
  -- vhdl_source/cordic.vhdl:87:77
  init_n6 <= init_o; -- (signal)
  -- vhdl_source/cordic.vhdl:85:8
  init : entity work.init_lookup_8_5 port map (
    i => n5_o,
    o => init_o);
  -- vhdl_source/cordic.vhdl:88:21
  n9_o <= wrap_X (8);
  -- vhdl_source/cordic.vhdl:95:81
  n10_o <= wrap_A (6);
  -- vhdl_source/cordic.vhdl:95:95
  n11_o <= wrap_A (5 downto 0);
  -- vhdl_source/cordic.vhdl:96:84
  cnotr1_n12 <= cnotr1_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:97:77
  cnotr1_n13 <= cnotr1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:94:8
  cnotr1 : entity work.cnot_reg_6 port map (
    ctrl => n10_o,
    i => n11_o,
    ctrl_out => cnotr1_ctrl_out,
    o => cnotr1_o);
  -- vhdl_source/cordic.vhdl:100:23
  n18_o <= wrap_A (8);
  -- vhdl_source/cordic.vhdl:104:81
  n19_o <= wrap_A (7);
  -- vhdl_source/cordic.vhdl:104:95
  n20_o <= ys (53 downto 45);
  -- vhdl_source/cordic.vhdl:105:84
  cnotry_n21 <= cnotry_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:105:100
  cnotry_n22 <= cnotry_o; -- (signal)
  -- vhdl_source/cordic.vhdl:103:8
  cnotry : entity work.cnot_reg_9 port map (
    ctrl => n19_o,
    i => n20_o,
    ctrl_out => cnotry_ctrl_out,
    o => cnotry_o);
  -- vhdl_source/cordic.vhdl:107:43
  n27_o <= a_ctrl (2 downto 1);
  -- vhdl_source/cordic.vhdl:108:80
  cnot1_n28 <= cnot1_o; -- (signal)
  -- vhdl_source/cordic.vhdl:107:8
  cnot1 : entity work.cnot port map (
    i => n27_o,
    o => cnot1_o);
  n31_o <= cnot1_n28 (1);
  n32_o <= cnot1_n28 (0);
  -- vhdl_source/cordic.vhdl:111:86
  n33_o <= a_ctrl (0);
  -- vhdl_source/cordic.vhdl:111:98
  n34_o <= xs (53 downto 45);
  -- vhdl_source/cordic.vhdl:112:84
  cnotrx_n35 <= cnotrx_ctrl_out; -- (signal)
  -- vhdl_source/cordic.vhdl:112:101
  cnotrx_n36 <= cnotrx_o; -- (signal)
  -- vhdl_source/cordic.vhdl:110:8
  cnotrx : entity work.cnot_reg_9 port map (
    ctrl => n33_o,
    i => n34_o,
    ctrl_out => cnotrx_ctrl_out,
    o => cnotrx_o);
  -- vhdl_source/cordic.vhdl:115:17
  n41_o <= not a_map;
  -- vhdl_source/cordic.vhdl:120:79
  n42_o <= wrap_W (10 downto 1);
  -- vhdl_source/cordic.vhdl:122:79
  n43_o <= as (6 downto 0);
  -- vhdl_source/cordic.vhdl:122:91
  n44_o <= cs (6 downto 0);
  -- vhdl_source/cordic.vhdl:123:79
  n45_o <= xs (8 downto 0);
  -- vhdl_source/cordic.vhdl:123:91
  n46_o <= ys (8 downto 0);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n0_stagex_n47 <= gen1_n0_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n0_stagex_n48 <= gen1_n0_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n0_stagex_n49 <= gen1_n0_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n0_stagex_n50 <= gen1_n0_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n0_stagex_n51 <= gen1_n0_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n0_stagex : entity work.cordic_stage_8_0 port map (
    w => n42_o,
    a => n43_o,
    c => n44_o,
    x => n45_o,
    y => n46_o,
    g => gen1_n0_stagex_g,
    a_out => gen1_n0_stagex_a_out,
    c_out => gen1_n0_stagex_c_out,
    x_out => gen1_n0_stagex_x_out,
    y_out => gen1_n0_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n62_o <= wrap_W (21 downto 11);
  -- vhdl_source/cordic.vhdl:122:79
  n63_o <= as (13 downto 7);
  -- vhdl_source/cordic.vhdl:122:91
  n64_o <= cs (13 downto 7);
  -- vhdl_source/cordic.vhdl:123:79
  n65_o <= xs (17 downto 9);
  -- vhdl_source/cordic.vhdl:123:91
  n66_o <= ys (17 downto 9);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n1_stagex_n67 <= gen1_n1_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n1_stagex_n68 <= gen1_n1_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n1_stagex_n69 <= gen1_n1_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n1_stagex_n70 <= gen1_n1_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n1_stagex_n71 <= gen1_n1_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n1_stagex : entity work.cordic_stage_8_1 port map (
    w => n62_o,
    a => n63_o,
    c => n64_o,
    x => n65_o,
    y => n66_o,
    g => gen1_n1_stagex_g,
    a_out => gen1_n1_stagex_a_out,
    c_out => gen1_n1_stagex_c_out,
    x_out => gen1_n1_stagex_x_out,
    y_out => gen1_n1_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n82_o <= wrap_W (33 downto 22);
  -- vhdl_source/cordic.vhdl:122:79
  n83_o <= as (20 downto 14);
  -- vhdl_source/cordic.vhdl:122:91
  n84_o <= cs (20 downto 14);
  -- vhdl_source/cordic.vhdl:123:79
  n85_o <= xs (26 downto 18);
  -- vhdl_source/cordic.vhdl:123:91
  n86_o <= ys (26 downto 18);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n2_stagex_n87 <= gen1_n2_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n2_stagex_n88 <= gen1_n2_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n2_stagex_n89 <= gen1_n2_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n2_stagex_n90 <= gen1_n2_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n2_stagex_n91 <= gen1_n2_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n2_stagex : entity work.cordic_stage_8_2 port map (
    w => n82_o,
    a => n83_o,
    c => n84_o,
    x => n85_o,
    y => n86_o,
    g => gen1_n2_stagex_g,
    a_out => gen1_n2_stagex_a_out,
    c_out => gen1_n2_stagex_c_out,
    x_out => gen1_n2_stagex_x_out,
    y_out => gen1_n2_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n102_o <= wrap_W (46 downto 34);
  -- vhdl_source/cordic.vhdl:122:79
  n103_o <= as (27 downto 21);
  -- vhdl_source/cordic.vhdl:122:91
  n104_o <= cs (27 downto 21);
  -- vhdl_source/cordic.vhdl:123:79
  n105_o <= xs (35 downto 27);
  -- vhdl_source/cordic.vhdl:123:91
  n106_o <= ys (35 downto 27);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n3_stagex_n107 <= gen1_n3_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n3_stagex_n108 <= gen1_n3_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n3_stagex_n109 <= gen1_n3_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n3_stagex_n110 <= gen1_n3_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n3_stagex_n111 <= gen1_n3_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n3_stagex : entity work.cordic_stage_8_3 port map (
    w => n102_o,
    a => n103_o,
    c => n104_o,
    x => n105_o,
    y => n106_o,
    g => gen1_n3_stagex_g,
    a_out => gen1_n3_stagex_a_out,
    c_out => gen1_n3_stagex_c_out,
    x_out => gen1_n3_stagex_x_out,
    y_out => gen1_n3_stagex_y_out);
  -- vhdl_source/cordic.vhdl:120:79
  n122_o <= wrap_W (60 downto 47);
  -- vhdl_source/cordic.vhdl:122:79
  n123_o <= as (34 downto 28);
  -- vhdl_source/cordic.vhdl:122:91
  n124_o <= cs (34 downto 28);
  -- vhdl_source/cordic.vhdl:123:79
  n125_o <= xs (44 downto 36);
  -- vhdl_source/cordic.vhdl:123:91
  n126_o <= ys (44 downto 36);
  -- vhdl_source/cordic.vhdl:124:77
  gen1_n4_stagex_n127 <= gen1_n4_stagex_g; -- (signal)
  -- vhdl_source/cordic.vhdl:126:81
  gen1_n4_stagex_n128 <= gen1_n4_stagex_a_out; -- (signal)
  -- vhdl_source/cordic.vhdl:126:99
  gen1_n4_stagex_n129 <= gen1_n4_stagex_c_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:81
  gen1_n4_stagex_n130 <= gen1_n4_stagex_x_out; -- (signal)
  -- vhdl_source/cordic.vhdl:127:99
  gen1_n4_stagex_n131 <= gen1_n4_stagex_y_out; -- (signal)
  -- vhdl_source/cordic.vhdl:119:16
  gen1_n4_stagex : entity work.cordic_stage_8_4 port map (
    w => n122_o,
    a => n123_o,
    c => n124_o,
    x => n125_o,
    y => n126_o,
    g => gen1_n4_stagex_g,
    a_out => gen1_n4_stagex_a_out,
    c_out => gen1_n4_stagex_c_out,
    x_out => gen1_n4_stagex_x_out,
    y_out => gen1_n4_stagex_y_out);
  n143_o <= gen1_n4_stagex_n127 & gen1_n3_stagex_n107 & gen1_n2_stagex_n87 & gen1_n1_stagex_n67 & gen1_n0_stagex_n47 & 'Z';
  n145_o <= n31_o & cnotrx_n35 & "ZZZZZZZ";
  n148_o <= 'Z' & cnotry_n21 & cnotr1_n12 & n32_o;
  n149_o <= gen1_n4_stagex_n129 & gen1_n3_stagex_n109 & gen1_n2_stagex_n89 & gen1_n1_stagex_n69 & gen1_n0_stagex_n49 & wrap_C;
  n150_o <= gen1_n4_stagex_n128 & gen1_n3_stagex_n108 & gen1_n2_stagex_n88 & gen1_n1_stagex_n68 & gen1_n0_stagex_n48 & n41_o;
  n151_o <= n18_o & cnotr1_n13;
  n152_o <= gen1_n4_stagex_n130 & gen1_n3_stagex_n110 & gen1_n2_stagex_n90 & gen1_n1_stagex_n70 & gen1_n0_stagex_n50 & n9_o & init_n6;
  n153_o <= gen1_n4_stagex_n131 & gen1_n3_stagex_n111 & gen1_n2_stagex_n91 & gen1_n1_stagex_n71 & gen1_n0_stagex_n51 & wrap_Y;
end rtl;
