
---------- Begin Simulation Statistics ----------
final_tick                               199677278000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204862                       # Simulator instruction rate (inst/s)
host_mem_usage                                 697768                       # Number of bytes of host memory used
host_op_rate                                   204869                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   488.13                       # Real time elapsed on the host
host_tick_rate                              409061985                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003637                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.199677                       # Number of seconds simulated
sim_ticks                                199677278000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.500588                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  596910                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               599906                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               868                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            599978                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                162                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             381                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              219                       # Number of indirect misses.
system.cpu.branchPred.lookups                  602174                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     610                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          111                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003637                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.996773                       # CPI: cycles per instruction
system.cpu.discardedOps                          2731                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49412092                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          36901148                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         13094549                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        84741512                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.500808                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        199677278                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                50006957     50.01%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.01% # Class of committed instruction
system.cpu.op_class_0::MemRead               36900878     36.90%     86.90% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13095693     13.10%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003637                       # Class of committed instruction
system.cpu.tickCycles                       114935766                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       711237                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1455582                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5840                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       764805                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          340                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1530973                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            340                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                413                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       711180                       # Transaction distribution
system.membus.trans_dist::CleanEvict               57                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743932                       # Transaction distribution
system.membus.trans_dist::ReadExResp           743932                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           413                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2199927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2199927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    186307200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               186307200                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            744345                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  744345    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              744345                       # Request fanout histogram
system.membus.respLayer1.occupancy         6913069500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          7145022000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1470082                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            7                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6292                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           754097                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          754097                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           348                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11724                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          703                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2296439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2297142                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        45440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    195164544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195209984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          711577                       # Total snoops (count)
system.tol2bus.snoopTraffic                  91031040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1477746                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004183                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064539                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1471565     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   6181      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1477746                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4566609000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3829107997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1740000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                21807                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21821                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data               21807                       # number of overall hits
system.l2.overall_hits::total                   21821                       # number of overall hits
system.l2.demand_misses::.cpu.inst                334                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             744014                       # number of demand (read+write) misses
system.l2.demand_misses::total                 744348                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               334                       # number of overall misses
system.l2.overall_misses::.cpu.data            744014                       # number of overall misses
system.l2.overall_misses::total                744348                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34919000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  80522434000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      80557353000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34919000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  80522434000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     80557353000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              348                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           765821                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               766169                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             348                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          765821                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              766169                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.959770                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.971525                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.971519                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.959770                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.971525                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.971519                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104547.904192                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 108227.041427                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 108225.390543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104547.904192                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 108227.041427                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 108225.390543                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              711180                       # number of writebacks
system.l2.writebacks::total                    711180                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           334                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        744011                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            744345                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          334                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       744011                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           744345                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28239000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  65641949000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65670188000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28239000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  65641949000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65670188000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.959770                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.971521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.971515                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.959770                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.971521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.971515                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84547.904192                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 88227.121642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88225.470716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84547.904192                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 88227.121642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88225.470716                       # average overall mshr miss latency
system.l2.replacements                         711577                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       758902                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           758902                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       758902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       758902                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            6                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                6                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            6                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            6                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10165                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10165                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          743932                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              743932                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  80513710000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   80513710000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        754097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            754097                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.986520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.986520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108227.243888                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108227.243888                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       743932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         743932                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  65635070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65635070000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.986520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.986520                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88227.243888                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88227.243888                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              334                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34919000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34919000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            348                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.959770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.959770                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104547.904192                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104547.904192                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          334                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28239000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28239000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.959770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.959770                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84547.904192                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84547.904192                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11642                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              82                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8724000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8724000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.006994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.006994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 106390.243902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 106390.243902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           79                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           79                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6879000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6879000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.006738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.006738                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87075.949367                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87075.949367                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32072.600908                       # Cycle average of tags in use
system.l2.tags.total_refs                     1525130                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    744345                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.048956                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst        13.873771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32058.727136                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000423                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.978355                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978778                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3346                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        29045                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3794611                       # Number of tag accesses
system.l2.tags.data_accesses                  3794611                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       95233408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95276160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     91031040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        91031040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             334                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          744011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              744345                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       711180                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             711180                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            214105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         476936630                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             477150735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       214105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           214105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      455890830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            455890830                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      455890830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           214105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        476936630                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            933041565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1422360.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1488022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005901474250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        79023                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        79023                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2991579                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1347058                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      744345                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     711180                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488690                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1422360                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             92960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93064                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92964                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            92962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            92966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93008                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             88892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             88860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             88850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             88902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             88962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             88960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            88899                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            88832                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            88838                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.16                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  23337603250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7443450000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             51250540750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15676.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34426.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1323603                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1263058                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.80                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488690                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1422360                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  744291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  744297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  78826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  78827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  79024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  79024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  79024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  79024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  79058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  79179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  79145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  79024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  79024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  79024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  79024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  79024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  79023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  79023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  79023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  79023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       324359                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    574.377304                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   385.006162                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.245611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5807      1.79%      1.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       125742     38.77%     40.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        11948      3.68%     44.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10809      3.33%     47.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10136      3.12%     50.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9339      2.88%     53.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        10428      3.21%     56.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9824      3.03%     59.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       130326     40.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       324359                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        79023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.838515                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.002429                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    227.692777                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        79021    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         79023                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        79023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.998950                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.998446                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.133621                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              197      0.25%      0.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.00%      0.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            78668     99.55%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.00%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              155      0.20%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         79023                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95276160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                91029184                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95276160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             91031040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       477.15                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       455.88                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    477.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    455.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.29                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  199677179000                       # Total gap between requests
system.mem_ctrls.avgGap                     137185.67                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     95233408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     91029184                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 214105.482748017006                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 476936629.715074479580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 455881535.003697276115                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1488022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1422360                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20207750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  51230333000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4518264148500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30251.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34428.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3176596.75                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1157379720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            615158115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5314059240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3711341700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15761828160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      45551287800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      38317095840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       110428150575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        553.033133                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97926870750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6667440000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  95082967250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1158550680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            615784290                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5315187360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3713226120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15761828160.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      45893280390                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      38029102080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       110486959080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        553.327650                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  97154969750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6667440000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  95854868250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    199677278000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4173492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4173492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4173492                       # number of overall hits
system.cpu.icache.overall_hits::total         4173492                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          348                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            348                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          348                       # number of overall misses
system.cpu.icache.overall_misses::total           348                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     36980000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     36980000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     36980000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     36980000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      4173840                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      4173840                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      4173840                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      4173840                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000083                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000083                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000083                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000083                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 106264.367816                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 106264.367816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 106264.367816                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 106264.367816                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.icache.writebacks::total                 7                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          348                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          348                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          348                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36284000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36284000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36284000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36284000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 104264.367816                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 104264.367816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 104264.367816                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 104264.367816                       # average overall mshr miss latency
system.cpu.icache.replacements                      7                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4173492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4173492                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          348                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           348                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     36980000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     36980000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      4173840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      4173840                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000083                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 106264.367816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 106264.367816                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36284000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36284000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000083                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 104264.367816                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 104264.367816                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           340.945860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4173840                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               348                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11993.793103                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   340.945860                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.332955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.332955                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          341                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.333008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16695708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16695708                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     47287130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47287130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47287170                       # number of overall hits
system.cpu.dcache.overall_hits::total        47287170                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1519460                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1519460                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1519472                       # number of overall misses
system.cpu.dcache.overall_misses::total       1519472                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 163670628000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 163670628000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 163670628000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 163670628000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48806590                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48806590                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48806642                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48806642                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.031132                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031132                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.031132                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031132                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 107716.312374                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 107716.312374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 107715.461687                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 107715.461687                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       758902                       # number of writebacks
system.cpu.dcache.writebacks::total            758902                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       753648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       753648                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       753648                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       753648                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       765812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       765812                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       765820                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       765820                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  83838953000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  83838953000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  83839783000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  83839783000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015691                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015691                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015691                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015691                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 109477.199365                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 109477.199365                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 109477.139537                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 109477.139537                       # average overall mshr miss latency
system.cpu.dcache.replacements                 764797                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35699288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35699288                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    537953000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    537953000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35711007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35711007                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000328                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45904.343374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45904.343374                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        11715                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11715                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    514073000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    514073000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43881.604780                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43881.604780                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     11587842                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       11587842                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1507741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1507741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 163132675000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 163132675000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13095583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13095583                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.115134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.115134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 108196.749309                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 108196.749309                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       753644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       753644                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       754097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       754097                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  83324880000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  83324880000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.057584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.057584                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 110496.235895                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 110496.235895                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            40                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.230769                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       830000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       830000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.153846                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       103750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       103750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        26000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.071429                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        26000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        24000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.084939                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48053018                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            765821                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             62.747062                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            233000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.084939                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999106                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          337                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          649                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49572491                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49572491                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 199677278000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
