
---------- Begin Simulation Statistics ----------
final_tick                               200788833500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 367319                       # Simulator instruction rate (inst/s)
host_mem_usage                                8498548                       # Number of bytes of host memory used
host_op_rate                                   428025                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   276.40                       # Real time elapsed on the host
host_tick_rate                              726453350                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   101525559                       # Number of instructions simulated
sim_ops                                     118304287                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.200789                       # Number of seconds simulated
sim_ticks                                200788833500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.604567                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                17063611                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             17131354                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             66386                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          17131045                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             142                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              141                       # Number of indirect misses.
system.cpu.branchPred.lookups                17132130                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     304                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   101525559                       # Number of instructions committed
system.cpu.committedOps                     118304287                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.955434                       # CPI: cycles per instruction
system.cpu.dcache.prefetcher.num_hwpf_issued     44314719                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit    160050931                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified    216871796                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull         7099                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage      68272959                       # number of prefetches that crossed the page
system.cpu.discardedOps                        360594                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                 29                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           34556436                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17090334                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            66352                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions           17022553                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       184849960                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.252817                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        401577667                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                  33      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                67838720     57.34%     57.34% # Class of committed instruction
system.cpu.op_class_0::IntMult                      9      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       3      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     1      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     57.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc          16777216     14.18%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     1      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    1      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                     13      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                     12      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                     12      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    15      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.52% # Class of committed instruction
system.cpu.op_class_0::MemRead               33621209     28.42%     99.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 67042      0.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                118304287                       # Class of committed instruction
system.cpu.tickCycles                       216727707                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.l2.prefetcher.num_hwpf_issued             7433                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                   43                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                7593                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   188                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         13156                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     38778112                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            5                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     77558640                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              5                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              13107                       # Transaction distribution
system.membus.trans_dist::CleanEvict                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                48                       # Transaction distribution
system.membus.trans_dist::ReadExResp               48                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         13107                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        26311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  26311                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       841920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  841920                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13155                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13155    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13155                       # Request fanout histogram
system.membus.respLayer1.occupancy           68812755                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            18412974                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          38714928                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77664                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          167                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        38700286                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             7171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            65599                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           65599                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           535                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38714393                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1237                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    116337931                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             116339168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        44928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2486889984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2486934912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7176                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         38787704                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000000                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.000508                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               38787694    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     10      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           38787704                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        52458548139                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             26.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       58169988500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            29.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            803498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  241                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             10958422                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.dcache.prefetcher     27814715                       # number of demand (read+write) hits
system.l2.demand_hits::total                 38773378                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 241                       # number of overall hits
system.l2.overall_hits::.cpu.data            10958422                       # number of overall hits
system.l2.overall_hits::.cpu.dcache.prefetcher     27814715                       # number of overall hits
system.l2.overall_hits::total                38773378                       # number of overall hits
system.l2.demand_misses::.cpu.inst                294                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1037                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.dcache.prefetcher         5818                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7149                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               294                       # number of overall misses
system.l2.overall_misses::.cpu.data              1037                       # number of overall misses
system.l2.overall_misses::.cpu.dcache.prefetcher         5818                       # number of overall misses
system.l2.overall_misses::total                  7149                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     23383000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     86312500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.dcache.prefetcher    465712088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        575407588                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     23383000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     86312500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.dcache.prefetcher    465712088                       # number of overall miss cycles
system.l2.overall_miss_latency::total       575407588                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              535                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         10959459                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.dcache.prefetcher     27820533                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             38780527                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             535                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        10959459                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.dcache.prefetcher     27820533                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            38780527                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.549533                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.000095                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.dcache.prefetcher     0.000209                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000184                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.549533                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.000095                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.dcache.prefetcher     0.000209                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000184                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79534.013605                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83232.883317                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.dcache.prefetcher 80046.766586                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80487.842775                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79534.013605                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83232.883317                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.dcache.prefetcher 80046.766586                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80487.842775                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         2                       # number of HardPF blocks evicted w/o reference
system.l2.demand_mshr_hits::.cpu.dcache.prefetcher          377                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 377                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.dcache.prefetcher          377                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                377                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           294                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1037                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.dcache.prefetcher         5441                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6772                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          294                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1037                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.dcache.prefetcher         5441                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher         6383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            13155                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     20443000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     75942500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.dcache.prefetcher    392576071                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    488961571                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     20443000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     75942500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.dcache.prefetcher    392576071                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher    405183599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    894145170                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.549533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.000095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.000196                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.549533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.000095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.000196                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000339                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69534.013605                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73232.883317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 72151.455799                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72203.421589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69534.013605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73232.883317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 72151.455799                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 63478.552248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67969.986317                       # average overall mshr miss latency
system.l2.replacements                              5                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        77664                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            77664                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        77664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        77664                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          165                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              165                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          165                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          165                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher         6383                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           6383                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher    405183599                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    405183599                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 63478.552248                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 63478.552248                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             65551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 65551                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  48                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      4042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4042000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         65599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             65599                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.000732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.000732                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84208.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84208.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      3562000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3562000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.000732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.000732                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74208.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74208.333333                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                241                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              294                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     23383000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     23383000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            535                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.549533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.549533                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79534.013605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79534.013605                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          294                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          294                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     20443000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     20443000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.549533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.549533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69534.013605                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69534.013605                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      10892871                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu.dcache.prefetcher     27814715                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          38707586                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu.dcache.prefetcher         5818                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6807                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     82270500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    465712088                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    547982588                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     10893860                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.dcache.prefetcher     27820533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38714393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.000091                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.000209                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83185.540950                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 80046.766586                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80502.804172                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher          377                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          377                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          989                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         5441                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         6430                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     72380500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    392576071                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    464956571                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.000091                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.000196                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73185.540950                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 72151.455799                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72310.508709                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 1                       # number of InvalidateReq hits
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  9132.550130                       # Cycle average of tags in use
system.l2.tags.total_refs                    77564641                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     13156                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   5895.761706                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.998220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       209.842373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       834.230486                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.dcache.prefetcher  3717.676178                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  4369.802873                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.012808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.050917                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.dcache.prefetcher     0.226909                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.266712                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.557407                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         11821                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1329                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0          108                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          326                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        11377                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1210                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.721497                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.081116                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 620482236                       # Number of tag accesses
system.l2.tags.data_accesses                620482236                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          18816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          66368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher       348288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       408448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             841920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        18816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18816                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             294                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1037                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher         5442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher         6382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13155                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             93710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            330536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher      1734598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher      2034217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4193062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        93710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            93710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            93710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           330536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher      1734598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher      2034217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4193062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples      5442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples      6382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000675500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               77770                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       13155                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13155                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               837                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               768                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               781                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              795                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              919                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              863                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    162550139                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   65775000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               409206389                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12356.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31106.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     9478                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.05                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13155                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1824                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     782                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3667                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    228.529043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   174.936014                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.020711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          494     13.47%     13.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1975     53.86%     67.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          565     15.41%     82.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          234      6.38%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          139      3.79%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           92      2.51%     95.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           59      1.61%     97.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           35      0.95%     97.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           74      2.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3667                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 841920                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  841920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         4.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      4.19                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  200788730500                       # Total gap between requests
system.mem_ctrls.avgGap                   15263301.44                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        18816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        66368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher       348288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       408448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 93710.390523285736                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 330536.309430773195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 1734598.453155513620                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2034216.708570100600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          294                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1037                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher         5442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher         6382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      8384251                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     32983758                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher    162063740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    205774640                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28517.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31806.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     29780.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     32242.97                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    72.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             13580280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              7199115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            47680920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     15849721680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5453635170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      72510377280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        93882194445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.566810                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 188454880240                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   6704620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   5629333260                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             12673500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              6717150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            46245780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     15849721680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5247626340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      72683858400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        93846842850                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.390747                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 188907988885                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   6704620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   5176224615                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    200788833500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     48577331                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         48577331                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     48577331                       # number of overall hits
system.cpu.icache.overall_hits::total        48577331                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          535                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            535                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          535                       # number of overall misses
system.cpu.icache.overall_misses::total           535                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27259500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27259500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27259500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27259500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     48577866                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     48577866                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     48577866                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     48577866                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000011                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000011                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50952.336449                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50952.336449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50952.336449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50952.336449                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          167                       # number of writebacks
system.cpu.icache.writebacks::total               167                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          535                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          535                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          535                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26724500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26724500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26724500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49952.336449                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49952.336449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49952.336449                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49952.336449                       # average overall mshr miss latency
system.cpu.icache.replacements                    167                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     48577331                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        48577331                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          535                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           535                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27259500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27259500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     48577866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     48577866                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50952.336449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50952.336449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          535                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26724500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26724500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49952.336449                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49952.336449                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           318.979982                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            48577866                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               535                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          90799.749533                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   318.979982                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.623008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.623008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          368                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          97156267                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         97156267                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     18962155                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         18962155                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     18962155                       # number of overall hits
system.cpu.dcache.overall_hits::total        18962155                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     14857333                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14857333                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     14857333                       # number of overall misses
system.cpu.dcache.overall_misses::total      14857333                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 183236194000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 183236194000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 183236194000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 183236194000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33819488                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33819488                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33819488                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33819488                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.439313                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.439313                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.439313                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.439313                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12333.047526                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12333.047526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12333.047526                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12333.047526                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1448911                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             98800                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.665091                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches          25936227                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks        77664                       # number of writebacks
system.cpu.dcache.writebacks::total             77664                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      3897876                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3897876                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      3897876                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3897876                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     10959457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     10959457                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     10959457                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher     27820533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     38779990                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 132861732500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 132861732500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 132861732500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 333707625917                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 466569358417                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.324057                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.324057                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.324057                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     1.146676                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 12123.021469                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12123.021469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 12123.021469                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11995.011955                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12031.188209                       # average overall mshr miss latency
system.cpu.dcache.replacements               38777945                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     18960828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        18960828                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     14791649                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      14791649                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 182375513000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 182375513000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     33752477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     33752477                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.438239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.438239                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12329.626873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12329.626873                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      3897790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3897790                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     10893859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     10893859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 132071074500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 132071074500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.322757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.322757                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12123.442620                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12123.442620                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1327                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        65677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        65677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    860433000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    860433000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67004                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.980195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.980195                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 13100.979034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13100.979034                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           80                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           80                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        65597                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        65597                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    790646000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    790646000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.979001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.979001                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 12053.081696                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12053.081696                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher     27820533                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total     27820533                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 333707625917                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 333707625917                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 11995.011955                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 11995.011955                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       248000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       248000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 35428.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 35428.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data            6                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total            6                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            1                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            1                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data        12000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total        12000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data        12000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total        12000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        77000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        77000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        76000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        76000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              24                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             2                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data       100500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total       100500                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           26                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.076923                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        50250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        50250                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            2                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        98500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        98500                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.076923                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        49250                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        49250                       # average SwapReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2045.543839                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            57742179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          38779993                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              1.488968                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1184.419934                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   861.123905                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.578330                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.420471                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998801                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          741                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024         1307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::4          423                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          497                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          601                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.361816                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.638184                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         106419037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        106419037                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 200788833500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
