var structSDRAM__CR__BITS =
[
    [ "BIT_11_9_LOCK", "structSDRAM__CR__BITS.html#ae4a08c230f4368638d76a08c2678790e", null ],
    [ "CL", "structSDRAM__CR__BITS.html#a3f90d825b06b270aba3b35949f50a488", null ],
    [ "IBANK", "structSDRAM__CR__BITS.html#ad84a0600a1d5b34e87625769075c7435", null ],
    [ "NM", "structSDRAM__CR__BITS.html#a2d8d99338e04ac4cb521dfd40ca004a9", null ],
    [ "PAGESIGE", "structSDRAM__CR__BITS.html#afedd330e971a4e9b3558f134d667dcbc", null ],
    [ "PD", "structSDRAM__CR__BITS.html#aaf8d50c003198f81bd163ddffe535c2b", null ],
    [ "PDWR", "structSDRAM__CR__BITS.html#abdc2c31f3de30d1c14ee829fe6cd2ea8", null ],
    [ "rsvd1", "structSDRAM__CR__BITS.html#adf3d0167ce2ed65137a2d3c1283be78e", null ],
    [ "rsvd10", "structSDRAM__CR__BITS.html#ae3d49fe09fa02ef47a2866bc6f9ea85c", null ],
    [ "rsvd11", "structSDRAM__CR__BITS.html#a2247c3fd1d989542029d64efb044c426", null ],
    [ "rsvd2", "structSDRAM__CR__BITS.html#a1954bc0993e8bd4d43e4edfb9248ed00", null ],
    [ "rsvd3", "structSDRAM__CR__BITS.html#a1fc3a25cb015690eea35226667632edf", null ],
    [ "rsvd4", "structSDRAM__CR__BITS.html#af0b3b8e4dc374185bf16cdeb704beedf", null ],
    [ "rsvd5", "structSDRAM__CR__BITS.html#a1dff14bb0d172afb1f24abbe6dab8b61", null ],
    [ "rsvd6", "structSDRAM__CR__BITS.html#ade51bf588b4ee5b856336c250c190003", null ],
    [ "rsvd7", "structSDRAM__CR__BITS.html#adfc8889cc7758ce09e743ea863a92183", null ],
    [ "rsvd8", "structSDRAM__CR__BITS.html#a7bed866876b7b8280972627a450b3734", null ],
    [ "rsvd9", "structSDRAM__CR__BITS.html#a47807222ce0d2bd64525623b488f030c", null ],
    [ "SR", "structSDRAM__CR__BITS.html#a3a4ec0d250a463036507e6d035f1ca0f", null ]
];