// Seed: 420561185
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output uwire id_2,
    input supply0 id_3,
    output supply0 id_4,
    output wor id_5,
    output tri id_6,
    input supply1 id_7,
    input supply0 id_8,
    input wire id_9,
    input uwire id_10
    , id_12
);
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output tri id_2,
    output supply1 id_3,
    inout supply1 id_4,
    input supply1 id_5
);
  not primCall (id_4, id_0);
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2,
      id_5,
      id_2,
      id_3,
      id_4,
      id_4,
      id_5,
      id_5,
      id_5
  );
endmodule
