<SPAN class=extract>Interrupt signals may be issued in response to<SPAN>&nbsp;</SPAN><A title="Computer hardware" href="https://en.wikipedia.org/wiki/Computer_hardware">hardware</A><SPAN>&nbsp;</SPAN>or<SPAN>&nbsp;</SPAN><A title=Software href="https://en.wikipedia.org/wiki/Software">software</A><SPAN>&nbsp;</SPAN>events. These are classified as<SPAN>&nbsp;</SPAN><B>hardware interrupts</B><SPAN>&nbsp;</SPAN>or<SPAN>&nbsp;</SPAN><B>software interrupts</B>, respectively</SPAN>. For any particular processor, the number of interrupt types is limited by the architecture. 
<P></P>
<H3><SPAN id=Hardware_interrupts class=mw-headline>Hardware interrupts</SPAN><SPAN class=mw-editsection><SPAN class=mw-editsection-bracket>[</SPAN><A title="Edit section: Hardware interrupts" href="https://en.wikipedia.org/w/index.php?title=Interrupt&amp;action=edit&amp;section=2">edit</A><SPAN class=mw-editsection-bracket>]</SPAN></SPAN></H3>
<P>A hardware interrupt is a condition related to the state of the hardware that may be signaled by an external hardware device, e.g., an<SPAN>&nbsp;</SPAN><A title="Interrupt request" class=mw-redirect href="https://en.wikipedia.org/wiki/Interrupt_request">interrupt request</A><SPAN>&nbsp;</SPAN>(IRQ) line on a PC, or detected by devices embedded in processor logic (e.g., the CPU timer in IBM System/370), to communicate that the device needs attention from the<SPAN>&nbsp;</SPAN><A title="Operating system" href="https://en.wikipedia.org/wiki/Operating_system">operating system</A><SPAN>&nbsp;</SPAN>(OS)<SUP id=cite_ref-5 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-5">[4]</A></SUP><SPAN>&nbsp;</SPAN>or, if there is no OS, from the "bare-metal" program running on the CPU. Such external devices may be part of the computer (e.g.,<SPAN>&nbsp;</SPAN><A title="Disk controller" href="https://en.wikipedia.org/wiki/Disk_controller">disk controller</A>) or they may be external<SPAN>&nbsp;</SPAN><A title=Peripheral href="https://en.wikipedia.org/wiki/Peripheral">peripherals</A>. For example, pressing a<SPAN>&nbsp;</SPAN><A title="Keyboard (computing)" class=mw-redirect href="https://en.wikipedia.org/wiki/Keyboard_(computing)">keyboard</A><SPAN>&nbsp;</SPAN>key or moving a<SPAN>&nbsp;</SPAN><A title="Mouse (computing)" class=mw-redirect href="https://en.wikipedia.org/wiki/Mouse_(computing)">mouse</A><SPAN>&nbsp;</SPAN>plugged into a<SPAN>&nbsp;</SPAN><A title=PS/2 class=mw-redirect href="https://en.wikipedia.org/wiki/PS/2">PS/2</A><SPAN>&nbsp;</SPAN>port triggers hardware interrupts that cause the processor to read the keystroke or mouse position.</P>
<P>Hardware interrupts can arrive<SPAN>&nbsp;</SPAN><A title="Asynchronous communication" href="https://en.wikipedia.org/wiki/Asynchronous_communication">asynchronously</A><SPAN>&nbsp;</SPAN>with respect to the processor clock, and at any time during instruction execution. Consequently, all incoming hardware interrupt signals are conditioned by synchronizing them to the processor clock, and acted upon only at instruction execution boundaries.</P>
<P>In many systems, each device is associated with a particular IRQ signal. This makes it possible to quickly determine which hardware device is requesting service, and to expedite servicing of that device.</P>
<P>On some older systems, such as the 1964<SPAN>&nbsp;</SPAN><A title="CDC 3600" class=mw-redirect href="https://en.wikipedia.org/wiki/CDC_3600">CDC 3600</A>,<SUP id=cite_ref-6 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-6">[5]</A></SUP><SPAN>&nbsp;</SPAN>all interrupts went to the same location, and the OS used a specialized instruction to determine the highest-priority outstanding unmasked interrupt. On contemporary systems, there is generally a distinct interrupt routine for each type of interrupt (or for each interrupt source), often implemented as one or more<SPAN>&nbsp;</SPAN><A title="Interrupt vector table" href="https://en.wikipedia.org/wiki/Interrupt_vector_table">interrupt vector tables</A>.</P>
<H4><SPAN id=Masking class=mw-headline>Masking</SPAN><SPAN class=mw-editsection><SPAN class=mw-editsection-bracket>[</SPAN><A title="Edit section: Masking" href="https://en.wikipedia.org/w/index.php?title=Interrupt&amp;action=edit&amp;section=3">edit</A><SPAN class=mw-editsection-bracket>]</SPAN></SPAN></H4>
<P>To<SPAN>&nbsp;</SPAN><I>mask</I><SPAN>&nbsp;</SPAN>an interrupt is to disable it, while to<SPAN>&nbsp;</SPAN><I>unmask</I><SPAN>&nbsp;</SPAN>an interrupt is to enable it.<SUP id=cite_ref-7 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-7">[6]</A></SUP></P>
<P><SPAN class=extract>Processors typically have an internal<SPAN>&nbsp;</SPAN><I>interrupt mask</I><SPAN>&nbsp;</SPAN>register,<SUP id=cite_ref-8 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-8">[b]</A></SUP><SPAN>&nbsp;</SPAN>which allows selective enabling<SUP id=cite_ref-:0_3-1 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-:0-3">[2]</A></SUP><SPAN>&nbsp;</SPAN>(and disabling) of hardware interrupts</SPAN>. Each interrupt signal is associated with a bit in the mask register. On some systems, the interrupt is enabled when the bit is set, and disabled when the bit is clear. On others, the reverse is true, and a set bit disables the interrupt. <SPAN class=extract>When the interrupt is disabled, the associated interrupt signal may be ignored by the processor, or it may remain pending. Signals which are affected by the mask are called<SPAN>&nbsp;</SPAN><I>maskable interrupts</I></SPAN>.</P>
<P><SPAN class=extract>Some interrupt signals are not affected by the interrupt mask and therefore cannot be disabled; these are called<SPAN>&nbsp;</SPAN><I>non-maskable interrupts</I><SPAN>&nbsp;</SPAN>(NMIs)</SPAN>. These indicate high-priority events which cannot be ignored under any circumstances, such as the timeout signal from a<SPAN>&nbsp;</SPAN><A title="Watchdog timer" href="https://en.wikipedia.org/wiki/Watchdog_timer">watchdog timer</A>.</P>
<H4><SPAN id=Spurious_interrupts class=mw-headline>Spurious interrupts</SPAN><SPAN class=mw-editsection><SPAN class=mw-editsection-bracket>[</SPAN><A title="Edit section: Spurious interrupts" href="https://en.wikipedia.org/w/index.php?title=Interrupt&amp;action=edit&amp;section=4">edit</A><SPAN class=mw-editsection-bracket>]</SPAN></SPAN></H4>
<P>A<SPAN>&nbsp;</SPAN><I>spurious interrupt</I><SPAN>&nbsp;</SPAN>is a hardware interrupt for which no source can be found. The term "phantom interrupt" or "ghost interrupt" may also used to describe this phenomenon. Spurious interrupts tend to be a problem with a<SPAN>&nbsp;</SPAN><B><A title=Wired-OR class=mw-redirect href="https://en.wikipedia.org/wiki/Wired-OR">wired-OR</A></B><SPAN>&nbsp;</SPAN>interrupt circuit attached to a level-sensitive processor input. Such interrupts may be difficult to identify when a system misbehaves.</P>
<P>In a wired-OR circuit,<SPAN>&nbsp;</SPAN><A title="Parasitic capacitance" href="https://en.wikipedia.org/wiki/Parasitic_capacitance">parasitic capacitance</A><SPAN>&nbsp;</SPAN>charging/discharging through the interrupt line's bias resistor will cause a small delay before the processor recognizes that the interrupt source has been cleared. If the interrupting device is cleared too late in the interrupt service routine (ISR), there won't be enough time for the interrupt circuit to return to the quiescent state before the current instance of the ISR terminates. The result is the processor will think another interrupt is pending, since the voltage at its interrupt request input will be not high or low enough to establish an unambiguous internal logic 1 or logic 0. The apparent interrupt will have no identifiable source, hence the "spurious" moniker.</P>
<P>A spurious interrupt may also be the result of electrical<SPAN>&nbsp;</SPAN><A title=Glitch href="https://en.wikipedia.org/wiki/Glitch">anomalies</A><SPAN>&nbsp;</SPAN>due to faulty circuit design, high<SPAN>&nbsp;</SPAN><A title="Electrical interference" class=mw-redirect href="https://en.wikipedia.org/wiki/Electrical_interference">noise</A><SPAN>&nbsp;</SPAN>levels,<SPAN>&nbsp;</SPAN><A title=Crosstalk href="https://en.wikipedia.org/wiki/Crosstalk">crosstalk</A>, timing issues, or more rarely,<SPAN>&nbsp;</SPAN><A title=Erratum href="https://en.wikipedia.org/wiki/Erratum#CPU_logic">device errata</A>.<SUP id=cite_ref-RT_concepts_9-0 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-RT_concepts-9">[7]</A></SUP></P>
<P>A spurious interrupt may result in system deadlock or other undefined operation if the ISR doesn't account for the possibility of such an interrupt occurring. As spurious interrupts are mostly a problem with wired-OR interrupt circuits, good programming practice in such systems is for the ISR to check all interrupt sources for activity and take no action (other than possibly logging the event) if none of the sources is interrupting.</P>
<H3><SPAN id=Software_interrupts class=mw-headline>Software interrupts</SPAN><SPAN class=mw-editsection><SPAN class=mw-editsection-bracket>[</SPAN><A title="Edit section: Software interrupts" href="https://en.wikipedia.org/w/index.php?title=Interrupt&amp;action=edit&amp;section=5">edit</A><SPAN class=mw-editsection-bracket>]</SPAN></SPAN></H3>
<P><SPAN class=extract>A software interrupt is requested by the processor itself upon executing particular instructions or when certain conditions are met. Every software interrupt signal is associated with a particular interrupt handler</SPAN>.</P>
<P><SPAN class=extract>A software interrupt may be intentionally caused by executing a special<SPAN>&nbsp;</SPAN><A title="Instruction (computer science)" class=mw-redirect href="https://en.wikipedia.org/wiki/Instruction_(computer_science)">instruction</A><SPAN>&nbsp;</SPAN>which, by design, invokes an interrupt when executed</SPAN>. Such instructions function similarly to<SPAN>&nbsp;</SPAN><A title="Subroutine call" class=mw-redirect href="https://en.wikipedia.org/wiki/Subroutine_call">subroutine calls</A><SPAN>&nbsp;</SPAN>and are used for a variety of purposes, such as requesting operating system services and interacting with<SPAN>&nbsp;</SPAN><A title="Device driver" href="https://en.wikipedia.org/wiki/Device_driver">device drivers</A><SPAN>&nbsp;</SPAN>(e.g., to read or write storage media). Software interrupts may also be triggered by program execution errors or by the<SPAN>&nbsp;</SPAN><A title="Virtual memory" href="https://en.wikipedia.org/wiki/Virtual_memory">virtual memory</A><SPAN>&nbsp;</SPAN>system.</P>
<P><SPAN class=extract>Typically, the operating system<SPAN>&nbsp;</SPAN><A title="Kernel (operating system)" href="https://en.wikipedia.org/wiki/Kernel_(operating_system)">kernel</A><SPAN>&nbsp;</SPAN>will catch and handle such interrupts. Some interrupts are handled transparently to the program - for example, the normal resolution of a<SPAN>&nbsp;</SPAN><A title="Page fault" href="https://en.wikipedia.org/wiki/Page_fault">page fault</A><SPAN>&nbsp;</SPAN>is to make the required page accessible in physical memory. But in other cases such as a<SPAN>&nbsp;</SPAN><A title="Segmentation fault" href="https://en.wikipedia.org/wiki/Segmentation_fault">segmentation fault</A><SPAN>&nbsp;</SPAN>the operating system executes a process callback</SPAN>. On<SPAN>&nbsp;</SPAN><A title=Unix-like href="https://en.wikipedia.org/wiki/Unix-like">Unix-like</A><SPAN>&nbsp;</SPAN><A title="Operating system" href="https://en.wikipedia.org/wiki/Operating_system">operating systems</A><SPAN>&nbsp;</SPAN>this involves sending a<SPAN>&nbsp;</SPAN><A title="Signal (IPC)" href="https://en.wikipedia.org/wiki/Signal_(IPC)">signal</A><SPAN>&nbsp;</SPAN>such as<SPAN>&nbsp;</SPAN><A title=SIGSEGV class=mw-redirect href="https://en.wikipedia.org/wiki/SIGSEGV">SIGSEGV</A>,<SPAN>&nbsp;</SPAN><A title=SIGBUS class=mw-redirect href="https://en.wikipedia.org/wiki/SIGBUS">SIGBUS</A>,<SPAN>&nbsp;</SPAN><A title=SIGILL class=mw-redirect href="https://en.wikipedia.org/wiki/SIGILL">SIGILL</A><SPAN>&nbsp;</SPAN>or<SPAN>&nbsp;</SPAN><A title=SIGFPE class=mw-redirect href="https://en.wikipedia.org/wiki/SIGFPE">SIGFPE</A>, which may either call a signal handler or execute a default action (terminating the program). On Windows the callback is made using<SPAN>&nbsp;</SPAN><A title="Structured Exception Handling" class=mw-redirect href="https://en.wikipedia.org/wiki/Structured_Exception_Handling">Structured Exception Handling</A><SPAN>&nbsp;</SPAN>with an exception code such as STATUS_ACCESS_VIOLATION or STATUS_INTEGER_DIVIDE_BY_ZERO.<SUP id=cite_ref-10 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-10">[8]</A></SUP></P>
<P>In a kernel<SPAN>&nbsp;</SPAN><A title="Process (computing)" href="https://en.wikipedia.org/wiki/Process_(computing)">process</A>, it is often the case that some types of software interrupts are not supposed to happen. If they occur nonetheless, an<SPAN>&nbsp;</SPAN><A title="Crash (computing)" href="https://en.wikipedia.org/wiki/Crash_(computing)#Operating_system_crashes">operating system crash</A><SPAN>&nbsp;</SPAN>may result.</P>
<H3><SPAN id=Terminology class=mw-headline>Terminology</SPAN><SPAN class=mw-editsection><SPAN class=mw-editsection-bracket>[</SPAN><A title="Edit section: Terminology" href="https://en.wikipedia.org/w/index.php?title=Interrupt&amp;action=edit&amp;section=6">edit</A><SPAN class=mw-editsection-bracket>]</SPAN></SPAN></H3>
<P>The terms<SPAN>&nbsp;</SPAN><I>interrupt</I>,<SPAN>&nbsp;</SPAN><I>trap</I>,<SPAN>&nbsp;</SPAN><I>exception</I>,<SPAN>&nbsp;</SPAN><I>fault</I>, and<SPAN>&nbsp;</SPAN><I>abort</I><SPAN>&nbsp;</SPAN>are used to distinguish types of interrupts, although "there is no clear consensus as the exact meaning of these terms".<SUP id=cite_ref-Hyde_1996_11-0 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-Hyde_1996-11">[9]</A></SUP><SPAN>&nbsp;</SPAN><SPAN class=extract>The term<SPAN>&nbsp;</SPAN><I>trap</I><SPAN>&nbsp;</SPAN>may refer to any interrupt, to any software interrupt, to any synchronous software interrupt, or only to interrupts caused by instructions with<SPAN>&nbsp;</SPAN><I>trap</I><SPAN>&nbsp;</SPAN>in their names</SPAN>. In some usages, the term<SPAN>&nbsp;</SPAN><I>trap</I><SPAN>&nbsp;</SPAN>refers specifically to a<SPAN>&nbsp;</SPAN><A title=Breakpoint href="https://en.wikipedia.org/wiki/Breakpoint">breakpoint</A><SPAN>&nbsp;</SPAN>intended to initiate a<SPAN>&nbsp;</SPAN><A title="Context switch" href="https://en.wikipedia.org/wiki/Context_switch">context switch</A><SPAN>&nbsp;</SPAN>to a<SPAN>&nbsp;</SPAN><A title="Profiler (computer science)" class=mw-redirect href="https://en.wikipedia.org/wiki/Profiler_(computer_science)">monitor program</A><SPAN>&nbsp;</SPAN>or<SPAN>&nbsp;</SPAN><A title=Debugger href="https://en.wikipedia.org/wiki/Debugger">debugger</A>.<SUP id=cite_ref-Jargon_2003_1-1 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-Jargon_2003-1">[1]</A></SUP><SPAN>&nbsp;</SPAN><SPAN class=extract>It may also refer to a synchronous interrupt caused by an exceptional condition (e.g.,<SPAN>&nbsp;</SPAN><A title="Division by zero" href="https://en.wikipedia.org/wiki/Division_by_zero">division by zero</A>,<SPAN>&nbsp;</SPAN><A title="Segmentation fault" href="https://en.wikipedia.org/wiki/Segmentation_fault">invalid memory access</A>,<SPAN>&nbsp;</SPAN><A title="Illegal opcode" href="https://en.wikipedia.org/wiki/Illegal_opcode">illegal opcode</A>),<SUP id=cite_ref-Hyde_1996_11-1 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-Hyde_1996-11">[9]</A></SUP><SPAN>&nbsp;</SPAN>although the term<SPAN>&nbsp;</SPAN><I>exception</I><SPAN>&nbsp;</SPAN>is more common for this</SPAN>.</P>
<P><SPAN class=extract><A title=X86 href="https://en.wikipedia.org/wiki/X86">x86</A><A title=X86 href="https://en.wikipedia.org/wiki/X86"><SPAN>&nbsp;</SPAN>divides interrupts into (hardware)<SPAN>&nbsp;</SPAN><I>interrupts</I><SPAN>&nbsp;</SPAN>and software<SPAN>&nbsp;</SPAN><I>exceptions</I>, and identifies three types of exceptions: faults, traps, and aborts.<SUP id=cite_ref-Intel1_12-0 class=reference></A><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-Intel1-12">[10]</A><A title=X86 href="https://en.wikipedia.org/wiki/X86"></SUP><SUP id=cite_ref-Bryant_13-0 class=reference></A><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-Bryant-13">[11]</A><A title=X86 href="https://en.wikipedia.org/wiki/X86"></SUP><SPAN>&nbsp;</SPAN>(Hardware) interrupts are interrupts triggered asynchronously by an I/O device, and allow the program to be restarted with no loss of continuity.<SUP id=cite_ref-Intel1_12-1 class=reference></A><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-Intel1-12">[10]</A><A title=X86 href="https://en.wikipedia.org/wiki/X86"></SUP><SPAN>&nbsp;</SPAN>A fault is restartable as well but is tied to the synchronous execution of an instruction - the return address points to the faulting instruction. A trap is similar to a fault except that the return address points to the instruction to be executed after the trapping instruction;<SUP id=cite_ref-Intel3_14-0 class=reference></A><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-Intel3-14">[12]</A><A title=X86 href="https://en.wikipedia.org/wiki/X86"></SUP><SPAN>&nbsp;</SPAN>one prominent use is to implement<SPAN>&nbsp;</SPAN></A><A title="System call" href="https://en.wikipedia.org/wiki/System_call">system calls</A><A title=X86 href="https://en.wikipedia.org/wiki/X86">.<SUP id=cite_ref-Bryant_13-1 class=reference></A><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-Bryant-13">[11]</A><A title=X86 href="https://en.wikipedia.org/wiki/X86"></SUP><SPAN>&nbsp;</SPAN>An abort is used for severe errors, such as hardware errors and illegal values in system tables, and often<SUP id=cite_ref-15 class=reference></A><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-15">[c]</A><A title=X86 href="https://en.wikipedia.org/wiki/X86"></SUP><SPAN>&nbsp;</SPAN>does not allow a restart of the progra</SPAN></A>.<SUP id=cite_ref-Intel3_14-1 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-Intel3-14">[12]</A></SUP></P>
<P><A title="ARM architecture" class=mw-redirect href="https://en.wikipedia.org/wiki/ARM_architecture">ARM</A><SPAN>&nbsp;</SPAN>uses the term<SPAN>&nbsp;</SPAN><I>exception</I><SPAN>&nbsp;</SPAN>to refer to all types of interrupts,<SUP id=cite_ref-16 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-16">[13]</A></SUP><SPAN>&nbsp;</SPAN>and divides exceptions into (hardware)<SPAN>&nbsp;</SPAN><I>interrupts</I>,<SPAN>&nbsp;</SPAN><I>aborts</I>,<SPAN>&nbsp;</SPAN><I>reset</I>, and exception-generating instructions. Aborts correspond to x86 exceptions and may be prefetch aborts (failed instruction fetches) or data aborts (failed data accesses), and may be synchronous or asynchronous. Asynchronous aborts may be precise or imprecise. MMU aborts (page faults) are synchronous.<SUP id=cite_ref-ARM_17-0 class=reference><A href="https://en.wikipedia.org/wiki/Interrupt#cite_note-ARM-17">[14]</A></SUP>