# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# File: E:\IOTProject1\IOTProject.csv
# Generated on: Sat Apr 22 22:34:03 2023

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk_clk,Input,PIN_23,1,B1_N0,,,,,,
input_key_0_keys_readdata[3],Output,PIN_87,5,B5_N0,,,,,,
input_key_0_keys_readdata[2],Output,PIN_86,5,B5_N0,,,,,,
input_key_0_keys_readdata[1],Output,PIN_85,5,B5_N0,,,,,,
input_key_0_keys_readdata[0],Output,PIN_84,5,B5_N0,,,,,,
input_key_0_keys_writebyteenable_n[3],Input,PIN_91,6,B6_N0,,,,,,
input_key_0_keys_writebyteenable_n[2],Input,PIN_90,6,B6_N0,,,,,,
input_key_0_keys_writebyteenable_n[1],Input,PIN_89,5,B5_N0,,,,,,
input_key_0_keys_writebyteenable_n[0],Input,PIN_88,5,B5_N0,,,,,,
reset_reset_n,Input,PIN_25,2,B2_N0,,,,,,
segmentdisplay_0_display_segment[7],Output,PIN_127,7,B7_N0,,,,,,
segmentdisplay_0_display_segment[6],Output,PIN_124,7,B7_N0,,,,,,
segmentdisplay_0_display_segment[5],Output,PIN_126,7,B7_N0,,,,,,
segmentdisplay_0_display_segment[4],Output,PIN_132,8,B8_N0,,,,,,
segmentdisplay_0_display_segment[3],Output,PIN_129,8,B8_N0,,,,,,
segmentdisplay_0_display_segment[2],Output,PIN_125,7,B7_N0,,,,,,
segmentdisplay_0_display_segment[1],Output,PIN_121,7,B7_N0,,,,,,
segmentdisplay_0_display_segment[0],Output,PIN_128,8,B8_N0,,,,,,
segmentdisplay_0_display_select[3],Output,PIN_137,8,B8_N0,,,,,,
segmentdisplay_0_display_select[2],Output,PIN_136,8,B8_N0,,,,,,
segmentdisplay_0_display_select[1],Output,PIN_135,8,B8_N0,,,,,,
segmentdisplay_0_display_select[0],Output,PIN_133,8,B8_N0,,,,,,
uart_fast_0_uart_rx,Input,PIN_115,7,B7_N0,,,,,,
uart_fast_0_uart_tx,Output,PIN_114,7,B7_N0,,,,,,
