Classic Timing Analyzer report for datapath
Thu May 16 15:47:54 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. Clock Setup: 'START'
  8. Clock Hold: 'CLK'
  9. tsu
 10. tco
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                       ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------+------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                         ; To                           ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------+------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 3.212 ns                                       ; A[0]                         ; register:inst|74195:inst|15  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 11.713 ns                                      ; register:inst|74195:inst1|15 ; ADD/SUBOUT[3]                ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 4.052 ns                                       ; A[2]                         ; register:inst|74195:inst|17  ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A                                      ; None          ; 159.44 MHz ( period = 6.272 ns )               ; register:inst|74195:inst1|15 ; Kstore:inst2|inst            ; CLK        ; CLK      ; 0            ;
; Clock Setup: 'START'         ; N/A                                      ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; register:inst|74195:inst1|15 ; register:inst|74195:inst1|16 ; START      ; START    ; 0            ;
; Clock Hold: 'CLK'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; ALU:inst3|inst2              ; register:inst|74195:inst|15  ; CLK        ; CLK      ; 19           ;
; Total number of failed paths ;                                          ;               ;                                                ;                              ;                              ;            ;          ; 19           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------+------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; START           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                               ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 159.44 MHz ( period = 6.272 ns )               ; register:inst|74195:inst1|15 ; Kstore:inst2|inst            ; CLK        ; CLK      ; None                        ; None                      ; 1.951 ns                ;
; N/A   ; 162.73 MHz ( period = 6.145 ns )               ; register:inst|74195:inst1|16 ; Kstore:inst2|inst            ; CLK        ; CLK      ; None                        ; None                      ; 1.824 ns                ;
; N/A   ; 166.44 MHz ( period = 6.008 ns )               ; register:inst|74195:inst1|18 ; Kstore:inst2|inst            ; CLK        ; CLK      ; None                        ; None                      ; 1.687 ns                ;
; N/A   ; 166.75 MHz ( period = 5.997 ns )               ; register:inst|74195:inst|15  ; Kstore:inst2|inst            ; CLK        ; CLK      ; None                        ; None                      ; 1.975 ns                ;
; N/A   ; 167.95 MHz ( period = 5.954 ns )               ; register:inst|74195:inst|16  ; Kstore:inst2|inst            ; CLK        ; CLK      ; None                        ; None                      ; 1.932 ns                ;
; N/A   ; 169.43 MHz ( period = 5.902 ns )               ; register:inst|74195:inst1|17 ; Kstore:inst2|inst            ; CLK        ; CLK      ; None                        ; None                      ; 1.581 ns                ;
; N/A   ; 176.12 MHz ( period = 5.678 ns )               ; register:inst|74195:inst|18  ; Kstore:inst2|inst            ; CLK        ; CLK      ; None                        ; None                      ; 1.656 ns                ;
; N/A   ; 177.84 MHz ( period = 5.623 ns )               ; register:inst|74195:inst|17  ; Kstore:inst2|inst            ; CLK        ; CLK      ; None                        ; None                      ; 1.601 ns                ;
; N/A   ; 336.36 MHz ( period = 2.973 ns )               ; register:inst|74195:inst1|15 ; register:inst|74195:inst1|16 ; CLK        ; CLK      ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; 351.00 MHz ( period = 2.849 ns )               ; register:inst|74195:inst1|17 ; register:inst|74195:inst1|18 ; CLK        ; CLK      ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; 351.25 MHz ( period = 2.847 ns )               ; register:inst|74195:inst1|16 ; register:inst|74195:inst1|17 ; CLK        ; CLK      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; 369.55 MHz ( period = 2.706 ns )               ; register:inst|74195:inst|15  ; register:inst|74195:inst|16  ; CLK        ; CLK      ; None                        ; None                      ; 0.569 ns                ;
; N/A   ; 369.96 MHz ( period = 2.703 ns )               ; register:inst|74195:inst|16  ; register:inst|74195:inst|17  ; CLK        ; CLK      ; None                        ; None                      ; 0.566 ns                ;
; N/A   ; 370.64 MHz ( period = 2.698 ns )               ; register:inst|74195:inst|17  ; register:inst|74195:inst|18  ; CLK        ; CLK      ; None                        ; None                      ; 0.561 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; register:inst|74195:inst|18  ; register:inst|74195:inst1|15 ; CLK        ; CLK      ; None                        ; None                      ; 0.678 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ALU:inst3|inst2              ; ALU:inst3|inst2              ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ALU:inst3|inst2              ; register:inst|74195:inst1|18 ; CLK        ; CLK      ; None                        ; None                      ; 1.974 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ALU:inst3|inst2              ; register:inst|74195:inst1|15 ; CLK        ; CLK      ; None                        ; None                      ; 1.973 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; ALU:inst3|inst2              ; register:inst|74195:inst1|17 ; CLK        ; CLK      ; None                        ; None                      ; 1.972 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'START'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; register:inst|74195:inst1|15 ; register:inst|74195:inst1|16 ; START      ; START    ; None                        ; None                      ; 0.668 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; register:inst|74195:inst|15  ; register:inst|74195:inst|16  ; START      ; START    ; None                        ; None                      ; 0.569 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; register:inst|74195:inst|16  ; register:inst|74195:inst|17  ; START      ; START    ; None                        ; None                      ; 0.566 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; register:inst|74195:inst|17  ; register:inst|74195:inst|18  ; START      ; START    ; None                        ; None                      ; 0.561 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; register:inst|74195:inst1|17 ; register:inst|74195:inst1|18 ; START      ; START    ; None                        ; None                      ; 0.544 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; register:inst|74195:inst1|16 ; register:inst|74195:inst1|17 ; START      ; START    ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; register:inst|74195:inst|18  ; register:inst|74195:inst1|15 ; START      ; START    ; None                        ; None                      ; 0.678 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLK'                                                                                                                                                                                                   ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ALU:inst3|inst2              ; register:inst|74195:inst|15  ; CLK        ; CLK      ; None                       ; None                       ; 0.707 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst3|inst2              ; register:inst|74195:inst|17  ; CLK        ; CLK      ; None                       ; None                       ; 0.708 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst3|inst2              ; register:inst|74195:inst|18  ; CLK        ; CLK      ; None                       ; None                       ; 0.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst3|inst2              ; register:inst|74195:inst|16  ; CLK        ; CLK      ; None                       ; None                       ; 0.713 ns                 ;
; Not operational: Clock Skew > Data Delay ; Kstore:inst2|inst            ; register:inst|74195:inst1|16 ; CLK        ; CLK      ; None                       ; None                       ; 1.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst3|inst2              ; register:inst|74195:inst1|16 ; CLK        ; CLK      ; None                       ; None                       ; 1.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; Kstore:inst2|inst            ; register:inst|74195:inst1|17 ; CLK        ; CLK      ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Kstore:inst2|inst            ; register:inst|74195:inst1|15 ; CLK        ; CLK      ; None                       ; None                       ; 1.800 ns                 ;
; Not operational: Clock Skew > Data Delay ; Kstore:inst2|inst            ; register:inst|74195:inst1|18 ; CLK        ; CLK      ; None                       ; None                       ; 1.801 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst3|inst2              ; register:inst|74195:inst1|17 ; CLK        ; CLK      ; None                       ; None                       ; 1.972 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst3|inst2              ; register:inst|74195:inst1|15 ; CLK        ; CLK      ; None                       ; None                       ; 1.973 ns                 ;
; Not operational: Clock Skew > Data Delay ; ALU:inst3|inst2              ; register:inst|74195:inst1|18 ; CLK        ; CLK      ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:inst|74195:inst1|16 ; register:inst|74195:inst1|17 ; CLK        ; CLK      ; None                       ; None                       ; 0.542 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:inst|74195:inst1|17 ; register:inst|74195:inst1|18 ; CLK        ; CLK      ; None                       ; None                       ; 0.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:inst|74195:inst|18  ; register:inst|74195:inst1|15 ; CLK        ; CLK      ; None                       ; None                       ; 0.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:inst|74195:inst1|15 ; register:inst|74195:inst1|16 ; CLK        ; CLK      ; None                       ; None                       ; 0.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:inst|74195:inst|17  ; register:inst|74195:inst|18  ; CLK        ; CLK      ; None                       ; None                       ; 0.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:inst|74195:inst|16  ; register:inst|74195:inst|17  ; CLK        ; CLK      ; None                       ; None                       ; 0.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; register:inst|74195:inst|15  ; register:inst|74195:inst|16  ; CLK        ; CLK      ; None                       ; None                       ; 0.569 ns                 ;
+------------------------------------------+------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------+
; tsu                                                                                 ;
+-------+--------------+------------+-------+------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                           ; To Clock ;
+-------+--------------+------------+-------+------------------------------+----------+
; N/A   ; None         ; 3.212 ns   ; A[0]  ; register:inst|74195:inst|15  ; CLK      ;
; N/A   ; None         ; 3.093 ns   ; A[1]  ; register:inst|74195:inst|16  ; CLK      ;
; N/A   ; None         ; 2.935 ns   ; A[3]  ; register:inst|74195:inst|18  ; CLK      ;
; N/A   ; None         ; 2.870 ns   ; A[0]  ; register:inst|74195:inst|15  ; START    ;
; N/A   ; None         ; 2.751 ns   ; A[1]  ; register:inst|74195:inst|16  ; START    ;
; N/A   ; None         ; 2.593 ns   ; A[3]  ; register:inst|74195:inst|18  ; START    ;
; N/A   ; None         ; 2.358 ns   ; B[0]  ; register:inst|74195:inst1|15 ; CLK      ;
; N/A   ; None         ; 2.041 ns   ; B[2]  ; register:inst|74195:inst1|17 ; CLK      ;
; N/A   ; None         ; 2.023 ns   ; B[3]  ; register:inst|74195:inst1|18 ; CLK      ;
; N/A   ; None         ; 2.023 ns   ; B[1]  ; register:inst|74195:inst1|16 ; CLK      ;
; N/A   ; None         ; 1.846 ns   ; B[0]  ; register:inst|74195:inst1|15 ; START    ;
; N/A   ; None         ; 1.635 ns   ; SIN   ; register:inst|74195:inst|15  ; CLK      ;
; N/A   ; None         ; 1.529 ns   ; B[2]  ; register:inst|74195:inst1|17 ; START    ;
; N/A   ; None         ; 1.511 ns   ; B[3]  ; register:inst|74195:inst1|18 ; START    ;
; N/A   ; None         ; 1.511 ns   ; B[1]  ; register:inst|74195:inst1|16 ; START    ;
; N/A   ; None         ; 1.293 ns   ; SIN   ; register:inst|74195:inst|15  ; START    ;
; N/A   ; None         ; -0.001 ns  ; START ; ALU:inst3|inst2              ; CLK      ;
; N/A   ; None         ; -1.407 ns  ; START ; register:inst|74195:inst1|18 ; CLK      ;
; N/A   ; None         ; -1.408 ns  ; START ; register:inst|74195:inst1|15 ; CLK      ;
; N/A   ; None         ; -1.409 ns  ; START ; register:inst|74195:inst1|17 ; CLK      ;
; N/A   ; None         ; -1.700 ns  ; START ; register:inst|74195:inst1|16 ; CLK      ;
; N/A   ; None         ; -1.844 ns  ; START ; register:inst|74195:inst|18  ; CLK      ;
; N/A   ; None         ; -1.847 ns  ; START ; register:inst|74195:inst|17  ; CLK      ;
; N/A   ; None         ; -1.882 ns  ; START ; register:inst|74195:inst|16  ; CLK      ;
; N/A   ; None         ; -1.886 ns  ; START ; register:inst|74195:inst|15  ; CLK      ;
; N/A   ; None         ; -1.899 ns  ; A[2]  ; register:inst|74195:inst|17  ; CLK      ;
; N/A   ; None         ; -1.919 ns  ; START ; register:inst|74195:inst1|18 ; START    ;
; N/A   ; None         ; -1.920 ns  ; START ; register:inst|74195:inst1|15 ; START    ;
; N/A   ; None         ; -1.921 ns  ; START ; register:inst|74195:inst1|17 ; START    ;
; N/A   ; None         ; -2.186 ns  ; START ; register:inst|74195:inst|18  ; START    ;
; N/A   ; None         ; -2.189 ns  ; START ; register:inst|74195:inst|17  ; START    ;
; N/A   ; None         ; -2.212 ns  ; START ; register:inst|74195:inst1|16 ; START    ;
; N/A   ; None         ; -2.224 ns  ; START ; register:inst|74195:inst|16  ; START    ;
; N/A   ; None         ; -2.228 ns  ; START ; register:inst|74195:inst|15  ; START    ;
; N/A   ; None         ; -2.241 ns  ; A[2]  ; register:inst|74195:inst|17  ; START    ;
+-------+--------------+------------+-------+------------------------------+----------+


+-----------------------------------------------------------------------------------------------+
; tco                                                                                           ;
+-------+--------------+------------+------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                         ; To            ; From Clock ;
+-------+--------------+------------+------------------------------+---------------+------------+
; N/A   ; None         ; 11.713 ns  ; register:inst|74195:inst1|15 ; ADD/SUBOUT[3] ; CLK        ;
; N/A   ; None         ; 11.586 ns  ; register:inst|74195:inst1|16 ; ADD/SUBOUT[3] ; CLK        ;
; N/A   ; None         ; 11.449 ns  ; register:inst|74195:inst1|18 ; ADD/SUBOUT[3] ; CLK        ;
; N/A   ; None         ; 11.438 ns  ; register:inst|74195:inst|15  ; ADD/SUBOUT[3] ; CLK        ;
; N/A   ; None         ; 11.395 ns  ; register:inst|74195:inst|16  ; ADD/SUBOUT[3] ; CLK        ;
; N/A   ; None         ; 11.343 ns  ; register:inst|74195:inst1|17 ; ADD/SUBOUT[3] ; CLK        ;
; N/A   ; None         ; 11.215 ns  ; register:inst|74195:inst1|15 ; ADD/SUBOUT[2] ; CLK        ;
; N/A   ; None         ; 11.119 ns  ; register:inst|74195:inst|18  ; ADD/SUBOUT[3] ; CLK        ;
; N/A   ; None         ; 11.091 ns  ; register:inst|74195:inst1|16 ; ADD/SUBOUT[2] ; CLK        ;
; N/A   ; None         ; 11.064 ns  ; register:inst|74195:inst|17  ; ADD/SUBOUT[3] ; CLK        ;
; N/A   ; None         ; 11.023 ns  ; register:inst|74195:inst1|15 ; ADD/SUBOUT[0] ; CLK        ;
; N/A   ; None         ; 10.985 ns  ; register:inst|74195:inst1|17 ; ADD/SUBOUT[2] ; CLK        ;
; N/A   ; None         ; 10.935 ns  ; register:inst|74195:inst|15  ; ADD/SUBOUT[2] ; CLK        ;
; N/A   ; None         ; 10.906 ns  ; register:inst|74195:inst|16  ; ADD/SUBOUT[2] ; CLK        ;
; N/A   ; None         ; 10.825 ns  ; register:inst|74195:inst1|15 ; ADD/SUBOUT[1] ; CLK        ;
; N/A   ; None         ; 10.700 ns  ; register:inst|74195:inst1|16 ; ADD/SUBOUT[1] ; CLK        ;
; N/A   ; None         ; 10.549 ns  ; register:inst|74195:inst|15  ; ADD/SUBOUT[1] ; CLK        ;
; N/A   ; None         ; 10.532 ns  ; register:inst|74195:inst|17  ; ADD/SUBOUT[2] ; CLK        ;
; N/A   ; None         ; 10.514 ns  ; register:inst|74195:inst|16  ; ADD/SUBOUT[1] ; CLK        ;
; N/A   ; None         ; 10.440 ns  ; register:inst|74195:inst|15  ; ADD/SUBOUT[0] ; CLK        ;
; N/A   ; None         ; 10.134 ns  ; register:inst|74195:inst1|15 ; ADD/SUBOUT[3] ; START      ;
; N/A   ; None         ; 10.007 ns  ; register:inst|74195:inst1|16 ; ADD/SUBOUT[3] ; START      ;
; N/A   ; None         ; 9.870 ns   ; register:inst|74195:inst1|18 ; ADD/SUBOUT[3] ; START      ;
; N/A   ; None         ; 9.857 ns   ; register:inst|74195:inst|15  ; ADD/SUBOUT[3] ; START      ;
; N/A   ; None         ; 9.814 ns   ; register:inst|74195:inst|16  ; ADD/SUBOUT[3] ; START      ;
; N/A   ; None         ; 9.764 ns   ; register:inst|74195:inst1|17 ; ADD/SUBOUT[3] ; START      ;
; N/A   ; None         ; 9.636 ns   ; register:inst|74195:inst1|15 ; ADD/SUBOUT[2] ; START      ;
; N/A   ; None         ; 9.538 ns   ; register:inst|74195:inst|18  ; ADD/SUBOUT[3] ; START      ;
; N/A   ; None         ; 9.512 ns   ; register:inst|74195:inst1|16 ; ADD/SUBOUT[2] ; START      ;
; N/A   ; None         ; 9.483 ns   ; register:inst|74195:inst|17  ; ADD/SUBOUT[3] ; START      ;
; N/A   ; None         ; 9.444 ns   ; register:inst|74195:inst1|15 ; ADD/SUBOUT[0] ; START      ;
; N/A   ; None         ; 9.406 ns   ; register:inst|74195:inst1|17 ; ADD/SUBOUT[2] ; START      ;
; N/A   ; None         ; 9.354 ns   ; register:inst|74195:inst|15  ; ADD/SUBOUT[2] ; START      ;
; N/A   ; None         ; 9.325 ns   ; register:inst|74195:inst|16  ; ADD/SUBOUT[2] ; START      ;
; N/A   ; None         ; 9.246 ns   ; register:inst|74195:inst1|15 ; ADD/SUBOUT[1] ; START      ;
; N/A   ; None         ; 9.121 ns   ; register:inst|74195:inst1|16 ; ADD/SUBOUT[1] ; START      ;
; N/A   ; None         ; 8.968 ns   ; register:inst|74195:inst|15  ; ADD/SUBOUT[1] ; START      ;
; N/A   ; None         ; 8.951 ns   ; register:inst|74195:inst|17  ; ADD/SUBOUT[2] ; START      ;
; N/A   ; None         ; 8.933 ns   ; register:inst|74195:inst|16  ; ADD/SUBOUT[1] ; START      ;
; N/A   ; None         ; 8.859 ns   ; register:inst|74195:inst|15  ; ADD/SUBOUT[0] ; START      ;
+-------+--------------+------------+------------------------------+---------------+------------+


+-------------------------------------------------------------------------------------------+
; th                                                                                        ;
+---------------+-------------+-----------+-------+------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                           ; To Clock ;
+---------------+-------------+-----------+-------+------------------------------+----------+
; N/A           ; None        ; 4.052 ns  ; A[2]  ; register:inst|74195:inst|17  ; CLK      ;
; N/A           ; None        ; 4.039 ns  ; START ; register:inst|74195:inst|15  ; CLK      ;
; N/A           ; None        ; 4.035 ns  ; START ; register:inst|74195:inst|16  ; CLK      ;
; N/A           ; None        ; 4.021 ns  ; START ; register:inst|74195:inst1|16 ; CLK      ;
; N/A           ; None        ; 4.000 ns  ; START ; register:inst|74195:inst|17  ; CLK      ;
; N/A           ; None        ; 3.997 ns  ; START ; register:inst|74195:inst|18  ; CLK      ;
; N/A           ; None        ; 3.730 ns  ; START ; register:inst|74195:inst1|17 ; CLK      ;
; N/A           ; None        ; 3.729 ns  ; START ; register:inst|74195:inst1|15 ; CLK      ;
; N/A           ; None        ; 3.728 ns  ; START ; register:inst|74195:inst1|18 ; CLK      ;
; N/A           ; None        ; 2.471 ns  ; A[2]  ; register:inst|74195:inst|17  ; START    ;
; N/A           ; None        ; 2.458 ns  ; START ; register:inst|74195:inst|15  ; START    ;
; N/A           ; None        ; 2.454 ns  ; START ; register:inst|74195:inst|16  ; START    ;
; N/A           ; None        ; 2.442 ns  ; START ; register:inst|74195:inst1|16 ; START    ;
; N/A           ; None        ; 2.419 ns  ; START ; register:inst|74195:inst|17  ; START    ;
; N/A           ; None        ; 2.416 ns  ; START ; register:inst|74195:inst|18  ; START    ;
; N/A           ; None        ; 2.151 ns  ; START ; register:inst|74195:inst1|17 ; START    ;
; N/A           ; None        ; 2.150 ns  ; START ; register:inst|74195:inst1|15 ; START    ;
; N/A           ; None        ; 2.149 ns  ; START ; register:inst|74195:inst1|18 ; START    ;
; N/A           ; None        ; 0.518 ns  ; SIN   ; register:inst|74195:inst|15  ; CLK      ;
; N/A           ; None        ; 0.298 ns  ; B[3]  ; register:inst|74195:inst1|18 ; CLK      ;
; N/A           ; None        ; 0.298 ns  ; B[1]  ; register:inst|74195:inst1|16 ; CLK      ;
; N/A           ; None        ; 0.280 ns  ; B[2]  ; register:inst|74195:inst1|17 ; CLK      ;
; N/A           ; None        ; 0.231 ns  ; START ; ALU:inst3|inst2              ; CLK      ;
; N/A           ; None        ; -0.037 ns ; B[0]  ; register:inst|74195:inst1|15 ; CLK      ;
; N/A           ; None        ; -0.782 ns ; A[3]  ; register:inst|74195:inst|18  ; CLK      ;
; N/A           ; None        ; -0.940 ns ; A[1]  ; register:inst|74195:inst|16  ; CLK      ;
; N/A           ; None        ; -1.059 ns ; A[0]  ; register:inst|74195:inst|15  ; CLK      ;
; N/A           ; None        ; -1.063 ns ; SIN   ; register:inst|74195:inst|15  ; START    ;
; N/A           ; None        ; -1.281 ns ; B[3]  ; register:inst|74195:inst1|18 ; START    ;
; N/A           ; None        ; -1.281 ns ; B[1]  ; register:inst|74195:inst1|16 ; START    ;
; N/A           ; None        ; -1.299 ns ; B[2]  ; register:inst|74195:inst1|17 ; START    ;
; N/A           ; None        ; -1.616 ns ; B[0]  ; register:inst|74195:inst1|15 ; START    ;
; N/A           ; None        ; -2.363 ns ; A[3]  ; register:inst|74195:inst|18  ; START    ;
; N/A           ; None        ; -2.521 ns ; A[1]  ; register:inst|74195:inst|16  ; START    ;
; N/A           ; None        ; -2.640 ns ; A[0]  ; register:inst|74195:inst|15  ; START    ;
+---------------+-------------+-----------+-------+------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 16 15:47:53 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off datapath -c datapath --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
    Info: Assuming node "START" is an undefined clock
Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ALU:inst3|inst19~0" as buffer
    Info: Detected gated clock "register:inst|inst3" as buffer
    Info: Detected ripple clock "Kstore:inst2|inst" as buffer
    Info: Detected gated clock "ALU:inst3|inst18~0" as buffer
    Info: Detected ripple clock "ALU:inst3|inst2" as buffer
    Info: Detected gated clock "register:inst|inst2" as buffer
Info: Clock "CLK" has Internal fmax of 159.44 MHz between source register "register:inst|74195:inst1|15" and destination register "Kstore:inst2|inst" (period= 6.272 ns)
    Info: + Longest register to register delay is 1.951 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst|74195:inst1|15'
        Info: 2: + IC(0.494 ns) + CELL(0.275 ns) = 0.769 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'addsub:inst1|7483:inst|45~1'
        Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 1.306 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; COMB Node = 'addsub:inst1|7483:inst|45~2'
        Info: 4: + IC(0.286 ns) + CELL(0.275 ns) = 1.867 ns; Loc. = LCCOMB_X30_Y35_N20; Fanout = 1; COMB Node = 'Kstore:inst2|inst2'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.951 ns; Loc. = LCFF_X30_Y35_N21; Fanout = 2; REG Node = 'Kstore:inst2|inst'
        Info: Total cell delay = 0.909 ns ( 46.59 % )
        Info: Total interconnect delay = 1.042 ns ( 53.41 % )
    Info: - Smallest clock skew is -4.107 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.326 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.939 ns) + CELL(0.537 ns) = 2.326 ns; Loc. = LCFF_X30_Y35_N21; Fanout = 2; REG Node = 'Kstore:inst2|inst'
            Info: Total cell delay = 1.387 ns ( 59.63 % )
            Info: Total interconnect delay = 0.939 ns ( 40.37 % )
        Info: - Longest clock path from clock "CLK" to source register is 6.433 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3|inst2'
            Info: 3: + IC(0.351 ns) + CELL(0.419 ns) = 3.346 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3|inst19~0'
            Info: 4: + IC(0.678 ns) + CELL(0.150 ns) = 4.174 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst|inst3'
            Info: 5: + IC(0.686 ns) + CELL(0.000 ns) = 4.860 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst|inst3~clkctrl'
            Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.433 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst|74195:inst1|15'
            Info: Total cell delay = 2.743 ns ( 42.64 % )
            Info: Total interconnect delay = 3.690 ns ( 57.36 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "START" Internal fmax is restricted to 420.17 MHz between source register "register:inst|74195:inst1|15" and destination register "register:inst|74195:inst1|16"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.668 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst|74195:inst1|15'
            Info: 2: + IC(0.313 ns) + CELL(0.271 ns) = 0.584 ns; Loc. = LCCOMB_X31_Y35_N30; Fanout = 1; COMB Node = 'register:inst|74195:inst1|24~0'
            Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.668 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'register:inst|74195:inst1|16'
            Info: Total cell delay = 0.355 ns ( 53.14 % )
            Info: Total interconnect delay = 0.313 ns ( 46.86 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "START" to destination register is 4.854 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; CLK Node = 'START'
                Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.767 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3|inst19~0'
                Info: 3: + IC(0.678 ns) + CELL(0.150 ns) = 2.595 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst|inst3'
                Info: 4: + IC(0.686 ns) + CELL(0.000 ns) = 3.281 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst|inst3~clkctrl'
                Info: 5: + IC(1.036 ns) + CELL(0.537 ns) = 4.854 ns; Loc. = LCFF_X31_Y35_N31; Fanout = 4; REG Node = 'register:inst|74195:inst1|16'
                Info: Total cell delay = 1.816 ns ( 37.41 % )
                Info: Total interconnect delay = 3.038 ns ( 62.59 % )
            Info: - Longest clock path from clock "START" to source register is 4.854 ns
                Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 7; CLK Node = 'START'
                Info: 2: + IC(0.638 ns) + CELL(0.150 ns) = 1.767 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3|inst19~0'
                Info: 3: + IC(0.678 ns) + CELL(0.150 ns) = 2.595 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst|inst3'
                Info: 4: + IC(0.686 ns) + CELL(0.000 ns) = 3.281 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst|inst3~clkctrl'
                Info: 5: + IC(1.036 ns) + CELL(0.537 ns) = 4.854 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst|74195:inst1|15'
                Info: Total cell delay = 1.816 ns ( 37.41 % )
                Info: Total interconnect delay = 3.038 ns ( 62.59 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Warning: Circuit may not operate. Detected 19 non-operational path(s) clocked by clock "CLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ALU:inst3|inst2" and destination pin or register "register:inst|74195:inst|15" for clock "CLK" (Hold time is 3.117 ns)
    Info: + Largest clock skew is 3.808 ns
        Info: + Longest clock path from clock "CLK" to destination register is 6.134 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3|inst2'
            Info: 3: + IC(0.352 ns) + CELL(0.420 ns) = 3.348 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 1; COMB Node = 'ALU:inst3|inst18~0'
            Info: 4: + IC(0.261 ns) + CELL(0.271 ns) = 3.880 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'register:inst|inst2'
            Info: 5: + IC(0.681 ns) + CELL(0.000 ns) = 4.561 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'register:inst|inst2~clkctrl'
            Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.134 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst|74195:inst|15'
            Info: Total cell delay = 2.865 ns ( 46.71 % )
            Info: Total interconnect delay = 3.269 ns ( 53.29 % )
        Info: - Shortest clock path from clock "CLK" to source register is 2.326 ns
            Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'
            Info: 2: + IC(0.939 ns) + CELL(0.537 ns) = 2.326 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3|inst2'
            Info: Total cell delay = 1.387 ns ( 59.63 % )
            Info: Total interconnect delay = 0.939 ns ( 40.37 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.707 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3|inst2'
        Info: 2: + IC(0.348 ns) + CELL(0.275 ns) = 0.623 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'register:inst|74195:inst|81~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.707 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst|74195:inst|15'
        Info: Total cell delay = 0.359 ns ( 50.78 % )
        Info: Total interconnect delay = 0.348 ns ( 49.22 % )
    Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "register:inst|74195:inst|15" (data pin = "A[0]", clock pin = "CLK") is 3.212 ns
    Info: + Longest pin to register delay is 7.459 ns
        Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 1; PIN Node = 'A[0]'
        Info: 2: + IC(6.127 ns) + CELL(0.438 ns) = 7.375 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'register:inst|74195:inst|81~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.459 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst|74195:inst|15'
        Info: Total cell delay = 1.332 ns ( 17.86 % )
        Info: Total interconnect delay = 6.127 ns ( 82.14 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 4.211 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.957 ns) + CELL(0.150 ns) = 1.957 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'register:inst|inst2'
        Info: 3: + IC(0.681 ns) + CELL(0.000 ns) = 2.638 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'register:inst|inst2~clkctrl'
        Info: 4: + IC(1.036 ns) + CELL(0.537 ns) = 4.211 ns; Loc. = LCFF_X30_Y35_N7; Fanout = 5; REG Node = 'register:inst|74195:inst|15'
        Info: Total cell delay = 1.537 ns ( 36.50 % )
        Info: Total interconnect delay = 2.674 ns ( 63.50 % )
Info: tco from clock "CLK" to destination pin "ADD/SUBOUT[3]" through register "register:inst|74195:inst1|15" is 11.713 ns
    Info: + Longest clock path from clock "CLK" to source register is 6.433 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3|inst2'
        Info: 3: + IC(0.351 ns) + CELL(0.419 ns) = 3.346 ns; Loc. = LCCOMB_X30_Y35_N26; Fanout = 5; COMB Node = 'ALU:inst3|inst19~0'
        Info: 4: + IC(0.678 ns) + CELL(0.150 ns) = 4.174 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'register:inst|inst3'
        Info: 5: + IC(0.686 ns) + CELL(0.000 ns) = 4.860 ns; Loc. = CLKCTRL_G9; Fanout = 4; COMB Node = 'register:inst|inst3~clkctrl'
        Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.433 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst|74195:inst1|15'
        Info: Total cell delay = 2.743 ns ( 42.64 % )
        Info: Total interconnect delay = 3.690 ns ( 57.36 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.030 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N15; Fanout = 5; REG Node = 'register:inst|74195:inst1|15'
        Info: 2: + IC(0.494 ns) + CELL(0.275 ns) = 0.769 ns; Loc. = LCCOMB_X30_Y35_N16; Fanout = 1; COMB Node = 'addsub:inst1|7483:inst|45~1'
        Info: 3: + IC(0.262 ns) + CELL(0.275 ns) = 1.306 ns; Loc. = LCCOMB_X30_Y35_N4; Fanout = 2; COMB Node = 'addsub:inst1|7483:inst|45~2'
        Info: 4: + IC(0.926 ns) + CELL(2.798 ns) = 5.030 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'ADD/SUBOUT[3]'
        Info: Total cell delay = 3.348 ns ( 66.56 % )
        Info: Total interconnect delay = 1.682 ns ( 33.44 % )
Info: th for register "register:inst|74195:inst|17" (data pin = "A[2]", clock pin = "CLK") is 4.052 ns
    Info: + Longest clock path from clock "CLK" to destination register is 6.134 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B11; Fanout = 4; CLK Node = 'CLK'
        Info: 2: + IC(0.939 ns) + CELL(0.787 ns) = 2.576 ns; Loc. = LCFF_X30_Y35_N9; Fanout = 7; REG Node = 'ALU:inst3|inst2'
        Info: 3: + IC(0.352 ns) + CELL(0.420 ns) = 3.348 ns; Loc. = LCCOMB_X30_Y35_N24; Fanout = 1; COMB Node = 'ALU:inst3|inst18~0'
        Info: 4: + IC(0.261 ns) + CELL(0.271 ns) = 3.880 ns; Loc. = LCCOMB_X30_Y35_N10; Fanout = 1; COMB Node = 'register:inst|inst2'
        Info: 5: + IC(0.681 ns) + CELL(0.000 ns) = 4.561 ns; Loc. = CLKCTRL_G10; Fanout = 4; COMB Node = 'register:inst|inst2~clkctrl'
        Info: 6: + IC(1.036 ns) + CELL(0.537 ns) = 6.134 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 3; REG Node = 'register:inst|74195:inst|17'
        Info: Total cell delay = 2.865 ns ( 46.71 % )
        Info: Total interconnect delay = 3.269 ns ( 53.29 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.348 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 1; PIN Node = 'A[2]'
        Info: 2: + IC(0.865 ns) + CELL(0.420 ns) = 2.264 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 1; COMB Node = 'register:inst|74195:inst|25~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.348 ns; Loc. = LCFF_X30_Y35_N3; Fanout = 3; REG Node = 'register:inst|74195:inst|17'
        Info: Total cell delay = 1.483 ns ( 63.16 % )
        Info: Total interconnect delay = 0.865 ns ( 36.84 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 182 megabytes
    Info: Processing ended: Thu May 16 15:47:54 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


