# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Mux_8_1/Lab9.srcs/sources_1/imports/new/Decoder_2_to_4.vhd" \
"../../../../Nanoprocessor.srcs/sources_1/imports/digital_design_labs/Instruction_Decoder/Instruction_Decoder.srcs/sources_1/new/ID.vhd" \
"../../../../Nanoprocessor.srcs/sim_1/imports/new/ID_Sim.vhd" \

# Do not sort compile order
nosort
