Decl 8
f%Alpha32XCG.f-sqsEmitter.ggv$EMITTER_NEW.;Alpha32Instr.;Alpha32FlowGraph.;-;;;sqsI.vAlpha32Instr.;-;sC.vAlpha32Cells.;-;sR.vAlpha32CpsRegs.;-;sMLTree.vAlpha32MLTree.;-;sRegion.vAlpha32Instr.Region.;-;sAlpha32Props.a%Alpha32Props.;ssAlpha32Instr.vI.;-;;-;sBBSched.a%BBSched2.;sqsFlowgraph.vAlpha32FlowGraph.;-;sJumps.a%Alpha32Jumps.;vAlpha32Instr.;;-;sEmitter.vEmitter.;-;sScheduler.a%NoScheduler.;vAlpha32Instr.;;-;;;-;rRegion.ErrorMsg.;sRegAllocation.sqrC.I.Word.Intmap.;sGR.a%GetReg.;srR.;;-;sFR.a%GetReg.;srR.;;-;sAlpha32Ra.a%Alpha32RegAlloc.;sqsP.vAlpha32Props.;-;sI.vAlpha32Instr.;-;sF.vAlpha32FlowGraph.;-;sAsm.vAlpha32AsmEmitter.;-;;;-;sIntRa.aAlpha32Ra.%IntRa.;ssRaUser.sqsI.vAlpha32Instr.;-;rI.R.GR.;;-;;-;sFloatRa.aAlpha32Ra.%FloatRa.;ssRaUser.sqsI.vAlpha32Instr.;-;rI.R.FR.;;-;;-;rFR.GR.FloatRa.IntRa.;;+sqrAlpha32FlowGraph.;;;rBBSched.RegAllocation.;sFlowGraphGen.a%FlowGraphGen.;sqsFlowgraph.vAlpha32FlowGraph.;-;sInsnProps.vAlpha32Props.;-;sMLTree.vMLTree.;-;;;-;sMLTreeGen.a%MLRiscGen.;sqsMachineSpec.vAlpha32XSpec.;-;sMLTreeComp.a%Alpha32.;sqsFlowgen.vFlowGraphGen.;-;sAlpha32Instr.vAlpha32Instr.;-;sAlpha32MLTree.vAlpha32MLTree.;-;sPseudoInstrs.vAlpha32PseudoInstrs.;-;;;-;sCells.vAlpha32Cells.;-;sC.vAlpha32CpsRegs.;-;sConstType.vAlpha32Const.;-;sPseudoOp.vPseudoOpsLittle.;-;;;-;rBBSched.;;+sqsMLTreeGen.v$CPSGEN.;-;;;
