$comment
	File created using the following command:
		vcd file ripple_carry_adder.msim.vcd -direction
$end
$date
	Mon Apr 22 16:05:58 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ripple_carry_adder_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 1 # cin $end
$var wire 1 $ S [3] $end
$var wire 1 % S [2] $end
$var wire 1 & S [1] $end
$var wire 1 ' S [0] $end
$var wire 1 ( carry $end

$scope module i1 $end
$var wire 1 ) gnd $end
$var wire 1 * vcc $end
$var wire 1 + unknown $end
$var tri1 1 , devclrn $end
$var tri1 1 - devpor $end
$var tri1 1 . devoe $end
$var wire 1 / ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 0 A[1]~input_o $end
$var wire 1 1 B[1]~input_o $end
$var wire 1 2 cin~input_o $end
$var wire 1 3 B[0]~input_o $end
$var wire 1 4 A[0]~input_o $end
$var wire 1 5 add[1].FA|cout~combout $end
$var wire 1 6 B[2]~input_o $end
$var wire 1 7 A[2]~input_o $end
$var wire 1 8 A[3]~input_o $end
$var wire 1 9 B[3]~input_o $end
$var wire 1 : add[3].FA|cout~combout $end
$var wire 1 ; add[0].FA|s~combout $end
$var wire 1 < add[1].FA|s~combout $end
$var wire 1 = add[2].FA|s~combout $end
$var wire 1 > add[3].FA|s~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 !
b10 "
0#
0'
0&
1%
1$
0(
0)
1*
x+
1,
1-
1.
0/
10
11
02
03
04
15
06
07
18
09
0:
0;
0<
1=
1>
$end
#10000
b10 !
b110 !
b100 !
b101 !
b11 "
13
14
00
17
08
0=
0%
#20000
b111 "
b101 "
1#
b100 !
12
04
01
16
05
1=
1<
1&
1%
0=
0%
#30000
b1101 "
b0 !
b10 !
b1001 "
0#
10
07
06
19
02
1;
1'
#40000
b1011 "
b11 !
b1 !
b1111 "
14
00
11
16
15
1=
0<
0;
0'
0&
1%
0>
0=
1:
1(
0%
0$
#50000
